

================================================================
== Vivado HLS Report for 'DCT_MAT_Multiply'
================================================================
* Date:           Wed Oct 28 17:34:07 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.41|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5410|  5410|  5410|  5410|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- LoadRow     |   144|   144|        18|          -|          -|     8|    no    |
        | + LoadCol    |    16|    16|         2|          -|          -|     8|    no    |
        |- Row         |  5264|  5264|       658|          -|          -|     8|    no    |
        | + Col        |   656|   656|        82|          -|          -|     8|    no    |
        |  ++ Product  |    80|    80|        10|          -|          -|     8|    no    |
        +--------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond4)
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond2)
6 --> 
	7  / (!exitcond1)
	5  / (exitcond1)
7 --> 
	8  / (!exitcond)
	6  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	7  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: B_cached [1/1] 2.71ns
:0  %B_cached = alloca [64 x float], align 4

ST_1: stg_18 [1/1] 1.57ns
:1  br label %1


 <State 2>: 3.45ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_2, %5 ]

ST_2: exitcond4 [1/1] 1.88ns
:1  %exitcond4 = icmp eq i4 %i, -8

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_2 [1/1] 0.80ns
:3  %i_2 = add i4 %i, 1

ST_2: stg_23 [1/1] 1.57ns
:4  br i1 %exitcond4, label %.preheader, label %2

ST_2: stg_24 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str) nounwind

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str)

ST_2: tmp [1/1] 0.00ns
:2  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i, i3 0)

ST_2: p_addr8_cast [1/1] 0.00ns
:3  %p_addr8_cast = zext i7 %tmp to i8

ST_2: stg_28 [1/1] 1.57ns
:4  br label %3


 <State 3>: 4.43ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i4 [ 0, %2 ], [ %j_2, %4 ]

ST_3: exitcond3 [1/1] 1.88ns
:1  %exitcond3 = icmp eq i4 %j, -8

ST_3: empty_8 [1/1] 0.00ns
:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: j_2 [1/1] 0.80ns
:3  %j_2 = add i4 %j, 1

ST_3: stg_33 [1/1] 0.00ns
:4  br i1 %exitcond3, label %5, label %4

ST_3: tmp_3_trn7_cast [1/1] 0.00ns
:1  %tmp_3_trn7_cast = zext i4 %j to i8

ST_3: p_addr9 [1/1] 1.72ns
:2  %p_addr9 = add i8 %tmp_3_trn7_cast, %p_addr8_cast

ST_3: tmp_3 [1/1] 0.00ns
:3  %tmp_3 = zext i8 %p_addr9 to i64

ST_3: B_addr [1/1] 0.00ns
:4  %B_addr = getelementptr [64 x float]* %B, i64 0, i64 %tmp_3

ST_3: B_load [2/2] 2.71ns
:5  %B_load = load float* %B_addr, align 4

ST_3: empty_9 [1/1] 0.00ns
:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str, i32 %tmp_s)

ST_3: stg_40 [1/1] 0.00ns
:1  br label %1


 <State 4>: 5.42ns
ST_4: stg_41 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str1) nounwind

ST_4: B_load [1/2] 2.71ns
:5  %B_load = load float* %B_addr, align 4

ST_4: B_cached_addr [1/1] 0.00ns
:6  %B_cached_addr = getelementptr [64 x float]* %B_cached, i64 0, i64 %tmp_3

ST_4: stg_44 [1/1] 2.71ns
:7  store float %B_load, float* %B_cached_addr, align 4

ST_4: stg_45 [1/1] 0.00ns
:8  br label %3


 <State 5>: 1.88ns
ST_5: i_1 [1/1] 0.00ns
.preheader:0  %i_1 = phi i4 [ %i_3, %12 ], [ 0, %1 ]

ST_5: exitcond2 [1/1] 1.88ns
.preheader:1  %exitcond2 = icmp eq i4 %i_1, -8

ST_5: empty_10 [1/1] 0.00ns
.preheader:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_5: i_3 [1/1] 0.80ns
.preheader:3  %i_3 = add i4 %i_1, 1

ST_5: stg_50 [1/1] 0.00ns
.preheader:4  br i1 %exitcond2, label %13, label %6

ST_5: stg_51 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind

ST_5: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str2)

ST_5: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1, i3 0)

ST_5: p_addr4_cast [1/1] 0.00ns
:3  %p_addr4_cast = zext i7 %tmp_1 to i8

ST_5: stg_55 [1/1] 1.57ns
:4  br label %7

ST_5: stg_56 [1/1] 0.00ns
:0  ret void


 <State 6>: 1.88ns
ST_6: j_1 [1/1] 0.00ns
:0  %j_1 = phi i4 [ 0, %6 ], [ %j_3, %11 ]

ST_6: exitcond1 [1/1] 1.88ns
:1  %exitcond1 = icmp eq i4 %j_1, -8

ST_6: empty_11 [1/1] 0.00ns
:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_6: j_3 [1/1] 0.80ns
:3  %j_3 = add i4 %j_1, 1

ST_6: stg_61 [1/1] 0.00ns
:4  br i1 %exitcond1, label %12, label %8

ST_6: stg_62 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind

ST_6: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3)

ST_6: tmp_6_trn_cast [1/1] 0.00ns
:2  %tmp_6_trn_cast = zext i4 %j_1 to i8

ST_6: stg_65 [1/1] 1.57ns
:3  br label %9

ST_6: empty_14 [1/1] 0.00ns
:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str2, i32 %tmp_2)

ST_6: stg_67 [1/1] 0.00ns
:1  br label %.preheader


 <State 7>: 4.43ns
ST_7: k [1/1] 0.00ns
:0  %k = phi i4 [ 0, %8 ], [ %k_1, %10 ]

ST_7: temp [1/1] 0.00ns
:1  %temp = phi float [ 0.000000e+00, %8 ], [ %temp_1, %10 ]

ST_7: exitcond [1/1] 1.88ns
:2  %exitcond = icmp eq i4 %k, -8

ST_7: empty_12 [1/1] 0.00ns
:3  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_7: k_1 [1/1] 0.80ns
:4  %k_1 = add i4 %k, 1

ST_7: stg_73 [1/1] 0.00ns
:5  br i1 %exitcond, label %11, label %10

ST_7: tmp_8_trn1_cast [1/1] 0.00ns
:1  %tmp_8_trn1_cast = zext i4 %k to i8

ST_7: p_addr5 [1/1] 1.72ns
:2  %p_addr5 = add i8 %tmp_8_trn1_cast, %p_addr4_cast

ST_7: tmp_6 [1/1] 0.00ns
:3  %tmp_6 = zext i8 %p_addr5 to i64

ST_7: A_addr [1/1] 0.00ns
:4  %A_addr = getelementptr [64 x float]* %A, i64 0, i64 %tmp_6

ST_7: A_load [2/2] 2.71ns
:5  %A_load = load float* %A_addr, align 4

ST_7: tmp_7 [1/1] 0.00ns
:6  %tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k, i3 0)

ST_7: p_addr_cast [1/1] 0.00ns
:7  %p_addr_cast = zext i7 %tmp_7 to i8

ST_7: p_addr1 [1/1] 1.72ns
:8  %p_addr1 = add i8 %tmp_6_trn_cast, %p_addr_cast

ST_7: tmp_8 [1/1] 0.00ns
:9  %tmp_8 = zext i8 %p_addr1 to i64

ST_7: B_cached_addr_1 [1/1] 0.00ns
:10  %B_cached_addr_1 = getelementptr [64 x float]* %B_cached, i64 0, i64 %tmp_8

ST_7: B_cached_load [2/2] 2.71ns
:11  %B_cached_load = load float* %B_cached_addr_1, align 4

ST_7: p_addr7 [1/1] 1.72ns
:0  %p_addr7 = add i8 %tmp_6_trn_cast, %p_addr4_cast

ST_7: tmp_4 [1/1] 0.00ns
:1  %tmp_4 = zext i8 %p_addr7 to i64

ST_7: C_addr [1/1] 0.00ns
:2  %C_addr = getelementptr [64 x float]* %C, i64 0, i64 %tmp_4

ST_7: stg_88 [1/1] 2.71ns
:3  store float %temp, float* %C_addr, align 4

ST_7: empty_13 [1/1] 0.00ns
:4  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_5)

ST_7: stg_90 [1/1] 0.00ns
:5  br label %7


 <State 8>: 8.41ns
ST_8: A_load [1/2] 2.71ns
:5  %A_load = load float* %A_addr, align 4

ST_8: B_cached_load [1/2] 2.71ns
:11  %B_cached_load = load float* %B_cached_addr_1, align 4

ST_8: tmp_9 [4/4] 5.70ns
:12  %tmp_9 = fmul float %A_load, %B_cached_load


 <State 9>: 5.70ns
ST_9: tmp_9 [3/4] 5.70ns
:12  %tmp_9 = fmul float %A_load, %B_cached_load


 <State 10>: 5.70ns
ST_10: tmp_9 [2/4] 5.70ns
:12  %tmp_9 = fmul float %A_load, %B_cached_load


 <State 11>: 5.70ns
ST_11: tmp_9 [1/4] 5.70ns
:12  %tmp_9 = fmul float %A_load, %B_cached_load


 <State 12>: 7.26ns
ST_12: temp_1 [5/5] 7.26ns
:13  %temp_1 = fadd float %temp, %tmp_9


 <State 13>: 7.26ns
ST_13: temp_1 [4/5] 7.26ns
:13  %temp_1 = fadd float %temp, %tmp_9


 <State 14>: 7.26ns
ST_14: temp_1 [3/5] 7.26ns
:13  %temp_1 = fadd float %temp, %tmp_9


 <State 15>: 7.26ns
ST_15: temp_1 [2/5] 7.26ns
:13  %temp_1 = fadd float %temp, %tmp_9


 <State 16>: 7.26ns
ST_16: stg_101 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind

ST_16: temp_1 [1/5] 7.26ns
:13  %temp_1 = fadd float %temp, %tmp_9

ST_16: stg_103 [1/1] 0.00ns
:14  br label %9



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x306ae56ae0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x306ae56150; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x306ae55b20; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
B_cached        (alloca           ) [ 00111111111111111]
stg_18          (br               ) [ 01111000000000000]
i               (phi              ) [ 00100000000000000]
exitcond4       (icmp             ) [ 00111000000000000]
empty           (speclooptripcount) [ 00000000000000000]
i_2             (add              ) [ 01111000000000000]
stg_23          (br               ) [ 00111111111111111]
stg_24          (specloopname     ) [ 00000000000000000]
tmp_s           (specregionbegin  ) [ 00011000000000000]
tmp             (bitconcatenate   ) [ 00000000000000000]
p_addr8_cast    (zext             ) [ 00011000000000000]
stg_28          (br               ) [ 00111000000000000]
j               (phi              ) [ 00010000000000000]
exitcond3       (icmp             ) [ 00111000000000000]
empty_8         (speclooptripcount) [ 00000000000000000]
j_2             (add              ) [ 00111000000000000]
stg_33          (br               ) [ 00000000000000000]
tmp_3_trn7_cast (zext             ) [ 00000000000000000]
p_addr9         (add              ) [ 00000000000000000]
tmp_3           (zext             ) [ 00001000000000000]
B_addr          (getelementptr    ) [ 00001000000000000]
empty_9         (specregionend    ) [ 00000000000000000]
stg_40          (br               ) [ 01111000000000000]
stg_41          (specloopname     ) [ 00000000000000000]
B_load          (load             ) [ 00000000000000000]
B_cached_addr   (getelementptr    ) [ 00000000000000000]
stg_44          (store            ) [ 00000000000000000]
stg_45          (br               ) [ 00111000000000000]
i_1             (phi              ) [ 00000100000000000]
exitcond2       (icmp             ) [ 00000111111111111]
empty_10        (speclooptripcount) [ 00000000000000000]
i_3             (add              ) [ 00100111111111111]
stg_50          (br               ) [ 00000000000000000]
stg_51          (specloopname     ) [ 00000000000000000]
tmp_2           (specregionbegin  ) [ 00000011111111111]
tmp_1           (bitconcatenate   ) [ 00000000000000000]
p_addr4_cast    (zext             ) [ 00000011111111111]
stg_55          (br               ) [ 00000111111111111]
stg_56          (ret              ) [ 00000000000000000]
j_1             (phi              ) [ 00000010000000000]
exitcond1       (icmp             ) [ 00000111111111111]
empty_11        (speclooptripcount) [ 00000000000000000]
j_3             (add              ) [ 00000111111111111]
stg_61          (br               ) [ 00000000000000000]
stg_62          (specloopname     ) [ 00000000000000000]
tmp_5           (specregionbegin  ) [ 00000001111111111]
tmp_6_trn_cast  (zext             ) [ 00000001111111111]
stg_65          (br               ) [ 00000111111111111]
empty_14        (specregionend    ) [ 00000000000000000]
stg_67          (br               ) [ 00100111111111111]
k               (phi              ) [ 00000001000000000]
temp            (phi              ) [ 00000001111111111]
exitcond        (icmp             ) [ 00000111111111111]
empty_12        (speclooptripcount) [ 00000000000000000]
k_1             (add              ) [ 00000111111111111]
stg_73          (br               ) [ 00000000000000000]
tmp_8_trn1_cast (zext             ) [ 00000000000000000]
p_addr5         (add              ) [ 00000000000000000]
tmp_6           (zext             ) [ 00000000000000000]
A_addr          (getelementptr    ) [ 00000000100000000]
tmp_7           (bitconcatenate   ) [ 00000000000000000]
p_addr_cast     (zext             ) [ 00000000000000000]
p_addr1         (add              ) [ 00000000000000000]
tmp_8           (zext             ) [ 00000000000000000]
B_cached_addr_1 (getelementptr    ) [ 00000000100000000]
p_addr7         (add              ) [ 00000000000000000]
tmp_4           (zext             ) [ 00000000000000000]
C_addr          (getelementptr    ) [ 00000000000000000]
stg_88          (store            ) [ 00000000000000000]
empty_13        (specregionend    ) [ 00000000000000000]
stg_90          (br               ) [ 00000111111111111]
A_load          (load             ) [ 00000000011100000]
B_cached_load   (load             ) [ 00000000011100000]
tmp_9           (fmul             ) [ 00000000000011111]
stg_101         (specloopname     ) [ 00000000000000000]
temp_1          (fadd             ) [ 00000111111111111]
stg_103         (br               ) [ 00000111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="B_cached_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_cached/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="B_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="8" slack="0"/>
<pin id="50" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/3 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="6" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="56" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/3 "/>
</bind>
</comp>

<comp id="58" class="1004" name="B_cached_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="8" slack="1"/>
<pin id="62" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_cached_addr/4 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_44/4 B_cached_load/7 "/>
</bind>
</comp>

<comp id="70" class="1004" name="A_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/7 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="6" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/7 "/>
</bind>
</comp>

<comp id="82" class="1004" name="B_cached_addr_1_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_cached_addr_1/7 "/>
</bind>
</comp>

<comp id="89" class="1004" name="C_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="8" slack="0"/>
<pin id="93" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/7 "/>
</bind>
</comp>

<comp id="96" class="1004" name="stg_88_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_88/7 "/>
</bind>
</comp>

<comp id="101" class="1005" name="i_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="1"/>
<pin id="103" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="j_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="1"/>
<pin id="114" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="j_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="123" class="1005" name="i_1_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="1"/>
<pin id="125" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_1_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="1" slack="1"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="134" class="1005" name="j_1_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="1"/>
<pin id="136" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="j_1_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="145" class="1005" name="k_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="1"/>
<pin id="147" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="k_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="156" class="1005" name="temp_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="temp_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="32" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp/7 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="5"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_1/12 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="181" class="1004" name="exitcond4_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="4" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_addr8_cast_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="0"/>
<pin id="203" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr8_cast/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="exitcond3_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="4" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="j_2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_3_trn7_cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_trn7_cast/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_addr9_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="7" slack="1"/>
<pin id="224" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr9/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="exitcond2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="i_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="0" index="1" bw="4" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_addr4_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr4_cast/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="exitcond1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="j_3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_6_trn_cast_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_trn_cast/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="exitcond_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="k_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_8_trn1_cast_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_trn1_cast/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_addr5_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="7" slack="2"/>
<pin id="290" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr5/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_6_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_7_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_addr_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_addr1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="1"/>
<pin id="311" dir="0" index="1" bw="7" slack="0"/>
<pin id="312" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/7 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_8_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_addr7_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="1"/>
<pin id="321" dir="0" index="1" bw="7" slack="2"/>
<pin id="322" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr7/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_4_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="331" class="1005" name="i_2_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="336" class="1005" name="p_addr8_cast_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_addr8_cast "/>
</bind>
</comp>

<comp id="344" class="1005" name="j_2_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="349" class="1005" name="tmp_3_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="1"/>
<pin id="351" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="354" class="1005" name="B_addr_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="1"/>
<pin id="356" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="362" class="1005" name="i_3_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="367" class="1005" name="p_addr4_cast_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="2"/>
<pin id="369" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_addr4_cast "/>
</bind>
</comp>

<comp id="376" class="1005" name="j_3_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="381" class="1005" name="tmp_6_trn_cast_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="1"/>
<pin id="383" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_trn_cast "/>
</bind>
</comp>

<comp id="390" class="1005" name="k_1_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="395" class="1005" name="A_addr_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="1"/>
<pin id="397" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="400" class="1005" name="B_cached_addr_1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="6" slack="1"/>
<pin id="402" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_cached_addr_1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="A_load_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="410" class="1005" name="B_cached_load_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_cached_load "/>
</bind>
</comp>

<comp id="415" class="1005" name="tmp_9_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="420" class="1005" name="temp_1_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="28" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="63"><net_src comp="28" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="53" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="69"><net_src comp="58" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="88"><net_src comp="82" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="100"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="96" pin=1"/></net>

<net id="168"><net_src comp="160" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="174"><net_src comp="156" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="77" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="64" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="105" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="105" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="105" pin="4"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="116" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="10" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="116" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="116" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="235"><net_src comp="127" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="127" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="16" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="127" pin="4"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="26" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="138" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="10" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="138" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="16" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="138" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="149" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="10" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="149" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="16" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="149" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="302"><net_src comp="24" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="149" pin="4"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="26" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="297" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="309" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="326"><net_src comp="319" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="334"><net_src comp="187" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="339"><net_src comp="201" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="347"><net_src comp="211" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="352"><net_src comp="226" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="357"><net_src comp="46" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="365"><net_src comp="237" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="370"><net_src comp="251" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="379"><net_src comp="261" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="384"><net_src comp="267" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="393"><net_src comp="277" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="398"><net_src comp="70" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="403"><net_src comp="82" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="408"><net_src comp="77" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="413"><net_src comp="64" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="418"><net_src comp="175" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="423"><net_src comp="170" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="160" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		i_2 : 1
		stg_23 : 2
		tmp : 1
		p_addr8_cast : 2
	State 3
		exitcond3 : 1
		j_2 : 1
		stg_33 : 2
		tmp_3_trn7_cast : 1
		p_addr9 : 2
		tmp_3 : 3
		B_addr : 4
		B_load : 5
	State 4
		stg_44 : 1
	State 5
		exitcond2 : 1
		i_3 : 1
		stg_50 : 2
		tmp_1 : 1
		p_addr4_cast : 2
	State 6
		exitcond1 : 1
		j_3 : 1
		stg_61 : 2
		tmp_6_trn_cast : 1
	State 7
		exitcond : 1
		k_1 : 1
		stg_73 : 2
		tmp_8_trn1_cast : 1
		p_addr5 : 2
		tmp_6 : 3
		A_addr : 4
		A_load : 5
		tmp_7 : 1
		p_addr_cast : 2
		p_addr1 : 3
		tmp_8 : 4
		B_cached_addr_1 : 5
		B_cached_load : 6
		tmp_4 : 1
		C_addr : 2
		stg_88 : 3
	State 8
		tmp_9 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fadd   |       grp_fu_170       |    2    |   205   |   390   |
|----------|------------------------|---------|---------|---------|
|   fmul   |       grp_fu_175       |    3    |   143   |   321   |
|----------|------------------------|---------|---------|---------|
|          |       i_2_fu_187       |    0    |    0    |    4    |
|          |       j_2_fu_211       |    0    |    0    |    4    |
|          |     p_addr9_fu_221     |    0    |    0    |    7    |
|          |       i_3_fu_237       |    0    |    0    |    4    |
|    add   |       j_3_fu_261       |    0    |    0    |    4    |
|          |       k_1_fu_277       |    0    |    0    |    4    |
|          |     p_addr5_fu_287     |    0    |    0    |    7    |
|          |     p_addr1_fu_309     |    0    |    0    |    7    |
|          |     p_addr7_fu_319     |    0    |    0    |    7    |
|----------|------------------------|---------|---------|---------|
|          |    exitcond4_fu_181    |    0    |    0    |    2    |
|          |    exitcond3_fu_205    |    0    |    0    |    2    |
|   icmp   |    exitcond2_fu_231    |    0    |    0    |    2    |
|          |    exitcond1_fu_255    |    0    |    0    |    2    |
|          |     exitcond_fu_271    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |       tmp_fu_193       |    0    |    0    |    0    |
|bitconcatenate|      tmp_1_fu_243      |    0    |    0    |    0    |
|          |      tmp_7_fu_297      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   p_addr8_cast_fu_201  |    0    |    0    |    0    |
|          | tmp_3_trn7_cast_fu_217 |    0    |    0    |    0    |
|          |      tmp_3_fu_226      |    0    |    0    |    0    |
|          |   p_addr4_cast_fu_251  |    0    |    0    |    0    |
|   zext   |  tmp_6_trn_cast_fu_267 |    0    |    0    |    0    |
|          | tmp_8_trn1_cast_fu_283 |    0    |    0    |    0    |
|          |      tmp_6_fu_292      |    0    |    0    |    0    |
|          |   p_addr_cast_fu_305   |    0    |    0    |    0    |
|          |      tmp_8_fu_314      |    0    |    0    |    0    |
|          |      tmp_4_fu_323      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    5    |   348   |   769   |
|----------|------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|B_cached|    1   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    1   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     A_addr_reg_395    |    6   |
|     A_load_reg_405    |   32   |
|     B_addr_reg_354    |    6   |
|B_cached_addr_1_reg_400|    6   |
| B_cached_load_reg_410 |   32   |
|      i_1_reg_123      |    4   |
|      i_2_reg_331      |    4   |
|      i_3_reg_362      |    4   |
|       i_reg_101       |    4   |
|      j_1_reg_134      |    4   |
|      j_2_reg_344      |    4   |
|      j_3_reg_376      |    4   |
|       j_reg_112       |    4   |
|      k_1_reg_390      |    4   |
|       k_reg_145       |    4   |
|  p_addr4_cast_reg_367 |    8   |
|  p_addr8_cast_reg_336 |    8   |
|     temp_1_reg_420    |   32   |
|      temp_reg_156     |   32   |
|     tmp_3_reg_349     |   64   |
| tmp_6_trn_cast_reg_381|    8   |
|     tmp_9_reg_415     |   32   |
+-----------------------+--------+
|         Total         |   306  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_64 |  p0  |   3  |   6  |   18   ||    6    |
| grp_access_fu_77 |  p0  |   2  |   6  |   12   ||    6    |
|   temp_reg_156   |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_175    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_175    |  p1  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   234  ||  9.426  ||   114   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |   769  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   114  |
|  Register |    -   |    -   |    -   |   306  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    5   |    9   |   654  |   883  |
+-----------+--------+--------+--------+--------+--------+
