Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 21 23:54:22 2022
| Host         : LAPTOP-VLHMPBL0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zsys_wrapper_control_sets_placed.rpt
| Design       : zsys_wrapper
| Device       : xc7z015
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   175 |
| Unused register locations in slices containing registers |   256 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           16 |
|      4 |            8 |
|      6 |            3 |
|      8 |           14 |
|     10 |            4 |
|     12 |            5 |
|     14 |            3 |
|    16+ |          122 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1120 |          179 |
| No           | No                    | Yes                    |             242 |           58 |
| No           | Yes                   | No                     |             520 |           83 |
| Yes          | No                    | No                     |            1936 |          290 |
| Yes          | No                    | Yes                    |             226 |           36 |
| Yes          | Yes                   | No                     |            1396 |          162 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                        Clock Signal                                                        |                                                                        Enable Signal                                                                       |                                                                  Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o0_inferred__0/dwrite_o_reg_P_i_1_n_0 |                                                                                                                                                            | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_P_0                                                     |                1 |              2 |
|  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_P_0                             |                                                                                                                                                            | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o0                                                            |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[7].Divide_I/CE                                                                                                   |                                                                                                                                                   |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[1].Divide_I/CE                                                                                                   |                                                                                                                                                   |                1 |              2 |
|  zsys_i/ADC/ADC_readout_buff_0/U0/o_Lclk_p                                                                                 |                                                                                                                                                            |                                                                                                                                                   |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[10].Divide_I/CE                                                                                                  |                                                                                                                                                   |                1 |              2 |
|  zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[11].Divide_I/Interrupt                                                          | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/drs4_trigs0                                                                   | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/drs4_trigs_reg_0                                                     |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[6].Divide_I/CE                                                                                                   |                                                                                                                                                   |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[2].Divide_I/CE                                                                                                   |                                                                                                                                                   |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                            | zsys_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                           |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                            | zsys_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                        |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[9].Divide_I/CE                                                                                                   |                                                                                                                                                   |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[4].Divide_I/CE                                                                                                   |                                                                                                                                                   |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[3].Divide_I/CE                                                                                                   |                                                                                                                                                   |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[5].Divide_I/CE                                                                                                   |                                                                                                                                                   |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[8].Divide_I/CE                                                                                                   |                                                                                                                                                   |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                       |                                                                                                                                                   |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                            | zsys_i/fifo2Uart_0/U0/o_rst_fifo                                                                                                                  |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                   |                1 |              4 |
|  zsys_i/data_clk_bufg/U0/BUFG_O[0]                                                                                         |                                                                                                                                                            | zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                        |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                       |                                                                                                                                                   |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                       |                                                                                                                                                   |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                               |                                                                                                                                                   |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                               |                                                                                                                                                   |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                            | zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              6 |
|  zsys_i/data_clk_bufg/U0/BUFG_O[0]                                                                                         |                                                                                                                                                            | zsys_i/rst_FIFO_100M/U0/peripheral_reset[0]                                                                                                       |                2 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                            | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/FSM_sequential_sm_master[1]_i_2_n_0                                 |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1            |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                |                                                                                                                                                            | zsys_i/reset_50M_0/U0/EXT_LPF/lpf_int                                                                                                             |                3 |              8 |
|  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk                             | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]__0_i_1_n_0                                                    |                                                                                                                                                   |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_count                                                                   | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst                                                                                 |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                            | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                          |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ROController_0/U0/FSM_sequential_read_proc_st[3]_i_1_n_0                                                                                            | zsys_i/rst_FIFO_100M/U0/peripheral_reset[0]                                                                                                       |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]              |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                            | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                          |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/p_1_in[2]                                                                                      | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/SR[0]                                                                        |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                            | zsys_i/rst_FIFO_100M/U0/EXT_LPF/lpf_int                                                                                                           |                1 |              8 |
|  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk                             | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait0                                                                 |                                                                                                                                                   |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                            | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              8 |
|  zsys_i/data_clk_bufg/U0/BUFG_O[0]                                                                                         | zsys_i/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_1_n_0                                                                                                  | zsys_i/rst_FIFO_100M/U0/peripheral_reset[0]                                                                                                       |                3 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/bit_cntr0                                                                    | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/o_debug[7]                                                          |                1 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                            | zsys_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                1 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/reset_init_0/U0/counter                                                                                                                             |                                                                                                                                                   |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | zsys_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fifo2Uart_0/U0/counter_delay_tx0                                                                                                                    |                                                                                                                                                   |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                          | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                        |                1 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/reset_50M_0/U0/SEQ/seq_cnt_en                                                                                                                       | zsys_i/reset_50M_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                       |                1 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/rst_FIFO_100M/U0/SEQ/seq_cnt_en                                                                                                                     | zsys_i/rst_FIFO_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ROController_0/U0/o_ascii[6]_i_1_n_0                                                                                                                |                                                                                                                                                   |                3 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg2[14]_i_1_n_0                                                                             | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/E[0]                                                                          | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst                                                                                 |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/slv_reg3[7]_i_1_n_0                                                                            | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_rst                                                          |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/slv_reg3[23]_i_1_n_0                                                                           | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_rst                                                          |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/slv_reg2[31]_i_1_n_0                                                                           | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_rst                                                          |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/slv_reg3[15]_i_1_n_0                                                                           | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_rst                                                          |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/slv_reg2[7]_i_1_n_0                                                                            | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_rst                                                          |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/slv_reg2[15]_i_1_n_0                                                                           | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_rst                                                          |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/slv_reg3[31]_i_1_n_0                                                                           | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_rst                                                          |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/slv_reg2[23]_i_1_n_0                                                                           | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_rst                                                          |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/p_1_in[15]                                                                                     | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_rst                                                          |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/p_1_in[31]                                                                                     | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_rst                                                          |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/p_1_in[23]                                                                                     | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_rst                                                          |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                         | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                        |                1 |             16 |
|  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk                             |                                                                                                                                                            | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_rst                                                          |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                             | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                             | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                              | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                             | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                             | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                             | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                             | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                             | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                             | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                             | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                              | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                             | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                              | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                6 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/p_1_in[0]                                                                                        | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/Data_byte0                                                                         |                                                                                                                                                   |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/E[0]                                                                               |                                                                                                                                                   |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                         | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                        |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                         | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                        |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                         | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                        |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                          | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                        |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                          | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                        |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/p_1_in[15]                                                                                       | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                         | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                        |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                         | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                        |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                         | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                        |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                         | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                        |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                         | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                        |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                         | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                        |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                         | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                        |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                         | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                        |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                          | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                        |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fifo2Uart_0/U0/uart_tx_inst/r_TX_Data                                                                                                               |                                                                                                                                                   |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/reg_addrss_reg[0][0]                                                         |                                                                                                                                                   |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/slv_reg1[15]_i_1_n_0                                                                           | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_rst                                                          |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/slv_reg1[23]_i_1_n_0                                                                           | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_rst                                                          |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/slv_reg1[31]_i_1_n_0                                                                           | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_rst                                                          |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/slv_reg1[7]_i_1_n_0                                                                            | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_rst                                                          |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/drs_sr_count[10]_i_2_n_0                                                      | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/drs_sr_count[10]_i_1_n_0                                             |                4 |             18 |
|  zsys_i/data_clk_bufg/U0/BUFG_O[0]                                                                                         |                                                                                                                                                            | zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fifo2Uart_0/U0/uart_tx_inst/r_Clk_Count[9]_i_2_n_0                                                                                                  | zsys_i/fifo2Uart_0/U0/uart_tx_inst/r_Clk_Count[9]_i_1_n_0                                                                                         |                3 |             18 |
|  zsys_i/data_clk_bufg/U0/BUFG_O[0]                                                                                         | zsys_i/ROController_0/U0/cnt_limit[11]_i_2_n_0                                                                                                             | zsys_i/ROController_0/U0/cnt_limit[11]_i_2_n_0                                                                                                    |                2 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell[9]_i_1_n_0                                                        | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst                                                                                 |                3 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ROController_0/U0/readout_sample_counter[10]_i_2_n_0                                                                                                | zsys_i/ROController_0/U0/readout_sample_counter[10]_i_1_n_0                                                                                       |                2 |             22 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/freq_counter0                                                                      | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/freq_counter[10]_i_1_n_0                                                  |                4 |             22 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/SCLK_counter0                                                                      |                                                                                                                                                   |                5 |             22 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/ack_counter0                                                                       |                                                                                                                                                   |                5 |             22 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                |                                                                                                                                                            | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                4 |             22 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                   |                4 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                   |                2 |             24 |
|  zsys_i/data_clk_bufg/U0/BUFG_O[0]                                                                                         | zsys_i/ROController_0/U0/counter[11]_i_2_n_0                                                                                                               | zsys_i/ROController_0/U0/counter[11]_i_1_n_0                                                                                                      |                3 |             24 |
|  zsys_i/ROController_0/U0/o_wr_fifo_en                                                                                     |                                                                                                                                                            |                                                                                                                                                   |                3 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                                   |                2 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                                   |                6 |             24 |
|  zsys_i/data_clk_bufg/U0/BUFG_O[0]                                                                                         | zsys_i/ROController_0/U0/cnt_limit[11]_i_2_n_0                                                                                                             |                                                                                                                                                   |                4 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                            | zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                3 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                   |                4 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                   |                3 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                            | zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                          |                4 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                   |                3 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/E[0]                                                                         |                                                                                                                                                   |                3 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/o_data_from[15]_i_1_n_0                                                      |                                                                                                                                                   |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/spi_data_i_reg[0][0]                                                         |                                                                                                                                                   |                2 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                   |                3 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states[16]_i_1_n_0                                            | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst                                                                                 |               10 |             34 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_i_1_n_0                                                     |                                                                                                                                                   |                5 |             36 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             38 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/ca_byte0                                                                                    |                                                                                                                                                   |                3 |             40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                |                                                                                                                                                            | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0] |                5 |             40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                            | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]  |                5 |             40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                            | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_rst                                                          |               11 |             40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                                   |                7 |             40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                   |                8 |             40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                            | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                        |               11 |             42 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                            | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                8 |             42 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                            | zsys_i/rst_FIFO_100M/U0/peripheral_reset[0]                                                                                                       |               13 |             44 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                |                                                                                                                                                            | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst                                                                                 |               15 |             44 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ROController_0/U0/data_to_send[27]_i_1_n_0                                                                                                          |                                                                                                                                                   |               11 |             46 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/ena_read0_out                                                                                                |                                                                                                                                                   |                4 |             46 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                            | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/o_debug[7]                                                          |                7 |             46 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/data_i[23]_i_1_n_0                                                           |                                                                                                                                                   |                6 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out                                                    | zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                          |                6 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                   | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                6 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                7 |             50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_2_n_0                                                      | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1_n_0                                             |                7 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg_rden                                                                                     | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                9 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                 | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                        |               11 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/slv_reg_rden                                                                                   | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_rst                                                          |                9 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                               |                                                                                                                                                   |                7 |             68 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                   |                9 |             68 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                       |                                                                                                                                                   |                7 |             68 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/o_o_nReset0_out                                                                                  |                                                                                                                                                   |               16 |             70 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                   |               10 |             70 |
|  zsys_i/data_clk_bufg/U0/BUFG_O[0]                                                                                         | zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_20_out                                                   | zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                7 |             72 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                |                                                                                                                                                   |               14 |             72 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                            | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[8]                                   |                8 |             72 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                        |                                                                                                                                                   |               16 |             72 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                            | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |               14 |             80 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                   |               12 |             94 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                   |               11 |             94 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                                   |               12 |             96 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                                   |               11 |             96 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                                   |               13 |             96 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                                   |                9 |             96 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                |                                                                                                                                                            |                                                                                                                                                   |               15 |            104 |
|  zsys_i/data_clk_bufg/U0/BUFG_O[0]                                                                                         |                                                                                                                                                            |                                                                                                                                                   |               19 |            108 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                            | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |               15 |            120 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ROController_0/U0/fifo_data[96]_i_1_n_0                                                                                                             |                                                                                                                                                   |               42 |            194 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                            |                                                                                                                                                   |              146 |            892 |
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


