Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 1829885BEEE
	for <lists+amd-gfx@lfdr.de>; Tue, 20 Feb 2024 15:38:13 +0100 (CET)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 955A510E48E;
	Tue, 20 Feb 2024 14:38:11 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (1024-bit key; unprotected) header.d=amd.com header.i=@amd.com header.b="vcyQgdU6";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from NAM02-SN1-obe.outbound.protection.outlook.com
 (mail-sn1nam02on2058.outbound.protection.outlook.com [40.107.96.58])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 3FC8B10E48D
 for <amd-gfx@lists.freedesktop.org>; Tue, 20 Feb 2024 14:38:10 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=EwaXx7EncOdPOh+OiWj9jHfFCQmeaP2ATV+TlJz6HEpV5GElbdQXBwhCjlXQQINUL95etMvSHR7U7D1K4hgsWPdzVLH1aGxOLAY3aqxI5Bk6rYfVzgtZKs/2tWjPJyYsxhqLw6zfpeAkQD7hGfsLs9KNKvWZ28Rlj3HpCBeKS8YqzoyA5SHZeKbFUcykDMPFWg6UHd/yQACwb/OPVv2UmFLLuH6e1PLu8I0hRTbein7RxL0q+I1ZWjrfjNNiY1HXUNLYjLXBNJGJd045z3BnC0iIk/ihzo90sdGj8F0VXB3fnXTYDJNuK4S34Oj+DDOJOxQWX5V04HNdN2RO0WjbUw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=NDJN69igiU340HrRNEOS/addcKuiMiF9heWU1jvdDbk=;
 b=K0EjaxIuvGSvtGp9diWI/j/i9xGV6h8KMRoNcMc+E5IQeUISqQfiAOXBCSJWMPuuOpC9kLgHGp/JlERKs/jG2A+uZasNEAJ6A7sKa8otiUXwBMzDiFWu9b7Qqx9Wejv01o0lJy8vKVqVY1MdDCwaknM3ZbZEd37CypqyMNACg+fMiKeIzRwXwx+eRNfZsuZhKZvwuw1+y1CfWZU1z2xR/iBUOqZ0JaqLTTN6BBMGht2cFq7brezXwztAPwyTsPKn/Uo0M/RoMA+ZzqdLXYFb6ZTW1UJ8SsLqq1SXekfgHQAVPXrgAxxQ9Je23mrZ1dCJN/VJt/b5+rvKs4+iXihhtA==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass
 header.d=amd.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; 
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=NDJN69igiU340HrRNEOS/addcKuiMiF9heWU1jvdDbk=;
 b=vcyQgdU6LoPgVC7WWkWrXAh7FhnV2+0yHzJYy3lUql3Gqbiyx0YCvuNzUCVRq07yoQTs4lV4pV0xnG+bi9LEG5TR0k6QFR/cIG+1viFOVmFNiN2p7PJF7xggMaXVzQuwaK9B/ljn+gjyRyybMjcdTUQOq9YV+iDVD1XEBzMSG8Q=
Authentication-Results: dkim=none (message not signed)
 header.d=none;dmarc=none action=none header.from=amd.com;
Received: from DS0PR12MB7804.namprd12.prod.outlook.com (2603:10b6:8:142::5) by
 PH7PR12MB9067.namprd12.prod.outlook.com (2603:10b6:510:1f5::8) with
 Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.7316.20; Tue, 20 Feb 2024 14:38:05 +0000
Received: from DS0PR12MB7804.namprd12.prod.outlook.com
 ([fe80::a397:19eb:d2e8:a596]) by DS0PR12MB7804.namprd12.prod.outlook.com
 ([fe80::a397:19eb:d2e8:a596%6]) with mapi id 15.20.7316.018; Tue, 20 Feb 2024
 14:38:05 +0000
Message-ID: <095c1b8b-a173-4492-a989-ac9f4e723167@amd.com>
Date: Tue, 20 Feb 2024 20:07:57 +0530
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH 2/2] drm/amdgpu: use new reset-affected accessors for
 userspace interfaces
To: =?UTF-8?Q?Christian_K=C3=B6nig?= <ckoenig.leichtzumerken@gmail.com>,
 Alex Deucher <alexander.deucher@amd.com>, amd-gfx@lists.freedesktop.org
References: <20240216151322.473527-1-alexander.deucher@amd.com>
 <20240216151322.473527-2-alexander.deucher@amd.com>
 <e88ba0fa-b72d-419d-8f9a-bad0b800a5e9@amd.com>
 <57c4ad08-c101-456c-8303-63662d3080ee@gmail.com>
Content-Language: en-US
From: "Lazar, Lijo" <lijo.lazar@amd.com>
In-Reply-To: <57c4ad08-c101-456c-8303-63662d3080ee@gmail.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
X-ClientProxiedBy: PN3PR01CA0151.INDPRD01.PROD.OUTLOOK.COM
 (2603:1096:c01:c8::14) To DS0PR12MB7804.namprd12.prod.outlook.com
 (2603:10b6:8:142::5)
MIME-Version: 1.0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: DS0PR12MB7804:EE_|PH7PR12MB9067:EE_
X-MS-Office365-Filtering-Correlation-Id: 375a6971-a9ab-4a3e-0f06-08dc32218c41
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: YoCcgkKFSoYp0iO18mz0ynNNXAmnC3al7MK+cfXL9c81rC3nC4k8cwJIa3bKZi1V7nEPwv7XIkWXgOCwZXgc0PWU0M+P0yPnaZVw6asEWaLF9fPoacd4Rekrvu1D7TJ7CpWxZOBb+1k7RGtachoxFdBDQ9eaF2lkfWGnjqlMhiz68Jdvq0WqPYsMPJ3IzCwRSiosgbSrcoRxomadXXciqkMzyZRkYzCg3CC2rmSEELCxtQCNiE5rh09xJfPwAVKOy2lswiXH9RMhFRJHFvACn6l5xgnCMcgLnBKZijSyWOmEC9y8TPf5IpBLAqOkStO7zhVPeELYXjhkulvuQ3GNt6kDgOg2yQ2ATeVyqkC8ZFJDYsOYTm8LmwE1fWY95VYMKHC8C6WLMz0dJOlc/obsu6T/lKsLxyzWw7+fNHCofv24zFgRiGmUM/MjnUzUTcgs1edcVKcAJtx+mV9K7cmA40y4IgiFwgJ28sNzgy5tavtD9fDMZddRIfzh8DIPmgvDk+8JheUGm9qrkht2s662bLVFyzvjS8sUcN/y33klHHU=
X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:DS0PR12MB7804.namprd12.prod.outlook.com; PTR:; CAT:NONE;
 SFS:(13230031); DIR:OUT; SFP:1101; 
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?SjVwakZZSW5aWUNPaVdNOTVXSGs4QnZRQ1ZKSi9sQnM0MGpqMzBKVG05UzQr?=
 =?utf-8?B?UTVZaHYzS0oxUXdQcksxRGdtMzIxNXB0N0lPYzVXeGNQWXI4c055aTBDK0p3?=
 =?utf-8?B?UFVSV3R3a0w4MzE0L1NPMFVkY0dIYVZHczNwQ3M0Y3UrTjJudmkxV3NMMUhi?=
 =?utf-8?B?OS9ESnJLMTZnZjZtMmtMdDNmdzlEbnZuMDZNUXBSVVUrd2FlczRvRXpIRnZn?=
 =?utf-8?B?aENLREtGRE91T0lHODNvTThXQnhlSXVLR2NLbnMzUkFHRTVQdlcvRWp0cVJZ?=
 =?utf-8?B?amFJaml1QnorTnhvNHVldXk1VjVDUFFWdVBMK2xwbmNwblNYNFdxY3BNcEFB?=
 =?utf-8?B?QjhISkJMc1c3amJBSHBiOEpPUXU2UDAzRnYvZ3RoUXVWeWxHdEhvOXV1YzFQ?=
 =?utf-8?B?TzJ0OGVUcnpPMGJCejAzYkFGSFFoRk9TWTlHTldVVnRBSWZrR1ViTmhYdXhE?=
 =?utf-8?B?YVd4Z09WUDdPS0pUZEJlMEMyRmlDRG9UQlpzN3ZLY3ByWmVBd3N1TWNlOHhm?=
 =?utf-8?B?TVo0WFcrUzA1Qnlmc0tycHFWOHY5TmJuc2NmYU5zbTVqbEZ0ZnQvbFkvUDQ3?=
 =?utf-8?B?bng4c215elJNSERaaFlIMndtbkhpb1RUZ0dJNDRTbVYzRjBielpsYmRobXZC?=
 =?utf-8?B?MFFTUVVjQllGa2ljM1M3VEVHWC93Z2JLZmhnNEhvSWZ5cDRKYjZXeUx1MGpB?=
 =?utf-8?B?WTZaTU82Y0tmU2gyRlFueUVXb0pYWGREM3lnSnJMdHU2Nm45RjE5ZG1tQThR?=
 =?utf-8?B?ck95MkVLOHhMdFJSSFIwWWZ5ZTB6bVRzWndmYkVScXNpdGZ1NTZmak0zRDAz?=
 =?utf-8?B?T3N0TTFIMDIzS3RpRjFhNWhodWpZNTRjVHpiSC8vcnl4cDFuQlJkSEhlaEJr?=
 =?utf-8?B?ZmVpdkF5LzZKVWRHQ3Bwem9lL0w2dGJUUDhSY3dDWFE2U0RWK2VLSVN1Tklt?=
 =?utf-8?B?ekNxMWZscktwTnpOeXp0MmMyb3ZJenBNekNZWC9yOVpua1JnMkR2a0M5ek5X?=
 =?utf-8?B?NW5zWEJPczhqMW5YcnNkV1M5T2pWODRUbWJqbHAyUEM4d0U2S2JvT3UvRVhy?=
 =?utf-8?B?M2U1ZUs2SVVhcVdSV1dOUlR2YVZ4MTh6UUo3S0pueTliTm93d1RVbTl4cXVL?=
 =?utf-8?B?TXZHQ0FQcU9jZktCV3B0NnpKdUYweGF3QW4xL3RmMEsyN2FJdkFDUjlJKzlh?=
 =?utf-8?B?eURkSmJSOTR1VlRLaFZ3Z05MN2RWQXJ5bVRYek9zOVBobU1jTXVKU2w5MCtB?=
 =?utf-8?B?MmVxbzViZHk0Uzh3TW4xeXcrODluaGRONXlaR09veUdDaTVxaFRqVW5FVUJt?=
 =?utf-8?B?dzY3ZHNaMHM2bTZ0T285L1BFMm1kQk5JaHBRVDJacGp2OXdrR05QTG8yb3kz?=
 =?utf-8?B?SHBRK1pIdVcxOTUrR3hwQVNPalJncFZaWlJ3dzVWeFNYN1MvTVExU3FwV1U1?=
 =?utf-8?B?Tkd2LzBhSW9mQlZyR1VTOGhDQzlFNW5nNGxiUXZaTHN5VmEzZysyMXREcDZi?=
 =?utf-8?B?QnBGMmJHam9ZM1BKNmNIWFl3dFA2WmtELzZJUHZnVFdFSFhxN2wxZzJpTVF1?=
 =?utf-8?B?OU1tcVI0TTMwZXNMN3hMK1BGdXhGOVdacU1zbnJwOXp1MXdaUGpWczkzKzFV?=
 =?utf-8?B?RG9ualNDRmdtZG9KY1VyQng0T05HS0RCem1Tcy9NWDhBVkJGT29adGw0UXUr?=
 =?utf-8?B?UmVLVEdlSmYzZXBUaU9wZFpPQVFMUEg1aVB4UWFRdDNGakZvU0xTTFQ2UURN?=
 =?utf-8?B?MWJ4QW15amhKK2pXTTBPVm9QanAwS1lCRXFKUDJyNzRZZWxBU3pxeGpseXA3?=
 =?utf-8?B?byt0YzlnbEdBbDY2cUt5NWhMQjBocmRlNVMvUFhPMUJJM0pDeTRiOUYrQSsv?=
 =?utf-8?B?YlNLUW5Ibk9pbnJiSmFFZ3VXZlBTRzR0alpJTDhSRWFXWkRaQzBUQmxrMlZC?=
 =?utf-8?B?SndKNW5BZnZCSXowQS90Z3JZTURObkhKbHBYVERQT284Uk1PeTYyT2tIQXJX?=
 =?utf-8?B?clZFK1dzTk5zbTJTblZ4dkh1dytlWmNvaVA0TkliU1N3S29pWUROcGlKY1NF?=
 =?utf-8?B?cGsyV0JGdDlKUk9UUDYxTVdxejJVbUNNN3h5dDhNeEU0Y0tjU0ZuMGx5SFhx?=
 =?utf-8?Q?Kkj15KVRLZwiWpAQceAmn11gO?=
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 375a6971-a9ab-4a3e-0f06-08dc32218c41
X-MS-Exchange-CrossTenant-AuthSource: DS0PR12MB7804.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Feb 2024 14:38:05.4056 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: Ro7HOBKXv2MRdo8con9ZYnsKhm24Fwu6fNXOFuNNQVg6wfk+gLo56tpz+roJ6edF
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH7PR12MB9067
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>



On 2/20/2024 7:52 PM, Christian KÃ¶nig wrote:
> Am 20.02.24 um 07:32 schrieb Lazar, Lijo:
>> On 2/16/2024 8:43 PM, Alex Deucher wrote:
>>> Use the new reset critical section accessors for debugfs, sysfs,
>>> and the INFO IOCTL to provide proper mutual exclusivity
>>> to hardware with respect the GPU resets.
>>>
>> This looks more like a priority inversion. When the device needs reset,
>> it doesn't make sense for reset handling to wait on these. Instead,
>> reset should be done at the earliest.
> 
> Nope that doesn't make any sense.
> 
> We block out operations which are not allowed to run concurrently with
> resets here.
> 
> So the reset absolutely has to wait for those operations to finish.
> 

Not at all. The first thing is to make sure that in_reset is set at the
earliest so that anything like these don't create further outstanding
transactions on the device. This patch prevents that.

The operations done/queried on the device on a hung state doesn't make
sense. The more the opportunities for such outstanding transactions, the
further it creates issues during the actual reset process.

Thanks,
Lijo

> Regards,
> Christian.
> 
>>
>> Thanks,
>> Lijo
>>
>>> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
>>> ---
>>> Â  drivers/gpu/drm/amd/amdgpu/amdgpu_debugfs.c |Â  20 +-
>>> Â  drivers/gpu/drm/amd/amdgpu/amdgpu_kms.cÂ Â Â Â  |Â  10 +
>>> Â  drivers/gpu/drm/amd/pm/amdgpu_dpm.cÂ Â Â Â Â Â Â Â  | 215 ++++++++++++++++++++
>>> Â  drivers/gpu/drm/amd/pm/amdgpu_pm.cÂ Â Â Â Â Â Â Â Â  |Â  91 ---------
>>> Â  4 files changed, 235 insertions(+), 101 deletions(-)
>>>
>>> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_debugfs.c
>>> b/drivers/gpu/drm/amd/amdgpu/amdgpu_debugfs.c
>>> index 72eceb7d6667..d0e4a8729703 100644
>>> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_debugfs.c
>>> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_debugfs.c
>>> @@ -1670,7 +1670,7 @@ static int amdgpu_debugfs_test_ib_show(struct
>>> seq_file *m, void *unused)
>>> Â Â Â Â Â  }
>>> Â  Â Â Â Â Â  /* Avoid accidently unparking the sched thread during GPU
>>> reset */
>>> -Â Â Â  r = down_write_killable(&adev->reset_domain->sem);
>>> +Â Â Â  r = amdgpu_reset_domain_access_write_start(adev);
>>> Â Â Â Â Â  if (r)
>>> Â Â Â Â Â Â Â Â Â  return r;
>>> Â  @@ -1699,7 +1699,7 @@ static int amdgpu_debugfs_test_ib_show(struct
>>> seq_file *m, void *unused)
>>> Â Â Â Â Â Â Â Â Â  kthread_unpark(ring->sched.thread);
>>> Â Â Â Â Â  }
>>> Â  -Â Â Â  up_write(&adev->reset_domain->sem);
>>> +Â Â Â  amdgpu_reset_domain_access_write_end(adev);
>>> Â  Â Â Â Â Â  pm_runtime_mark_last_busy(dev->dev);
>>> Â Â Â Â Â  pm_runtime_put_autosuspend(dev->dev);
>>> @@ -1929,7 +1929,7 @@ static int amdgpu_debugfs_ib_preempt(void
>>> *data, u64 val)
>>> Â Â Â Â Â Â Â Â Â  return -ENOMEM;
>>> Â  Â Â Â Â Â  /* Avoid accidently unparking the sched thread during GPU
>>> reset */
>>> -Â Â Â  r = down_read_killable(&adev->reset_domain->sem);
>>> +Â Â Â  r = amdgpu_reset_domain_access_read_start(adev);
>>> Â Â Â Â Â  if (r)
>>> Â Â Â Â Â Â Â Â Â  goto pro_end;
>>> Â  @@ -1970,7 +1970,7 @@ static int amdgpu_debugfs_ib_preempt(void
>>> *data, u64 val)
>>> Â Â Â Â Â  /* restart the scheduler */
>>> Â Â Â Â Â  kthread_unpark(ring->sched.thread);
>>> Â  -Â Â Â  up_read(&adev->reset_domain->sem);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â  pro_end:
>>> Â Â Â Â Â  kfree(fences);
>>> @@ -2031,23 +2031,23 @@ static ssize_t
>>> amdgpu_reset_dump_register_list_read(struct file *f,
>>> Â Â Â Â Â Â Â Â Â  return 0;
>>> Â  Â Â Â Â Â  memset(reg_offset, 0, 12);
>>> -Â Â Â  ret = down_read_killable(&adev->reset_domain->sem);
>>> +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> Â Â Â Â Â  if (ret)
>>> Â Â Â Â Â Â Â Â Â  return ret;
>>> Â  Â Â Â Â Â  for (i = 0; i < adev->reset_info.num_regs; i++) {
>>> Â Â Â Â Â Â Â Â Â  sprintf(reg_offset, "0x%x\n",
>>> adev->reset_info.reset_dump_reg_list[i]);
>>> -Â Â Â Â Â Â Â  up_read(&adev->reset_domain->sem);
>>> +Â Â Â Â Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â Â Â Â Â Â Â Â Â  if (copy_to_user(buf + len, reg_offset, strlen(reg_offset)))
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â  return -EFAULT;
>>> Â  Â Â Â Â Â Â Â Â Â  len += strlen(reg_offset);
>>> -Â Â Â Â Â Â Â  ret = down_read_killable(&adev->reset_domain->sem);
>>> +Â Â Â Â Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> Â Â Â Â Â Â Â Â Â  if (ret)
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  }
>>> Â  -Â Â Â  up_read(&adev->reset_domain->sem);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â Â Â Â Â  *pos += len;
>>> Â  Â Â Â Â Â  return len;
>>> @@ -2089,14 +2089,14 @@ static ssize_t
>>> amdgpu_reset_dump_register_list_write(struct file *f,
>>> Â Â Â Â Â Â Â Â Â  ret = -ENOMEM;
>>> Â Â Â Â Â Â Â Â Â  goto error_free;
>>> Â Â Â Â Â  }
>>> -Â Â Â  ret = down_write_killable(&adev->reset_domain->sem);
>>> +Â Â Â  ret = amdgpu_reset_domain_access_write_start(adev);
>>> Â Â Â Â Â  if (ret)
>>> Â Â Â Â Â Â Â Â Â  goto error_free;
>>> Â  Â Â Â Â Â  swap(adev->reset_info.reset_dump_reg_list, tmp);
>>> Â Â Â Â Â  swap(adev->reset_info.reset_dump_reg_value, new);
>>> Â Â Â Â Â  adev->reset_info.num_regs = i;
>>> -Â Â Â  up_write(&adev->reset_domain->sem);
>>> +Â Â Â  amdgpu_reset_domain_access_write_end(adev);
>>> Â Â Â Â Â  ret = size;
>>> Â  Â  error_free:
>>> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_kms.c
>>> b/drivers/gpu/drm/amd/amdgpu/amdgpu_kms.c
>>> index a2df3025a754..4efb44a964ef 100644
>>> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_kms.c
>>> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_kms.c
>>> @@ -43,6 +43,7 @@
>>> Â  #include "amdgpu_gem.h"
>>> Â  #include "amdgpu_display.h"
>>> Â  #include "amdgpu_ras.h"
>>> +#include "amdgpu_reset.h"
>>> Â  #include "amd_pcie.h"
>>> Â  Â  void amdgpu_unregister_gpu_instance(struct amdgpu_device *adev)
>>> @@ -704,7 +705,11 @@ int amdgpu_info_ioctl(struct drm_device *dev,
>>> void *data, struct drm_file *filp)
>>> Â Â Â Â Â Â Â Â Â  return copy_to_user(out, &count, min(size, 4u)) ? -EFAULT : 0;
>>> Â Â Â Â Â  }
>>> Â Â Â Â Â  case AMDGPU_INFO_TIMESTAMP:
>>> +Â Â Â Â Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â Â Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â Â Â Â Â  return -EFAULT;
>>> Â Â Â Â Â Â Â Â Â  ui64 = amdgpu_gfx_get_gpu_clock_counter(adev);
>>> +Â Â Â Â Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â Â Â Â Â Â Â Â Â  return copy_to_user(out, &ui64, min(size, 8u)) ? -EFAULT : 0;
>>> Â Â Â Â Â  case AMDGPU_INFO_FW_VERSION: {
>>> Â Â Â Â Â Â Â Â Â  struct drm_amdgpu_info_firmware fw_info;
>>> @@ -831,6 +836,9 @@ int amdgpu_info_ioctl(struct drm_device *dev,
>>> void *data, struct drm_file *filp)
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â  return -ENOMEM;
>>> Â Â Â Â Â Â Â Â Â  alloc_size = info->read_mmr_reg.count * sizeof(*regs);
>>> Â  +Â Â Â Â Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â Â Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â Â Â Â Â  return -EFAULT;
>>> Â Â Â Â Â Â Â Â Â  amdgpu_gfx_off_ctrl(adev, false);
>>> Â Â Â Â Â Â Â Â Â  for (i = 0; i < info->read_mmr_reg.count; i++) {
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â  if (amdgpu_asic_read_register(adev, se_num, sh_num,
>>> @@ -840,10 +848,12 @@ int amdgpu_info_ioctl(struct drm_device *dev,
>>> void *data, struct drm_file *filp)
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  info->read_mmr_reg.dword_offset + i);
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  kfree(regs);
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  amdgpu_gfx_off_ctrl(adev, true);
>>> +Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  return -EFAULT;
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â  }
>>> Â Â Â Â Â Â Â Â Â  }
>>> Â Â Â Â Â Â Â Â Â  amdgpu_gfx_off_ctrl(adev, true);
>>> +Â Â Â Â Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â Â Â Â Â Â Â Â Â  n = copy_to_user(out, regs, min(size, alloc_size));
>>> Â Â Â Â Â Â Â Â Â  kfree(regs);
>>> Â Â Â Â Â Â Â Â Â  return n ? -EFAULT : 0;
>>> diff --git a/drivers/gpu/drm/amd/pm/amdgpu_dpm.c
>>> b/drivers/gpu/drm/amd/pm/amdgpu_dpm.c
>>> index f84bfed50681..bb698d2c5e01 100644
>>> --- a/drivers/gpu/drm/amd/pm/amdgpu_dpm.c
>>> +++ b/drivers/gpu/drm/amd/pm/amdgpu_dpm.c
>>> @@ -31,6 +31,7 @@
>>> Â  #include "amdgpu_display.h"
>>> Â  #include "hwmgr.h"
>>> Â  #include <linux/power_supply.h>
>>> +#include "amdgpu_reset.h"
>>> Â  #include "amdgpu_smu.h"
>>> Â  Â  #define amdgpu_dpm_enable_bapm(adev, e) \
>>> @@ -46,10 +47,14 @@ int amdgpu_dpm_get_sclk(struct amdgpu_device
>>> *adev, bool low)
>>> Â Â Â Â Â  if (!pp_funcs->get_sclk)
>>> Â Â Â Â Â Â Â Â Â  return 0;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return 0;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->get_sclk((adev)->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  low);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -62,10 +67,14 @@ int amdgpu_dpm_get_mclk(struct amdgpu_device
>>> *adev, bool low)
>>> Â Â Â Â Â  if (!pp_funcs->get_mclk)
>>> Â Â Â Â Â Â Â Â Â  return 0;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return 0;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->get_mclk((adev)->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  low);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -493,12 +502,16 @@ int amdgpu_dpm_read_sensor(struct amdgpu_device
>>> *adev, enum amd_pp_sensors senso
>>> Â Â Â Â Â Â Â Â Â  return -EINVAL;
>>> Â  Â Â Â Â Â  if (pp_funcs && pp_funcs->read_sensor) {
>>> +Â Â Â Â Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â Â Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â Â Â Â Â  ret = pp_funcs->read_sensor(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  sensor,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  data,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  size);
>>> Â Â Â Â Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â Â Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â Â Â Â Â  }
>>> Â  Â Â Â Â Â  return ret;
>>> @@ -918,7 +931,10 @@ void amdgpu_dpm_get_current_power_state(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â Â Â Â Â  goto out;
>>> Â Â Â Â Â  }
>>> Â  +Â Â Â  if (amdgpu_reset_domain_access_read_start(adev))
>>> +Â Â Â Â Â Â Â  goto out;
>>> Â Â Â Â Â  *state =
>>> pp_funcs->get_current_power_state(adev->powerplay.pp_handle);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â Â Â Â Â  if (*state < POWER_STATE_TYPE_DEFAULT ||
>>> Â Â Â Â Â Â Â Â Â  *state > POWER_STATE_TYPE_INTERNAL_3DPERF)
>>> Â Â Â Â Â Â Â Â Â  *state = adev->pm.dpm.user_state;
>>> @@ -951,12 +967,15 @@ enum amd_dpm_forced_level
>>> amdgpu_dpm_get_performance_level(struct amdgpu_device
>>> Â Â Â Â Â  if (!pp_funcs)
>>> Â Â Â Â Â Â Â Â Â  return AMD_DPM_FORCED_LEVEL_AUTO;
>>> Â  +Â Â Â  if (amdgpu_reset_domain_access_read_start(adev))
>>> +Â Â Â Â Â Â Â  return AMD_DPM_FORCED_LEVEL_AUTO;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  if (pp_funcs->get_performance_level)
>>> Â Â Â Â Â Â Â Â Â  level =
>>> pp_funcs->get_performance_level(adev->powerplay.pp_handle);
>>> Â Â Â Â Â  else
>>> Â Â Â Â Â Â Â Â Â  level = adev->pm.dpm.forced_level;
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return level;
>>> Â  }
>>> @@ -970,6 +989,7 @@ int amdgpu_dpm_force_performance_level(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  AMD_DPM_FORCED_LEVEL_PROFILE_MIN_SCLK |
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  AMD_DPM_FORCED_LEVEL_PROFILE_MIN_MCLK |
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  AMD_DPM_FORCED_LEVEL_PROFILE_PEAK;
>>> +Â Â Â  int ret;
>>> Â  Â Â Â Â Â  if (!pp_funcs || !pp_funcs->force_performance_level)
>>> Â Â Â Â Â Â Â Â Â  return 0;
>>> @@ -983,12 +1003,16 @@ int amdgpu_dpm_force_performance_level(struct
>>> amdgpu_device *adev,
>>> Â  Â Â Â Â Â  if (adev->asic_type == CHIP_RAVEN) {
>>> Â Â Â Â Â Â Â Â Â  if (!(adev->apu_flags & AMD_APU_IS_RAVEN2)) {
>>> +Â Â Â Â Â Â Â Â Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â Â Â Â Â Â Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â  if (current_level != AMD_DPM_FORCED_LEVEL_MANUAL &&
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  level == AMD_DPM_FORCED_LEVEL_MANUAL)
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  amdgpu_gfx_off_ctrl(adev, false);
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â  else if (current_level == AMD_DPM_FORCED_LEVEL_MANUAL &&
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  level != AMD_DPM_FORCED_LEVEL_MANUAL)
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  amdgpu_gfx_off_ctrl(adev, true);
>>> +Â Â Â Â Â Â Â Â Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â Â Â Â Â Â Â Â Â  }
>>> Â Â Â Â Â  }
>>> Â  @@ -996,6 +1020,9 @@ int amdgpu_dpm_force_performance_level(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â Â Â Â Â  (level == AMD_DPM_FORCED_LEVEL_PROFILE_EXIT))
>>> Â Â Â Â Â Â Â Â Â  return -EINVAL;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  if (!(current_level & profile_mode_mask) &&
>>> Â Â Â Â Â Â Â Â Â Â Â  (level & profile_mode_mask)) {
>>> Â Â Â Â Â Â Â Â Â  /* enter UMD Pstate */
>>> @@ -1027,6 +1054,7 @@ int amdgpu_dpm_force_performance_level(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  adev->pm.dpm.forced_level = level;
>>> Â  Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return 0;
>>> Â  }
>>> @@ -1040,10 +1068,14 @@ int amdgpu_dpm_get_pp_num_states(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->get_pp_num_states)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->get_pp_num_states(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  states);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1058,11 +1090,15 @@ int amdgpu_dpm_dispatch_task(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->dispatch_tasks)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->dispatch_tasks(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  task_id,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  user_state);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1075,10 +1111,14 @@ int amdgpu_dpm_get_pp_table(struct
>>> amdgpu_device *adev, char **table)
>>> Â Â Â Â Â  if (!pp_funcs->get_pp_table)
>>> Â Â Â Â Â Â Â Â Â  return 0;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->get_pp_table(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  table);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1094,12 +1134,16 @@ int amdgpu_dpm_set_fine_grain_clk_vol(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->set_fine_grain_clk_vol)
>>> Â Â Â Â Â Â Â Â Â  return 0;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->set_fine_grain_clk_vol(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  type,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  input,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  size);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1115,12 +1159,16 @@ int amdgpu_dpm_odn_edit_dpm_table(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->odn_edit_dpm_table)
>>> Â Â Â Â Â Â Â Â Â  return 0;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->odn_edit_dpm_table(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  type,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  input,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  size);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1135,11 +1183,15 @@ int amdgpu_dpm_print_clock_levels(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->print_clock_levels)
>>> Â Â Â Â Â Â Â Â Â  return 0;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->print_clock_levels(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  type,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  buf);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1155,12 +1207,16 @@ int amdgpu_dpm_emit_clock_levels(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->emit_clock_levels)
>>> Â Â Â Â Â Â Â Â Â  return -ENOENT;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->emit_clock_levels(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  type,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  buf,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  offset);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1174,10 +1230,14 @@ int amdgpu_dpm_set_ppfeature_status(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->set_ppfeature_status)
>>> Â Â Â Â Â Â Â Â Â  return 0;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->set_ppfeature_status(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  ppfeature_masks);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1190,10 +1250,14 @@ int amdgpu_dpm_get_ppfeature_status(struct
>>> amdgpu_device *adev, char *buf)
>>> Â Â Â Â Â  if (!pp_funcs->get_ppfeature_status)
>>> Â Â Â Â Â Â Â Â Â  return 0;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->get_ppfeature_status(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  buf);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1208,11 +1272,15 @@ int amdgpu_dpm_force_clock_level(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->force_clock_level)
>>> Â Â Â Â Â Â Â Â Â  return 0;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->force_clock_level(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  type,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  mask);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1225,9 +1293,13 @@ int amdgpu_dpm_get_sclk_od(struct
>>> amdgpu_device *adev)
>>> Â Â Â Â Â  if (!pp_funcs->get_sclk_od)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->get_sclk_od(adev->powerplay.pp_handle);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1235,14 +1307,19 @@ int amdgpu_dpm_get_sclk_od(struct
>>> amdgpu_device *adev)
>>> Â  int amdgpu_dpm_set_sclk_od(struct amdgpu_device *adev, uint32_t value)
>>> Â  {
>>> Â Â Â Â Â  const struct amd_pm_funcs *pp_funcs = adev->powerplay.pp_funcs;
>>> +Â Â Â  int ret;
>>> Â  Â Â Â Â Â  if (is_support_sw_smu(adev))
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  if (pp_funcs->set_sclk_od)
>>> Â Â Â Â Â Â Â Â Â  pp_funcs->set_sclk_od(adev->powerplay.pp_handle, value);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  if (amdgpu_dpm_dispatch_task(adev,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  AMD_PP_TASK_READJUST_POWER_STATE,
>>> @@ -1262,9 +1339,13 @@ int amdgpu_dpm_get_mclk_od(struct
>>> amdgpu_device *adev)
>>> Â Â Â Â Â  if (!pp_funcs->get_mclk_od)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->get_mclk_od(adev->powerplay.pp_handle);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1272,14 +1353,19 @@ int amdgpu_dpm_get_mclk_od(struct
>>> amdgpu_device *adev)
>>> Â  int amdgpu_dpm_set_mclk_od(struct amdgpu_device *adev, uint32_t value)
>>> Â  {
>>> Â Â Â Â Â  const struct amd_pm_funcs *pp_funcs = adev->powerplay.pp_funcs;
>>> +Â Â Â  int ret;
>>> Â  Â Â Â Â Â  if (is_support_sw_smu(adev))
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  if (pp_funcs->set_mclk_od)
>>> Â Â Â Â Â Â Â Â Â  pp_funcs->set_mclk_od(adev->powerplay.pp_handle, value);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  if (amdgpu_dpm_dispatch_task(adev,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  AMD_PP_TASK_READJUST_POWER_STATE,
>>> @@ -1300,10 +1386,14 @@ int amdgpu_dpm_get_power_profile_mode(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->get_power_profile_mode)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->get_power_profile_mode(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  buf);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1317,11 +1407,15 @@ int amdgpu_dpm_set_power_profile_mode(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->set_power_profile_mode)
>>> Â Â Â Â Â Â Â Â Â  return 0;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->set_power_profile_mode(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  input,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  size);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1334,10 +1428,14 @@ int amdgpu_dpm_get_gpu_metrics(struct
>>> amdgpu_device *adev, void **table)
>>> Â Â Â Â Â  if (!pp_funcs->get_gpu_metrics)
>>> Â Â Â Â Â Â Â Â Â  return 0;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->get_gpu_metrics(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  table);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1351,10 +1449,14 @@ ssize_t amdgpu_dpm_get_pm_metrics(struct
>>> amdgpu_device *adev, void *pm_metrics,
>>> Â Â Â Â Â  if (!pp_funcs->get_pm_metrics)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->get_pm_metrics(adev->powerplay.pp_handle,
>>> pm_metrics,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  size);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1368,10 +1470,14 @@ int amdgpu_dpm_get_fan_control_mode(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->get_fan_control_mode)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->get_fan_control_mode(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  fan_mode);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1385,10 +1491,14 @@ int amdgpu_dpm_set_fan_speed_pwm(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->set_fan_speed_pwm)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->set_fan_speed_pwm(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  speed);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1402,10 +1512,14 @@ int amdgpu_dpm_get_fan_speed_pwm(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->get_fan_speed_pwm)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->get_fan_speed_pwm(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  speed);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1419,10 +1533,14 @@ int amdgpu_dpm_get_fan_speed_rpm(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->get_fan_speed_rpm)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->get_fan_speed_rpm(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  speed);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1436,10 +1554,14 @@ int amdgpu_dpm_set_fan_speed_rpm(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->set_fan_speed_rpm)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->set_fan_speed_rpm(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  speed);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1453,10 +1575,14 @@ int amdgpu_dpm_set_fan_control_mode(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->set_fan_control_mode)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->set_fan_control_mode(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  mode);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1472,12 +1598,16 @@ int amdgpu_dpm_get_power_limit(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->get_power_limit)
>>> Â Â Â Â Â Â Â Â Â  return -ENODATA;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->get_power_limit(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  limit,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  pp_limit_level,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  power_type);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1491,10 +1621,14 @@ int amdgpu_dpm_set_power_limit(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->set_power_limit)
>>> Â Â Â Â Â Â Â Â Â  return -EINVAL;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->set_power_limit(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  limit);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1506,9 +1640,12 @@ int amdgpu_dpm_is_cclk_dpm_supported(struct
>>> amdgpu_device *adev)
>>> Â Â Â Â Â  if (!is_support_sw_smu(adev))
>>> Â Â Â Â Â Â Â Â Â  return false;
>>> Â  +Â Â Â  if (amdgpu_reset_domain_access_read_start(adev))
>>> +Â Â Â Â Â Â Â  return false;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  cclk_dpm_supported = is_support_cclk_dpm(adev);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return (int)cclk_dpm_supported;
>>> Â  }
>>> @@ -1517,14 +1654,19 @@ int
>>> amdgpu_dpm_debugfs_print_current_performance_level(struct
>>> amdgpu_device *ade
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  struct seq_file *m)
>>> Â  {
>>> Â Â Â Â Â  const struct amd_pm_funcs *pp_funcs = adev->powerplay.pp_funcs;
>>> +Â Â Â  int ret;
>>> Â  Â Â Â Â Â  if (!pp_funcs->debugfs_print_current_performance_level)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â 
>>> pp_funcs->debugfs_print_current_performance_level(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  m);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return 0;
>>> Â  }
>>> @@ -1539,11 +1681,15 @@ int amdgpu_dpm_get_smu_prv_buf_details(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->get_smu_prv_buf_details)
>>> Â Â Â Â Â Â Â Â Â  return -ENOSYS;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->get_smu_prv_buf_details(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  addr,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  size);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1580,11 +1726,15 @@ int amdgpu_dpm_set_pp_table(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->set_pp_table)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->set_pp_table(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  buf,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  size);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1616,10 +1766,14 @@ int
>>> amdgpu_dpm_display_configuration_change(struct amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->display_configuration_change)
>>> Â Â Â Â Â Â Â Â Â  return 0;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret =
>>> pp_funcs->display_configuration_change(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  input);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1634,11 +1788,15 @@ int amdgpu_dpm_get_clock_by_type(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->get_clock_by_type)
>>> Â Â Â Â Â Â Â Â Â  return 0;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->get_clock_by_type(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  type,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  clocks);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1652,10 +1810,14 @@ int
>>> amdgpu_dpm_get_display_mode_validation_clks(struct amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->get_display_mode_validation_clocks)
>>> Â Â Â Â Â Â Â Â Â  return 0;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret =
>>> pp_funcs->get_display_mode_validation_clocks(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  clocks);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1670,11 +1832,15 @@ int
>>> amdgpu_dpm_get_clock_by_type_with_latency(struct amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->get_clock_by_type_with_latency)
>>> Â Â Â Â Â Â Â Â Â  return 0;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret =
>>> pp_funcs->get_clock_by_type_with_latency(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  type,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  clocks);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1689,11 +1855,15 @@ int
>>> amdgpu_dpm_get_clock_by_type_with_voltage(struct amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->get_clock_by_type_with_voltage)
>>> Â Â Â Â Â Â Â Â Â  return 0;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret =
>>> pp_funcs->get_clock_by_type_with_voltage(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  type,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  clocks);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1707,10 +1877,14 @@ int
>>> amdgpu_dpm_set_watermarks_for_clocks_ranges(struct amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->set_watermarks_for_clocks_ranges)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret =
>>> pp_funcs->set_watermarks_for_clocks_ranges(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  clock_ranges);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1724,10 +1898,14 @@ int
>>> amdgpu_dpm_display_clock_voltage_request(struct amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->display_clock_voltage_request)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret =
>>> pp_funcs->display_clock_voltage_request(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  clock);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1741,10 +1919,14 @@ int amdgpu_dpm_get_current_clocks(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->get_current_clocks)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->get_current_clocks(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  clocks);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1756,9 +1938,12 @@ void amdgpu_dpm_notify_smu_enable_pwe(struct
>>> amdgpu_device *adev)
>>> Â Â Â Â Â  if (!pp_funcs->notify_smu_enable_pwe)
>>> Â Â Â Â Â Â Â Â Â  return;
>>> Â  +Â Â Â  if (amdgpu_reset_domain_access_read_start(adev))
>>> +Â Â Â Â Â Â Â  return;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  pp_funcs->notify_smu_enable_pwe(adev->powerplay.pp_handle);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  }
>>> Â  Â  int amdgpu_dpm_set_active_display_count(struct amdgpu_device *adev,
>>> @@ -1770,10 +1955,14 @@ int
>>> amdgpu_dpm_set_active_display_count(struct amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->set_active_display_count)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret =
>>> pp_funcs->set_active_display_count(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  count);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1787,10 +1976,14 @@ int
>>> amdgpu_dpm_set_min_deep_sleep_dcefclk(struct amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->set_min_deep_sleep_dcefclk)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return ret;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret =
>>> pp_funcs->set_min_deep_sleep_dcefclk(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  clock);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1803,10 +1996,13 @@ void
>>> amdgpu_dpm_set_hard_min_dcefclk_by_freq(struct amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->set_hard_min_dcefclk_by_freq)
>>> Â Â Â Â Â Â Â Â Â  return;
>>> Â  +Â Â Â  if (amdgpu_reset_domain_access_read_start(adev))
>>> +Â Â Â Â Â Â Â  return;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  pp_funcs->set_hard_min_dcefclk_by_freq(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  clock);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  }
>>> Â  Â  void amdgpu_dpm_set_hard_min_fclk_by_freq(struct amdgpu_device
>>> *adev,
>>> @@ -1817,10 +2013,13 @@ void
>>> amdgpu_dpm_set_hard_min_fclk_by_freq(struct amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->set_hard_min_fclk_by_freq)
>>> Â Â Â Â Â Â Â Â Â  return;
>>> Â  +Â Â Â  if (amdgpu_reset_domain_access_read_start(adev))
>>> +Â Â Â Â Â Â Â  return;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  pp_funcs->set_hard_min_fclk_by_freq(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  clock);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  }
>>> Â  Â  int amdgpu_dpm_display_disable_memory_clock_switch(struct
>>> amdgpu_device *adev,
>>> @@ -1832,10 +2031,14 @@ int
>>> amdgpu_dpm_display_disable_memory_clock_switch(struct amdgpu_device
>>> *adev,
>>> Â Â Â Â Â  if (!pp_funcs->display_disable_memory_clock_switch)
>>> Â Â Â Â Â Â Â Â Â  return 0;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return 0;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret =
>>> pp_funcs->display_disable_memory_clock_switch(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  disable_memory_clock_switch);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1849,10 +2052,14 @@ int
>>> amdgpu_dpm_get_max_sustainable_clocks_by_dc(struct amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->get_max_sustainable_clocks_by_dc)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return 0;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret =
>>> pp_funcs->get_max_sustainable_clocks_by_dc(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  max_clocks);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1867,11 +2074,15 @@ enum pp_smu_status
>>> amdgpu_dpm_get_uclk_dpm_states(struct amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->get_uclk_dpm_states)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return 0;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->get_uclk_dpm_states(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  clock_values_in_khz,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  num_states);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> @@ -1885,10 +2096,14 @@ int amdgpu_dpm_get_dpm_clock_table(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  if (!pp_funcs->get_dpm_clock_table)
>>> Â Â Â Â Â Â Â Â Â  return -EOPNOTSUPP;
>>> Â  +Â Â Â  ret = amdgpu_reset_domain_access_read_start(adev);
>>> +Â Â Â  if (ret)
>>> +Â Â Â Â Â Â Â  return 0;
>>> Â Â Â Â Â  mutex_lock(&adev->pm.mutex);
>>> Â Â Â Â Â  ret = pp_funcs->get_dpm_clock_table(adev->powerplay.pp_handle,
>>> Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  clock_table);
>>> Â Â Â Â Â  mutex_unlock(&adev->pm.mutex);
>>> +Â Â Â  amdgpu_reset_domain_access_read_end(adev);
>>> Â  Â Â Â Â Â  return ret;
>>> Â  }
>>> diff --git a/drivers/gpu/drm/amd/pm/amdgpu_pm.c
>>> b/drivers/gpu/drm/amd/pm/amdgpu_pm.c
>>> index 8d7d6a507d3a..dc9f9c733a2d 100644
>>> --- a/drivers/gpu/drm/amd/pm/amdgpu_pm.c
>>> +++ b/drivers/gpu/drm/amd/pm/amdgpu_pm.c
>>> @@ -27,7 +27,6 @@
>>> Â  #include "amdgpu_drv.h"
>>> Â  #include "amdgpu_pm.h"
>>> Â  #include "amdgpu_dpm.h"
>>> -#include "amdgpu_reset.h"
>>> Â  #include "atom.h"
>>> Â  #include <linux/pci.h>
>>> Â  #include <linux/hwmon.h>
>>> @@ -139,8 +138,6 @@ static ssize_t amdgpu_get_power_dpm_state(struct
>>> device *dev,
>>> Â Â Â Â Â  enum amd_pm_state_type pm;
>>> Â Â Â Â Â  int ret;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -170,8 +167,6 @@ static ssize_t
>>> amdgpu_set_power_dpm_state(struct device *dev,
>>> Â Â Â Â Â  enum amd_pm_state_typeÂ  state;
>>> Â Â Â Â Â  int ret;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -267,8 +262,6 @@ static ssize_t
>>> amdgpu_get_power_dpm_force_performance_level(struct device *dev,
>>> Â Â Â Â Â  enum amd_dpm_forced_level level = 0xff;
>>> Â Â Â Â Â  int ret;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -306,8 +299,6 @@ static ssize_t
>>> amdgpu_set_power_dpm_force_performance_level(struct device *dev,
>>> Â Â Â Â Â  enum amd_dpm_forced_level level;
>>> Â Â Â Â Â  int ret = 0;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -368,8 +359,6 @@ static ssize_t amdgpu_get_pp_num_states(struct
>>> device *dev,
>>> Â Â Â Â Â  uint32_t i;
>>> Â Â Â Â Â  int buf_len, ret;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -406,8 +395,6 @@ static ssize_t amdgpu_get_pp_cur_state(struct
>>> device *dev,
>>> Â Â Â Â Â  enum amd_pm_state_type pm = 0;
>>> Â Â Â Â Â  int i = 0, ret = 0;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -445,8 +432,6 @@ static ssize_t amdgpu_get_pp_force_state(struct
>>> device *dev,
>>> Â Â Â Â Â  struct drm_device *ddev = dev_get_drvdata(dev);
>>> Â Â Â Â Â  struct amdgpu_device *adev = drm_to_adev(ddev);
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -468,8 +453,6 @@ static ssize_t amdgpu_set_pp_force_state(struct
>>> device *dev,
>>> Â Â Â Â Â  unsigned long idx;
>>> Â Â Â Â Â  int ret;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -538,8 +521,6 @@ static ssize_t amdgpu_get_pp_table(struct
>>> device *dev,
>>> Â Â Â Â Â  char *table = NULL;
>>> Â Â Â Â Â  int size, ret;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -574,8 +555,6 @@ static ssize_t amdgpu_set_pp_table(struct
>>> device *dev,
>>> Â Â Â Â Â  struct amdgpu_device *adev = drm_to_adev(ddev);
>>> Â Â Â Â Â  int ret = 0;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -757,8 +736,6 @@ static ssize_t
>>> amdgpu_set_pp_od_clk_voltage(struct device *dev,
>>> Â Â Â Â Â  const char delimiter[3] = {' ', '\n', '\0'};
>>> Â Â Â Â Â  uint32_t type;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -859,8 +836,6 @@ static ssize_t
>>> amdgpu_get_pp_od_clk_voltage(struct device *dev,
>>> Â Â Â Â Â  };
>>> Â Â Â Â Â  uint clk_index;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -919,8 +894,6 @@ static ssize_t amdgpu_set_pp_features(struct
>>> device *dev,
>>> Â Â Â Â Â  uint64_t featuremask;
>>> Â Â Â Â Â  int ret;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -954,8 +927,6 @@ static ssize_t amdgpu_get_pp_features(struct
>>> device *dev,
>>> Â Â Â Â Â  ssize_t size;
>>> Â Â Â Â Â  int ret;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -1023,8 +994,6 @@ static ssize_t amdgpu_get_pp_dpm_clock(struct
>>> device *dev,
>>> Â Â Â Â Â  int size = 0;
>>> Â Â Â Â Â  int ret = 0;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -1092,8 +1061,6 @@ static ssize_t amdgpu_set_pp_dpm_clock(struct
>>> device *dev,
>>> Â Â Â Â Â  int ret;
>>> Â Â Â Â Â  uint32_t mask = 0;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -1277,8 +1244,6 @@ static ssize_t amdgpu_get_pp_sclk_od(struct
>>> device *dev,
>>> Â Â Â Â Â  uint32_t value = 0;
>>> Â Â Â Â Â  int ret;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -1306,8 +1271,6 @@ static ssize_t amdgpu_set_pp_sclk_od(struct
>>> device *dev,
>>> Â Â Â Â Â  int ret;
>>> Â Â Â Â Â  long int value;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -1339,8 +1302,6 @@ static ssize_t amdgpu_get_pp_mclk_od(struct
>>> device *dev,
>>> Â Â Â Â Â  uint32_t value = 0;
>>> Â Â Â Â Â  int ret;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -1368,8 +1329,6 @@ static ssize_t amdgpu_set_pp_mclk_od(struct
>>> device *dev,
>>> Â Â Â Â Â  int ret;
>>> Â Â Â Â Â  long int value;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -1421,8 +1380,6 @@ static ssize_t
>>> amdgpu_get_pp_power_profile_mode(struct device *dev,
>>> Â Â Â Â Â  ssize_t size;
>>> Â Â Â Â Â  int ret;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -1460,8 +1417,6 @@ static ssize_t
>>> amdgpu_set_pp_power_profile_mode(struct device *dev,
>>> Â Â Â Â Â  long int profile_mode = 0;
>>> Â Â Â Â Â  const char delimiter[3] = {' ', '\n', '\0'};
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -1514,8 +1469,6 @@ static int
>>> amdgpu_hwmon_get_sensor_generic(struct amdgpu_device *adev,
>>> Â  {
>>> Â Â Â Â Â  int r, size = sizeof(uint32_t);
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -1603,8 +1556,6 @@ static ssize_t amdgpu_get_pcie_bw(struct
>>> device *dev,
>>> Â Â Â Â Â  uint64_t count0 = 0, count1 = 0;
>>> Â Â Â Â Â  int ret;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -1646,8 +1597,6 @@ static ssize_t amdgpu_get_unique_id(struct
>>> device *dev,
>>> Â Â Â Â Â  struct drm_device *ddev = dev_get_drvdata(dev);
>>> Â Â Â Â Â  struct amdgpu_device *adev = drm_to_adev(ddev);
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -1819,8 +1768,6 @@ static ssize_t amdgpu_get_pm_metrics(struct
>>> device *dev,
>>> Â Â Â Â Â  ssize_t size = 0;
>>> Â Â Â Â Â  int ret;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -1860,8 +1807,6 @@ static ssize_t amdgpu_get_gpu_metrics(struct
>>> device *dev,
>>> Â Â Â Â Â  ssize_t size = 0;
>>> Â Â Â Â Â  int ret;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -1978,8 +1923,6 @@ static ssize_t
>>> amdgpu_set_smartshift_bias(struct device *dev,
>>> Â Â Â Â Â  int r = 0;
>>> Â Â Â Â Â  int bias = 0;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -2050,8 +1993,6 @@ static ssize_t
>>> amdgpu_get_xgmi_plpd_policy(struct device *dev,
>>> Â Â Â Â Â  char *mode_desc = "none";
>>> Â Â Â Â Â  int mode;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -2073,8 +2014,6 @@ static ssize_t
>>> amdgpu_set_xgmi_plpd_policy(struct device *dev,
>>> Â Â Â Â Â  struct amdgpu_device *adev = drm_to_adev(ddev);
>>> Â Â Â Â Â  int mode, ret;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -2530,8 +2469,6 @@ static ssize_t
>>> amdgpu_hwmon_get_pwm1_enable(struct device *dev,
>>> Â Â Â Â Â  u32 pwm_mode = 0;
>>> Â Â Â Â Â  int ret;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -2561,8 +2498,6 @@ static ssize_t
>>> amdgpu_hwmon_set_pwm1_enable(struct device *dev,
>>> Â Â Â Â Â  int err, ret;
>>> Â Â Â Â Â  int value;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -2610,8 +2545,6 @@ static ssize_t amdgpu_hwmon_set_pwm1(struct
>>> device *dev,
>>> Â Â Â Â Â  u32 value;
>>> Â Â Â Â Â  u32 pwm_mode;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -2655,8 +2588,6 @@ static ssize_t amdgpu_hwmon_get_pwm1(struct
>>> device *dev,
>>> Â Â Â Â Â  int err;
>>> Â Â Â Â Â  u32 speed = 0;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -2685,8 +2616,6 @@ static ssize_t
>>> amdgpu_hwmon_get_fan1_input(struct device *dev,
>>> Â Â Â Â Â  int err;
>>> Â Â Â Â Â  u32 speed = 0;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -2749,8 +2678,6 @@ static ssize_t
>>> amdgpu_hwmon_get_fan1_target(struct device *dev,
>>> Â Â Â Â Â  int err;
>>> Â Â Â Â Â  u32 rpm = 0;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -2780,8 +2707,6 @@ static ssize_t
>>> amdgpu_hwmon_set_fan1_target(struct device *dev,
>>> Â Â Â Â Â  u32 value;
>>> Â Â Â Â Â  u32 pwm_mode;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -2824,8 +2749,6 @@ static ssize_t
>>> amdgpu_hwmon_get_fan1_enable(struct device *dev,
>>> Â Â Â Â Â  u32 pwm_mode = 0;
>>> Â Â Â Â Â  int ret;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -2856,8 +2779,6 @@ static ssize_t
>>> amdgpu_hwmon_set_fan1_enable(struct device *dev,
>>> Â Â Â Â Â  int value;
>>> Â Â Â Â Â  u32 pwm_mode;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -2996,8 +2917,6 @@ static ssize_t
>>> amdgpu_hwmon_show_power_cap_generic(struct device *dev,
>>> Â Â Â Â Â  ssize_t size;
>>> Â Â Â Â Â  int r;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -3077,8 +2996,6 @@ static ssize_t
>>> amdgpu_hwmon_set_power_cap(struct device *dev,
>>> Â Â Â Â Â  int err;
>>> Â Â Â Â Â  u32 value;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -3531,8 +3448,6 @@ static int amdgpu_retrieve_od_settings(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  int size = 0;
>>> Â Â Â Â Â  int ret;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -3615,8 +3530,6 @@ amdgpu_distribute_custom_od_settings(struct
>>> amdgpu_device *adev,
>>> Â Â Â Â Â  long parameter[64];
>>> Â Â Â Â Â  int ret;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -4482,8 +4395,6 @@ static int amdgpu_debugfs_pm_info_show(struct
>>> seq_file *m, void *unused)
>>> Â Â Â Â Â  u64 flags = 0;
>>> Â Â Â Â Â  int r;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  @@ -4527,8 +4438,6 @@ static ssize_t
>>> amdgpu_pm_prv_buffer_read(struct file *f, char __user *buf,
>>> Â Â Â Â Â  void *smu_prv_buf;
>>> Â Â Â Â Â  int ret = 0;
>>> Â  -Â Â Â  if (amdgpu_in_reset(adev))
>>> -Â Â Â Â Â Â Â  return -EPERM;
>>> Â Â Â Â Â  if (adev->in_suspend && !adev->in_runpm)
>>> Â Â Â Â Â Â Â Â Â  return -EPERM;
>>> Â  
> 
