// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "04/10/2022 23:26:51"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pd_project1 (
	c_flag,
	clk,
	instr,
	reg_wr_addr,
	z_flag,
	alu_op_a,
	alu_out,
	bs_out,
	mem_read_data,
	mem_wr_data,
	pc,
	ra,
	rb,
	reg_wr_data);
output 	c_flag;
input 	clk;
output 	[15:0] instr;
output 	[2:0] reg_wr_addr;
output 	z_flag;
output 	[15:0] alu_op_a;
output 	[15:0] alu_out;
output 	[15:0] bs_out;
output 	[15:0] mem_read_data;
output 	[15:0] mem_wr_data;
output 	[15:0] pc;
output 	[15:0] ra;
output 	[15:0] rb;
output 	[15:0] reg_wr_data;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \c_flag~output_o ;
wire \instr[15]~output_o ;
wire \instr[14]~output_o ;
wire \instr[13]~output_o ;
wire \instr[12]~output_o ;
wire \instr[11]~output_o ;
wire \instr[10]~output_o ;
wire \instr[9]~output_o ;
wire \instr[8]~output_o ;
wire \instr[7]~output_o ;
wire \instr[6]~output_o ;
wire \instr[5]~output_o ;
wire \instr[4]~output_o ;
wire \instr[3]~output_o ;
wire \instr[2]~output_o ;
wire \instr[1]~output_o ;
wire \instr[0]~output_o ;
wire \reg_wr_addr[2]~output_o ;
wire \reg_wr_addr[1]~output_o ;
wire \reg_wr_addr[0]~output_o ;
wire \z_flag~output_o ;
wire \alu_op_a[15]~output_o ;
wire \alu_op_a[14]~output_o ;
wire \alu_op_a[13]~output_o ;
wire \alu_op_a[12]~output_o ;
wire \alu_op_a[11]~output_o ;
wire \alu_op_a[10]~output_o ;
wire \alu_op_a[9]~output_o ;
wire \alu_op_a[8]~output_o ;
wire \alu_op_a[7]~output_o ;
wire \alu_op_a[6]~output_o ;
wire \alu_op_a[5]~output_o ;
wire \alu_op_a[4]~output_o ;
wire \alu_op_a[3]~output_o ;
wire \alu_op_a[2]~output_o ;
wire \alu_op_a[1]~output_o ;
wire \alu_op_a[0]~output_o ;
wire \alu_out[15]~output_o ;
wire \alu_out[14]~output_o ;
wire \alu_out[13]~output_o ;
wire \alu_out[12]~output_o ;
wire \alu_out[11]~output_o ;
wire \alu_out[10]~output_o ;
wire \alu_out[9]~output_o ;
wire \alu_out[8]~output_o ;
wire \alu_out[7]~output_o ;
wire \alu_out[6]~output_o ;
wire \alu_out[5]~output_o ;
wire \alu_out[4]~output_o ;
wire \alu_out[3]~output_o ;
wire \alu_out[2]~output_o ;
wire \alu_out[1]~output_o ;
wire \alu_out[0]~output_o ;
wire \bs_out[15]~output_o ;
wire \bs_out[14]~output_o ;
wire \bs_out[13]~output_o ;
wire \bs_out[12]~output_o ;
wire \bs_out[11]~output_o ;
wire \bs_out[10]~output_o ;
wire \bs_out[9]~output_o ;
wire \bs_out[8]~output_o ;
wire \bs_out[7]~output_o ;
wire \bs_out[6]~output_o ;
wire \bs_out[5]~output_o ;
wire \bs_out[4]~output_o ;
wire \bs_out[3]~output_o ;
wire \bs_out[2]~output_o ;
wire \bs_out[1]~output_o ;
wire \bs_out[0]~output_o ;
wire \mem_read_data[15]~output_o ;
wire \mem_read_data[14]~output_o ;
wire \mem_read_data[13]~output_o ;
wire \mem_read_data[12]~output_o ;
wire \mem_read_data[11]~output_o ;
wire \mem_read_data[10]~output_o ;
wire \mem_read_data[9]~output_o ;
wire \mem_read_data[8]~output_o ;
wire \mem_read_data[7]~output_o ;
wire \mem_read_data[6]~output_o ;
wire \mem_read_data[5]~output_o ;
wire \mem_read_data[4]~output_o ;
wire \mem_read_data[3]~output_o ;
wire \mem_read_data[2]~output_o ;
wire \mem_read_data[1]~output_o ;
wire \mem_read_data[0]~output_o ;
wire \mem_wr_data[15]~output_o ;
wire \mem_wr_data[14]~output_o ;
wire \mem_wr_data[13]~output_o ;
wire \mem_wr_data[12]~output_o ;
wire \mem_wr_data[11]~output_o ;
wire \mem_wr_data[10]~output_o ;
wire \mem_wr_data[9]~output_o ;
wire \mem_wr_data[8]~output_o ;
wire \mem_wr_data[7]~output_o ;
wire \mem_wr_data[6]~output_o ;
wire \mem_wr_data[5]~output_o ;
wire \mem_wr_data[4]~output_o ;
wire \mem_wr_data[3]~output_o ;
wire \mem_wr_data[2]~output_o ;
wire \mem_wr_data[1]~output_o ;
wire \mem_wr_data[0]~output_o ;
wire \pc[15]~output_o ;
wire \pc[14]~output_o ;
wire \pc[13]~output_o ;
wire \pc[12]~output_o ;
wire \pc[11]~output_o ;
wire \pc[10]~output_o ;
wire \pc[9]~output_o ;
wire \pc[8]~output_o ;
wire \pc[7]~output_o ;
wire \pc[6]~output_o ;
wire \pc[5]~output_o ;
wire \pc[4]~output_o ;
wire \pc[3]~output_o ;
wire \pc[2]~output_o ;
wire \pc[1]~output_o ;
wire \pc[0]~output_o ;
wire \ra[15]~output_o ;
wire \ra[14]~output_o ;
wire \ra[13]~output_o ;
wire \ra[12]~output_o ;
wire \ra[11]~output_o ;
wire \ra[10]~output_o ;
wire \ra[9]~output_o ;
wire \ra[8]~output_o ;
wire \ra[7]~output_o ;
wire \ra[6]~output_o ;
wire \ra[5]~output_o ;
wire \ra[4]~output_o ;
wire \ra[3]~output_o ;
wire \ra[2]~output_o ;
wire \ra[1]~output_o ;
wire \ra[0]~output_o ;
wire \rb[15]~output_o ;
wire \rb[14]~output_o ;
wire \rb[13]~output_o ;
wire \rb[12]~output_o ;
wire \rb[11]~output_o ;
wire \rb[10]~output_o ;
wire \rb[9]~output_o ;
wire \rb[8]~output_o ;
wire \rb[7]~output_o ;
wire \rb[6]~output_o ;
wire \rb[5]~output_o ;
wire \rb[4]~output_o ;
wire \rb[3]~output_o ;
wire \rb[2]~output_o ;
wire \rb[1]~output_o ;
wire \rb[0]~output_o ;
wire \reg_wr_data[15]~output_o ;
wire \reg_wr_data[14]~output_o ;
wire \reg_wr_data[13]~output_o ;
wire \reg_wr_data[12]~output_o ;
wire \reg_wr_data[11]~output_o ;
wire \reg_wr_data[10]~output_o ;
wire \reg_wr_data[9]~output_o ;
wire \reg_wr_data[8]~output_o ;
wire \reg_wr_data[7]~output_o ;
wire \reg_wr_data[6]~output_o ;
wire \reg_wr_data[5]~output_o ;
wire \reg_wr_data[4]~output_o ;
wire \reg_wr_data[3]~output_o ;
wire \reg_wr_data[2]~output_o ;
wire \reg_wr_data[1]~output_o ;
wire \reg_wr_data[0]~output_o ;
wire \clk~input_o ;
wire \pc_incrementer|Add0~61_sumout ;
wire \pc_incrementer|Add0~62 ;
wire \pc_incrementer|Add0~9_sumout ;
wire \pc_incrementer|Add0~10 ;
wire \pc_incrementer|Add0~13_sumout ;
wire \pc_incrementer|Add0~14 ;
wire \pc_incrementer|Add0~17_sumout ;
wire \instr_memory|rom~0_combout ;
wire \pc_incrementer|Add0~18 ;
wire \pc_incrementer|Add0~21_sumout ;
wire \pc_incrementer|Add0~22 ;
wire \pc_incrementer|Add0~25_sumout ;
wire \pc_incrementer|Add0~26 ;
wire \pc_incrementer|Add0~29_sumout ;
wire \pc_incrementer|Add0~30 ;
wire \pc_incrementer|Add0~33_sumout ;
wire \pc_incrementer|Add0~34 ;
wire \pc_incrementer|Add0~37_sumout ;
wire \pc_incrementer|Add0~38 ;
wire \pc_incrementer|Add0~1_sumout ;
wire \pc_incrementer|Add0~2 ;
wire \pc_incrementer|Add0~41_sumout ;
wire \pc_incrementer|Add0~42 ;
wire \pc_incrementer|Add0~45_sumout ;
wire \pc_incrementer|Add0~46 ;
wire \pc_incrementer|Add0~49_sumout ;
wire \pc_incrementer|Add0~50 ;
wire \pc_incrementer|Add0~53_sumout ;
wire \pc_incrementer|Add0~54 ;
wire \pc_incrementer|Add0~57_sumout ;
wire \pc_incrementer|Add0~58 ;
wire \pc_incrementer|Add0~5_sumout ;
wire \ctrl_block|m5_sel~0_combout ;
wire \ctrl_block|m5_sel~1_combout ;
wire \ctrl_block|m5_sel~2_combout ;
wire \ctrl_block|c_en~combout ;
wire \inst|c_en_rr~q ;
wire \rr_ex_stg|c_en_ex~q ;
wire \instr_memory|instruction[9]~0_combout ;
wire \inst|m5_sel_rr~q ;
wire \instr_memory|rom~1_combout ;
wire \ctrl_block|Decoder0~0_combout ;
wire \instr_memory|rom~2_combout ;
wire \instr_memory|instruction[10]~1_combout ;
wire \instr_memory|instruction[9]~2_combout ;
wire \m2|Mux2~0_combout ;
wire \m2|Mux1~0_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a15~portbdataout ;
wire \register_file|reg_array~0_combout ;
wire \register_file|reg_array_rtl_1_bypass[37]~1_combout ;
wire \register_file|reg_array~1_combout ;
wire \ctrl_block|Decoder0~1_combout ;
wire \inst|rtype_rr~q ;
wire \rr_ex_stg|rtype_ex~q ;
wire \register_file|reg_array~17_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \register_file|reg_array_rtl_1_bypass[7]~16_combout ;
wire \register_file|reg_array~16_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a1~portbdataout ;
wire \register_file|reg_array_rtl_1_bypass[9]~15_combout ;
wire \register_file|reg_array~15_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a2~portbdataout ;
wire \register_file|reg_array_rtl_1_bypass[11]~14_combout ;
wire \register_file|reg_array~14_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a3~portbdataout ;
wire \register_file|reg_array_rtl_1_bypass[13]~13_combout ;
wire \register_file|reg_array~13_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a5~portbdataout ;
wire \register_file|reg_array_rtl_1_bypass[17]~11_combout ;
wire \register_file|reg_array~11_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a6~portbdataout ;
wire \register_file|reg_array_rtl_1_bypass[19]~10_combout ;
wire \register_file|reg_array~10_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a7~portbdataout ;
wire \register_file|reg_array_rtl_1_bypass[21]~9_combout ;
wire \register_file|reg_array~9_combout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \data_mem|ram~8_combout ;
wire \m8|Mux8~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \register_file|reg_array_rtl_0_bypass[21]~9_combout ;
wire \register_file|reg_array~26_combout ;
wire \ctrl_block|WideOr1~combout ;
wire \inst|m1_sel_rr~q ;
wire \m1|y[7]~0_combout ;
wire \m1|y[6]~1_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \register_file|reg_array_rtl_0_bypass[15]~12_combout ;
wire \register_file|reg_array~29_combout ;
wire \barrel_shifter|m_0_11|y~0_combout ;
wire \alu|Add0~62 ;
wire \alu|Add0~58 ;
wire \alu|Add0~54 ;
wire \alu|Add0~50 ;
wire \alu|Add0~46 ;
wire \alu|Add0~42 ;
wire \alu|Add0~38 ;
wire \alu|Add0~33_sumout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \data_mem|ram~9_combout ;
wire \m8|Mux9~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \register_file|reg_array_rtl_0_bypass[19]~10_combout ;
wire \register_file|reg_array~27_combout ;
wire \alu|Add0~37_sumout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \data_mem|ram~10_combout ;
wire \m8|Mux10~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \register_file|reg_array_rtl_0_bypass[17]~11_combout ;
wire \register_file|reg_array~28_combout ;
wire \alu|Add0~41_sumout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \data_mem|ram~11_combout ;
wire \m8|Mux11~0_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a4~portbdataout ;
wire \register_file|reg_array_rtl_1_bypass[15]~12_combout ;
wire \register_file|reg_array~12_combout ;
wire \alu|Add0~45_sumout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \data_mem|ram~12_combout ;
wire \m8|Mux12~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \register_file|reg_array_rtl_0_bypass[13]~13_combout ;
wire \register_file|reg_array~30_combout ;
wire \alu|Add0~49_sumout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \data_mem|ram~13_combout ;
wire \m8|Mux13~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \register_file|reg_array_rtl_0_bypass[11]~14_combout ;
wire \register_file|reg_array~31_combout ;
wire \alu|Add0~53_sumout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \data_mem|ram~14_combout ;
wire \m8|Mux14~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \register_file|reg_array_rtl_0_bypass[9]~15_combout ;
wire \register_file|reg_array~32_combout ;
wire \alu|Add0~57_sumout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \data_mem|ram~15_combout ;
wire \m8|Mux15~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \register_file|reg_array_rtl_0_bypass[7]~16_combout ;
wire \register_file|reg_array~33_combout ;
wire \alu|Add0~61_sumout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \data_mem|ram~0_combout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \data_mem|ram~1_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \register_file|reg_array_rtl_0_bypass[35]~2_combout ;
wire \register_file|reg_array~19_combout ;
wire \barrel_shifter|m_0_1|y~0_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a13~portbdataout ;
wire \register_file|reg_array_rtl_1_bypass[33]~3_combout ;
wire \register_file|reg_array~3_combout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \data_mem|ram~2_combout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \data_mem|ram~3_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \register_file|reg_array_rtl_0_bypass[31]~4_combout ;
wire \register_file|reg_array~21_combout ;
wire \barrel_shifter|m_0_3|y~0_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a11~portbdataout ;
wire \register_file|reg_array_rtl_1_bypass[29]~5_combout ;
wire \register_file|reg_array~5_combout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \data_mem|ram~4_combout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \data_mem|ram~5_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \register_file|reg_array_rtl_0_bypass[27]~6_combout ;
wire \register_file|reg_array~23_combout ;
wire \barrel_shifter|m_0_5|y~0_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a9~portbdataout ;
wire \register_file|reg_array_rtl_1_bypass[25]~7_combout ;
wire \register_file|reg_array~7_combout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \data_mem|ram~6_combout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \data_mem|ram~7_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \register_file|reg_array_rtl_0_bypass[23]~8_combout ;
wire \register_file|reg_array~25_combout ;
wire \barrel_shifter|m_0_7|y~0_combout ;
wire \alu|Add0~34 ;
wire \alu|Add0~29_sumout ;
wire \m8|Mux7~0_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a8~portbdataout ;
wire \register_file|reg_array_rtl_1_bypass[23]~8_combout ;
wire \register_file|reg_array~8_combout ;
wire \alu|Add0~30 ;
wire \alu|Add0~25_sumout ;
wire \m8|Mux6~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \register_file|reg_array_rtl_0_bypass[25]~7_combout ;
wire \register_file|reg_array~24_combout ;
wire \alu|Add0~26 ;
wire \alu|Add0~21_sumout ;
wire \m8|Mux5~0_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a10~portbdataout ;
wire \register_file|reg_array_rtl_1_bypass[27]~6_combout ;
wire \register_file|reg_array~6_combout ;
wire \alu|Add0~22 ;
wire \alu|Add0~17_sumout ;
wire \m8|Mux4~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \register_file|reg_array_rtl_0_bypass[29]~5_combout ;
wire \register_file|reg_array~22_combout ;
wire \alu|Add0~18 ;
wire \alu|Add0~13_sumout ;
wire \m8|Mux3~0_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a12~portbdataout ;
wire \register_file|reg_array_rtl_1_bypass[31]~4_combout ;
wire \register_file|reg_array~4_combout ;
wire \alu|Add0~14 ;
wire \alu|Add0~9_sumout ;
wire \m8|Mux2~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \register_file|reg_array_rtl_0_bypass[33]~3_combout ;
wire \register_file|reg_array~20_combout ;
wire \alu|Add0~10 ;
wire \alu|Add0~5_sumout ;
wire \m8|Mux1~0_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a14~portbdataout ;
wire \register_file|reg_array_rtl_1_bypass[35]~2_combout ;
wire \register_file|reg_array~2_combout ;
wire \alu|Add0~6 ;
wire \alu|Add0~1_sumout ;
wire \m8|Mux0~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \register_file|reg_array_rtl_0_bypass[37]~1_combout ;
wire \register_file|reg_array~18_combout ;
wire \alu|Add0~2 ;
wire \alu|Add0~65_sumout ;
wire \cz_reg|c~0_combout ;
wire \cz_reg|c~q ;
wire \cz_reg|z~0_combout ;
wire \cz_reg|z~1_combout ;
wire \cz_reg|z~2_combout ;
wire \cz_reg|z~3_combout ;
wire \cz_reg|z~q ;
wire \m5|y[15]~0_combout ;
wire \m5|y[14]~1_combout ;
wire \m5|y[13]~2_combout ;
wire \m5|y[12]~3_combout ;
wire \m5|y[11]~4_combout ;
wire \m5|y[10]~5_combout ;
wire \m5|y[9]~6_combout ;
wire \m5|y[8]~7_combout ;
wire \m5|y[7]~8_combout ;
wire \m5|y[6]~9_combout ;
wire \m5|y[5]~10_combout ;
wire \m5|y[4]~11_combout ;
wire \m5|y[3]~12_combout ;
wire \m5|y[2]~13_combout ;
wire \m5|y[1]~14_combout ;
wire \m5|y[0]~15_combout ;
wire \barrel_shifter|m_0_0|y~0_combout ;
wire \barrel_shifter|m_0_2|y~0_combout ;
wire \barrel_shifter|m_0_4|y~0_combout ;
wire \barrel_shifter|m_0_6|y~0_combout ;
wire \barrel_shifter|m_0_8|y~0_combout ;
wire \barrel_shifter|m_0_9|y~0_combout ;
wire \barrel_shifter|m_0_10|y~0_combout ;
wire \barrel_shifter|m_0_12|y~0_combout ;
wire \barrel_shifter|m_0_13|y~0_combout ;
wire \barrel_shifter|m_0_14|y~0_combout ;
wire \m4|y[0]~0_combout ;
wire [15:0] \exec_mem_stg|alu_out_mem ;
wire [2:0] \mem_wb_stg|reg_wr_addr_wb ;
wire [15:0] \prog_counter|pc ;
wire [1:0] \rr_ex_stg|m8_sel_ex ;
wire [15:0] \rr_ex_stg|reg_data1_ex ;
wire [15:0] \rr_ex_stg|reg_data2_ex ;
wire [15:0] \rr_ex_stg|m1_out_ex ;
wire [15:0] \rr_ex_stg|imm9_ex ;
wire [0:48] \data_mem|ram_rtl_0_bypass ;
wire [0:38] \register_file|reg_array_rtl_1_bypass ;
wire [0:38] \register_file|reg_array_rtl_0_bypass ;
wire [1:0] \mem_wb_stg|m8_sel_wb ;
wire [15:0] \mem_wb_stg|data_mem_out_wb ;
wire [15:0] \mem_wb_stg|alu_out_wb ;
wire [2:0] \exec_mem_stg|m2_out_mem ;
wire [1:0] \exec_mem_stg|m8_sel_mem ;
wire [8:0] \inst|instr_imm9_rr ;
wire [15:0] \exec_mem_stg|mem_wr_data_mem ;
wire [2:0] \rr_ex_stg|m2_out_ex ;

wire [0:0] \data_mem|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \data_mem|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \data_mem|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \data_mem|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \data_mem|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \data_mem|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \data_mem|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \data_mem|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \data_mem|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \data_mem|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \data_mem|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \data_mem|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \data_mem|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \data_mem|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \data_mem|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \data_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \register_file|reg_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \data_mem|ram_rtl_0|auto_generated|ram_block1a15~portbdataout  = \data_mem|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \data_mem|ram_rtl_0|auto_generated|ram_block1a14~portbdataout  = \data_mem|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \data_mem|ram_rtl_0|auto_generated|ram_block1a13~portbdataout  = \data_mem|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \data_mem|ram_rtl_0|auto_generated|ram_block1a12~portbdataout  = \data_mem|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \data_mem|ram_rtl_0|auto_generated|ram_block1a11~portbdataout  = \data_mem|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \data_mem|ram_rtl_0|auto_generated|ram_block1a10~portbdataout  = \data_mem|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \data_mem|ram_rtl_0|auto_generated|ram_block1a9~portbdataout  = \data_mem|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \data_mem|ram_rtl_0|auto_generated|ram_block1a8~portbdataout  = \data_mem|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \data_mem|ram_rtl_0|auto_generated|ram_block1a7~portbdataout  = \data_mem|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \data_mem|ram_rtl_0|auto_generated|ram_block1a6~portbdataout  = \data_mem|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \data_mem|ram_rtl_0|auto_generated|ram_block1a5~portbdataout  = \data_mem|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \data_mem|ram_rtl_0|auto_generated|ram_block1a4~portbdataout  = \data_mem|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \data_mem|ram_rtl_0|auto_generated|ram_block1a3~portbdataout  = \data_mem|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \data_mem|ram_rtl_0|auto_generated|ram_block1a2~portbdataout  = \data_mem|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \data_mem|ram_rtl_0|auto_generated|ram_block1a1~portbdataout  = \data_mem|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \data_mem|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \data_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a15~portbdataout  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a14~portbdataout  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a13~portbdataout  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a12~portbdataout  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a11~portbdataout  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a10~portbdataout  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a9~portbdataout  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a8~portbdataout  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a7~portbdataout  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a6~portbdataout  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a5~portbdataout  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a4~portbdataout  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a3~portbdataout  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a2~portbdataout  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a1~portbdataout  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a0~portbdataout  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a15~portbdataout  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a14~portbdataout  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a13~portbdataout  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a12~portbdataout  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a11~portbdataout  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a10~portbdataout  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a9~portbdataout  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a8~portbdataout  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a7~portbdataout  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a6~portbdataout  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a5~portbdataout  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a4~portbdataout  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a3~portbdataout  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a2~portbdataout  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a1~portbdataout  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a0~portbdataout  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

cyclonev_io_obuf \c_flag~output (
	.i(\cz_reg|c~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_flag~output_o ),
	.obar());
// synopsys translate_off
defparam \c_flag~output .bus_hold = "false";
defparam \c_flag~output .open_drain_output = "false";
defparam \c_flag~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instr[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[15]~output .bus_hold = "false";
defparam \instr[15]~output .open_drain_output = "false";
defparam \instr[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instr[14]~output (
	.i(\instr_memory|instruction[9]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[14]~output .bus_hold = "false";
defparam \instr[14]~output .open_drain_output = "false";
defparam \instr[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instr[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[13]~output .bus_hold = "false";
defparam \instr[13]~output .open_drain_output = "false";
defparam \instr[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instr[12]~output (
	.i(\ctrl_block|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[12]~output .bus_hold = "false";
defparam \instr[12]~output .open_drain_output = "false";
defparam \instr[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instr[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[11]~output .bus_hold = "false";
defparam \instr[11]~output .open_drain_output = "false";
defparam \instr[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instr[10]~output (
	.i(\instr_memory|instruction[10]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[10]~output .bus_hold = "false";
defparam \instr[10]~output .open_drain_output = "false";
defparam \instr[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instr[9]~output (
	.i(\instr_memory|instruction[9]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[9]~output .bus_hold = "false";
defparam \instr[9]~output .open_drain_output = "false";
defparam \instr[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instr[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[8]~output .bus_hold = "false";
defparam \instr[8]~output .open_drain_output = "false";
defparam \instr[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instr[7]~output (
	.i(\ctrl_block|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[7]~output .bus_hold = "false";
defparam \instr[7]~output .open_drain_output = "false";
defparam \instr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instr[6]~output (
	.i(\instr_memory|instruction[10]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[6]~output .bus_hold = "false";
defparam \instr[6]~output .open_drain_output = "false";
defparam \instr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instr[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[5]~output .bus_hold = "false";
defparam \instr[5]~output .open_drain_output = "false";
defparam \instr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instr[4]~output (
	.i(\instr_memory|instruction[9]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[4]~output .bus_hold = "false";
defparam \instr[4]~output .open_drain_output = "false";
defparam \instr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instr[3]~output (
	.i(\instr_memory|instruction[9]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[3]~output .bus_hold = "false";
defparam \instr[3]~output .open_drain_output = "false";
defparam \instr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instr[2]~output (
	.i(\instr_memory|instruction[9]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[2]~output .bus_hold = "false";
defparam \instr[2]~output .open_drain_output = "false";
defparam \instr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instr[1]~output (
	.i(\instr_memory|instruction[9]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[1]~output .bus_hold = "false";
defparam \instr[1]~output .open_drain_output = "false";
defparam \instr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \instr[0]~output (
	.i(\instr_memory|instruction[9]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[0]~output .bus_hold = "false";
defparam \instr[0]~output .open_drain_output = "false";
defparam \instr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_wr_addr[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_wr_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_wr_addr[2]~output .bus_hold = "false";
defparam \reg_wr_addr[2]~output .open_drain_output = "false";
defparam \reg_wr_addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_wr_addr[1]~output (
	.i(\mem_wb_stg|reg_wr_addr_wb [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_wr_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_wr_addr[1]~output .bus_hold = "false";
defparam \reg_wr_addr[1]~output .open_drain_output = "false";
defparam \reg_wr_addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_wr_addr[0]~output (
	.i(\mem_wb_stg|reg_wr_addr_wb [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_wr_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_wr_addr[0]~output .bus_hold = "false";
defparam \reg_wr_addr[0]~output .open_drain_output = "false";
defparam \reg_wr_addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \z_flag~output (
	.i(\cz_reg|z~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\z_flag~output_o ),
	.obar());
// synopsys translate_off
defparam \z_flag~output .bus_hold = "false";
defparam \z_flag~output .open_drain_output = "false";
defparam \z_flag~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_op_a[15]~output (
	.i(\m5|y[15]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_op_a[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_op_a[15]~output .bus_hold = "false";
defparam \alu_op_a[15]~output .open_drain_output = "false";
defparam \alu_op_a[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_op_a[14]~output (
	.i(\m5|y[14]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_op_a[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_op_a[14]~output .bus_hold = "false";
defparam \alu_op_a[14]~output .open_drain_output = "false";
defparam \alu_op_a[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_op_a[13]~output (
	.i(\m5|y[13]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_op_a[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_op_a[13]~output .bus_hold = "false";
defparam \alu_op_a[13]~output .open_drain_output = "false";
defparam \alu_op_a[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_op_a[12]~output (
	.i(\m5|y[12]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_op_a[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_op_a[12]~output .bus_hold = "false";
defparam \alu_op_a[12]~output .open_drain_output = "false";
defparam \alu_op_a[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_op_a[11]~output (
	.i(\m5|y[11]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_op_a[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_op_a[11]~output .bus_hold = "false";
defparam \alu_op_a[11]~output .open_drain_output = "false";
defparam \alu_op_a[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_op_a[10]~output (
	.i(\m5|y[10]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_op_a[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_op_a[10]~output .bus_hold = "false";
defparam \alu_op_a[10]~output .open_drain_output = "false";
defparam \alu_op_a[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_op_a[9]~output (
	.i(\m5|y[9]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_op_a[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_op_a[9]~output .bus_hold = "false";
defparam \alu_op_a[9]~output .open_drain_output = "false";
defparam \alu_op_a[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_op_a[8]~output (
	.i(\m5|y[8]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_op_a[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_op_a[8]~output .bus_hold = "false";
defparam \alu_op_a[8]~output .open_drain_output = "false";
defparam \alu_op_a[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_op_a[7]~output (
	.i(\m5|y[7]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_op_a[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_op_a[7]~output .bus_hold = "false";
defparam \alu_op_a[7]~output .open_drain_output = "false";
defparam \alu_op_a[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_op_a[6]~output (
	.i(\m5|y[6]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_op_a[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_op_a[6]~output .bus_hold = "false";
defparam \alu_op_a[6]~output .open_drain_output = "false";
defparam \alu_op_a[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_op_a[5]~output (
	.i(\m5|y[5]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_op_a[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_op_a[5]~output .bus_hold = "false";
defparam \alu_op_a[5]~output .open_drain_output = "false";
defparam \alu_op_a[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_op_a[4]~output (
	.i(\m5|y[4]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_op_a[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_op_a[4]~output .bus_hold = "false";
defparam \alu_op_a[4]~output .open_drain_output = "false";
defparam \alu_op_a[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_op_a[3]~output (
	.i(\m5|y[3]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_op_a[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_op_a[3]~output .bus_hold = "false";
defparam \alu_op_a[3]~output .open_drain_output = "false";
defparam \alu_op_a[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_op_a[2]~output (
	.i(\m5|y[2]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_op_a[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_op_a[2]~output .bus_hold = "false";
defparam \alu_op_a[2]~output .open_drain_output = "false";
defparam \alu_op_a[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_op_a[1]~output (
	.i(\m5|y[1]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_op_a[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_op_a[1]~output .bus_hold = "false";
defparam \alu_op_a[1]~output .open_drain_output = "false";
defparam \alu_op_a[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_op_a[0]~output (
	.i(\m5|y[0]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_op_a[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_op_a[0]~output .bus_hold = "false";
defparam \alu_op_a[0]~output .open_drain_output = "false";
defparam \alu_op_a[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[15]~output (
	.i(\alu|Add0~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[15]~output .bus_hold = "false";
defparam \alu_out[15]~output .open_drain_output = "false";
defparam \alu_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[14]~output (
	.i(\alu|Add0~5_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[14]~output .bus_hold = "false";
defparam \alu_out[14]~output .open_drain_output = "false";
defparam \alu_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[13]~output (
	.i(\alu|Add0~9_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[13]~output .bus_hold = "false";
defparam \alu_out[13]~output .open_drain_output = "false";
defparam \alu_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[12]~output (
	.i(\alu|Add0~13_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[12]~output .bus_hold = "false";
defparam \alu_out[12]~output .open_drain_output = "false";
defparam \alu_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[11]~output (
	.i(\alu|Add0~17_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[11]~output .bus_hold = "false";
defparam \alu_out[11]~output .open_drain_output = "false";
defparam \alu_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[10]~output (
	.i(\alu|Add0~21_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[10]~output .bus_hold = "false";
defparam \alu_out[10]~output .open_drain_output = "false";
defparam \alu_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[9]~output (
	.i(\alu|Add0~25_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[9]~output .bus_hold = "false";
defparam \alu_out[9]~output .open_drain_output = "false";
defparam \alu_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[8]~output (
	.i(\alu|Add0~29_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[8]~output .bus_hold = "false";
defparam \alu_out[8]~output .open_drain_output = "false";
defparam \alu_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[7]~output (
	.i(\alu|Add0~33_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[7]~output .bus_hold = "false";
defparam \alu_out[7]~output .open_drain_output = "false";
defparam \alu_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[6]~output (
	.i(\alu|Add0~37_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[6]~output .bus_hold = "false";
defparam \alu_out[6]~output .open_drain_output = "false";
defparam \alu_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[5]~output (
	.i(\alu|Add0~41_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[5]~output .bus_hold = "false";
defparam \alu_out[5]~output .open_drain_output = "false";
defparam \alu_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[4]~output (
	.i(\alu|Add0~45_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[4]~output .bus_hold = "false";
defparam \alu_out[4]~output .open_drain_output = "false";
defparam \alu_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[3]~output (
	.i(\alu|Add0~49_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[3]~output .bus_hold = "false";
defparam \alu_out[3]~output .open_drain_output = "false";
defparam \alu_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[2]~output (
	.i(\alu|Add0~53_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[2]~output .bus_hold = "false";
defparam \alu_out[2]~output .open_drain_output = "false";
defparam \alu_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[1]~output (
	.i(\alu|Add0~57_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[1]~output .bus_hold = "false";
defparam \alu_out[1]~output .open_drain_output = "false";
defparam \alu_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \alu_out[0]~output (
	.i(\alu|Add0~61_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_out[0]~output .bus_hold = "false";
defparam \alu_out[0]~output .open_drain_output = "false";
defparam \alu_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \bs_out[15]~output (
	.i(\barrel_shifter|m_0_0|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bs_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \bs_out[15]~output .bus_hold = "false";
defparam \bs_out[15]~output .open_drain_output = "false";
defparam \bs_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \bs_out[14]~output (
	.i(\barrel_shifter|m_0_1|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bs_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \bs_out[14]~output .bus_hold = "false";
defparam \bs_out[14]~output .open_drain_output = "false";
defparam \bs_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \bs_out[13]~output (
	.i(\barrel_shifter|m_0_2|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bs_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \bs_out[13]~output .bus_hold = "false";
defparam \bs_out[13]~output .open_drain_output = "false";
defparam \bs_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \bs_out[12]~output (
	.i(\barrel_shifter|m_0_3|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bs_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \bs_out[12]~output .bus_hold = "false";
defparam \bs_out[12]~output .open_drain_output = "false";
defparam \bs_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \bs_out[11]~output (
	.i(\barrel_shifter|m_0_4|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bs_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \bs_out[11]~output .bus_hold = "false";
defparam \bs_out[11]~output .open_drain_output = "false";
defparam \bs_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \bs_out[10]~output (
	.i(\barrel_shifter|m_0_5|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bs_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \bs_out[10]~output .bus_hold = "false";
defparam \bs_out[10]~output .open_drain_output = "false";
defparam \bs_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \bs_out[9]~output (
	.i(\barrel_shifter|m_0_6|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bs_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \bs_out[9]~output .bus_hold = "false";
defparam \bs_out[9]~output .open_drain_output = "false";
defparam \bs_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \bs_out[8]~output (
	.i(\barrel_shifter|m_0_7|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bs_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \bs_out[8]~output .bus_hold = "false";
defparam \bs_out[8]~output .open_drain_output = "false";
defparam \bs_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \bs_out[7]~output (
	.i(\barrel_shifter|m_0_8|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bs_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \bs_out[7]~output .bus_hold = "false";
defparam \bs_out[7]~output .open_drain_output = "false";
defparam \bs_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \bs_out[6]~output (
	.i(\barrel_shifter|m_0_9|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bs_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \bs_out[6]~output .bus_hold = "false";
defparam \bs_out[6]~output .open_drain_output = "false";
defparam \bs_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \bs_out[5]~output (
	.i(\barrel_shifter|m_0_10|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bs_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \bs_out[5]~output .bus_hold = "false";
defparam \bs_out[5]~output .open_drain_output = "false";
defparam \bs_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \bs_out[4]~output (
	.i(\barrel_shifter|m_0_11|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bs_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \bs_out[4]~output .bus_hold = "false";
defparam \bs_out[4]~output .open_drain_output = "false";
defparam \bs_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \bs_out[3]~output (
	.i(\barrel_shifter|m_0_12|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bs_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \bs_out[3]~output .bus_hold = "false";
defparam \bs_out[3]~output .open_drain_output = "false";
defparam \bs_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \bs_out[2]~output (
	.i(\barrel_shifter|m_0_13|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bs_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \bs_out[2]~output .bus_hold = "false";
defparam \bs_out[2]~output .open_drain_output = "false";
defparam \bs_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \bs_out[1]~output (
	.i(\barrel_shifter|m_0_14|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bs_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \bs_out[1]~output .bus_hold = "false";
defparam \bs_out[1]~output .open_drain_output = "false";
defparam \bs_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \bs_out[0]~output (
	.i(\m4|y[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bs_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \bs_out[0]~output .bus_hold = "false";
defparam \bs_out[0]~output .open_drain_output = "false";
defparam \bs_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_read_data[15]~output (
	.i(\data_mem|ram~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[15]~output .bus_hold = "false";
defparam \mem_read_data[15]~output .open_drain_output = "false";
defparam \mem_read_data[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_read_data[14]~output (
	.i(\data_mem|ram~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[14]~output .bus_hold = "false";
defparam \mem_read_data[14]~output .open_drain_output = "false";
defparam \mem_read_data[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_read_data[13]~output (
	.i(\data_mem|ram~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[13]~output .bus_hold = "false";
defparam \mem_read_data[13]~output .open_drain_output = "false";
defparam \mem_read_data[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_read_data[12]~output (
	.i(\data_mem|ram~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[12]~output .bus_hold = "false";
defparam \mem_read_data[12]~output .open_drain_output = "false";
defparam \mem_read_data[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_read_data[11]~output (
	.i(\data_mem|ram~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[11]~output .bus_hold = "false";
defparam \mem_read_data[11]~output .open_drain_output = "false";
defparam \mem_read_data[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_read_data[10]~output (
	.i(\data_mem|ram~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[10]~output .bus_hold = "false";
defparam \mem_read_data[10]~output .open_drain_output = "false";
defparam \mem_read_data[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_read_data[9]~output (
	.i(\data_mem|ram~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[9]~output .bus_hold = "false";
defparam \mem_read_data[9]~output .open_drain_output = "false";
defparam \mem_read_data[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_read_data[8]~output (
	.i(\data_mem|ram~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[8]~output .bus_hold = "false";
defparam \mem_read_data[8]~output .open_drain_output = "false";
defparam \mem_read_data[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_read_data[7]~output (
	.i(\data_mem|ram~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[7]~output .bus_hold = "false";
defparam \mem_read_data[7]~output .open_drain_output = "false";
defparam \mem_read_data[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_read_data[6]~output (
	.i(\data_mem|ram~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[6]~output .bus_hold = "false";
defparam \mem_read_data[6]~output .open_drain_output = "false";
defparam \mem_read_data[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_read_data[5]~output (
	.i(\data_mem|ram~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[5]~output .bus_hold = "false";
defparam \mem_read_data[5]~output .open_drain_output = "false";
defparam \mem_read_data[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_read_data[4]~output (
	.i(\data_mem|ram~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[4]~output .bus_hold = "false";
defparam \mem_read_data[4]~output .open_drain_output = "false";
defparam \mem_read_data[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_read_data[3]~output (
	.i(\data_mem|ram~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[3]~output .bus_hold = "false";
defparam \mem_read_data[3]~output .open_drain_output = "false";
defparam \mem_read_data[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_read_data[2]~output (
	.i(\data_mem|ram~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[2]~output .bus_hold = "false";
defparam \mem_read_data[2]~output .open_drain_output = "false";
defparam \mem_read_data[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_read_data[1]~output (
	.i(\data_mem|ram~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[1]~output .bus_hold = "false";
defparam \mem_read_data[1]~output .open_drain_output = "false";
defparam \mem_read_data[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_read_data[0]~output (
	.i(\data_mem|ram~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[0]~output .bus_hold = "false";
defparam \mem_read_data[0]~output .open_drain_output = "false";
defparam \mem_read_data[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_wr_data[15]~output (
	.i(\rr_ex_stg|reg_data2_ex [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_wr_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[15]~output .bus_hold = "false";
defparam \mem_wr_data[15]~output .open_drain_output = "false";
defparam \mem_wr_data[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_wr_data[14]~output (
	.i(\rr_ex_stg|reg_data2_ex [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_wr_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[14]~output .bus_hold = "false";
defparam \mem_wr_data[14]~output .open_drain_output = "false";
defparam \mem_wr_data[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_wr_data[13]~output (
	.i(\rr_ex_stg|reg_data2_ex [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_wr_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[13]~output .bus_hold = "false";
defparam \mem_wr_data[13]~output .open_drain_output = "false";
defparam \mem_wr_data[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_wr_data[12]~output (
	.i(\rr_ex_stg|reg_data2_ex [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_wr_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[12]~output .bus_hold = "false";
defparam \mem_wr_data[12]~output .open_drain_output = "false";
defparam \mem_wr_data[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_wr_data[11]~output (
	.i(\rr_ex_stg|reg_data2_ex [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_wr_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[11]~output .bus_hold = "false";
defparam \mem_wr_data[11]~output .open_drain_output = "false";
defparam \mem_wr_data[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_wr_data[10]~output (
	.i(\rr_ex_stg|reg_data2_ex [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_wr_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[10]~output .bus_hold = "false";
defparam \mem_wr_data[10]~output .open_drain_output = "false";
defparam \mem_wr_data[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_wr_data[9]~output (
	.i(\rr_ex_stg|reg_data2_ex [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_wr_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[9]~output .bus_hold = "false";
defparam \mem_wr_data[9]~output .open_drain_output = "false";
defparam \mem_wr_data[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_wr_data[8]~output (
	.i(\rr_ex_stg|reg_data2_ex [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_wr_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[8]~output .bus_hold = "false";
defparam \mem_wr_data[8]~output .open_drain_output = "false";
defparam \mem_wr_data[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_wr_data[7]~output (
	.i(\rr_ex_stg|reg_data2_ex [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_wr_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[7]~output .bus_hold = "false";
defparam \mem_wr_data[7]~output .open_drain_output = "false";
defparam \mem_wr_data[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_wr_data[6]~output (
	.i(\rr_ex_stg|reg_data2_ex [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_wr_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[6]~output .bus_hold = "false";
defparam \mem_wr_data[6]~output .open_drain_output = "false";
defparam \mem_wr_data[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_wr_data[5]~output (
	.i(\rr_ex_stg|reg_data2_ex [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_wr_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[5]~output .bus_hold = "false";
defparam \mem_wr_data[5]~output .open_drain_output = "false";
defparam \mem_wr_data[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_wr_data[4]~output (
	.i(\rr_ex_stg|reg_data2_ex [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_wr_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[4]~output .bus_hold = "false";
defparam \mem_wr_data[4]~output .open_drain_output = "false";
defparam \mem_wr_data[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_wr_data[3]~output (
	.i(\rr_ex_stg|reg_data2_ex [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_wr_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[3]~output .bus_hold = "false";
defparam \mem_wr_data[3]~output .open_drain_output = "false";
defparam \mem_wr_data[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_wr_data[2]~output (
	.i(\rr_ex_stg|reg_data2_ex [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_wr_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[2]~output .bus_hold = "false";
defparam \mem_wr_data[2]~output .open_drain_output = "false";
defparam \mem_wr_data[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_wr_data[1]~output (
	.i(\rr_ex_stg|reg_data2_ex [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_wr_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[1]~output .bus_hold = "false";
defparam \mem_wr_data[1]~output .open_drain_output = "false";
defparam \mem_wr_data[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_wr_data[0]~output (
	.i(\rr_ex_stg|reg_data2_ex [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_wr_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[0]~output .bus_hold = "false";
defparam \mem_wr_data[0]~output .open_drain_output = "false";
defparam \mem_wr_data[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[15]~output (
	.i(\prog_counter|pc [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[15]~output .bus_hold = "false";
defparam \pc[15]~output .open_drain_output = "false";
defparam \pc[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[14]~output (
	.i(\prog_counter|pc [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[14]~output .bus_hold = "false";
defparam \pc[14]~output .open_drain_output = "false";
defparam \pc[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[13]~output (
	.i(\prog_counter|pc [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[13]~output .bus_hold = "false";
defparam \pc[13]~output .open_drain_output = "false";
defparam \pc[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[12]~output (
	.i(\prog_counter|pc [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[12]~output .bus_hold = "false";
defparam \pc[12]~output .open_drain_output = "false";
defparam \pc[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[11]~output (
	.i(\prog_counter|pc [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[11]~output .bus_hold = "false";
defparam \pc[11]~output .open_drain_output = "false";
defparam \pc[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[10]~output (
	.i(\prog_counter|pc [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[10]~output .bus_hold = "false";
defparam \pc[10]~output .open_drain_output = "false";
defparam \pc[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[9]~output (
	.i(\prog_counter|pc [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[9]~output .bus_hold = "false";
defparam \pc[9]~output .open_drain_output = "false";
defparam \pc[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[8]~output (
	.i(\prog_counter|pc [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[8]~output .bus_hold = "false";
defparam \pc[8]~output .open_drain_output = "false";
defparam \pc[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[7]~output (
	.i(\prog_counter|pc [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
defparam \pc[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[6]~output (
	.i(\prog_counter|pc [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
defparam \pc[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[5]~output (
	.i(\prog_counter|pc [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
defparam \pc[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[4]~output (
	.i(\prog_counter|pc [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
defparam \pc[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[3]~output (
	.i(\prog_counter|pc [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
defparam \pc[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[2]~output (
	.i(\prog_counter|pc [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
defparam \pc[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[1]~output (
	.i(\prog_counter|pc [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
defparam \pc[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[0]~output (
	.i(\prog_counter|pc [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
defparam \pc[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ra[15]~output (
	.i(\register_file|reg_array~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[15]~output .bus_hold = "false";
defparam \ra[15]~output .open_drain_output = "false";
defparam \ra[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ra[14]~output (
	.i(\register_file|reg_array~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[14]~output .bus_hold = "false";
defparam \ra[14]~output .open_drain_output = "false";
defparam \ra[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ra[13]~output (
	.i(\register_file|reg_array~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[13]~output .bus_hold = "false";
defparam \ra[13]~output .open_drain_output = "false";
defparam \ra[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ra[12]~output (
	.i(\register_file|reg_array~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[12]~output .bus_hold = "false";
defparam \ra[12]~output .open_drain_output = "false";
defparam \ra[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ra[11]~output (
	.i(\register_file|reg_array~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[11]~output .bus_hold = "false";
defparam \ra[11]~output .open_drain_output = "false";
defparam \ra[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ra[10]~output (
	.i(\register_file|reg_array~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[10]~output .bus_hold = "false";
defparam \ra[10]~output .open_drain_output = "false";
defparam \ra[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ra[9]~output (
	.i(\register_file|reg_array~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[9]~output .bus_hold = "false";
defparam \ra[9]~output .open_drain_output = "false";
defparam \ra[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ra[8]~output (
	.i(\register_file|reg_array~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[8]~output .bus_hold = "false";
defparam \ra[8]~output .open_drain_output = "false";
defparam \ra[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ra[7]~output (
	.i(\register_file|reg_array~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[7]~output .bus_hold = "false";
defparam \ra[7]~output .open_drain_output = "false";
defparam \ra[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ra[6]~output (
	.i(\register_file|reg_array~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[6]~output .bus_hold = "false";
defparam \ra[6]~output .open_drain_output = "false";
defparam \ra[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ra[5]~output (
	.i(\register_file|reg_array~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[5]~output .bus_hold = "false";
defparam \ra[5]~output .open_drain_output = "false";
defparam \ra[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ra[4]~output (
	.i(\register_file|reg_array~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[4]~output .bus_hold = "false";
defparam \ra[4]~output .open_drain_output = "false";
defparam \ra[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ra[3]~output (
	.i(\register_file|reg_array~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[3]~output .bus_hold = "false";
defparam \ra[3]~output .open_drain_output = "false";
defparam \ra[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ra[2]~output (
	.i(\register_file|reg_array~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[2]~output .bus_hold = "false";
defparam \ra[2]~output .open_drain_output = "false";
defparam \ra[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ra[1]~output (
	.i(\register_file|reg_array~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[1]~output .bus_hold = "false";
defparam \ra[1]~output .open_drain_output = "false";
defparam \ra[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ra[0]~output (
	.i(\register_file|reg_array~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[0]~output .bus_hold = "false";
defparam \ra[0]~output .open_drain_output = "false";
defparam \ra[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \rb[15]~output (
	.i(\register_file|reg_array~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[15]~output .bus_hold = "false";
defparam \rb[15]~output .open_drain_output = "false";
defparam \rb[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \rb[14]~output (
	.i(\register_file|reg_array~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[14]~output .bus_hold = "false";
defparam \rb[14]~output .open_drain_output = "false";
defparam \rb[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \rb[13]~output (
	.i(\register_file|reg_array~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[13]~output .bus_hold = "false";
defparam \rb[13]~output .open_drain_output = "false";
defparam \rb[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \rb[12]~output (
	.i(\register_file|reg_array~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[12]~output .bus_hold = "false";
defparam \rb[12]~output .open_drain_output = "false";
defparam \rb[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \rb[11]~output (
	.i(\register_file|reg_array~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[11]~output .bus_hold = "false";
defparam \rb[11]~output .open_drain_output = "false";
defparam \rb[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \rb[10]~output (
	.i(\register_file|reg_array~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[10]~output .bus_hold = "false";
defparam \rb[10]~output .open_drain_output = "false";
defparam \rb[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \rb[9]~output (
	.i(\register_file|reg_array~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[9]~output .bus_hold = "false";
defparam \rb[9]~output .open_drain_output = "false";
defparam \rb[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \rb[8]~output (
	.i(\register_file|reg_array~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[8]~output .bus_hold = "false";
defparam \rb[8]~output .open_drain_output = "false";
defparam \rb[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \rb[7]~output (
	.i(\register_file|reg_array~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[7]~output .bus_hold = "false";
defparam \rb[7]~output .open_drain_output = "false";
defparam \rb[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \rb[6]~output (
	.i(\register_file|reg_array~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[6]~output .bus_hold = "false";
defparam \rb[6]~output .open_drain_output = "false";
defparam \rb[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \rb[5]~output (
	.i(\register_file|reg_array~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[5]~output .bus_hold = "false";
defparam \rb[5]~output .open_drain_output = "false";
defparam \rb[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \rb[4]~output (
	.i(\register_file|reg_array~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[4]~output .bus_hold = "false";
defparam \rb[4]~output .open_drain_output = "false";
defparam \rb[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \rb[3]~output (
	.i(\register_file|reg_array~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[3]~output .bus_hold = "false";
defparam \rb[3]~output .open_drain_output = "false";
defparam \rb[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \rb[2]~output (
	.i(\register_file|reg_array~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[2]~output .bus_hold = "false";
defparam \rb[2]~output .open_drain_output = "false";
defparam \rb[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \rb[1]~output (
	.i(\register_file|reg_array~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[1]~output .bus_hold = "false";
defparam \rb[1]~output .open_drain_output = "false";
defparam \rb[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \rb[0]~output (
	.i(\register_file|reg_array~33_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[0]~output .bus_hold = "false";
defparam \rb[0]~output .open_drain_output = "false";
defparam \rb[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_wr_data[15]~output (
	.i(\m8|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_wr_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[15]~output .bus_hold = "false";
defparam \reg_wr_data[15]~output .open_drain_output = "false";
defparam \reg_wr_data[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_wr_data[14]~output (
	.i(\m8|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_wr_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[14]~output .bus_hold = "false";
defparam \reg_wr_data[14]~output .open_drain_output = "false";
defparam \reg_wr_data[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_wr_data[13]~output (
	.i(\m8|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_wr_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[13]~output .bus_hold = "false";
defparam \reg_wr_data[13]~output .open_drain_output = "false";
defparam \reg_wr_data[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_wr_data[12]~output (
	.i(\m8|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_wr_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[12]~output .bus_hold = "false";
defparam \reg_wr_data[12]~output .open_drain_output = "false";
defparam \reg_wr_data[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_wr_data[11]~output (
	.i(\m8|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_wr_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[11]~output .bus_hold = "false";
defparam \reg_wr_data[11]~output .open_drain_output = "false";
defparam \reg_wr_data[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_wr_data[10]~output (
	.i(\m8|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_wr_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[10]~output .bus_hold = "false";
defparam \reg_wr_data[10]~output .open_drain_output = "false";
defparam \reg_wr_data[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_wr_data[9]~output (
	.i(\m8|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_wr_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[9]~output .bus_hold = "false";
defparam \reg_wr_data[9]~output .open_drain_output = "false";
defparam \reg_wr_data[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_wr_data[8]~output (
	.i(\m8|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_wr_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[8]~output .bus_hold = "false";
defparam \reg_wr_data[8]~output .open_drain_output = "false";
defparam \reg_wr_data[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_wr_data[7]~output (
	.i(\m8|Mux8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_wr_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[7]~output .bus_hold = "false";
defparam \reg_wr_data[7]~output .open_drain_output = "false";
defparam \reg_wr_data[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_wr_data[6]~output (
	.i(\m8|Mux9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_wr_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[6]~output .bus_hold = "false";
defparam \reg_wr_data[6]~output .open_drain_output = "false";
defparam \reg_wr_data[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_wr_data[5]~output (
	.i(\m8|Mux10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_wr_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[5]~output .bus_hold = "false";
defparam \reg_wr_data[5]~output .open_drain_output = "false";
defparam \reg_wr_data[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_wr_data[4]~output (
	.i(\m8|Mux11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_wr_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[4]~output .bus_hold = "false";
defparam \reg_wr_data[4]~output .open_drain_output = "false";
defparam \reg_wr_data[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_wr_data[3]~output (
	.i(\m8|Mux12~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_wr_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[3]~output .bus_hold = "false";
defparam \reg_wr_data[3]~output .open_drain_output = "false";
defparam \reg_wr_data[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_wr_data[2]~output (
	.i(\m8|Mux13~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_wr_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[2]~output .bus_hold = "false";
defparam \reg_wr_data[2]~output .open_drain_output = "false";
defparam \reg_wr_data[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_wr_data[1]~output (
	.i(\m8|Mux14~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_wr_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[1]~output .bus_hold = "false";
defparam \reg_wr_data[1]~output .open_drain_output = "false";
defparam \reg_wr_data[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_wr_data[0]~output (
	.i(\m8|Mux15~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_wr_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[0]~output .bus_hold = "false";
defparam \reg_wr_data[0]~output .open_drain_output = "false";
defparam \reg_wr_data[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \pc_incrementer|Add0~61 (
// Equation(s):
// \pc_incrementer|Add0~61_sumout  = SUM(( \prog_counter|pc [0] ) + ( VCC ) + ( !VCC ))
// \pc_incrementer|Add0~62  = CARRY(( \prog_counter|pc [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_counter|pc [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~61_sumout ),
	.cout(\pc_incrementer|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~61 .extended_lut = "off";
defparam \pc_incrementer|Add0~61 .lut_mask = 64'h00000000000000FF;
defparam \pc_incrementer|Add0~61 .shared_arith = "off";
// synopsys translate_on

dffeas \prog_counter|pc[0] (
	.clk(\clk~input_o ),
	.d(\pc_incrementer|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[0] .is_wysiwyg = "true";
defparam \prog_counter|pc[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pc_incrementer|Add0~9 (
// Equation(s):
// \pc_incrementer|Add0~9_sumout  = SUM(( \prog_counter|pc [1] ) + ( GND ) + ( \pc_incrementer|Add0~62  ))
// \pc_incrementer|Add0~10  = CARRY(( \prog_counter|pc [1] ) + ( GND ) + ( \pc_incrementer|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_counter|pc [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~9_sumout ),
	.cout(\pc_incrementer|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~9 .extended_lut = "off";
defparam \pc_incrementer|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_incrementer|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \prog_counter|pc[1] (
	.clk(\clk~input_o ),
	.d(\pc_incrementer|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[1] .is_wysiwyg = "true";
defparam \prog_counter|pc[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pc_incrementer|Add0~13 (
// Equation(s):
// \pc_incrementer|Add0~13_sumout  = SUM(( \prog_counter|pc [2] ) + ( GND ) + ( \pc_incrementer|Add0~10  ))
// \pc_incrementer|Add0~14  = CARRY(( \prog_counter|pc [2] ) + ( GND ) + ( \pc_incrementer|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_counter|pc [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~13_sumout ),
	.cout(\pc_incrementer|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~13 .extended_lut = "off";
defparam \pc_incrementer|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_incrementer|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \prog_counter|pc[2] (
	.clk(\clk~input_o ),
	.d(\pc_incrementer|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[2] .is_wysiwyg = "true";
defparam \prog_counter|pc[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pc_incrementer|Add0~17 (
// Equation(s):
// \pc_incrementer|Add0~17_sumout  = SUM(( \prog_counter|pc [3] ) + ( GND ) + ( \pc_incrementer|Add0~14  ))
// \pc_incrementer|Add0~18  = CARRY(( \prog_counter|pc [3] ) + ( GND ) + ( \pc_incrementer|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_counter|pc [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~17_sumout ),
	.cout(\pc_incrementer|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~17 .extended_lut = "off";
defparam \pc_incrementer|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_incrementer|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \prog_counter|pc[3] (
	.clk(\clk~input_o ),
	.d(\pc_incrementer|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[3] .is_wysiwyg = "true";
defparam \prog_counter|pc[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \instr_memory|rom~0 (
// Equation(s):
// \instr_memory|rom~0_combout  = (!\prog_counter|pc [1] & (!\prog_counter|pc [2] & !\prog_counter|pc [3]))

	.dataa(!\prog_counter|pc [1]),
	.datab(!\prog_counter|pc [2]),
	.datac(!\prog_counter|pc [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_memory|rom~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_memory|rom~0 .extended_lut = "off";
defparam \instr_memory|rom~0 .lut_mask = 64'h8080808080808080;
defparam \instr_memory|rom~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \pc_incrementer|Add0~21 (
// Equation(s):
// \pc_incrementer|Add0~21_sumout  = SUM(( \prog_counter|pc [4] ) + ( GND ) + ( \pc_incrementer|Add0~18  ))
// \pc_incrementer|Add0~22  = CARRY(( \prog_counter|pc [4] ) + ( GND ) + ( \pc_incrementer|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_counter|pc [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~21_sumout ),
	.cout(\pc_incrementer|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~21 .extended_lut = "off";
defparam \pc_incrementer|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_incrementer|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \prog_counter|pc[4] (
	.clk(\clk~input_o ),
	.d(\pc_incrementer|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[4] .is_wysiwyg = "true";
defparam \prog_counter|pc[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pc_incrementer|Add0~25 (
// Equation(s):
// \pc_incrementer|Add0~25_sumout  = SUM(( \prog_counter|pc [5] ) + ( GND ) + ( \pc_incrementer|Add0~22  ))
// \pc_incrementer|Add0~26  = CARRY(( \prog_counter|pc [5] ) + ( GND ) + ( \pc_incrementer|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_counter|pc [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~25_sumout ),
	.cout(\pc_incrementer|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~25 .extended_lut = "off";
defparam \pc_incrementer|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_incrementer|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \prog_counter|pc[5] (
	.clk(\clk~input_o ),
	.d(\pc_incrementer|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[5] .is_wysiwyg = "true";
defparam \prog_counter|pc[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pc_incrementer|Add0~29 (
// Equation(s):
// \pc_incrementer|Add0~29_sumout  = SUM(( \prog_counter|pc [6] ) + ( GND ) + ( \pc_incrementer|Add0~26  ))
// \pc_incrementer|Add0~30  = CARRY(( \prog_counter|pc [6] ) + ( GND ) + ( \pc_incrementer|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_counter|pc [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~29_sumout ),
	.cout(\pc_incrementer|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~29 .extended_lut = "off";
defparam \pc_incrementer|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_incrementer|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \prog_counter|pc[6] (
	.clk(\clk~input_o ),
	.d(\pc_incrementer|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[6] .is_wysiwyg = "true";
defparam \prog_counter|pc[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pc_incrementer|Add0~33 (
// Equation(s):
// \pc_incrementer|Add0~33_sumout  = SUM(( \prog_counter|pc [7] ) + ( GND ) + ( \pc_incrementer|Add0~30  ))
// \pc_incrementer|Add0~34  = CARRY(( \prog_counter|pc [7] ) + ( GND ) + ( \pc_incrementer|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_counter|pc [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~33_sumout ),
	.cout(\pc_incrementer|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~33 .extended_lut = "off";
defparam \pc_incrementer|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_incrementer|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \prog_counter|pc[7] (
	.clk(\clk~input_o ),
	.d(\pc_incrementer|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[7] .is_wysiwyg = "true";
defparam \prog_counter|pc[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pc_incrementer|Add0~37 (
// Equation(s):
// \pc_incrementer|Add0~37_sumout  = SUM(( \prog_counter|pc [8] ) + ( GND ) + ( \pc_incrementer|Add0~34  ))
// \pc_incrementer|Add0~38  = CARRY(( \prog_counter|pc [8] ) + ( GND ) + ( \pc_incrementer|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_counter|pc [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~37_sumout ),
	.cout(\pc_incrementer|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~37 .extended_lut = "off";
defparam \pc_incrementer|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_incrementer|Add0~37 .shared_arith = "off";
// synopsys translate_on

dffeas \prog_counter|pc[8] (
	.clk(\clk~input_o ),
	.d(\pc_incrementer|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[8] .is_wysiwyg = "true";
defparam \prog_counter|pc[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pc_incrementer|Add0~1 (
// Equation(s):
// \pc_incrementer|Add0~1_sumout  = SUM(( \prog_counter|pc [9] ) + ( GND ) + ( \pc_incrementer|Add0~38  ))
// \pc_incrementer|Add0~2  = CARRY(( \prog_counter|pc [9] ) + ( GND ) + ( \pc_incrementer|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_counter|pc [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~1_sumout ),
	.cout(\pc_incrementer|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~1 .extended_lut = "off";
defparam \pc_incrementer|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_incrementer|Add0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \prog_counter|pc[9] (
	.clk(\clk~input_o ),
	.d(\pc_incrementer|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[9] .is_wysiwyg = "true";
defparam \prog_counter|pc[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pc_incrementer|Add0~41 (
// Equation(s):
// \pc_incrementer|Add0~41_sumout  = SUM(( \prog_counter|pc [10] ) + ( GND ) + ( \pc_incrementer|Add0~2  ))
// \pc_incrementer|Add0~42  = CARRY(( \prog_counter|pc [10] ) + ( GND ) + ( \pc_incrementer|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_counter|pc [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~41_sumout ),
	.cout(\pc_incrementer|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~41 .extended_lut = "off";
defparam \pc_incrementer|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_incrementer|Add0~41 .shared_arith = "off";
// synopsys translate_on

dffeas \prog_counter|pc[10] (
	.clk(\clk~input_o ),
	.d(\pc_incrementer|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[10] .is_wysiwyg = "true";
defparam \prog_counter|pc[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pc_incrementer|Add0~45 (
// Equation(s):
// \pc_incrementer|Add0~45_sumout  = SUM(( \prog_counter|pc [11] ) + ( GND ) + ( \pc_incrementer|Add0~42  ))
// \pc_incrementer|Add0~46  = CARRY(( \prog_counter|pc [11] ) + ( GND ) + ( \pc_incrementer|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_counter|pc [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~45_sumout ),
	.cout(\pc_incrementer|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~45 .extended_lut = "off";
defparam \pc_incrementer|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_incrementer|Add0~45 .shared_arith = "off";
// synopsys translate_on

dffeas \prog_counter|pc[11] (
	.clk(\clk~input_o ),
	.d(\pc_incrementer|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[11] .is_wysiwyg = "true";
defparam \prog_counter|pc[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pc_incrementer|Add0~49 (
// Equation(s):
// \pc_incrementer|Add0~49_sumout  = SUM(( \prog_counter|pc [12] ) + ( GND ) + ( \pc_incrementer|Add0~46  ))
// \pc_incrementer|Add0~50  = CARRY(( \prog_counter|pc [12] ) + ( GND ) + ( \pc_incrementer|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_counter|pc [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~49_sumout ),
	.cout(\pc_incrementer|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~49 .extended_lut = "off";
defparam \pc_incrementer|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_incrementer|Add0~49 .shared_arith = "off";
// synopsys translate_on

dffeas \prog_counter|pc[12] (
	.clk(\clk~input_o ),
	.d(\pc_incrementer|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[12] .is_wysiwyg = "true";
defparam \prog_counter|pc[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pc_incrementer|Add0~53 (
// Equation(s):
// \pc_incrementer|Add0~53_sumout  = SUM(( \prog_counter|pc [13] ) + ( GND ) + ( \pc_incrementer|Add0~50  ))
// \pc_incrementer|Add0~54  = CARRY(( \prog_counter|pc [13] ) + ( GND ) + ( \pc_incrementer|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_counter|pc [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~53_sumout ),
	.cout(\pc_incrementer|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~53 .extended_lut = "off";
defparam \pc_incrementer|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_incrementer|Add0~53 .shared_arith = "off";
// synopsys translate_on

dffeas \prog_counter|pc[13] (
	.clk(\clk~input_o ),
	.d(\pc_incrementer|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[13] .is_wysiwyg = "true";
defparam \prog_counter|pc[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pc_incrementer|Add0~57 (
// Equation(s):
// \pc_incrementer|Add0~57_sumout  = SUM(( \prog_counter|pc [14] ) + ( GND ) + ( \pc_incrementer|Add0~54  ))
// \pc_incrementer|Add0~58  = CARRY(( \prog_counter|pc [14] ) + ( GND ) + ( \pc_incrementer|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_counter|pc [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~57_sumout ),
	.cout(\pc_incrementer|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~57 .extended_lut = "off";
defparam \pc_incrementer|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_incrementer|Add0~57 .shared_arith = "off";
// synopsys translate_on

dffeas \prog_counter|pc[14] (
	.clk(\clk~input_o ),
	.d(\pc_incrementer|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[14] .is_wysiwyg = "true";
defparam \prog_counter|pc[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pc_incrementer|Add0~5 (
// Equation(s):
// \pc_incrementer|Add0~5_sumout  = SUM(( \prog_counter|pc [15] ) + ( GND ) + ( \pc_incrementer|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_counter|pc [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~5 .extended_lut = "off";
defparam \pc_incrementer|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_incrementer|Add0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \prog_counter|pc[15] (
	.clk(\clk~input_o ),
	.d(\pc_incrementer|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[15] .is_wysiwyg = "true";
defparam \prog_counter|pc[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_block|m5_sel~0 (
// Equation(s):
// \ctrl_block|m5_sel~0_combout  = ( !\prog_counter|pc [8] & ( (!\prog_counter|pc [4] & (!\prog_counter|pc [5] & (!\prog_counter|pc [6] & !\prog_counter|pc [7]))) ) )

	.dataa(!\prog_counter|pc [4]),
	.datab(!\prog_counter|pc [5]),
	.datac(!\prog_counter|pc [6]),
	.datad(!\prog_counter|pc [7]),
	.datae(!\prog_counter|pc [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_block|m5_sel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_block|m5_sel~0 .extended_lut = "off";
defparam \ctrl_block|m5_sel~0 .lut_mask = 64'h8000000080000000;
defparam \ctrl_block|m5_sel~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_block|m5_sel~1 (
// Equation(s):
// \ctrl_block|m5_sel~1_combout  = ( !\prog_counter|pc [14] & ( (!\prog_counter|pc [10] & (!\prog_counter|pc [11] & (!\prog_counter|pc [12] & !\prog_counter|pc [13]))) ) )

	.dataa(!\prog_counter|pc [10]),
	.datab(!\prog_counter|pc [11]),
	.datac(!\prog_counter|pc [12]),
	.datad(!\prog_counter|pc [13]),
	.datae(!\prog_counter|pc [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_block|m5_sel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_block|m5_sel~1 .extended_lut = "off";
defparam \ctrl_block|m5_sel~1 .lut_mask = 64'h8000000080000000;
defparam \ctrl_block|m5_sel~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_block|m5_sel~2 (
// Equation(s):
// \ctrl_block|m5_sel~2_combout  = (!\prog_counter|pc [9] & (!\prog_counter|pc [15] & (\ctrl_block|m5_sel~0_combout  & \ctrl_block|m5_sel~1_combout )))

	.dataa(!\prog_counter|pc [9]),
	.datab(!\prog_counter|pc [15]),
	.datac(!\ctrl_block|m5_sel~0_combout ),
	.datad(!\ctrl_block|m5_sel~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_block|m5_sel~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_block|m5_sel~2 .extended_lut = "off";
defparam \ctrl_block|m5_sel~2 .lut_mask = 64'h0008000800080008;
defparam \ctrl_block|m5_sel~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_block|c_en (
// Equation(s):
// \ctrl_block|c_en~combout  = (!\instr_memory|rom~0_combout ) # (!\ctrl_block|m5_sel~2_combout )

	.dataa(!\instr_memory|rom~0_combout ),
	.datab(!\ctrl_block|m5_sel~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_block|c_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_block|c_en .extended_lut = "off";
defparam \ctrl_block|c_en .lut_mask = 64'hEEEEEEEEEEEEEEEE;
defparam \ctrl_block|c_en .shared_arith = "off";
// synopsys translate_on

dffeas \inst|c_en_rr (
	.clk(\clk~input_o ),
	.d(\ctrl_block|c_en~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|c_en_rr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|c_en_rr .is_wysiwyg = "true";
defparam \inst|c_en_rr .power_up = "low";
// synopsys translate_on

dffeas \rr_ex_stg|c_en_ex (
	.clk(\clk~input_o ),
	.d(\inst|c_en_rr~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|c_en_ex~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|c_en_ex .is_wysiwyg = "true";
defparam \rr_ex_stg|c_en_ex .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \instr_memory|instruction[9]~0 (
// Equation(s):
// \instr_memory|instruction[9]~0_combout  = ( \ctrl_block|m5_sel~1_combout  & ( (!\prog_counter|pc [9] & (!\prog_counter|pc [15] & (\instr_memory|rom~0_combout  & \ctrl_block|m5_sel~0_combout ))) ) )

	.dataa(!\prog_counter|pc [9]),
	.datab(!\prog_counter|pc [15]),
	.datac(!\instr_memory|rom~0_combout ),
	.datad(!\ctrl_block|m5_sel~0_combout ),
	.datae(!\ctrl_block|m5_sel~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_memory|instruction[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_memory|instruction[9]~0 .extended_lut = "off";
defparam \instr_memory|instruction[9]~0 .lut_mask = 64'h0000000800000008;
defparam \instr_memory|instruction[9]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|m5_sel_rr (
	.clk(\clk~input_o ),
	.d(\instr_memory|instruction[9]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|m5_sel_rr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|m5_sel_rr .is_wysiwyg = "true";
defparam \inst|m5_sel_rr .power_up = "low";
// synopsys translate_on

dffeas \rr_ex_stg|m8_sel_ex[0] (
	.clk(\clk~input_o ),
	.d(\inst|m5_sel_rr~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|m8_sel_ex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|m8_sel_ex[0] .is_wysiwyg = "true";
defparam \rr_ex_stg|m8_sel_ex[0] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|m8_sel_mem[0] (
	.clk(\clk~input_o ),
	.d(\rr_ex_stg|m8_sel_ex [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|m8_sel_mem [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|m8_sel_mem[0] .is_wysiwyg = "true";
defparam \exec_mem_stg|m8_sel_mem[0] .power_up = "low";
// synopsys translate_on

dffeas \mem_wb_stg|m8_sel_wb[0] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|m8_sel_mem [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|m8_sel_wb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|m8_sel_wb[0] .is_wysiwyg = "true";
defparam \mem_wb_stg|m8_sel_wb[0] .power_up = "low";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[48] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \instr_memory|rom~1 (
// Equation(s):
// \instr_memory|rom~1_combout  = (\prog_counter|pc [1] & (!\prog_counter|pc [2] & (!\prog_counter|pc [3] & !\prog_counter|pc [0])))

	.dataa(!\prog_counter|pc [1]),
	.datab(!\prog_counter|pc [2]),
	.datac(!\prog_counter|pc [3]),
	.datad(!\prog_counter|pc [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_memory|rom~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_memory|rom~1 .extended_lut = "off";
defparam \instr_memory|rom~1 .lut_mask = 64'h4000400040004000;
defparam \instr_memory|rom~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_block|Decoder0~0 (
// Equation(s):
// \ctrl_block|Decoder0~0_combout  = ( \instr_memory|rom~1_combout  & ( (!\prog_counter|pc [9] & (!\prog_counter|pc [15] & (\ctrl_block|m5_sel~0_combout  & \ctrl_block|m5_sel~1_combout ))) ) )

	.dataa(!\prog_counter|pc [9]),
	.datab(!\prog_counter|pc [15]),
	.datac(!\ctrl_block|m5_sel~0_combout ),
	.datad(!\ctrl_block|m5_sel~1_combout ),
	.datae(!\instr_memory|rom~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_block|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_block|Decoder0~0 .extended_lut = "off";
defparam \ctrl_block|Decoder0~0 .lut_mask = 64'h0000000800000008;
defparam \ctrl_block|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|instr_imm9_rr[7] (
	.clk(\clk~input_o ),
	.d(\ctrl_block|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|instr_imm9_rr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|instr_imm9_rr[7] .is_wysiwyg = "true";
defparam \inst|instr_imm9_rr[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \instr_memory|rom~2 (
// Equation(s):
// \instr_memory|rom~2_combout  = (!\prog_counter|pc [2] & (!\prog_counter|pc [3] & ((!\prog_counter|pc [0]) # (!\prog_counter|pc [1]))))

	.dataa(!\prog_counter|pc [0]),
	.datab(!\prog_counter|pc [1]),
	.datac(!\prog_counter|pc [2]),
	.datad(!\prog_counter|pc [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_memory|rom~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_memory|rom~2 .extended_lut = "off";
defparam \instr_memory|rom~2 .lut_mask = 64'hE000E000E000E000;
defparam \instr_memory|rom~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \instr_memory|instruction[10]~1 (
// Equation(s):
// \instr_memory|instruction[10]~1_combout  = ( \instr_memory|rom~2_combout  & ( (!\prog_counter|pc [9] & (!\prog_counter|pc [15] & (\ctrl_block|m5_sel~0_combout  & \ctrl_block|m5_sel~1_combout ))) ) )

	.dataa(!\prog_counter|pc [9]),
	.datab(!\prog_counter|pc [15]),
	.datac(!\ctrl_block|m5_sel~0_combout ),
	.datad(!\ctrl_block|m5_sel~1_combout ),
	.datae(!\instr_memory|rom~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_memory|instruction[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_memory|instruction[10]~1 .extended_lut = "off";
defparam \instr_memory|instruction[10]~1 .lut_mask = 64'h0000000800000008;
defparam \instr_memory|instruction[10]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|instr_imm9_rr[6] (
	.clk(\clk~input_o ),
	.d(\instr_memory|instruction[10]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|instr_imm9_rr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|instr_imm9_rr[6] .is_wysiwyg = "true";
defparam \inst|instr_imm9_rr[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \instr_memory|instruction[9]~2 (
// Equation(s):
// \instr_memory|instruction[9]~2_combout  = ( \ctrl_block|m5_sel~1_combout  & ( \prog_counter|pc [0] & ( (!\prog_counter|pc [9] & (!\prog_counter|pc [15] & (\instr_memory|rom~0_combout  & \ctrl_block|m5_sel~0_combout ))) ) ) )

	.dataa(!\prog_counter|pc [9]),
	.datab(!\prog_counter|pc [15]),
	.datac(!\instr_memory|rom~0_combout ),
	.datad(!\ctrl_block|m5_sel~0_combout ),
	.datae(!\ctrl_block|m5_sel~1_combout ),
	.dataf(!\prog_counter|pc [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_memory|instruction[9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_memory|instruction[9]~2 .extended_lut = "off";
defparam \instr_memory|instruction[9]~2 .lut_mask = 64'h0000000000000008;
defparam \instr_memory|instruction[9]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|instr_imm9_rr[4] (
	.clk(\clk~input_o ),
	.d(\instr_memory|instruction[9]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|instr_imm9_rr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|instr_imm9_rr[4] .is_wysiwyg = "true";
defparam \inst|instr_imm9_rr[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux2~0 (
// Equation(s):
// \m2|Mux2~0_combout  = (!\inst|instr_imm9_rr [7] & ((!\inst|m5_sel_rr~q  & (\inst|instr_imm9_rr [6])) # (\inst|m5_sel_rr~q  & ((\inst|instr_imm9_rr [4])))))

	.dataa(!\inst|m5_sel_rr~q ),
	.datab(!\inst|instr_imm9_rr [7]),
	.datac(!\inst|instr_imm9_rr [6]),
	.datad(!\inst|instr_imm9_rr [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux2~0 .extended_lut = "off";
defparam \m2|Mux2~0 .lut_mask = 64'h084C084C084C084C;
defparam \m2|Mux2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|m2_out_ex[0] (
	.clk(\clk~input_o ),
	.d(\m2|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|m2_out_ex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|m2_out_ex[0] .is_wysiwyg = "true";
defparam \rr_ex_stg|m2_out_ex[0] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|m2_out_mem[0] (
	.clk(\clk~input_o ),
	.d(\rr_ex_stg|m2_out_ex [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|m2_out_mem [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|m2_out_mem[0] .is_wysiwyg = "true";
defparam \exec_mem_stg|m2_out_mem[0] .power_up = "low";
// synopsys translate_on

dffeas \mem_wb_stg|reg_wr_addr_wb[0] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|m2_out_mem [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|reg_wr_addr_wb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|reg_wr_addr_wb[0] .is_wysiwyg = "true";
defparam \mem_wb_stg|reg_wr_addr_wb[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux1~0 (
// Equation(s):
// \m2|Mux1~0_combout  = (!\inst|m5_sel_rr~q  & (\inst|instr_imm9_rr [7] & ((\inst|instr_imm9_rr [4])))) # (\inst|m5_sel_rr~q  & (!\inst|instr_imm9_rr [7] & (\inst|instr_imm9_rr [6])))

	.dataa(!\inst|m5_sel_rr~q ),
	.datab(!\inst|instr_imm9_rr [7]),
	.datac(!\inst|instr_imm9_rr [6]),
	.datad(!\inst|instr_imm9_rr [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux1~0 .extended_lut = "off";
defparam \m2|Mux1~0 .lut_mask = 64'h0426042604260426;
defparam \m2|Mux1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|m2_out_ex[1] (
	.clk(\clk~input_o ),
	.d(\m2|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|m2_out_ex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|m2_out_ex[1] .is_wysiwyg = "true";
defparam \rr_ex_stg|m2_out_ex[1] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|m2_out_mem[1] (
	.clk(\clk~input_o ),
	.d(\rr_ex_stg|m2_out_ex [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|m2_out_mem [1]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|m2_out_mem[1] .is_wysiwyg = "true";
defparam \exec_mem_stg|m2_out_mem[1] .power_up = "low";
// synopsys translate_on

dffeas \mem_wb_stg|reg_wr_addr_wb[1] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|m2_out_mem [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|reg_wr_addr_wb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|reg_wr_addr_wb[1] .is_wysiwyg = "true";
defparam \mem_wb_stg|reg_wr_addr_wb[1] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux0~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\instr_memory|instruction[10]~1_combout ,\instr_memory|instruction[9]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[38] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[0] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[1] (
	.clk(\clk~input_o ),
	.d(\mem_wb_stg|reg_wr_addr_wb [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[2] (
	.clk(\clk~input_o ),
	.d(\instr_memory|instruction[9]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[3] (
	.clk(\clk~input_o ),
	.d(\mem_wb_stg|reg_wr_addr_wb [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[4] (
	.clk(\clk~input_o ),
	.d(\instr_memory|instruction[10]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~0 (
// Equation(s):
// \register_file|reg_array~0_combout  = ( \register_file|reg_array_rtl_1_bypass [4] & ( (\register_file|reg_array_rtl_1_bypass [0] & (\register_file|reg_array_rtl_1_bypass [3] & (!\register_file|reg_array_rtl_1_bypass [1] $ 
// (\register_file|reg_array_rtl_1_bypass [2])))) ) ) # ( !\register_file|reg_array_rtl_1_bypass [4] & ( (\register_file|reg_array_rtl_1_bypass [0] & (!\register_file|reg_array_rtl_1_bypass [3] & (!\register_file|reg_array_rtl_1_bypass [1] $ 
// (\register_file|reg_array_rtl_1_bypass [2])))) ) )

	.dataa(!\register_file|reg_array_rtl_1_bypass [0]),
	.datab(!\register_file|reg_array_rtl_1_bypass [1]),
	.datac(!\register_file|reg_array_rtl_1_bypass [2]),
	.datad(!\register_file|reg_array_rtl_1_bypass [3]),
	.datae(!\register_file|reg_array_rtl_1_bypass [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~0 .extended_lut = "off";
defparam \register_file|reg_array~0 .lut_mask = 64'h4100004141000041;
defparam \register_file|reg_array~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[37]~1 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[37]~1_combout  = !\m8|Mux0~0_combout 

	.dataa(!\m8|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[37]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[37]~1 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[37]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_1_bypass[37]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[37] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_1_bypass[37]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~1 (
// Equation(s):
// \register_file|reg_array~1_combout  = (!\register_file|reg_array_rtl_1_bypass [38] & (((!\register_file|reg_array_rtl_1_bypass [37])))) # (\register_file|reg_array_rtl_1_bypass [38] & ((!\register_file|reg_array~0_combout  & 
// (\register_file|reg_array_rtl_1|auto_generated|ram_block1a15~portbdataout )) # (\register_file|reg_array~0_combout  & ((!\register_file|reg_array_rtl_1_bypass [37])))))

	.dataa(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a15~portbdataout ),
	.datab(!\register_file|reg_array_rtl_1_bypass [38]),
	.datac(!\register_file|reg_array~0_combout ),
	.datad(!\register_file|reg_array_rtl_1_bypass [37]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~1 .extended_lut = "off";
defparam \register_file|reg_array~1 .lut_mask = 64'hDF10DF10DF10DF10;
defparam \register_file|reg_array~1 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data2_ex[15] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[15] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[15] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|mem_wr_data_mem[15] (
	.clk(\clk~input_o ),
	.d(\rr_ex_stg|reg_data2_ex [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [15]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[15] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_block|Decoder0~1 (
// Equation(s):
// \ctrl_block|Decoder0~1_combout  = (!\instr_memory|rom~0_combout  & \ctrl_block|Decoder0~0_combout )

	.dataa(!\instr_memory|rom~0_combout ),
	.datab(!\ctrl_block|Decoder0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_block|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_block|Decoder0~1 .extended_lut = "off";
defparam \ctrl_block|Decoder0~1 .lut_mask = 64'h2222222222222222;
defparam \ctrl_block|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rtype_rr (
	.clk(\clk~input_o ),
	.d(\ctrl_block|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rtype_rr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rtype_rr .is_wysiwyg = "true";
defparam \inst|rtype_rr .power_up = "low";
// synopsys translate_on

dffeas \rr_ex_stg|rtype_ex (
	.clk(\clk~input_o ),
	.d(\inst|rtype_rr~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|rtype_ex~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|rtype_ex .is_wysiwyg = "true";
defparam \rr_ex_stg|rtype_ex .power_up = "low";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[0] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[1] (
	.clk(\clk~input_o ),
	.d(\mem_wb_stg|reg_wr_addr_wb [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[2] (
	.clk(\clk~input_o ),
	.d(\instr_memory|instruction[10]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[3] (
	.clk(\clk~input_o ),
	.d(\mem_wb_stg|reg_wr_addr_wb [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[4] (
	.clk(\clk~input_o ),
	.d(\ctrl_block|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~17 (
// Equation(s):
// \register_file|reg_array~17_combout  = ( \register_file|reg_array_rtl_0_bypass [4] & ( (\register_file|reg_array_rtl_0_bypass [0] & (\register_file|reg_array_rtl_0_bypass [3] & (!\register_file|reg_array_rtl_0_bypass [1] $ 
// (\register_file|reg_array_rtl_0_bypass [2])))) ) ) # ( !\register_file|reg_array_rtl_0_bypass [4] & ( (\register_file|reg_array_rtl_0_bypass [0] & (!\register_file|reg_array_rtl_0_bypass [3] & (!\register_file|reg_array_rtl_0_bypass [1] $ 
// (\register_file|reg_array_rtl_0_bypass [2])))) ) )

	.dataa(!\register_file|reg_array_rtl_0_bypass [0]),
	.datab(!\register_file|reg_array_rtl_0_bypass [1]),
	.datac(!\register_file|reg_array_rtl_0_bypass [2]),
	.datad(!\register_file|reg_array_rtl_0_bypass [3]),
	.datae(!\register_file|reg_array_rtl_0_bypass [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~17 .extended_lut = "off";
defparam \register_file|reg_array~17 .lut_mask = 64'h4100004141000041;
defparam \register_file|reg_array~17 .shared_arith = "off";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[18] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux15~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\instr_memory|instruction[10]~1_combout ,\instr_memory|instruction[9]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .mem_init0 = "B";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[8] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[7]~16 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[7]~16_combout  = !\m8|Mux15~0_combout 

	.dataa(!\m8|Mux15~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[7]~16 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[7]~16 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_1_bypass[7]~16 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[7] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_1_bypass[7]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~16 (
// Equation(s):
// \register_file|reg_array~16_combout  = (!\register_file|reg_array~0_combout  & ((!\register_file|reg_array_rtl_1_bypass [8] & ((!\register_file|reg_array_rtl_1_bypass [7]))) # (\register_file|reg_array_rtl_1_bypass [8] & 
// (\register_file|reg_array_rtl_1|auto_generated|ram_block1a0~portbdataout )))) # (\register_file|reg_array~0_combout  & (((!\register_file|reg_array_rtl_1_bypass [7]))))

	.dataa(!\register_file|reg_array~0_combout ),
	.datab(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\register_file|reg_array_rtl_1_bypass [8]),
	.datad(!\register_file|reg_array_rtl_1_bypass [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~16 .extended_lut = "off";
defparam \register_file|reg_array~16 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~16 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data2_ex[0] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[0] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[0] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|mem_wr_data_mem[0] (
	.clk(\clk~input_o ),
	.d(\rr_ex_stg|reg_data2_ex [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[0] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[0] .power_up = "low";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[20] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux14~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\instr_memory|instruction[10]~1_combout ,\instr_memory|instruction[9]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[10] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[9]~15 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[9]~15_combout  = !\m8|Mux14~0_combout 

	.dataa(!\m8|Mux14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[9]~15 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[9]~15 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_1_bypass[9]~15 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[9] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_1_bypass[9]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~15 (
// Equation(s):
// \register_file|reg_array~15_combout  = (!\register_file|reg_array~0_combout  & ((!\register_file|reg_array_rtl_1_bypass [10] & ((!\register_file|reg_array_rtl_1_bypass [9]))) # (\register_file|reg_array_rtl_1_bypass [10] & 
// (\register_file|reg_array_rtl_1|auto_generated|ram_block1a1~portbdataout )))) # (\register_file|reg_array~0_combout  & (((!\register_file|reg_array_rtl_1_bypass [9]))))

	.dataa(!\register_file|reg_array~0_combout ),
	.datab(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\register_file|reg_array_rtl_1_bypass [10]),
	.datad(!\register_file|reg_array_rtl_1_bypass [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~15 .extended_lut = "off";
defparam \register_file|reg_array~15 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~15 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data2_ex[1] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[1] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[1] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|mem_wr_data_mem[1] (
	.clk(\clk~input_o ),
	.d(\rr_ex_stg|reg_data2_ex [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [1]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[1] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[1] .power_up = "low";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[22] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux13~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\instr_memory|instruction[10]~1_combout ,\instr_memory|instruction[9]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[12] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[11]~14 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[11]~14_combout  = !\m8|Mux13~0_combout 

	.dataa(!\m8|Mux13~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[11]~14 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[11]~14 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_1_bypass[11]~14 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[11] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_1_bypass[11]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~14 (
// Equation(s):
// \register_file|reg_array~14_combout  = (!\register_file|reg_array~0_combout  & ((!\register_file|reg_array_rtl_1_bypass [12] & ((!\register_file|reg_array_rtl_1_bypass [11]))) # (\register_file|reg_array_rtl_1_bypass [12] & 
// (\register_file|reg_array_rtl_1|auto_generated|ram_block1a2~portbdataout )))) # (\register_file|reg_array~0_combout  & (((!\register_file|reg_array_rtl_1_bypass [11]))))

	.dataa(!\register_file|reg_array~0_combout ),
	.datab(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a2~portbdataout ),
	.datac(!\register_file|reg_array_rtl_1_bypass [12]),
	.datad(!\register_file|reg_array_rtl_1_bypass [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~14 .extended_lut = "off";
defparam \register_file|reg_array~14 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~14 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data2_ex[2] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[2] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[2] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|mem_wr_data_mem[2] (
	.clk(\clk~input_o ),
	.d(\rr_ex_stg|reg_data2_ex [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [2]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[2] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[2] .power_up = "low";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[24] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux12~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\instr_memory|instruction[10]~1_combout ,\instr_memory|instruction[9]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[14] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[13]~13 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[13]~13_combout  = !\m8|Mux12~0_combout 

	.dataa(!\m8|Mux12~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[13]~13 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[13]~13 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_1_bypass[13]~13 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[13] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_1_bypass[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~13 (
// Equation(s):
// \register_file|reg_array~13_combout  = (!\register_file|reg_array~0_combout  & ((!\register_file|reg_array_rtl_1_bypass [14] & ((!\register_file|reg_array_rtl_1_bypass [13]))) # (\register_file|reg_array_rtl_1_bypass [14] & 
// (\register_file|reg_array_rtl_1|auto_generated|ram_block1a3~portbdataout )))) # (\register_file|reg_array~0_combout  & (((!\register_file|reg_array_rtl_1_bypass [13]))))

	.dataa(!\register_file|reg_array~0_combout ),
	.datab(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\register_file|reg_array_rtl_1_bypass [14]),
	.datad(!\register_file|reg_array_rtl_1_bypass [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~13 .extended_lut = "off";
defparam \register_file|reg_array~13 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~13 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data2_ex[3] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[3] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[3] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|mem_wr_data_mem[3] (
	.clk(\clk~input_o ),
	.d(\rr_ex_stg|reg_data2_ex [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [3]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[3] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[3] .power_up = "low";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[26] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|mem_wr_data_mem[4] (
	.clk(\clk~input_o ),
	.d(\rr_ex_stg|reg_data2_ex [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [4]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[4] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[4] .power_up = "low";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[28] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux10~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\instr_memory|instruction[10]~1_combout ,\instr_memory|instruction[9]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[18] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[17]~11 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[17]~11_combout  = !\m8|Mux10~0_combout 

	.dataa(!\m8|Mux10~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[17]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[17]~11 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[17]~11 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_1_bypass[17]~11 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[17] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_1_bypass[17]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~11 (
// Equation(s):
// \register_file|reg_array~11_combout  = (!\register_file|reg_array~0_combout  & ((!\register_file|reg_array_rtl_1_bypass [18] & ((!\register_file|reg_array_rtl_1_bypass [17]))) # (\register_file|reg_array_rtl_1_bypass [18] & 
// (\register_file|reg_array_rtl_1|auto_generated|ram_block1a5~portbdataout )))) # (\register_file|reg_array~0_combout  & (((!\register_file|reg_array_rtl_1_bypass [17]))))

	.dataa(!\register_file|reg_array~0_combout ),
	.datab(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a5~portbdataout ),
	.datac(!\register_file|reg_array_rtl_1_bypass [18]),
	.datad(!\register_file|reg_array_rtl_1_bypass [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~11 .extended_lut = "off";
defparam \register_file|reg_array~11 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~11 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data2_ex[5] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[5] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[5] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|mem_wr_data_mem[5] (
	.clk(\clk~input_o ),
	.d(\rr_ex_stg|reg_data2_ex [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [5]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[5] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[5] .power_up = "low";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[30] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux9~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\instr_memory|instruction[10]~1_combout ,\instr_memory|instruction[9]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[20] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[19]~10 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[19]~10_combout  = !\m8|Mux9~0_combout 

	.dataa(!\m8|Mux9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[19]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[19]~10 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[19]~10 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_1_bypass[19]~10 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[19] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_1_bypass[19]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~10 (
// Equation(s):
// \register_file|reg_array~10_combout  = (!\register_file|reg_array~0_combout  & ((!\register_file|reg_array_rtl_1_bypass [20] & ((!\register_file|reg_array_rtl_1_bypass [19]))) # (\register_file|reg_array_rtl_1_bypass [20] & 
// (\register_file|reg_array_rtl_1|auto_generated|ram_block1a6~portbdataout )))) # (\register_file|reg_array~0_combout  & (((!\register_file|reg_array_rtl_1_bypass [19]))))

	.dataa(!\register_file|reg_array~0_combout ),
	.datab(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a6~portbdataout ),
	.datac(!\register_file|reg_array_rtl_1_bypass [20]),
	.datad(!\register_file|reg_array_rtl_1_bypass [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~10 .extended_lut = "off";
defparam \register_file|reg_array~10 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~10 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data2_ex[6] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[6] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[6] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|mem_wr_data_mem[6] (
	.clk(\clk~input_o ),
	.d(\rr_ex_stg|reg_data2_ex [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [6]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[6] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[6] .power_up = "low";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[32] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux8~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\instr_memory|instruction[10]~1_combout ,\instr_memory|instruction[9]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[22] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[21]~9 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[21]~9_combout  = !\m8|Mux8~0_combout 

	.dataa(!\m8|Mux8~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[21]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[21]~9 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[21]~9 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_1_bypass[21]~9 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[21] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_1_bypass[21]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~9 (
// Equation(s):
// \register_file|reg_array~9_combout  = (!\register_file|reg_array~0_combout  & ((!\register_file|reg_array_rtl_1_bypass [22] & ((!\register_file|reg_array_rtl_1_bypass [21]))) # (\register_file|reg_array_rtl_1_bypass [22] & 
// (\register_file|reg_array_rtl_1|auto_generated|ram_block1a7~portbdataout )))) # (\register_file|reg_array~0_combout  & (((!\register_file|reg_array_rtl_1_bypass [21]))))

	.dataa(!\register_file|reg_array~0_combout ),
	.datab(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a7~portbdataout ),
	.datac(!\register_file|reg_array_rtl_1_bypass [22]),
	.datad(!\register_file|reg_array_rtl_1_bypass [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~9 .extended_lut = "off";
defparam \register_file|reg_array~9 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~9 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data2_ex[7] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[7] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[7] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|mem_wr_data_mem[7] (
	.clk(\clk~input_o ),
	.d(\rr_ex_stg|reg_data2_ex [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [7]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[7] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[7] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_mem|ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exec_mem_stg|mem_wr_data_mem [7]}),
	.portaaddr({\exec_mem_stg|alu_out_mem [7],\exec_mem_stg|alu_out_mem [6],\exec_mem_stg|alu_out_mem [5],\exec_mem_stg|alu_out_mem [4],\exec_mem_stg|alu_out_mem [3],\exec_mem_stg|alu_out_mem [2],\exec_mem_stg|alu_out_mem [1],\exec_mem_stg|alu_out_mem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\alu|Add0~33_sumout ,\alu|Add0~37_sumout ,\alu|Add0~41_sumout ,\alu|Add0~45_sumout ,\alu|Add0~49_sumout ,\alu|Add0~53_sumout ,\alu|Add0~57_sumout ,\alu|Add0~61_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .init_file = "db/pd_project1.ram0_data_memory_8ae84398.hdl.mif";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_b";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "data_memory:data_mem|altsyncram:ram_rtl_0|altsyncram_g2o1:auto_generated|ALTSYNCRAM";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[31] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|mem_wr_data_mem [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_mem|ram~8 (
// Equation(s):
// \data_mem|ram~8_combout  = (!\data_mem|ram_rtl_0_bypass [32] & ((\data_mem|ram_rtl_0_bypass [31]))) # (\data_mem|ram_rtl_0_bypass [32] & (\data_mem|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ))

	.dataa(!\data_mem|ram_rtl_0_bypass [32]),
	.datab(!\data_mem|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(!\data_mem|ram_rtl_0_bypass [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~8 .extended_lut = "off";
defparam \data_mem|ram~8 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \data_mem|ram~8 .shared_arith = "off";
// synopsys translate_on

dffeas \mem_wb_stg|data_mem_out_wb[7] (
	.clk(\clk~input_o ),
	.d(\data_mem|ram~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[7] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[7] .power_up = "low";
// synopsys translate_on

dffeas \mem_wb_stg|alu_out_wb[7] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|alu_out_mem [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[7] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m8|Mux8~0 (
// Equation(s):
// \m8|Mux8~0_combout  = (!\mem_wb_stg|m8_sel_wb [0] & ((\mem_wb_stg|alu_out_wb [7]))) # (\mem_wb_stg|m8_sel_wb [0] & (\mem_wb_stg|data_mem_out_wb [7]))

	.dataa(!\mem_wb_stg|m8_sel_wb [0]),
	.datab(!\mem_wb_stg|data_mem_out_wb [7]),
	.datac(!\mem_wb_stg|alu_out_wb [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux8~0 .extended_lut = "off";
defparam \m8|Mux8~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m8|Mux8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux8~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_block|Decoder0~0_combout ,\instr_memory|instruction[10]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[22] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[21]~9 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[21]~9_combout  = !\m8|Mux8~0_combout 

	.dataa(!\m8|Mux8~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[21]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[21]~9 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[21]~9 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_0_bypass[21]~9 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[21] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_0_bypass[21]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~26 (
// Equation(s):
// \register_file|reg_array~26_combout  = (!\register_file|reg_array~17_combout  & ((!\register_file|reg_array_rtl_0_bypass [22] & ((!\register_file|reg_array_rtl_0_bypass [21]))) # (\register_file|reg_array_rtl_0_bypass [22] & 
// (\register_file|reg_array_rtl_0|auto_generated|ram_block1a7~portbdataout )))) # (\register_file|reg_array~17_combout  & (((!\register_file|reg_array_rtl_0_bypass [21]))))

	.dataa(!\register_file|reg_array~17_combout ),
	.datab(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(!\register_file|reg_array_rtl_0_bypass [22]),
	.datad(!\register_file|reg_array_rtl_0_bypass [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~26 .extended_lut = "off";
defparam \register_file|reg_array~26 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~26 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data1_ex[7] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[7] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_block|WideOr1 (
// Equation(s):
// \ctrl_block|WideOr1~combout  = (!\ctrl_block|m5_sel~2_combout ) # (!\instr_memory|rom~1_combout )

	.dataa(gnd),
	.datab(!\ctrl_block|m5_sel~2_combout ),
	.datac(!\instr_memory|rom~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_block|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_block|WideOr1 .extended_lut = "off";
defparam \ctrl_block|WideOr1 .lut_mask = 64'hFCFCFCFCFCFCFCFC;
defparam \ctrl_block|WideOr1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|m1_sel_rr (
	.clk(\clk~input_o ),
	.d(\ctrl_block|WideOr1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|m1_sel_rr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|m1_sel_rr .is_wysiwyg = "true";
defparam \inst|m1_sel_rr .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|y[7]~0 (
// Equation(s):
// \m1|y[7]~0_combout  = (\inst|instr_imm9_rr [7] & !\inst|m1_sel_rr~q )

	.dataa(!\inst|instr_imm9_rr [7]),
	.datab(!\inst|m1_sel_rr~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|y[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|y[7]~0 .extended_lut = "off";
defparam \m1|y[7]~0 .lut_mask = 64'h4444444444444444;
defparam \m1|y[7]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|m1_out_ex[7] (
	.clk(\clk~input_o ),
	.d(\m1|y[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|m1_out_ex [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|m1_out_ex[7] .is_wysiwyg = "true";
defparam \rr_ex_stg|m1_out_ex[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|y[6]~1 (
// Equation(s):
// \m1|y[6]~1_combout  = (!\inst|m1_sel_rr~q  & \inst|instr_imm9_rr [6])

	.dataa(!\inst|m1_sel_rr~q ),
	.datab(!\inst|instr_imm9_rr [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|y[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|y[6]~1 .extended_lut = "off";
defparam \m1|y[6]~1 .lut_mask = 64'h2222222222222222;
defparam \m1|y[6]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|m1_out_ex[6] (
	.clk(\clk~input_o ),
	.d(\m1|y[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|m1_out_ex [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|m1_out_ex[6] .is_wysiwyg = "true";
defparam \rr_ex_stg|m1_out_ex[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux11~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_block|Decoder0~0_combout ,\instr_memory|instruction[10]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[16] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[15]~12 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[15]~12_combout  = !\m8|Mux11~0_combout 

	.dataa(!\m8|Mux11~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[15]~12 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[15]~12 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_0_bypass[15]~12 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[15] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_0_bypass[15]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~29 (
// Equation(s):
// \register_file|reg_array~29_combout  = (!\register_file|reg_array~17_combout  & ((!\register_file|reg_array_rtl_0_bypass [16] & ((!\register_file|reg_array_rtl_0_bypass [15]))) # (\register_file|reg_array_rtl_0_bypass [16] & 
// (\register_file|reg_array_rtl_0|auto_generated|ram_block1a4~portbdataout )))) # (\register_file|reg_array~17_combout  & (((!\register_file|reg_array_rtl_0_bypass [15]))))

	.dataa(!\register_file|reg_array~17_combout ),
	.datab(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(!\register_file|reg_array_rtl_0_bypass [16]),
	.datad(!\register_file|reg_array_rtl_0_bypass [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~29 .extended_lut = "off";
defparam \register_file|reg_array~29 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~29 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data1_ex[4] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[4] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[4] .power_up = "low";
// synopsys translate_on

dffeas \rr_ex_stg|imm9_ex[4] (
	.clk(\clk~input_o ),
	.d(\inst|instr_imm9_rr [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|imm9_ex [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|imm9_ex[4] .is_wysiwyg = "true";
defparam \rr_ex_stg|imm9_ex[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \barrel_shifter|m_0_11|y~0 (
// Equation(s):
// \barrel_shifter|m_0_11|y~0_combout  = (!\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|imm9_ex [4]))) # (\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|reg_data1_ex [4]))

	.dataa(!\rr_ex_stg|reg_data1_ex [4]),
	.datab(!\rr_ex_stg|rtype_ex~q ),
	.datac(!\rr_ex_stg|imm9_ex [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_11|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_11|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_11|y~0 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \barrel_shifter|m_0_11|y~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~61 (
// Equation(s):
// \alu|Add0~61_sumout  = SUM(( (!\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|m8_sel_ex [0])) # (\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|reg_data1_ex [0]))) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [0]))) # (\rr_ex_stg|m8_sel_ex [0] & 
// (\rr_ex_stg|reg_data1_ex [0])) ) + ( !VCC ))
// \alu|Add0~62  = CARRY(( (!\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|m8_sel_ex [0])) # (\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|reg_data1_ex [0]))) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [0]))) # (\rr_ex_stg|m8_sel_ex [0] & 
// (\rr_ex_stg|reg_data1_ex [0])) ) + ( !VCC ))

	.dataa(!\rr_ex_stg|rtype_ex~q ),
	.datab(!\rr_ex_stg|m8_sel_ex [0]),
	.datac(!\rr_ex_stg|reg_data1_ex [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~61_sumout ),
	.cout(\alu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~61 .extended_lut = "off";
defparam \alu|Add0~61 .lut_mask = 64'h0000FC3000002727;
defparam \alu|Add0~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~57 (
// Equation(s):
// \alu|Add0~57_sumout  = SUM(( (!\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|m8_sel_ex [0])) # (\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|reg_data1_ex [1]))) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [1]))) # (\rr_ex_stg|m8_sel_ex [0] & 
// (\rr_ex_stg|reg_data1_ex [1])) ) + ( \alu|Add0~62  ))
// \alu|Add0~58  = CARRY(( (!\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|m8_sel_ex [0])) # (\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|reg_data1_ex [1]))) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [1]))) # (\rr_ex_stg|m8_sel_ex [0] & 
// (\rr_ex_stg|reg_data1_ex [1])) ) + ( \alu|Add0~62  ))

	.dataa(!\rr_ex_stg|rtype_ex~q ),
	.datab(!\rr_ex_stg|m8_sel_ex [0]),
	.datac(!\rr_ex_stg|reg_data1_ex [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex [1]),
	.datag(gnd),
	.cin(\alu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~57_sumout ),
	.cout(\alu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~57 .extended_lut = "off";
defparam \alu|Add0~57 .lut_mask = 64'h0000FC3000002727;
defparam \alu|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~53 (
// Equation(s):
// \alu|Add0~53_sumout  = SUM(( (!\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|m8_sel_ex [0])) # (\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|reg_data1_ex [2]))) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [2]))) # (\rr_ex_stg|m8_sel_ex [0] & 
// (\rr_ex_stg|reg_data1_ex [2])) ) + ( \alu|Add0~58  ))
// \alu|Add0~54  = CARRY(( (!\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|m8_sel_ex [0])) # (\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|reg_data1_ex [2]))) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [2]))) # (\rr_ex_stg|m8_sel_ex [0] & 
// (\rr_ex_stg|reg_data1_ex [2])) ) + ( \alu|Add0~58  ))

	.dataa(!\rr_ex_stg|rtype_ex~q ),
	.datab(!\rr_ex_stg|m8_sel_ex [0]),
	.datac(!\rr_ex_stg|reg_data1_ex [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex [2]),
	.datag(gnd),
	.cin(\alu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~53_sumout ),
	.cout(\alu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~53 .extended_lut = "off";
defparam \alu|Add0~53 .lut_mask = 64'h0000FC3000002727;
defparam \alu|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~49 (
// Equation(s):
// \alu|Add0~49_sumout  = SUM(( (!\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|m8_sel_ex [0])) # (\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|reg_data1_ex [3]))) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [3]))) # (\rr_ex_stg|m8_sel_ex [0] & 
// (\rr_ex_stg|reg_data1_ex [3])) ) + ( \alu|Add0~54  ))
// \alu|Add0~50  = CARRY(( (!\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|m8_sel_ex [0])) # (\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|reg_data1_ex [3]))) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [3]))) # (\rr_ex_stg|m8_sel_ex [0] & 
// (\rr_ex_stg|reg_data1_ex [3])) ) + ( \alu|Add0~54  ))

	.dataa(!\rr_ex_stg|rtype_ex~q ),
	.datab(!\rr_ex_stg|m8_sel_ex [0]),
	.datac(!\rr_ex_stg|reg_data1_ex [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex [3]),
	.datag(gnd),
	.cin(\alu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~49_sumout ),
	.cout(\alu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~49 .extended_lut = "off";
defparam \alu|Add0~49 .lut_mask = 64'h0000FC3000002727;
defparam \alu|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~45 (
// Equation(s):
// \alu|Add0~45_sumout  = SUM(( \barrel_shifter|m_0_11|y~0_combout  ) + ( (!\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data2_ex [4])) # (\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data1_ex [4]))) ) + ( \alu|Add0~50  ))
// \alu|Add0~46  = CARRY(( \barrel_shifter|m_0_11|y~0_combout  ) + ( (!\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data2_ex [4])) # (\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data1_ex [4]))) ) + ( \alu|Add0~50  ))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(gnd),
	.datac(!\rr_ex_stg|reg_data2_ex [4]),
	.datad(!\barrel_shifter|m_0_11|y~0_combout ),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data1_ex [4]),
	.datag(gnd),
	.cin(\alu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~45_sumout ),
	.cout(\alu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~45 .extended_lut = "off";
defparam \alu|Add0~45 .lut_mask = 64'h0000F5A0000000FF;
defparam \alu|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~41 (
// Equation(s):
// \alu|Add0~41_sumout  = SUM(( (\rr_ex_stg|reg_data1_ex [5] & \rr_ex_stg|rtype_ex~q ) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [5]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [5])) ) + ( \alu|Add0~46  ))
// \alu|Add0~42  = CARRY(( (\rr_ex_stg|reg_data1_ex [5] & \rr_ex_stg|rtype_ex~q ) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [5]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [5])) ) + ( \alu|Add0~46  ))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [5]),
	.datac(gnd),
	.datad(!\rr_ex_stg|rtype_ex~q ),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex [5]),
	.datag(gnd),
	.cin(\alu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~41_sumout ),
	.cout(\alu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~41 .extended_lut = "off";
defparam \alu|Add0~41 .lut_mask = 64'h0000EE4400000033;
defparam \alu|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~37 (
// Equation(s):
// \alu|Add0~37_sumout  = SUM(( (!\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|m1_out_ex [6]))) # (\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|reg_data1_ex [6])) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [6]))) # (\rr_ex_stg|m8_sel_ex [0] & 
// (\rr_ex_stg|reg_data1_ex [6])) ) + ( \alu|Add0~42  ))
// \alu|Add0~38  = CARRY(( (!\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|m1_out_ex [6]))) # (\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|reg_data1_ex [6])) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [6]))) # (\rr_ex_stg|m8_sel_ex [0] & 
// (\rr_ex_stg|reg_data1_ex [6])) ) + ( \alu|Add0~42  ))

	.dataa(!\rr_ex_stg|rtype_ex~q ),
	.datab(!\rr_ex_stg|m8_sel_ex [0]),
	.datac(!\rr_ex_stg|reg_data1_ex [6]),
	.datad(!\rr_ex_stg|m1_out_ex [6]),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex [6]),
	.datag(gnd),
	.cin(\alu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~37_sumout ),
	.cout(\alu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~37 .extended_lut = "off";
defparam \alu|Add0~37 .lut_mask = 64'h0000FC30000005AF;
defparam \alu|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~33 (
// Equation(s):
// \alu|Add0~33_sumout  = SUM(( (!\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|m1_out_ex [7]))) # (\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|reg_data1_ex [7])) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [7]))) # (\rr_ex_stg|m8_sel_ex [0] & 
// (\rr_ex_stg|reg_data1_ex [7])) ) + ( \alu|Add0~38  ))
// \alu|Add0~34  = CARRY(( (!\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|m1_out_ex [7]))) # (\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|reg_data1_ex [7])) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [7]))) # (\rr_ex_stg|m8_sel_ex [0] & 
// (\rr_ex_stg|reg_data1_ex [7])) ) + ( \alu|Add0~38  ))

	.dataa(!\rr_ex_stg|rtype_ex~q ),
	.datab(!\rr_ex_stg|m8_sel_ex [0]),
	.datac(!\rr_ex_stg|reg_data1_ex [7]),
	.datad(!\rr_ex_stg|m1_out_ex [7]),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex [7]),
	.datag(gnd),
	.cin(\alu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~33_sumout ),
	.cout(\alu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~33 .extended_lut = "off";
defparam \alu|Add0~33 .lut_mask = 64'h0000FC30000005AF;
defparam \alu|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \exec_mem_stg|alu_out_mem[7] (
	.clk(\clk~input_o ),
	.d(\alu|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [7]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[7] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[7] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_mem|ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exec_mem_stg|mem_wr_data_mem [6]}),
	.portaaddr({\exec_mem_stg|alu_out_mem [7],\exec_mem_stg|alu_out_mem [6],\exec_mem_stg|alu_out_mem [5],\exec_mem_stg|alu_out_mem [4],\exec_mem_stg|alu_out_mem [3],\exec_mem_stg|alu_out_mem [2],\exec_mem_stg|alu_out_mem [1],\exec_mem_stg|alu_out_mem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\alu|Add0~33_sumout ,\alu|Add0~37_sumout ,\alu|Add0~41_sumout ,\alu|Add0~45_sumout ,\alu|Add0~49_sumout ,\alu|Add0~53_sumout ,\alu|Add0~57_sumout ,\alu|Add0~61_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .init_file = "db/pd_project1.ram0_data_memory_8ae84398.hdl.mif";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_b";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "data_memory:data_mem|altsyncram:ram_rtl_0|altsyncram_g2o1:auto_generated|ALTSYNCRAM";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[29] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|mem_wr_data_mem [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_mem|ram~9 (
// Equation(s):
// \data_mem|ram~9_combout  = (!\data_mem|ram_rtl_0_bypass [30] & ((\data_mem|ram_rtl_0_bypass [29]))) # (\data_mem|ram_rtl_0_bypass [30] & (\data_mem|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ))

	.dataa(!\data_mem|ram_rtl_0_bypass [30]),
	.datab(!\data_mem|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(!\data_mem|ram_rtl_0_bypass [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~9 .extended_lut = "off";
defparam \data_mem|ram~9 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \data_mem|ram~9 .shared_arith = "off";
// synopsys translate_on

dffeas \mem_wb_stg|data_mem_out_wb[6] (
	.clk(\clk~input_o ),
	.d(\data_mem|ram~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[6] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[6] .power_up = "low";
// synopsys translate_on

dffeas \mem_wb_stg|alu_out_wb[6] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|alu_out_mem [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[6] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m8|Mux9~0 (
// Equation(s):
// \m8|Mux9~0_combout  = (!\mem_wb_stg|m8_sel_wb [0] & ((\mem_wb_stg|alu_out_wb [6]))) # (\mem_wb_stg|m8_sel_wb [0] & (\mem_wb_stg|data_mem_out_wb [6]))

	.dataa(!\mem_wb_stg|m8_sel_wb [0]),
	.datab(!\mem_wb_stg|data_mem_out_wb [6]),
	.datac(!\mem_wb_stg|alu_out_wb [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux9~0 .extended_lut = "off";
defparam \m8|Mux9~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m8|Mux9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux9~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_block|Decoder0~0_combout ,\instr_memory|instruction[10]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[20] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[19]~10 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[19]~10_combout  = !\m8|Mux9~0_combout 

	.dataa(!\m8|Mux9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[19]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[19]~10 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[19]~10 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_0_bypass[19]~10 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[19] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_0_bypass[19]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~27 (
// Equation(s):
// \register_file|reg_array~27_combout  = (!\register_file|reg_array~17_combout  & ((!\register_file|reg_array_rtl_0_bypass [20] & ((!\register_file|reg_array_rtl_0_bypass [19]))) # (\register_file|reg_array_rtl_0_bypass [20] & 
// (\register_file|reg_array_rtl_0|auto_generated|ram_block1a6~portbdataout )))) # (\register_file|reg_array~17_combout  & (((!\register_file|reg_array_rtl_0_bypass [19]))))

	.dataa(!\register_file|reg_array~17_combout ),
	.datab(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(!\register_file|reg_array_rtl_0_bypass [20]),
	.datad(!\register_file|reg_array_rtl_0_bypass [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~27 .extended_lut = "off";
defparam \register_file|reg_array~27 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~27 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data1_ex[6] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[6] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[6] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|alu_out_mem[6] (
	.clk(\clk~input_o ),
	.d(\alu|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [6]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[6] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_mem|ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exec_mem_stg|mem_wr_data_mem [5]}),
	.portaaddr({\exec_mem_stg|alu_out_mem [7],\exec_mem_stg|alu_out_mem [6],\exec_mem_stg|alu_out_mem [5],\exec_mem_stg|alu_out_mem [4],\exec_mem_stg|alu_out_mem [3],\exec_mem_stg|alu_out_mem [2],\exec_mem_stg|alu_out_mem [1],\exec_mem_stg|alu_out_mem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\alu|Add0~33_sumout ,\alu|Add0~37_sumout ,\alu|Add0~41_sumout ,\alu|Add0~45_sumout ,\alu|Add0~49_sumout ,\alu|Add0~53_sumout ,\alu|Add0~57_sumout ,\alu|Add0~61_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .init_file = "db/pd_project1.ram0_data_memory_8ae84398.hdl.mif";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_b";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "data_memory:data_mem|altsyncram:ram_rtl_0|altsyncram_g2o1:auto_generated|ALTSYNCRAM";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[27] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|mem_wr_data_mem [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_mem|ram~10 (
// Equation(s):
// \data_mem|ram~10_combout  = (!\data_mem|ram_rtl_0_bypass [28] & ((\data_mem|ram_rtl_0_bypass [27]))) # (\data_mem|ram_rtl_0_bypass [28] & (\data_mem|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ))

	.dataa(!\data_mem|ram_rtl_0_bypass [28]),
	.datab(!\data_mem|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(!\data_mem|ram_rtl_0_bypass [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~10 .extended_lut = "off";
defparam \data_mem|ram~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \data_mem|ram~10 .shared_arith = "off";
// synopsys translate_on

dffeas \mem_wb_stg|data_mem_out_wb[5] (
	.clk(\clk~input_o ),
	.d(\data_mem|ram~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[5] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[5] .power_up = "low";
// synopsys translate_on

dffeas \mem_wb_stg|alu_out_wb[5] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|alu_out_mem [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[5] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m8|Mux10~0 (
// Equation(s):
// \m8|Mux10~0_combout  = (!\mem_wb_stg|m8_sel_wb [0] & ((\mem_wb_stg|alu_out_wb [5]))) # (\mem_wb_stg|m8_sel_wb [0] & (\mem_wb_stg|data_mem_out_wb [5]))

	.dataa(!\mem_wb_stg|m8_sel_wb [0]),
	.datab(!\mem_wb_stg|data_mem_out_wb [5]),
	.datac(!\mem_wb_stg|alu_out_wb [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux10~0 .extended_lut = "off";
defparam \m8|Mux10~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m8|Mux10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux10~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_block|Decoder0~0_combout ,\instr_memory|instruction[10]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[18] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[17]~11 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[17]~11_combout  = !\m8|Mux10~0_combout 

	.dataa(!\m8|Mux10~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[17]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[17]~11 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[17]~11 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_0_bypass[17]~11 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[17] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_0_bypass[17]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~28 (
// Equation(s):
// \register_file|reg_array~28_combout  = (!\register_file|reg_array~17_combout  & ((!\register_file|reg_array_rtl_0_bypass [18] & ((!\register_file|reg_array_rtl_0_bypass [17]))) # (\register_file|reg_array_rtl_0_bypass [18] & 
// (\register_file|reg_array_rtl_0|auto_generated|ram_block1a5~portbdataout )))) # (\register_file|reg_array~17_combout  & (((!\register_file|reg_array_rtl_0_bypass [17]))))

	.dataa(!\register_file|reg_array~17_combout ),
	.datab(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(!\register_file|reg_array_rtl_0_bypass [18]),
	.datad(!\register_file|reg_array_rtl_0_bypass [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~28 .extended_lut = "off";
defparam \register_file|reg_array~28 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~28 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data1_ex[5] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[5] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[5] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|alu_out_mem[5] (
	.clk(\clk~input_o ),
	.d(\alu|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [5]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[5] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[5] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_mem|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exec_mem_stg|mem_wr_data_mem [4]}),
	.portaaddr({\exec_mem_stg|alu_out_mem [7],\exec_mem_stg|alu_out_mem [6],\exec_mem_stg|alu_out_mem [5],\exec_mem_stg|alu_out_mem [4],\exec_mem_stg|alu_out_mem [3],\exec_mem_stg|alu_out_mem [2],\exec_mem_stg|alu_out_mem [1],\exec_mem_stg|alu_out_mem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\alu|Add0~33_sumout ,\alu|Add0~37_sumout ,\alu|Add0~41_sumout ,\alu|Add0~45_sumout ,\alu|Add0~49_sumout ,\alu|Add0~53_sumout ,\alu|Add0~57_sumout ,\alu|Add0~61_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .init_file = "db/pd_project1.ram0_data_memory_8ae84398.hdl.mif";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_b";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "data_memory:data_mem|altsyncram:ram_rtl_0|altsyncram_g2o1:auto_generated|ALTSYNCRAM";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[25] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|mem_wr_data_mem [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_mem|ram~11 (
// Equation(s):
// \data_mem|ram~11_combout  = (!\data_mem|ram_rtl_0_bypass [26] & ((\data_mem|ram_rtl_0_bypass [25]))) # (\data_mem|ram_rtl_0_bypass [26] & (\data_mem|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ))

	.dataa(!\data_mem|ram_rtl_0_bypass [26]),
	.datab(!\data_mem|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(!\data_mem|ram_rtl_0_bypass [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~11 .extended_lut = "off";
defparam \data_mem|ram~11 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \data_mem|ram~11 .shared_arith = "off";
// synopsys translate_on

dffeas \mem_wb_stg|data_mem_out_wb[4] (
	.clk(\clk~input_o ),
	.d(\data_mem|ram~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[4] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[4] .power_up = "low";
// synopsys translate_on

dffeas \mem_wb_stg|alu_out_wb[4] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|alu_out_mem [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[4] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m8|Mux11~0 (
// Equation(s):
// \m8|Mux11~0_combout  = (!\mem_wb_stg|m8_sel_wb [0] & ((\mem_wb_stg|alu_out_wb [4]))) # (\mem_wb_stg|m8_sel_wb [0] & (\mem_wb_stg|data_mem_out_wb [4]))

	.dataa(!\mem_wb_stg|m8_sel_wb [0]),
	.datab(!\mem_wb_stg|data_mem_out_wb [4]),
	.datac(!\mem_wb_stg|alu_out_wb [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux11~0 .extended_lut = "off";
defparam \m8|Mux11~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m8|Mux11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux11~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\instr_memory|instruction[10]~1_combout ,\instr_memory|instruction[9]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[16] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[15]~12 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[15]~12_combout  = !\m8|Mux11~0_combout 

	.dataa(!\m8|Mux11~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[15]~12 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[15]~12 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_1_bypass[15]~12 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[15] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_1_bypass[15]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~12 (
// Equation(s):
// \register_file|reg_array~12_combout  = (!\register_file|reg_array~0_combout  & ((!\register_file|reg_array_rtl_1_bypass [16] & ((!\register_file|reg_array_rtl_1_bypass [15]))) # (\register_file|reg_array_rtl_1_bypass [16] & 
// (\register_file|reg_array_rtl_1|auto_generated|ram_block1a4~portbdataout )))) # (\register_file|reg_array~0_combout  & (((!\register_file|reg_array_rtl_1_bypass [15]))))

	.dataa(!\register_file|reg_array~0_combout ),
	.datab(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a4~portbdataout ),
	.datac(!\register_file|reg_array_rtl_1_bypass [16]),
	.datad(!\register_file|reg_array_rtl_1_bypass [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~12 .extended_lut = "off";
defparam \register_file|reg_array~12 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~12 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data2_ex[4] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[4] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[4] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|alu_out_mem[4] (
	.clk(\clk~input_o ),
	.d(\alu|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [4]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[4] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[4] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_mem|ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exec_mem_stg|mem_wr_data_mem [3]}),
	.portaaddr({\exec_mem_stg|alu_out_mem [7],\exec_mem_stg|alu_out_mem [6],\exec_mem_stg|alu_out_mem [5],\exec_mem_stg|alu_out_mem [4],\exec_mem_stg|alu_out_mem [3],\exec_mem_stg|alu_out_mem [2],\exec_mem_stg|alu_out_mem [1],\exec_mem_stg|alu_out_mem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\alu|Add0~33_sumout ,\alu|Add0~37_sumout ,\alu|Add0~41_sumout ,\alu|Add0~45_sumout ,\alu|Add0~49_sumout ,\alu|Add0~53_sumout ,\alu|Add0~57_sumout ,\alu|Add0~61_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .init_file = "db/pd_project1.ram0_data_memory_8ae84398.hdl.mif";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_b";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "data_memory:data_mem|altsyncram:ram_rtl_0|altsyncram_g2o1:auto_generated|ALTSYNCRAM";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[23] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|mem_wr_data_mem [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_mem|ram~12 (
// Equation(s):
// \data_mem|ram~12_combout  = (!\data_mem|ram_rtl_0_bypass [24] & ((\data_mem|ram_rtl_0_bypass [23]))) # (\data_mem|ram_rtl_0_bypass [24] & (\data_mem|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ))

	.dataa(!\data_mem|ram_rtl_0_bypass [24]),
	.datab(!\data_mem|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\data_mem|ram_rtl_0_bypass [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~12 .extended_lut = "off";
defparam \data_mem|ram~12 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \data_mem|ram~12 .shared_arith = "off";
// synopsys translate_on

dffeas \mem_wb_stg|data_mem_out_wb[3] (
	.clk(\clk~input_o ),
	.d(\data_mem|ram~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[3] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[3] .power_up = "low";
// synopsys translate_on

dffeas \mem_wb_stg|alu_out_wb[3] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|alu_out_mem [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[3] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m8|Mux12~0 (
// Equation(s):
// \m8|Mux12~0_combout  = (!\mem_wb_stg|m8_sel_wb [0] & ((\mem_wb_stg|alu_out_wb [3]))) # (\mem_wb_stg|m8_sel_wb [0] & (\mem_wb_stg|data_mem_out_wb [3]))

	.dataa(!\mem_wb_stg|m8_sel_wb [0]),
	.datab(!\mem_wb_stg|data_mem_out_wb [3]),
	.datac(!\mem_wb_stg|alu_out_wb [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux12~0 .extended_lut = "off";
defparam \m8|Mux12~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m8|Mux12~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux12~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_block|Decoder0~0_combout ,\instr_memory|instruction[10]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[14] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[13]~13 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[13]~13_combout  = !\m8|Mux12~0_combout 

	.dataa(!\m8|Mux12~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[13]~13 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[13]~13 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_0_bypass[13]~13 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[13] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_0_bypass[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~30 (
// Equation(s):
// \register_file|reg_array~30_combout  = (!\register_file|reg_array~17_combout  & ((!\register_file|reg_array_rtl_0_bypass [14] & ((!\register_file|reg_array_rtl_0_bypass [13]))) # (\register_file|reg_array_rtl_0_bypass [14] & 
// (\register_file|reg_array_rtl_0|auto_generated|ram_block1a3~portbdataout )))) # (\register_file|reg_array~17_combout  & (((!\register_file|reg_array_rtl_0_bypass [13]))))

	.dataa(!\register_file|reg_array~17_combout ),
	.datab(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\register_file|reg_array_rtl_0_bypass [14]),
	.datad(!\register_file|reg_array_rtl_0_bypass [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~30 .extended_lut = "off";
defparam \register_file|reg_array~30 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~30 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data1_ex[3] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[3] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[3] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|alu_out_mem[3] (
	.clk(\clk~input_o ),
	.d(\alu|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [3]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[3] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[3] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_mem|ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exec_mem_stg|mem_wr_data_mem [2]}),
	.portaaddr({\exec_mem_stg|alu_out_mem [7],\exec_mem_stg|alu_out_mem [6],\exec_mem_stg|alu_out_mem [5],\exec_mem_stg|alu_out_mem [4],\exec_mem_stg|alu_out_mem [3],\exec_mem_stg|alu_out_mem [2],\exec_mem_stg|alu_out_mem [1],\exec_mem_stg|alu_out_mem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\alu|Add0~33_sumout ,\alu|Add0~37_sumout ,\alu|Add0~41_sumout ,\alu|Add0~45_sumout ,\alu|Add0~49_sumout ,\alu|Add0~53_sumout ,\alu|Add0~57_sumout ,\alu|Add0~61_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .init_file = "db/pd_project1.ram0_data_memory_8ae84398.hdl.mif";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_b";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "data_memory:data_mem|altsyncram:ram_rtl_0|altsyncram_g2o1:auto_generated|ALTSYNCRAM";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[21] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|mem_wr_data_mem [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_mem|ram~13 (
// Equation(s):
// \data_mem|ram~13_combout  = (!\data_mem|ram_rtl_0_bypass [22] & ((\data_mem|ram_rtl_0_bypass [21]))) # (\data_mem|ram_rtl_0_bypass [22] & (\data_mem|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ))

	.dataa(!\data_mem|ram_rtl_0_bypass [22]),
	.datab(!\data_mem|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(!\data_mem|ram_rtl_0_bypass [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~13 .extended_lut = "off";
defparam \data_mem|ram~13 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \data_mem|ram~13 .shared_arith = "off";
// synopsys translate_on

dffeas \mem_wb_stg|data_mem_out_wb[2] (
	.clk(\clk~input_o ),
	.d(\data_mem|ram~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[2] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[2] .power_up = "low";
// synopsys translate_on

dffeas \mem_wb_stg|alu_out_wb[2] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|alu_out_mem [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[2] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m8|Mux13~0 (
// Equation(s):
// \m8|Mux13~0_combout  = (!\mem_wb_stg|m8_sel_wb [0] & ((\mem_wb_stg|alu_out_wb [2]))) # (\mem_wb_stg|m8_sel_wb [0] & (\mem_wb_stg|data_mem_out_wb [2]))

	.dataa(!\mem_wb_stg|m8_sel_wb [0]),
	.datab(!\mem_wb_stg|data_mem_out_wb [2]),
	.datac(!\mem_wb_stg|alu_out_wb [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux13~0 .extended_lut = "off";
defparam \m8|Mux13~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m8|Mux13~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux13~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_block|Decoder0~0_combout ,\instr_memory|instruction[10]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[12] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[11]~14 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[11]~14_combout  = !\m8|Mux13~0_combout 

	.dataa(!\m8|Mux13~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[11]~14 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[11]~14 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_0_bypass[11]~14 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[11] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_0_bypass[11]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~31 (
// Equation(s):
// \register_file|reg_array~31_combout  = (!\register_file|reg_array~17_combout  & ((!\register_file|reg_array_rtl_0_bypass [12] & ((!\register_file|reg_array_rtl_0_bypass [11]))) # (\register_file|reg_array_rtl_0_bypass [12] & 
// (\register_file|reg_array_rtl_0|auto_generated|ram_block1a2~portbdataout )))) # (\register_file|reg_array~17_combout  & (((!\register_file|reg_array_rtl_0_bypass [11]))))

	.dataa(!\register_file|reg_array~17_combout ),
	.datab(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(!\register_file|reg_array_rtl_0_bypass [12]),
	.datad(!\register_file|reg_array_rtl_0_bypass [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~31 .extended_lut = "off";
defparam \register_file|reg_array~31 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~31 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data1_ex[2] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[2] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[2] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|alu_out_mem[2] (
	.clk(\clk~input_o ),
	.d(\alu|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [2]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[2] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_mem|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exec_mem_stg|mem_wr_data_mem [1]}),
	.portaaddr({\exec_mem_stg|alu_out_mem [7],\exec_mem_stg|alu_out_mem [6],\exec_mem_stg|alu_out_mem [5],\exec_mem_stg|alu_out_mem [4],\exec_mem_stg|alu_out_mem [3],\exec_mem_stg|alu_out_mem [2],\exec_mem_stg|alu_out_mem [1],\exec_mem_stg|alu_out_mem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\alu|Add0~33_sumout ,\alu|Add0~37_sumout ,\alu|Add0~41_sumout ,\alu|Add0~45_sumout ,\alu|Add0~49_sumout ,\alu|Add0~53_sumout ,\alu|Add0~57_sumout ,\alu|Add0~61_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .init_file = "db/pd_project1.ram0_data_memory_8ae84398.hdl.mif";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_b";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "data_memory:data_mem|altsyncram:ram_rtl_0|altsyncram_g2o1:auto_generated|ALTSYNCRAM";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[19] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|mem_wr_data_mem [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_mem|ram~14 (
// Equation(s):
// \data_mem|ram~14_combout  = (!\data_mem|ram_rtl_0_bypass [20] & ((\data_mem|ram_rtl_0_bypass [19]))) # (\data_mem|ram_rtl_0_bypass [20] & (\data_mem|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ))

	.dataa(!\data_mem|ram_rtl_0_bypass [20]),
	.datab(!\data_mem|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\data_mem|ram_rtl_0_bypass [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~14 .extended_lut = "off";
defparam \data_mem|ram~14 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \data_mem|ram~14 .shared_arith = "off";
// synopsys translate_on

dffeas \mem_wb_stg|data_mem_out_wb[1] (
	.clk(\clk~input_o ),
	.d(\data_mem|ram~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[1] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[1] .power_up = "low";
// synopsys translate_on

dffeas \mem_wb_stg|alu_out_wb[1] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|alu_out_mem [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[1] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m8|Mux14~0 (
// Equation(s):
// \m8|Mux14~0_combout  = (!\mem_wb_stg|m8_sel_wb [0] & ((\mem_wb_stg|alu_out_wb [1]))) # (\mem_wb_stg|m8_sel_wb [0] & (\mem_wb_stg|data_mem_out_wb [1]))

	.dataa(!\mem_wb_stg|m8_sel_wb [0]),
	.datab(!\mem_wb_stg|data_mem_out_wb [1]),
	.datac(!\mem_wb_stg|alu_out_wb [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux14~0 .extended_lut = "off";
defparam \m8|Mux14~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m8|Mux14~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux14~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_block|Decoder0~0_combout ,\instr_memory|instruction[10]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[10] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[9]~15 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[9]~15_combout  = !\m8|Mux14~0_combout 

	.dataa(!\m8|Mux14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[9]~15 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[9]~15 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_0_bypass[9]~15 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[9] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_0_bypass[9]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~32 (
// Equation(s):
// \register_file|reg_array~32_combout  = (!\register_file|reg_array~17_combout  & ((!\register_file|reg_array_rtl_0_bypass [10] & ((!\register_file|reg_array_rtl_0_bypass [9]))) # (\register_file|reg_array_rtl_0_bypass [10] & 
// (\register_file|reg_array_rtl_0|auto_generated|ram_block1a1~portbdataout )))) # (\register_file|reg_array~17_combout  & (((!\register_file|reg_array_rtl_0_bypass [9]))))

	.dataa(!\register_file|reg_array~17_combout ),
	.datab(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\register_file|reg_array_rtl_0_bypass [10]),
	.datad(!\register_file|reg_array_rtl_0_bypass [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~32 .extended_lut = "off";
defparam \register_file|reg_array~32 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~32 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data1_ex[1] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[1] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[1] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|alu_out_mem[1] (
	.clk(\clk~input_o ),
	.d(\alu|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [1]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[1] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[1] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_mem|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exec_mem_stg|mem_wr_data_mem [0]}),
	.portaaddr({\exec_mem_stg|alu_out_mem [7],\exec_mem_stg|alu_out_mem [6],\exec_mem_stg|alu_out_mem [5],\exec_mem_stg|alu_out_mem [4],\exec_mem_stg|alu_out_mem [3],\exec_mem_stg|alu_out_mem [2],\exec_mem_stg|alu_out_mem [1],\exec_mem_stg|alu_out_mem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\alu|Add0~33_sumout ,\alu|Add0~37_sumout ,\alu|Add0~41_sumout ,\alu|Add0~45_sumout ,\alu|Add0~49_sumout ,\alu|Add0~53_sumout ,\alu|Add0~57_sumout ,\alu|Add0~61_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/pd_project1.ram0_data_memory_8ae84398.hdl.mif";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_b";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:data_mem|altsyncram:ram_rtl_0|altsyncram_g2o1:auto_generated|ALTSYNCRAM";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[17] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|mem_wr_data_mem [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_mem|ram~15 (
// Equation(s):
// \data_mem|ram~15_combout  = (!\data_mem|ram_rtl_0_bypass [18] & ((\data_mem|ram_rtl_0_bypass [17]))) # (\data_mem|ram_rtl_0_bypass [18] & (\data_mem|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))

	.dataa(!\data_mem|ram_rtl_0_bypass [18]),
	.datab(!\data_mem|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\data_mem|ram_rtl_0_bypass [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~15 .extended_lut = "off";
defparam \data_mem|ram~15 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \data_mem|ram~15 .shared_arith = "off";
// synopsys translate_on

dffeas \mem_wb_stg|data_mem_out_wb[0] (
	.clk(\clk~input_o ),
	.d(\data_mem|ram~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[0] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[0] .power_up = "low";
// synopsys translate_on

dffeas \mem_wb_stg|alu_out_wb[0] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|alu_out_mem [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[0] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m8|Mux15~0 (
// Equation(s):
// \m8|Mux15~0_combout  = (!\mem_wb_stg|m8_sel_wb [0] & ((\mem_wb_stg|alu_out_wb [0]))) # (\mem_wb_stg|m8_sel_wb [0] & (\mem_wb_stg|data_mem_out_wb [0]))

	.dataa(!\mem_wb_stg|m8_sel_wb [0]),
	.datab(!\mem_wb_stg|data_mem_out_wb [0]),
	.datac(!\mem_wb_stg|alu_out_wb [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux15~0 .extended_lut = "off";
defparam \m8|Mux15~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m8|Mux15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux15~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_block|Decoder0~0_combout ,\instr_memory|instruction[10]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "B";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[8] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[7]~16 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[7]~16_combout  = !\m8|Mux15~0_combout 

	.dataa(!\m8|Mux15~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[7]~16 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[7]~16 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_0_bypass[7]~16 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[7] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_0_bypass[7]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~33 (
// Equation(s):
// \register_file|reg_array~33_combout  = (!\register_file|reg_array~17_combout  & ((!\register_file|reg_array_rtl_0_bypass [8] & ((!\register_file|reg_array_rtl_0_bypass [7]))) # (\register_file|reg_array_rtl_0_bypass [8] & 
// (\register_file|reg_array_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (\register_file|reg_array~17_combout  & (((!\register_file|reg_array_rtl_0_bypass [7]))))

	.dataa(!\register_file|reg_array~17_combout ),
	.datab(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\register_file|reg_array_rtl_0_bypass [8]),
	.datad(!\register_file|reg_array_rtl_0_bypass [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~33 .extended_lut = "off";
defparam \register_file|reg_array~33 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~33 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data1_ex[0] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[0] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[0] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|alu_out_mem[0] (
	.clk(\clk~input_o ),
	.d(\alu|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[0] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[0] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_mem|ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exec_mem_stg|mem_wr_data_mem [15]}),
	.portaaddr({\exec_mem_stg|alu_out_mem [7],\exec_mem_stg|alu_out_mem [6],\exec_mem_stg|alu_out_mem [5],\exec_mem_stg|alu_out_mem [4],\exec_mem_stg|alu_out_mem [3],\exec_mem_stg|alu_out_mem [2],\exec_mem_stg|alu_out_mem [1],\exec_mem_stg|alu_out_mem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\alu|Add0~33_sumout ,\alu|Add0~37_sumout ,\alu|Add0~41_sumout ,\alu|Add0~45_sumout ,\alu|Add0~49_sumout ,\alu|Add0~53_sumout ,\alu|Add0~57_sumout ,\alu|Add0~61_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .init_file = "db/pd_project1.ram0_data_memory_8ae84398.hdl.mif";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_b";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "data_memory:data_mem|altsyncram:ram_rtl_0|altsyncram_g2o1:auto_generated|ALTSYNCRAM";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[47] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|mem_wr_data_mem [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_mem|ram~0 (
// Equation(s):
// \data_mem|ram~0_combout  = (!\data_mem|ram_rtl_0_bypass [48] & ((\data_mem|ram_rtl_0_bypass [47]))) # (\data_mem|ram_rtl_0_bypass [48] & (\data_mem|ram_rtl_0|auto_generated|ram_block1a15~portbdataout ))

	.dataa(!\data_mem|ram_rtl_0_bypass [48]),
	.datab(!\data_mem|ram_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(!\data_mem|ram_rtl_0_bypass [47]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~0 .extended_lut = "off";
defparam \data_mem|ram~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \data_mem|ram~0 .shared_arith = "off";
// synopsys translate_on

dffeas \mem_wb_stg|data_mem_out_wb[15] (
	.clk(\clk~input_o ),
	.d(\data_mem|ram~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[15] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[15] .power_up = "low";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[46] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|mem_wr_data_mem[14] (
	.clk(\clk~input_o ),
	.d(\rr_ex_stg|reg_data2_ex [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [14]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[14] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[14] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_mem|ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exec_mem_stg|mem_wr_data_mem [14]}),
	.portaaddr({\exec_mem_stg|alu_out_mem [7],\exec_mem_stg|alu_out_mem [6],\exec_mem_stg|alu_out_mem [5],\exec_mem_stg|alu_out_mem [4],\exec_mem_stg|alu_out_mem [3],\exec_mem_stg|alu_out_mem [2],\exec_mem_stg|alu_out_mem [1],\exec_mem_stg|alu_out_mem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\alu|Add0~33_sumout ,\alu|Add0~37_sumout ,\alu|Add0~41_sumout ,\alu|Add0~45_sumout ,\alu|Add0~49_sumout ,\alu|Add0~53_sumout ,\alu|Add0~57_sumout ,\alu|Add0~61_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .init_file = "db/pd_project1.ram0_data_memory_8ae84398.hdl.mif";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_b";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "data_memory:data_mem|altsyncram:ram_rtl_0|altsyncram_g2o1:auto_generated|ALTSYNCRAM";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[45] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|mem_wr_data_mem [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_mem|ram~1 (
// Equation(s):
// \data_mem|ram~1_combout  = (!\data_mem|ram_rtl_0_bypass [46] & ((\data_mem|ram_rtl_0_bypass [45]))) # (\data_mem|ram_rtl_0_bypass [46] & (\data_mem|ram_rtl_0|auto_generated|ram_block1a14~portbdataout ))

	.dataa(!\data_mem|ram_rtl_0_bypass [46]),
	.datab(!\data_mem|ram_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datac(!\data_mem|ram_rtl_0_bypass [45]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~1 .extended_lut = "off";
defparam \data_mem|ram~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \data_mem|ram~1 .shared_arith = "off";
// synopsys translate_on

dffeas \mem_wb_stg|data_mem_out_wb[14] (
	.clk(\clk~input_o ),
	.d(\data_mem|ram~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[14] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[14] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux1~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_block|Decoder0~0_combout ,\instr_memory|instruction[10]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[36] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[35]~2 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[35]~2_combout  = !\m8|Mux1~0_combout 

	.dataa(!\m8|Mux1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[35]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[35]~2 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[35]~2 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_0_bypass[35]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[35] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_0_bypass[35]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~19 (
// Equation(s):
// \register_file|reg_array~19_combout  = (!\register_file|reg_array~17_combout  & ((!\register_file|reg_array_rtl_0_bypass [36] & ((!\register_file|reg_array_rtl_0_bypass [35]))) # (\register_file|reg_array_rtl_0_bypass [36] & 
// (\register_file|reg_array_rtl_0|auto_generated|ram_block1a14~portbdataout )))) # (\register_file|reg_array~17_combout  & (((!\register_file|reg_array_rtl_0_bypass [35]))))

	.dataa(!\register_file|reg_array~17_combout ),
	.datab(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datac(!\register_file|reg_array_rtl_0_bypass [36]),
	.datad(!\register_file|reg_array_rtl_0_bypass [35]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~19 .extended_lut = "off";
defparam \register_file|reg_array~19 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~19 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data1_ex[14] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[14] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \barrel_shifter|m_0_1|y~0 (
// Equation(s):
// \barrel_shifter|m_0_1|y~0_combout  = (\rr_ex_stg|reg_data1_ex [14] & \rr_ex_stg|rtype_ex~q )

	.dataa(!\rr_ex_stg|reg_data1_ex [14]),
	.datab(!\rr_ex_stg|rtype_ex~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_1|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_1|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_1|y~0 .lut_mask = 64'h1111111111111111;
defparam \barrel_shifter|m_0_1|y~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[44] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux2~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\instr_memory|instruction[10]~1_combout ,\instr_memory|instruction[9]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[34] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[33]~3 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[33]~3_combout  = !\m8|Mux2~0_combout 

	.dataa(!\m8|Mux2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[33]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[33]~3 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[33]~3 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_1_bypass[33]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[33] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_1_bypass[33]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~3 (
// Equation(s):
// \register_file|reg_array~3_combout  = (!\register_file|reg_array~0_combout  & ((!\register_file|reg_array_rtl_1_bypass [34] & ((!\register_file|reg_array_rtl_1_bypass [33]))) # (\register_file|reg_array_rtl_1_bypass [34] & 
// (\register_file|reg_array_rtl_1|auto_generated|ram_block1a13~portbdataout )))) # (\register_file|reg_array~0_combout  & (((!\register_file|reg_array_rtl_1_bypass [33]))))

	.dataa(!\register_file|reg_array~0_combout ),
	.datab(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a13~portbdataout ),
	.datac(!\register_file|reg_array_rtl_1_bypass [34]),
	.datad(!\register_file|reg_array_rtl_1_bypass [33]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~3 .extended_lut = "off";
defparam \register_file|reg_array~3 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~3 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data2_ex[13] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[13] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[13] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|mem_wr_data_mem[13] (
	.clk(\clk~input_o ),
	.d(\rr_ex_stg|reg_data2_ex [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [13]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[13] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[13] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_mem|ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exec_mem_stg|mem_wr_data_mem [13]}),
	.portaaddr({\exec_mem_stg|alu_out_mem [7],\exec_mem_stg|alu_out_mem [6],\exec_mem_stg|alu_out_mem [5],\exec_mem_stg|alu_out_mem [4],\exec_mem_stg|alu_out_mem [3],\exec_mem_stg|alu_out_mem [2],\exec_mem_stg|alu_out_mem [1],\exec_mem_stg|alu_out_mem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\alu|Add0~33_sumout ,\alu|Add0~37_sumout ,\alu|Add0~41_sumout ,\alu|Add0~45_sumout ,\alu|Add0~49_sumout ,\alu|Add0~53_sumout ,\alu|Add0~57_sumout ,\alu|Add0~61_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .init_file = "db/pd_project1.ram0_data_memory_8ae84398.hdl.mif";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_b";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "data_memory:data_mem|altsyncram:ram_rtl_0|altsyncram_g2o1:auto_generated|ALTSYNCRAM";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[43] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|mem_wr_data_mem [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_mem|ram~2 (
// Equation(s):
// \data_mem|ram~2_combout  = (!\data_mem|ram_rtl_0_bypass [44] & ((\data_mem|ram_rtl_0_bypass [43]))) # (\data_mem|ram_rtl_0_bypass [44] & (\data_mem|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ))

	.dataa(!\data_mem|ram_rtl_0_bypass [44]),
	.datab(!\data_mem|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(!\data_mem|ram_rtl_0_bypass [43]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~2 .extended_lut = "off";
defparam \data_mem|ram~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \data_mem|ram~2 .shared_arith = "off";
// synopsys translate_on

dffeas \mem_wb_stg|data_mem_out_wb[13] (
	.clk(\clk~input_o ),
	.d(\data_mem|ram~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[13] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[13] .power_up = "low";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[42] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|mem_wr_data_mem[12] (
	.clk(\clk~input_o ),
	.d(\rr_ex_stg|reg_data2_ex [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [12]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[12] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[12] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_mem|ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exec_mem_stg|mem_wr_data_mem [12]}),
	.portaaddr({\exec_mem_stg|alu_out_mem [7],\exec_mem_stg|alu_out_mem [6],\exec_mem_stg|alu_out_mem [5],\exec_mem_stg|alu_out_mem [4],\exec_mem_stg|alu_out_mem [3],\exec_mem_stg|alu_out_mem [2],\exec_mem_stg|alu_out_mem [1],\exec_mem_stg|alu_out_mem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\alu|Add0~33_sumout ,\alu|Add0~37_sumout ,\alu|Add0~41_sumout ,\alu|Add0~45_sumout ,\alu|Add0~49_sumout ,\alu|Add0~53_sumout ,\alu|Add0~57_sumout ,\alu|Add0~61_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .init_file = "db/pd_project1.ram0_data_memory_8ae84398.hdl.mif";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_b";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "data_memory:data_mem|altsyncram:ram_rtl_0|altsyncram_g2o1:auto_generated|ALTSYNCRAM";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[41] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|mem_wr_data_mem [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_mem|ram~3 (
// Equation(s):
// \data_mem|ram~3_combout  = (!\data_mem|ram_rtl_0_bypass [42] & ((\data_mem|ram_rtl_0_bypass [41]))) # (\data_mem|ram_rtl_0_bypass [42] & (\data_mem|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ))

	.dataa(!\data_mem|ram_rtl_0_bypass [42]),
	.datab(!\data_mem|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(!\data_mem|ram_rtl_0_bypass [41]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~3 .extended_lut = "off";
defparam \data_mem|ram~3 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \data_mem|ram~3 .shared_arith = "off";
// synopsys translate_on

dffeas \mem_wb_stg|data_mem_out_wb[12] (
	.clk(\clk~input_o ),
	.d(\data_mem|ram~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[12] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[12] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux3~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_block|Decoder0~0_combout ,\instr_memory|instruction[10]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[32] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[31]~4 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[31]~4_combout  = !\m8|Mux3~0_combout 

	.dataa(!\m8|Mux3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[31]~4 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[31]~4 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_0_bypass[31]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[31] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_0_bypass[31]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~21 (
// Equation(s):
// \register_file|reg_array~21_combout  = (!\register_file|reg_array~17_combout  & ((!\register_file|reg_array_rtl_0_bypass [32] & ((!\register_file|reg_array_rtl_0_bypass [31]))) # (\register_file|reg_array_rtl_0_bypass [32] & 
// (\register_file|reg_array_rtl_0|auto_generated|ram_block1a12~portbdataout )))) # (\register_file|reg_array~17_combout  & (((!\register_file|reg_array_rtl_0_bypass [31]))))

	.dataa(!\register_file|reg_array~17_combout ),
	.datab(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(!\register_file|reg_array_rtl_0_bypass [32]),
	.datad(!\register_file|reg_array_rtl_0_bypass [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~21 .extended_lut = "off";
defparam \register_file|reg_array~21 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~21 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data1_ex[12] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[12] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \barrel_shifter|m_0_3|y~0 (
// Equation(s):
// \barrel_shifter|m_0_3|y~0_combout  = (\rr_ex_stg|reg_data1_ex [12] & \rr_ex_stg|rtype_ex~q )

	.dataa(!\rr_ex_stg|reg_data1_ex [12]),
	.datab(!\rr_ex_stg|rtype_ex~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_3|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_3|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_3|y~0 .lut_mask = 64'h1111111111111111;
defparam \barrel_shifter|m_0_3|y~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[40] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux4~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\instr_memory|instruction[10]~1_combout ,\instr_memory|instruction[9]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[30] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[29]~5 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[29]~5_combout  = !\m8|Mux4~0_combout 

	.dataa(!\m8|Mux4~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[29]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[29]~5 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[29]~5 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_1_bypass[29]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[29] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_1_bypass[29]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~5 (
// Equation(s):
// \register_file|reg_array~5_combout  = (!\register_file|reg_array~0_combout  & ((!\register_file|reg_array_rtl_1_bypass [30] & ((!\register_file|reg_array_rtl_1_bypass [29]))) # (\register_file|reg_array_rtl_1_bypass [30] & 
// (\register_file|reg_array_rtl_1|auto_generated|ram_block1a11~portbdataout )))) # (\register_file|reg_array~0_combout  & (((!\register_file|reg_array_rtl_1_bypass [29]))))

	.dataa(!\register_file|reg_array~0_combout ),
	.datab(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a11~portbdataout ),
	.datac(!\register_file|reg_array_rtl_1_bypass [30]),
	.datad(!\register_file|reg_array_rtl_1_bypass [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~5 .extended_lut = "off";
defparam \register_file|reg_array~5 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~5 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data2_ex[11] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[11] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[11] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|mem_wr_data_mem[11] (
	.clk(\clk~input_o ),
	.d(\rr_ex_stg|reg_data2_ex [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [11]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[11] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[11] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_mem|ram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exec_mem_stg|mem_wr_data_mem [11]}),
	.portaaddr({\exec_mem_stg|alu_out_mem [7],\exec_mem_stg|alu_out_mem [6],\exec_mem_stg|alu_out_mem [5],\exec_mem_stg|alu_out_mem [4],\exec_mem_stg|alu_out_mem [3],\exec_mem_stg|alu_out_mem [2],\exec_mem_stg|alu_out_mem [1],\exec_mem_stg|alu_out_mem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\alu|Add0~33_sumout ,\alu|Add0~37_sumout ,\alu|Add0~41_sumout ,\alu|Add0~45_sumout ,\alu|Add0~49_sumout ,\alu|Add0~53_sumout ,\alu|Add0~57_sumout ,\alu|Add0~61_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .init_file = "db/pd_project1.ram0_data_memory_8ae84398.hdl.mif";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_b";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "data_memory:data_mem|altsyncram:ram_rtl_0|altsyncram_g2o1:auto_generated|ALTSYNCRAM";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[39] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|mem_wr_data_mem [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_mem|ram~4 (
// Equation(s):
// \data_mem|ram~4_combout  = (!\data_mem|ram_rtl_0_bypass [40] & ((\data_mem|ram_rtl_0_bypass [39]))) # (\data_mem|ram_rtl_0_bypass [40] & (\data_mem|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ))

	.dataa(!\data_mem|ram_rtl_0_bypass [40]),
	.datab(!\data_mem|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datac(!\data_mem|ram_rtl_0_bypass [39]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~4 .extended_lut = "off";
defparam \data_mem|ram~4 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \data_mem|ram~4 .shared_arith = "off";
// synopsys translate_on

dffeas \mem_wb_stg|data_mem_out_wb[11] (
	.clk(\clk~input_o ),
	.d(\data_mem|ram~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[11] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[11] .power_up = "low";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[38] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|mem_wr_data_mem[10] (
	.clk(\clk~input_o ),
	.d(\rr_ex_stg|reg_data2_ex [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [10]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[10] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[10] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_mem|ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exec_mem_stg|mem_wr_data_mem [10]}),
	.portaaddr({\exec_mem_stg|alu_out_mem [7],\exec_mem_stg|alu_out_mem [6],\exec_mem_stg|alu_out_mem [5],\exec_mem_stg|alu_out_mem [4],\exec_mem_stg|alu_out_mem [3],\exec_mem_stg|alu_out_mem [2],\exec_mem_stg|alu_out_mem [1],\exec_mem_stg|alu_out_mem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\alu|Add0~33_sumout ,\alu|Add0~37_sumout ,\alu|Add0~41_sumout ,\alu|Add0~45_sumout ,\alu|Add0~49_sumout ,\alu|Add0~53_sumout ,\alu|Add0~57_sumout ,\alu|Add0~61_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .init_file = "db/pd_project1.ram0_data_memory_8ae84398.hdl.mif";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_b";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "data_memory:data_mem|altsyncram:ram_rtl_0|altsyncram_g2o1:auto_generated|ALTSYNCRAM";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[37] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|mem_wr_data_mem [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_mem|ram~5 (
// Equation(s):
// \data_mem|ram~5_combout  = (!\data_mem|ram_rtl_0_bypass [38] & ((\data_mem|ram_rtl_0_bypass [37]))) # (\data_mem|ram_rtl_0_bypass [38] & (\data_mem|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ))

	.dataa(!\data_mem|ram_rtl_0_bypass [38]),
	.datab(!\data_mem|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(!\data_mem|ram_rtl_0_bypass [37]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~5 .extended_lut = "off";
defparam \data_mem|ram~5 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \data_mem|ram~5 .shared_arith = "off";
// synopsys translate_on

dffeas \mem_wb_stg|data_mem_out_wb[10] (
	.clk(\clk~input_o ),
	.d(\data_mem|ram~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[10] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[10] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux5~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_block|Decoder0~0_combout ,\instr_memory|instruction[10]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[28] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[27]~6 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[27]~6_combout  = !\m8|Mux5~0_combout 

	.dataa(!\m8|Mux5~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[27]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[27]~6 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[27]~6 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_0_bypass[27]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[27] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_0_bypass[27]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~23 (
// Equation(s):
// \register_file|reg_array~23_combout  = (!\register_file|reg_array~17_combout  & ((!\register_file|reg_array_rtl_0_bypass [28] & ((!\register_file|reg_array_rtl_0_bypass [27]))) # (\register_file|reg_array_rtl_0_bypass [28] & 
// (\register_file|reg_array_rtl_0|auto_generated|ram_block1a10~portbdataout )))) # (\register_file|reg_array~17_combout  & (((!\register_file|reg_array_rtl_0_bypass [27]))))

	.dataa(!\register_file|reg_array~17_combout ),
	.datab(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(!\register_file|reg_array_rtl_0_bypass [28]),
	.datad(!\register_file|reg_array_rtl_0_bypass [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~23 .extended_lut = "off";
defparam \register_file|reg_array~23 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~23 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data1_ex[10] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[10] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \barrel_shifter|m_0_5|y~0 (
// Equation(s):
// \barrel_shifter|m_0_5|y~0_combout  = (\rr_ex_stg|reg_data1_ex [10] & \rr_ex_stg|rtype_ex~q )

	.dataa(!\rr_ex_stg|reg_data1_ex [10]),
	.datab(!\rr_ex_stg|rtype_ex~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_5|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_5|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_5|y~0 .lut_mask = 64'h1111111111111111;
defparam \barrel_shifter|m_0_5|y~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[36] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux6~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\instr_memory|instruction[10]~1_combout ,\instr_memory|instruction[9]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[26] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[25]~7 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[25]~7_combout  = !\m8|Mux6~0_combout 

	.dataa(!\m8|Mux6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[25]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[25]~7 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[25]~7 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_1_bypass[25]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[25] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_1_bypass[25]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~7 (
// Equation(s):
// \register_file|reg_array~7_combout  = (!\register_file|reg_array~0_combout  & ((!\register_file|reg_array_rtl_1_bypass [26] & ((!\register_file|reg_array_rtl_1_bypass [25]))) # (\register_file|reg_array_rtl_1_bypass [26] & 
// (\register_file|reg_array_rtl_1|auto_generated|ram_block1a9~portbdataout )))) # (\register_file|reg_array~0_combout  & (((!\register_file|reg_array_rtl_1_bypass [25]))))

	.dataa(!\register_file|reg_array~0_combout ),
	.datab(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a9~portbdataout ),
	.datac(!\register_file|reg_array_rtl_1_bypass [26]),
	.datad(!\register_file|reg_array_rtl_1_bypass [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~7 .extended_lut = "off";
defparam \register_file|reg_array~7 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~7 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data2_ex[9] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[9] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[9] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|mem_wr_data_mem[9] (
	.clk(\clk~input_o ),
	.d(\rr_ex_stg|reg_data2_ex [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [9]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[9] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[9] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_mem|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exec_mem_stg|mem_wr_data_mem [9]}),
	.portaaddr({\exec_mem_stg|alu_out_mem [7],\exec_mem_stg|alu_out_mem [6],\exec_mem_stg|alu_out_mem [5],\exec_mem_stg|alu_out_mem [4],\exec_mem_stg|alu_out_mem [3],\exec_mem_stg|alu_out_mem [2],\exec_mem_stg|alu_out_mem [1],\exec_mem_stg|alu_out_mem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\alu|Add0~33_sumout ,\alu|Add0~37_sumout ,\alu|Add0~41_sumout ,\alu|Add0~45_sumout ,\alu|Add0~49_sumout ,\alu|Add0~53_sumout ,\alu|Add0~57_sumout ,\alu|Add0~61_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .init_file = "db/pd_project1.ram0_data_memory_8ae84398.hdl.mif";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_b";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "data_memory:data_mem|altsyncram:ram_rtl_0|altsyncram_g2o1:auto_generated|ALTSYNCRAM";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[35] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|mem_wr_data_mem [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_mem|ram~6 (
// Equation(s):
// \data_mem|ram~6_combout  = (!\data_mem|ram_rtl_0_bypass [36] & ((\data_mem|ram_rtl_0_bypass [35]))) # (\data_mem|ram_rtl_0_bypass [36] & (\data_mem|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ))

	.dataa(!\data_mem|ram_rtl_0_bypass [36]),
	.datab(!\data_mem|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(!\data_mem|ram_rtl_0_bypass [35]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~6 .extended_lut = "off";
defparam \data_mem|ram~6 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \data_mem|ram~6 .shared_arith = "off";
// synopsys translate_on

dffeas \mem_wb_stg|data_mem_out_wb[9] (
	.clk(\clk~input_o ),
	.d(\data_mem|ram~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[9] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[9] .power_up = "low";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[34] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

dffeas \exec_mem_stg|mem_wr_data_mem[8] (
	.clk(\clk~input_o ),
	.d(\rr_ex_stg|reg_data2_ex [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [8]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[8] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[8] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_mem|ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exec_mem_stg|mem_wr_data_mem [8]}),
	.portaaddr({\exec_mem_stg|alu_out_mem [7],\exec_mem_stg|alu_out_mem [6],\exec_mem_stg|alu_out_mem [5],\exec_mem_stg|alu_out_mem [4],\exec_mem_stg|alu_out_mem [3],\exec_mem_stg|alu_out_mem [2],\exec_mem_stg|alu_out_mem [1],\exec_mem_stg|alu_out_mem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\alu|Add0~33_sumout ,\alu|Add0~37_sumout ,\alu|Add0~41_sumout ,\alu|Add0~45_sumout ,\alu|Add0~49_sumout ,\alu|Add0~53_sumout ,\alu|Add0~57_sumout ,\alu|Add0~61_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .init_file = "db/pd_project1.ram0_data_memory_8ae84398.hdl.mif";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_b";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "data_memory:data_mem|altsyncram:ram_rtl_0|altsyncram_g2o1:auto_generated|ALTSYNCRAM";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \data_mem|ram_rtl_0_bypass[33] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|mem_wr_data_mem [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_mem|ram~7 (
// Equation(s):
// \data_mem|ram~7_combout  = (!\data_mem|ram_rtl_0_bypass [34] & ((\data_mem|ram_rtl_0_bypass [33]))) # (\data_mem|ram_rtl_0_bypass [34] & (\data_mem|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ))

	.dataa(!\data_mem|ram_rtl_0_bypass [34]),
	.datab(!\data_mem|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datac(!\data_mem|ram_rtl_0_bypass [33]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~7 .extended_lut = "off";
defparam \data_mem|ram~7 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \data_mem|ram~7 .shared_arith = "off";
// synopsys translate_on

dffeas \mem_wb_stg|data_mem_out_wb[8] (
	.clk(\clk~input_o ),
	.d(\data_mem|ram~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[8] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[8] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux7~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_block|Decoder0~0_combout ,\instr_memory|instruction[10]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[24] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[23]~8 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[23]~8_combout  = !\m8|Mux7~0_combout 

	.dataa(!\m8|Mux7~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[23]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[23]~8 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[23]~8 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_0_bypass[23]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[23] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_0_bypass[23]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~25 (
// Equation(s):
// \register_file|reg_array~25_combout  = (!\register_file|reg_array~17_combout  & ((!\register_file|reg_array_rtl_0_bypass [24] & ((!\register_file|reg_array_rtl_0_bypass [23]))) # (\register_file|reg_array_rtl_0_bypass [24] & 
// (\register_file|reg_array_rtl_0|auto_generated|ram_block1a8~portbdataout )))) # (\register_file|reg_array~17_combout  & (((!\register_file|reg_array_rtl_0_bypass [23]))))

	.dataa(!\register_file|reg_array~17_combout ),
	.datab(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datac(!\register_file|reg_array_rtl_0_bypass [24]),
	.datad(!\register_file|reg_array_rtl_0_bypass [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~25 .extended_lut = "off";
defparam \register_file|reg_array~25 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~25 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data1_ex[8] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[8] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \barrel_shifter|m_0_7|y~0 (
// Equation(s):
// \barrel_shifter|m_0_7|y~0_combout  = (\rr_ex_stg|reg_data1_ex [8] & \rr_ex_stg|rtype_ex~q )

	.dataa(!\rr_ex_stg|reg_data1_ex [8]),
	.datab(!\rr_ex_stg|rtype_ex~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_7|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_7|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_7|y~0 .lut_mask = 64'h1111111111111111;
defparam \barrel_shifter|m_0_7|y~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~29 (
// Equation(s):
// \alu|Add0~29_sumout  = SUM(( \barrel_shifter|m_0_7|y~0_combout  ) + ( (!\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data2_ex [8])) # (\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data1_ex [8]))) ) + ( \alu|Add0~34  ))
// \alu|Add0~30  = CARRY(( \barrel_shifter|m_0_7|y~0_combout  ) + ( (!\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data2_ex [8])) # (\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data1_ex [8]))) ) + ( \alu|Add0~34  ))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(gnd),
	.datac(!\rr_ex_stg|reg_data2_ex [8]),
	.datad(!\barrel_shifter|m_0_7|y~0_combout ),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data1_ex [8]),
	.datag(gnd),
	.cin(\alu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~29_sumout ),
	.cout(\alu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~29 .extended_lut = "off";
defparam \alu|Add0~29 .lut_mask = 64'h0000F5A0000000FF;
defparam \alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \exec_mem_stg|alu_out_mem[8] (
	.clk(\clk~input_o ),
	.d(\alu|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [8]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[8] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[8] .power_up = "low";
// synopsys translate_on

dffeas \mem_wb_stg|alu_out_wb[8] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|alu_out_mem [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[8] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m8|Mux7~0 (
// Equation(s):
// \m8|Mux7~0_combout  = (!\mem_wb_stg|m8_sel_wb [0] & ((\mem_wb_stg|alu_out_wb [8]))) # (\mem_wb_stg|m8_sel_wb [0] & (\mem_wb_stg|data_mem_out_wb [8]))

	.dataa(!\mem_wb_stg|m8_sel_wb [0]),
	.datab(!\mem_wb_stg|data_mem_out_wb [8]),
	.datac(!\mem_wb_stg|alu_out_wb [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux7~0 .extended_lut = "off";
defparam \m8|Mux7~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m8|Mux7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux7~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\instr_memory|instruction[10]~1_combout ,\instr_memory|instruction[9]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[24] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[23]~8 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[23]~8_combout  = !\m8|Mux7~0_combout 

	.dataa(!\m8|Mux7~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[23]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[23]~8 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[23]~8 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_1_bypass[23]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[23] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_1_bypass[23]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~8 (
// Equation(s):
// \register_file|reg_array~8_combout  = (!\register_file|reg_array~0_combout  & ((!\register_file|reg_array_rtl_1_bypass [24] & ((!\register_file|reg_array_rtl_1_bypass [23]))) # (\register_file|reg_array_rtl_1_bypass [24] & 
// (\register_file|reg_array_rtl_1|auto_generated|ram_block1a8~portbdataout )))) # (\register_file|reg_array~0_combout  & (((!\register_file|reg_array_rtl_1_bypass [23]))))

	.dataa(!\register_file|reg_array~0_combout ),
	.datab(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a8~portbdataout ),
	.datac(!\register_file|reg_array_rtl_1_bypass [24]),
	.datad(!\register_file|reg_array_rtl_1_bypass [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~8 .extended_lut = "off";
defparam \register_file|reg_array~8 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~8 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data2_ex[8] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[8] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~25 (
// Equation(s):
// \alu|Add0~25_sumout  = SUM(( (\rr_ex_stg|reg_data1_ex [9] & \rr_ex_stg|rtype_ex~q ) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [9]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [9])) ) + ( \alu|Add0~30  ))
// \alu|Add0~26  = CARRY(( (\rr_ex_stg|reg_data1_ex [9] & \rr_ex_stg|rtype_ex~q ) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [9]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [9])) ) + ( \alu|Add0~30  ))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [9]),
	.datac(gnd),
	.datad(!\rr_ex_stg|rtype_ex~q ),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex [9]),
	.datag(gnd),
	.cin(\alu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~25_sumout ),
	.cout(\alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~25 .extended_lut = "off";
defparam \alu|Add0~25 .lut_mask = 64'h0000EE4400000033;
defparam \alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \exec_mem_stg|alu_out_mem[9] (
	.clk(\clk~input_o ),
	.d(\alu|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [9]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[9] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[9] .power_up = "low";
// synopsys translate_on

dffeas \mem_wb_stg|alu_out_wb[9] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|alu_out_mem [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[9] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m8|Mux6~0 (
// Equation(s):
// \m8|Mux6~0_combout  = (!\mem_wb_stg|m8_sel_wb [0] & ((\mem_wb_stg|alu_out_wb [9]))) # (\mem_wb_stg|m8_sel_wb [0] & (\mem_wb_stg|data_mem_out_wb [9]))

	.dataa(!\mem_wb_stg|m8_sel_wb [0]),
	.datab(!\mem_wb_stg|data_mem_out_wb [9]),
	.datac(!\mem_wb_stg|alu_out_wb [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux6~0 .extended_lut = "off";
defparam \m8|Mux6~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m8|Mux6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux6~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_block|Decoder0~0_combout ,\instr_memory|instruction[10]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[26] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[25]~7 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[25]~7_combout  = !\m8|Mux6~0_combout 

	.dataa(!\m8|Mux6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[25]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[25]~7 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[25]~7 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_0_bypass[25]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[25] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_0_bypass[25]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~24 (
// Equation(s):
// \register_file|reg_array~24_combout  = (!\register_file|reg_array~17_combout  & ((!\register_file|reg_array_rtl_0_bypass [26] & ((!\register_file|reg_array_rtl_0_bypass [25]))) # (\register_file|reg_array_rtl_0_bypass [26] & 
// (\register_file|reg_array_rtl_0|auto_generated|ram_block1a9~portbdataout )))) # (\register_file|reg_array~17_combout  & (((!\register_file|reg_array_rtl_0_bypass [25]))))

	.dataa(!\register_file|reg_array~17_combout ),
	.datab(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(!\register_file|reg_array_rtl_0_bypass [26]),
	.datad(!\register_file|reg_array_rtl_0_bypass [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~24 .extended_lut = "off";
defparam \register_file|reg_array~24 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~24 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data1_ex[9] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[9] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~21 (
// Equation(s):
// \alu|Add0~21_sumout  = SUM(( \barrel_shifter|m_0_5|y~0_combout  ) + ( (!\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data2_ex [10])) # (\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data1_ex [10]))) ) + ( \alu|Add0~26  ))
// \alu|Add0~22  = CARRY(( \barrel_shifter|m_0_5|y~0_combout  ) + ( (!\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data2_ex [10])) # (\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data1_ex [10]))) ) + ( \alu|Add0~26  ))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(gnd),
	.datac(!\rr_ex_stg|reg_data2_ex [10]),
	.datad(!\barrel_shifter|m_0_5|y~0_combout ),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data1_ex [10]),
	.datag(gnd),
	.cin(\alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~21_sumout ),
	.cout(\alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~21 .extended_lut = "off";
defparam \alu|Add0~21 .lut_mask = 64'h0000F5A0000000FF;
defparam \alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \exec_mem_stg|alu_out_mem[10] (
	.clk(\clk~input_o ),
	.d(\alu|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [10]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[10] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[10] .power_up = "low";
// synopsys translate_on

dffeas \mem_wb_stg|alu_out_wb[10] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|alu_out_mem [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[10] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m8|Mux5~0 (
// Equation(s):
// \m8|Mux5~0_combout  = (!\mem_wb_stg|m8_sel_wb [0] & ((\mem_wb_stg|alu_out_wb [10]))) # (\mem_wb_stg|m8_sel_wb [0] & (\mem_wb_stg|data_mem_out_wb [10]))

	.dataa(!\mem_wb_stg|m8_sel_wb [0]),
	.datab(!\mem_wb_stg|data_mem_out_wb [10]),
	.datac(!\mem_wb_stg|alu_out_wb [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux5~0 .extended_lut = "off";
defparam \m8|Mux5~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m8|Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux5~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\instr_memory|instruction[10]~1_combout ,\instr_memory|instruction[9]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[28] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[27]~6 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[27]~6_combout  = !\m8|Mux5~0_combout 

	.dataa(!\m8|Mux5~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[27]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[27]~6 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[27]~6 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_1_bypass[27]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[27] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_1_bypass[27]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~6 (
// Equation(s):
// \register_file|reg_array~6_combout  = (!\register_file|reg_array~0_combout  & ((!\register_file|reg_array_rtl_1_bypass [28] & ((!\register_file|reg_array_rtl_1_bypass [27]))) # (\register_file|reg_array_rtl_1_bypass [28] & 
// (\register_file|reg_array_rtl_1|auto_generated|ram_block1a10~portbdataout )))) # (\register_file|reg_array~0_combout  & (((!\register_file|reg_array_rtl_1_bypass [27]))))

	.dataa(!\register_file|reg_array~0_combout ),
	.datab(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a10~portbdataout ),
	.datac(!\register_file|reg_array_rtl_1_bypass [28]),
	.datad(!\register_file|reg_array_rtl_1_bypass [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~6 .extended_lut = "off";
defparam \register_file|reg_array~6 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~6 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data2_ex[10] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[10] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~17 (
// Equation(s):
// \alu|Add0~17_sumout  = SUM(( (\rr_ex_stg|reg_data1_ex [11] & \rr_ex_stg|rtype_ex~q ) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [11]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [11])) ) + ( \alu|Add0~22  ))
// \alu|Add0~18  = CARRY(( (\rr_ex_stg|reg_data1_ex [11] & \rr_ex_stg|rtype_ex~q ) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [11]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [11])) ) + ( \alu|Add0~22  ))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [11]),
	.datac(gnd),
	.datad(!\rr_ex_stg|rtype_ex~q ),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex [11]),
	.datag(gnd),
	.cin(\alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~17_sumout ),
	.cout(\alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~17 .extended_lut = "off";
defparam \alu|Add0~17 .lut_mask = 64'h0000EE4400000033;
defparam \alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \exec_mem_stg|alu_out_mem[11] (
	.clk(\clk~input_o ),
	.d(\alu|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [11]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[11] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[11] .power_up = "low";
// synopsys translate_on

dffeas \mem_wb_stg|alu_out_wb[11] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|alu_out_mem [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[11] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m8|Mux4~0 (
// Equation(s):
// \m8|Mux4~0_combout  = (!\mem_wb_stg|m8_sel_wb [0] & ((\mem_wb_stg|alu_out_wb [11]))) # (\mem_wb_stg|m8_sel_wb [0] & (\mem_wb_stg|data_mem_out_wb [11]))

	.dataa(!\mem_wb_stg|m8_sel_wb [0]),
	.datab(!\mem_wb_stg|data_mem_out_wb [11]),
	.datac(!\mem_wb_stg|alu_out_wb [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux4~0 .extended_lut = "off";
defparam \m8|Mux4~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m8|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux4~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_block|Decoder0~0_combout ,\instr_memory|instruction[10]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[30] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[29]~5 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[29]~5_combout  = !\m8|Mux4~0_combout 

	.dataa(!\m8|Mux4~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[29]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[29]~5 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[29]~5 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_0_bypass[29]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[29] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_0_bypass[29]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~22 (
// Equation(s):
// \register_file|reg_array~22_combout  = (!\register_file|reg_array~17_combout  & ((!\register_file|reg_array_rtl_0_bypass [30] & ((!\register_file|reg_array_rtl_0_bypass [29]))) # (\register_file|reg_array_rtl_0_bypass [30] & 
// (\register_file|reg_array_rtl_0|auto_generated|ram_block1a11~portbdataout )))) # (\register_file|reg_array~17_combout  & (((!\register_file|reg_array_rtl_0_bypass [29]))))

	.dataa(!\register_file|reg_array~17_combout ),
	.datab(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datac(!\register_file|reg_array_rtl_0_bypass [30]),
	.datad(!\register_file|reg_array_rtl_0_bypass [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~22 .extended_lut = "off";
defparam \register_file|reg_array~22 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~22 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data1_ex[11] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[11] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~13 (
// Equation(s):
// \alu|Add0~13_sumout  = SUM(( \barrel_shifter|m_0_3|y~0_combout  ) + ( (!\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data2_ex [12])) # (\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data1_ex [12]))) ) + ( \alu|Add0~18  ))
// \alu|Add0~14  = CARRY(( \barrel_shifter|m_0_3|y~0_combout  ) + ( (!\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data2_ex [12])) # (\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data1_ex [12]))) ) + ( \alu|Add0~18  ))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(gnd),
	.datac(!\rr_ex_stg|reg_data2_ex [12]),
	.datad(!\barrel_shifter|m_0_3|y~0_combout ),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data1_ex [12]),
	.datag(gnd),
	.cin(\alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~13_sumout ),
	.cout(\alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~13 .extended_lut = "off";
defparam \alu|Add0~13 .lut_mask = 64'h0000F5A0000000FF;
defparam \alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \exec_mem_stg|alu_out_mem[12] (
	.clk(\clk~input_o ),
	.d(\alu|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [12]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[12] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[12] .power_up = "low";
// synopsys translate_on

dffeas \mem_wb_stg|alu_out_wb[12] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|alu_out_mem [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[12] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m8|Mux3~0 (
// Equation(s):
// \m8|Mux3~0_combout  = (!\mem_wb_stg|m8_sel_wb [0] & ((\mem_wb_stg|alu_out_wb [12]))) # (\mem_wb_stg|m8_sel_wb [0] & (\mem_wb_stg|data_mem_out_wb [12]))

	.dataa(!\mem_wb_stg|m8_sel_wb [0]),
	.datab(!\mem_wb_stg|data_mem_out_wb [12]),
	.datac(!\mem_wb_stg|alu_out_wb [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux3~0 .extended_lut = "off";
defparam \m8|Mux3~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m8|Mux3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux3~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\instr_memory|instruction[10]~1_combout ,\instr_memory|instruction[9]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[32] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[31]~4 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[31]~4_combout  = !\m8|Mux3~0_combout 

	.dataa(!\m8|Mux3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[31]~4 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[31]~4 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_1_bypass[31]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[31] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_1_bypass[31]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~4 (
// Equation(s):
// \register_file|reg_array~4_combout  = (!\register_file|reg_array~0_combout  & ((!\register_file|reg_array_rtl_1_bypass [32] & ((!\register_file|reg_array_rtl_1_bypass [31]))) # (\register_file|reg_array_rtl_1_bypass [32] & 
// (\register_file|reg_array_rtl_1|auto_generated|ram_block1a12~portbdataout )))) # (\register_file|reg_array~0_combout  & (((!\register_file|reg_array_rtl_1_bypass [31]))))

	.dataa(!\register_file|reg_array~0_combout ),
	.datab(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a12~portbdataout ),
	.datac(!\register_file|reg_array_rtl_1_bypass [32]),
	.datad(!\register_file|reg_array_rtl_1_bypass [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~4 .extended_lut = "off";
defparam \register_file|reg_array~4 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~4 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data2_ex[12] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[12] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~9 (
// Equation(s):
// \alu|Add0~9_sumout  = SUM(( (\rr_ex_stg|reg_data1_ex [13] & \rr_ex_stg|rtype_ex~q ) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [13]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [13])) ) + ( \alu|Add0~14  ))
// \alu|Add0~10  = CARRY(( (\rr_ex_stg|reg_data1_ex [13] & \rr_ex_stg|rtype_ex~q ) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [13]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [13])) ) + ( \alu|Add0~14  ))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [13]),
	.datac(gnd),
	.datad(!\rr_ex_stg|rtype_ex~q ),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex [13]),
	.datag(gnd),
	.cin(\alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~9_sumout ),
	.cout(\alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~9 .extended_lut = "off";
defparam \alu|Add0~9 .lut_mask = 64'h0000EE4400000033;
defparam \alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \exec_mem_stg|alu_out_mem[13] (
	.clk(\clk~input_o ),
	.d(\alu|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [13]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[13] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[13] .power_up = "low";
// synopsys translate_on

dffeas \mem_wb_stg|alu_out_wb[13] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|alu_out_mem [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[13] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m8|Mux2~0 (
// Equation(s):
// \m8|Mux2~0_combout  = (!\mem_wb_stg|m8_sel_wb [0] & ((\mem_wb_stg|alu_out_wb [13]))) # (\mem_wb_stg|m8_sel_wb [0] & (\mem_wb_stg|data_mem_out_wb [13]))

	.dataa(!\mem_wb_stg|m8_sel_wb [0]),
	.datab(!\mem_wb_stg|data_mem_out_wb [13]),
	.datac(!\mem_wb_stg|alu_out_wb [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux2~0 .extended_lut = "off";
defparam \m8|Mux2~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m8|Mux2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux2~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_block|Decoder0~0_combout ,\instr_memory|instruction[10]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[34] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[33]~3 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[33]~3_combout  = !\m8|Mux2~0_combout 

	.dataa(!\m8|Mux2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[33]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[33]~3 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[33]~3 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_0_bypass[33]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[33] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_0_bypass[33]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~20 (
// Equation(s):
// \register_file|reg_array~20_combout  = (!\register_file|reg_array~17_combout  & ((!\register_file|reg_array_rtl_0_bypass [34] & ((!\register_file|reg_array_rtl_0_bypass [33]))) # (\register_file|reg_array_rtl_0_bypass [34] & 
// (\register_file|reg_array_rtl_0|auto_generated|ram_block1a13~portbdataout )))) # (\register_file|reg_array~17_combout  & (((!\register_file|reg_array_rtl_0_bypass [33]))))

	.dataa(!\register_file|reg_array~17_combout ),
	.datab(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(!\register_file|reg_array_rtl_0_bypass [34]),
	.datad(!\register_file|reg_array_rtl_0_bypass [33]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~20 .extended_lut = "off";
defparam \register_file|reg_array~20 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~20 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data1_ex[13] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[13] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~5 (
// Equation(s):
// \alu|Add0~5_sumout  = SUM(( \barrel_shifter|m_0_1|y~0_combout  ) + ( (!\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data2_ex [14])) # (\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data1_ex [14]))) ) + ( \alu|Add0~10  ))
// \alu|Add0~6  = CARRY(( \barrel_shifter|m_0_1|y~0_combout  ) + ( (!\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data2_ex [14])) # (\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data1_ex [14]))) ) + ( \alu|Add0~10  ))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(gnd),
	.datac(!\rr_ex_stg|reg_data2_ex [14]),
	.datad(!\barrel_shifter|m_0_1|y~0_combout ),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data1_ex [14]),
	.datag(gnd),
	.cin(\alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~5_sumout ),
	.cout(\alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~5 .extended_lut = "off";
defparam \alu|Add0~5 .lut_mask = 64'h0000F5A0000000FF;
defparam \alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \exec_mem_stg|alu_out_mem[14] (
	.clk(\clk~input_o ),
	.d(\alu|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [14]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[14] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[14] .power_up = "low";
// synopsys translate_on

dffeas \mem_wb_stg|alu_out_wb[14] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|alu_out_mem [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[14] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m8|Mux1~0 (
// Equation(s):
// \m8|Mux1~0_combout  = (!\mem_wb_stg|m8_sel_wb [0] & ((\mem_wb_stg|alu_out_wb [14]))) # (\mem_wb_stg|m8_sel_wb [0] & (\mem_wb_stg|data_mem_out_wb [14]))

	.dataa(!\mem_wb_stg|m8_sel_wb [0]),
	.datab(!\mem_wb_stg|data_mem_out_wb [14]),
	.datac(!\mem_wb_stg|alu_out_wb [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux1~0 .extended_lut = "off";
defparam \m8|Mux1~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m8|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux1~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\instr_memory|instruction[10]~1_combout ,\instr_memory|instruction[9]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[36] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[35]~2 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[35]~2_combout  = !\m8|Mux1~0_combout 

	.dataa(!\m8|Mux1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[35]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[35]~2 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[35]~2 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_1_bypass[35]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_1_bypass[35] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_1_bypass[35]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~2 (
// Equation(s):
// \register_file|reg_array~2_combout  = (!\register_file|reg_array~0_combout  & ((!\register_file|reg_array_rtl_1_bypass [36] & ((!\register_file|reg_array_rtl_1_bypass [35]))) # (\register_file|reg_array_rtl_1_bypass [36] & 
// (\register_file|reg_array_rtl_1|auto_generated|ram_block1a14~portbdataout )))) # (\register_file|reg_array~0_combout  & (((!\register_file|reg_array_rtl_1_bypass [35]))))

	.dataa(!\register_file|reg_array~0_combout ),
	.datab(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a14~portbdataout ),
	.datac(!\register_file|reg_array_rtl_1_bypass [36]),
	.datad(!\register_file|reg_array_rtl_1_bypass [35]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~2 .extended_lut = "off";
defparam \register_file|reg_array~2 .lut_mask = 64'hF702F702F702F702;
defparam \register_file|reg_array~2 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data2_ex[14] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[14] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~1 (
// Equation(s):
// \alu|Add0~1_sumout  = SUM(( (\rr_ex_stg|reg_data1_ex [15] & \rr_ex_stg|rtype_ex~q ) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [15]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [15])) ) + ( \alu|Add0~6  ))
// \alu|Add0~2  = CARRY(( (\rr_ex_stg|reg_data1_ex [15] & \rr_ex_stg|rtype_ex~q ) ) + ( (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [15]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [15])) ) + ( \alu|Add0~6  ))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [15]),
	.datac(gnd),
	.datad(!\rr_ex_stg|rtype_ex~q ),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex [15]),
	.datag(gnd),
	.cin(\alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~1_sumout ),
	.cout(\alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~1 .extended_lut = "off";
defparam \alu|Add0~1 .lut_mask = 64'h0000EE4400000033;
defparam \alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \exec_mem_stg|alu_out_mem[15] (
	.clk(\clk~input_o ),
	.d(\alu|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [15]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[15] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[15] .power_up = "low";
// synopsys translate_on

dffeas \mem_wb_stg|alu_out_wb[15] (
	.clk(\clk~input_o ),
	.d(\exec_mem_stg|alu_out_mem [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[15] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m8|Mux0~0 (
// Equation(s):
// \m8|Mux0~0_combout  = (!\mem_wb_stg|m8_sel_wb [0] & ((\mem_wb_stg|alu_out_wb [15]))) # (\mem_wb_stg|m8_sel_wb [0] & (\mem_wb_stg|data_mem_out_wb [15]))

	.dataa(!\mem_wb_stg|m8_sel_wb [0]),
	.datab(!\mem_wb_stg|data_mem_out_wb [15]),
	.datac(!\mem_wb_stg|alu_out_wb [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux0~0 .extended_lut = "off";
defparam \m8|Mux0~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m8|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\m8|Mux0~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_block|Decoder0~0_combout ,\instr_memory|instruction[10]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_b";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "1";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[38] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[37]~1 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[37]~1_combout  = !\m8|Mux0~0_combout 

	.dataa(!\m8|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[37]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[37]~1 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[37]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register_file|reg_array_rtl_0_bypass[37]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \register_file|reg_array_rtl_0_bypass[37] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array_rtl_0_bypass[37]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \register_file|reg_array~18 (
// Equation(s):
// \register_file|reg_array~18_combout  = (!\register_file|reg_array_rtl_0_bypass [38] & (((!\register_file|reg_array_rtl_0_bypass [37])))) # (\register_file|reg_array_rtl_0_bypass [38] & ((!\register_file|reg_array~17_combout  & 
// (\register_file|reg_array_rtl_0|auto_generated|ram_block1a15~portbdataout )) # (\register_file|reg_array~17_combout  & ((!\register_file|reg_array_rtl_0_bypass [37])))))

	.dataa(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datab(!\register_file|reg_array_rtl_0_bypass [38]),
	.datac(!\register_file|reg_array~17_combout ),
	.datad(!\register_file|reg_array_rtl_0_bypass [37]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~18 .extended_lut = "off";
defparam \register_file|reg_array~18 .lut_mask = 64'hDF10DF10DF10DF10;
defparam \register_file|reg_array~18 .shared_arith = "off";
// synopsys translate_on

dffeas \rr_ex_stg|reg_data1_ex[15] (
	.clk(\clk~input_o ),
	.d(\register_file|reg_array~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[15] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~65 (
// Equation(s):
// \alu|Add0~65_sumout  = SUM(( GND ) + ( GND ) + ( \alu|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~65 .extended_lut = "off";
defparam \alu|Add0~65 .lut_mask = 64'h0000FFFF00000000;
defparam \alu|Add0~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cz_reg|c~0 (
// Equation(s):
// \cz_reg|c~0_combout  = (!\rr_ex_stg|c_en_ex~q  & (\cz_reg|c~q )) # (\rr_ex_stg|c_en_ex~q  & ((\alu|Add0~65_sumout )))

	.dataa(!\cz_reg|c~q ),
	.datab(!\rr_ex_stg|c_en_ex~q ),
	.datac(!\alu|Add0~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cz_reg|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cz_reg|c~0 .extended_lut = "off";
defparam \cz_reg|c~0 .lut_mask = 64'h4747474747474747;
defparam \cz_reg|c~0 .shared_arith = "off";
// synopsys translate_on

dffeas \cz_reg|c (
	.clk(\clk~input_o ),
	.d(\cz_reg|c~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cz_reg|c~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cz_reg|c .is_wysiwyg = "true";
defparam \cz_reg|c .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cz_reg|z~0 (
// Equation(s):
// \cz_reg|z~0_combout  = (!\alu|Add0~49_sumout  & (!\alu|Add0~53_sumout  & (!\alu|Add0~57_sumout  & !\alu|Add0~61_sumout )))

	.dataa(!\alu|Add0~49_sumout ),
	.datab(!\alu|Add0~53_sumout ),
	.datac(!\alu|Add0~57_sumout ),
	.datad(!\alu|Add0~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cz_reg|z~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cz_reg|z~0 .extended_lut = "off";
defparam \cz_reg|z~0 .lut_mask = 64'h8000800080008000;
defparam \cz_reg|z~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cz_reg|z~1 (
// Equation(s):
// \cz_reg|z~1_combout  = ( !\alu|Add0~45_sumout  & ( \cz_reg|z~0_combout  & ( (!\alu|Add0~29_sumout  & (!\alu|Add0~33_sumout  & (!\alu|Add0~37_sumout  & !\alu|Add0~41_sumout ))) ) ) )

	.dataa(!\alu|Add0~29_sumout ),
	.datab(!\alu|Add0~33_sumout ),
	.datac(!\alu|Add0~37_sumout ),
	.datad(!\alu|Add0~41_sumout ),
	.datae(!\alu|Add0~45_sumout ),
	.dataf(!\cz_reg|z~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cz_reg|z~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cz_reg|z~1 .extended_lut = "off";
defparam \cz_reg|z~1 .lut_mask = 64'h0000000080000000;
defparam \cz_reg|z~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cz_reg|z~2 (
// Equation(s):
// \cz_reg|z~2_combout  = (!\alu|Add0~17_sumout  & (!\alu|Add0~21_sumout  & !\alu|Add0~25_sumout ))

	.dataa(!\alu|Add0~17_sumout ),
	.datab(!\alu|Add0~21_sumout ),
	.datac(!\alu|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cz_reg|z~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cz_reg|z~2 .extended_lut = "off";
defparam \cz_reg|z~2 .lut_mask = 64'h8080808080808080;
defparam \cz_reg|z~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cz_reg|z~3 (
// Equation(s):
// \cz_reg|z~3_combout  = ( \cz_reg|z~1_combout  & ( \cz_reg|z~2_combout  & ( (!\alu|Add0~1_sumout  & (!\alu|Add0~5_sumout  & (!\alu|Add0~9_sumout  & !\alu|Add0~13_sumout ))) ) ) )

	.dataa(!\alu|Add0~1_sumout ),
	.datab(!\alu|Add0~5_sumout ),
	.datac(!\alu|Add0~9_sumout ),
	.datad(!\alu|Add0~13_sumout ),
	.datae(!\cz_reg|z~1_combout ),
	.dataf(!\cz_reg|z~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cz_reg|z~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cz_reg|z~3 .extended_lut = "off";
defparam \cz_reg|z~3 .lut_mask = 64'h0000000000008000;
defparam \cz_reg|z~3 .shared_arith = "off";
// synopsys translate_on

dffeas \cz_reg|z (
	.clk(\clk~input_o ),
	.d(\cz_reg|z~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cz_reg|z~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cz_reg|z .is_wysiwyg = "true";
defparam \cz_reg|z .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m5|y[15]~0 (
// Equation(s):
// \m5|y[15]~0_combout  = (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [15]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [15]))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [15]),
	.datac(!\rr_ex_stg|reg_data2_ex [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[15]~0 .extended_lut = "off";
defparam \m5|y[15]~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m5|y[15]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m5|y[14]~1 (
// Equation(s):
// \m5|y[14]~1_combout  = (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [14]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [14]))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [14]),
	.datac(!\rr_ex_stg|reg_data2_ex [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[14]~1 .extended_lut = "off";
defparam \m5|y[14]~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m5|y[14]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m5|y[13]~2 (
// Equation(s):
// \m5|y[13]~2_combout  = (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [13]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [13]))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [13]),
	.datac(!\rr_ex_stg|reg_data2_ex [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[13]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[13]~2 .extended_lut = "off";
defparam \m5|y[13]~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m5|y[13]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m5|y[12]~3 (
// Equation(s):
// \m5|y[12]~3_combout  = (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [12]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [12]))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [12]),
	.datac(!\rr_ex_stg|reg_data2_ex [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[12]~3 .extended_lut = "off";
defparam \m5|y[12]~3 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m5|y[12]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m5|y[11]~4 (
// Equation(s):
// \m5|y[11]~4_combout  = (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [11]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [11]))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [11]),
	.datac(!\rr_ex_stg|reg_data2_ex [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[11]~4 .extended_lut = "off";
defparam \m5|y[11]~4 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m5|y[11]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m5|y[10]~5 (
// Equation(s):
// \m5|y[10]~5_combout  = (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [10]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [10]))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [10]),
	.datac(!\rr_ex_stg|reg_data2_ex [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[10]~5 .extended_lut = "off";
defparam \m5|y[10]~5 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m5|y[10]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m5|y[9]~6 (
// Equation(s):
// \m5|y[9]~6_combout  = (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [9]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [9]))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [9]),
	.datac(!\rr_ex_stg|reg_data2_ex [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[9]~6 .extended_lut = "off";
defparam \m5|y[9]~6 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m5|y[9]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m5|y[8]~7 (
// Equation(s):
// \m5|y[8]~7_combout  = (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [8]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [8]))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [8]),
	.datac(!\rr_ex_stg|reg_data2_ex [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[8]~7 .extended_lut = "off";
defparam \m5|y[8]~7 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m5|y[8]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m5|y[7]~8 (
// Equation(s):
// \m5|y[7]~8_combout  = (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [7]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [7]))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [7]),
	.datac(!\rr_ex_stg|reg_data2_ex [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[7]~8 .extended_lut = "off";
defparam \m5|y[7]~8 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m5|y[7]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m5|y[6]~9 (
// Equation(s):
// \m5|y[6]~9_combout  = (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [6]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [6]))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [6]),
	.datac(!\rr_ex_stg|reg_data2_ex [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[6]~9 .extended_lut = "off";
defparam \m5|y[6]~9 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m5|y[6]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m5|y[5]~10 (
// Equation(s):
// \m5|y[5]~10_combout  = (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [5]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [5]))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [5]),
	.datac(!\rr_ex_stg|reg_data2_ex [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[5]~10 .extended_lut = "off";
defparam \m5|y[5]~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m5|y[5]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m5|y[4]~11 (
// Equation(s):
// \m5|y[4]~11_combout  = (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [4]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [4]))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [4]),
	.datac(!\rr_ex_stg|reg_data2_ex [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[4]~11 .extended_lut = "off";
defparam \m5|y[4]~11 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m5|y[4]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m5|y[3]~12 (
// Equation(s):
// \m5|y[3]~12_combout  = (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [3]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [3]))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [3]),
	.datac(!\rr_ex_stg|reg_data2_ex [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[3]~12 .extended_lut = "off";
defparam \m5|y[3]~12 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m5|y[3]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m5|y[2]~13 (
// Equation(s):
// \m5|y[2]~13_combout  = (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [2]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [2]))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [2]),
	.datac(!\rr_ex_stg|reg_data2_ex [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[2]~13 .extended_lut = "off";
defparam \m5|y[2]~13 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m5|y[2]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m5|y[1]~14 (
// Equation(s):
// \m5|y[1]~14_combout  = (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [1]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [1]))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [1]),
	.datac(!\rr_ex_stg|reg_data2_ex [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[1]~14 .extended_lut = "off";
defparam \m5|y[1]~14 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m5|y[1]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m5|y[0]~15 (
// Equation(s):
// \m5|y[0]~15_combout  = (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [0]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [0]))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [0]),
	.datac(!\rr_ex_stg|reg_data2_ex [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[0]~15 .extended_lut = "off";
defparam \m5|y[0]~15 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \m5|y[0]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \barrel_shifter|m_0_0|y~0 (
// Equation(s):
// \barrel_shifter|m_0_0|y~0_combout  = (\rr_ex_stg|reg_data1_ex [15] & \rr_ex_stg|rtype_ex~q )

	.dataa(!\rr_ex_stg|reg_data1_ex [15]),
	.datab(!\rr_ex_stg|rtype_ex~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_0|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_0|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_0|y~0 .lut_mask = 64'h1111111111111111;
defparam \barrel_shifter|m_0_0|y~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \barrel_shifter|m_0_2|y~0 (
// Equation(s):
// \barrel_shifter|m_0_2|y~0_combout  = (\rr_ex_stg|reg_data1_ex [13] & \rr_ex_stg|rtype_ex~q )

	.dataa(!\rr_ex_stg|reg_data1_ex [13]),
	.datab(!\rr_ex_stg|rtype_ex~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_2|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_2|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_2|y~0 .lut_mask = 64'h1111111111111111;
defparam \barrel_shifter|m_0_2|y~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \barrel_shifter|m_0_4|y~0 (
// Equation(s):
// \barrel_shifter|m_0_4|y~0_combout  = (\rr_ex_stg|reg_data1_ex [11] & \rr_ex_stg|rtype_ex~q )

	.dataa(!\rr_ex_stg|reg_data1_ex [11]),
	.datab(!\rr_ex_stg|rtype_ex~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_4|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_4|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_4|y~0 .lut_mask = 64'h1111111111111111;
defparam \barrel_shifter|m_0_4|y~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \barrel_shifter|m_0_6|y~0 (
// Equation(s):
// \barrel_shifter|m_0_6|y~0_combout  = (\rr_ex_stg|reg_data1_ex [9] & \rr_ex_stg|rtype_ex~q )

	.dataa(!\rr_ex_stg|reg_data1_ex [9]),
	.datab(!\rr_ex_stg|rtype_ex~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_6|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_6|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_6|y~0 .lut_mask = 64'h1111111111111111;
defparam \barrel_shifter|m_0_6|y~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \barrel_shifter|m_0_8|y~0 (
// Equation(s):
// \barrel_shifter|m_0_8|y~0_combout  = (!\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|m1_out_ex [7]))) # (\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|reg_data1_ex [7]))

	.dataa(!\rr_ex_stg|reg_data1_ex [7]),
	.datab(!\rr_ex_stg|rtype_ex~q ),
	.datac(!\rr_ex_stg|m1_out_ex [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_8|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_8|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_8|y~0 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \barrel_shifter|m_0_8|y~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \barrel_shifter|m_0_9|y~0 (
// Equation(s):
// \barrel_shifter|m_0_9|y~0_combout  = (!\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|m1_out_ex [6]))) # (\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|reg_data1_ex [6]))

	.dataa(!\rr_ex_stg|reg_data1_ex [6]),
	.datab(!\rr_ex_stg|rtype_ex~q ),
	.datac(!\rr_ex_stg|m1_out_ex [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_9|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_9|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_9|y~0 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \barrel_shifter|m_0_9|y~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \barrel_shifter|m_0_10|y~0 (
// Equation(s):
// \barrel_shifter|m_0_10|y~0_combout  = (\rr_ex_stg|reg_data1_ex [5] & \rr_ex_stg|rtype_ex~q )

	.dataa(!\rr_ex_stg|reg_data1_ex [5]),
	.datab(!\rr_ex_stg|rtype_ex~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_10|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_10|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_10|y~0 .lut_mask = 64'h1111111111111111;
defparam \barrel_shifter|m_0_10|y~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \barrel_shifter|m_0_12|y~0 (
// Equation(s):
// \barrel_shifter|m_0_12|y~0_combout  = (!\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|m8_sel_ex [0])) # (\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|reg_data1_ex [3])))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [3]),
	.datac(!\rr_ex_stg|rtype_ex~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_12|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_12|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_12|y~0 .lut_mask = 64'h5353535353535353;
defparam \barrel_shifter|m_0_12|y~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \barrel_shifter|m_0_13|y~0 (
// Equation(s):
// \barrel_shifter|m_0_13|y~0_combout  = (!\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|m8_sel_ex [0])) # (\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|reg_data1_ex [2])))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [2]),
	.datac(!\rr_ex_stg|rtype_ex~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_13|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_13|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_13|y~0 .lut_mask = 64'h5353535353535353;
defparam \barrel_shifter|m_0_13|y~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \barrel_shifter|m_0_14|y~0 (
// Equation(s):
// \barrel_shifter|m_0_14|y~0_combout  = (!\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|m8_sel_ex [0])) # (\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|reg_data1_ex [1])))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [1]),
	.datac(!\rr_ex_stg|rtype_ex~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_14|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_14|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_14|y~0 .lut_mask = 64'h5353535353535353;
defparam \barrel_shifter|m_0_14|y~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m4|y[0]~0 (
// Equation(s):
// \m4|y[0]~0_combout  = (!\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|m8_sel_ex [0])) # (\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|reg_data1_ex [0])))

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(!\rr_ex_stg|reg_data1_ex [0]),
	.datac(!\rr_ex_stg|rtype_ex~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m4|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m4|y[0]~0 .extended_lut = "off";
defparam \m4|y[0]~0 .lut_mask = 64'h5353535353535353;
defparam \m4|y[0]~0 .shared_arith = "off";
// synopsys translate_on

assign c_flag = \c_flag~output_o ;

assign instr[15] = \instr[15]~output_o ;

assign instr[14] = \instr[14]~output_o ;

assign instr[13] = \instr[13]~output_o ;

assign instr[12] = \instr[12]~output_o ;

assign instr[11] = \instr[11]~output_o ;

assign instr[10] = \instr[10]~output_o ;

assign instr[9] = \instr[9]~output_o ;

assign instr[8] = \instr[8]~output_o ;

assign instr[7] = \instr[7]~output_o ;

assign instr[6] = \instr[6]~output_o ;

assign instr[5] = \instr[5]~output_o ;

assign instr[4] = \instr[4]~output_o ;

assign instr[3] = \instr[3]~output_o ;

assign instr[2] = \instr[2]~output_o ;

assign instr[1] = \instr[1]~output_o ;

assign instr[0] = \instr[0]~output_o ;

assign reg_wr_addr[2] = \reg_wr_addr[2]~output_o ;

assign reg_wr_addr[1] = \reg_wr_addr[1]~output_o ;

assign reg_wr_addr[0] = \reg_wr_addr[0]~output_o ;

assign z_flag = \z_flag~output_o ;

assign alu_op_a[15] = \alu_op_a[15]~output_o ;

assign alu_op_a[14] = \alu_op_a[14]~output_o ;

assign alu_op_a[13] = \alu_op_a[13]~output_o ;

assign alu_op_a[12] = \alu_op_a[12]~output_o ;

assign alu_op_a[11] = \alu_op_a[11]~output_o ;

assign alu_op_a[10] = \alu_op_a[10]~output_o ;

assign alu_op_a[9] = \alu_op_a[9]~output_o ;

assign alu_op_a[8] = \alu_op_a[8]~output_o ;

assign alu_op_a[7] = \alu_op_a[7]~output_o ;

assign alu_op_a[6] = \alu_op_a[6]~output_o ;

assign alu_op_a[5] = \alu_op_a[5]~output_o ;

assign alu_op_a[4] = \alu_op_a[4]~output_o ;

assign alu_op_a[3] = \alu_op_a[3]~output_o ;

assign alu_op_a[2] = \alu_op_a[2]~output_o ;

assign alu_op_a[1] = \alu_op_a[1]~output_o ;

assign alu_op_a[0] = \alu_op_a[0]~output_o ;

assign alu_out[15] = \alu_out[15]~output_o ;

assign alu_out[14] = \alu_out[14]~output_o ;

assign alu_out[13] = \alu_out[13]~output_o ;

assign alu_out[12] = \alu_out[12]~output_o ;

assign alu_out[11] = \alu_out[11]~output_o ;

assign alu_out[10] = \alu_out[10]~output_o ;

assign alu_out[9] = \alu_out[9]~output_o ;

assign alu_out[8] = \alu_out[8]~output_o ;

assign alu_out[7] = \alu_out[7]~output_o ;

assign alu_out[6] = \alu_out[6]~output_o ;

assign alu_out[5] = \alu_out[5]~output_o ;

assign alu_out[4] = \alu_out[4]~output_o ;

assign alu_out[3] = \alu_out[3]~output_o ;

assign alu_out[2] = \alu_out[2]~output_o ;

assign alu_out[1] = \alu_out[1]~output_o ;

assign alu_out[0] = \alu_out[0]~output_o ;

assign bs_out[15] = \bs_out[15]~output_o ;

assign bs_out[14] = \bs_out[14]~output_o ;

assign bs_out[13] = \bs_out[13]~output_o ;

assign bs_out[12] = \bs_out[12]~output_o ;

assign bs_out[11] = \bs_out[11]~output_o ;

assign bs_out[10] = \bs_out[10]~output_o ;

assign bs_out[9] = \bs_out[9]~output_o ;

assign bs_out[8] = \bs_out[8]~output_o ;

assign bs_out[7] = \bs_out[7]~output_o ;

assign bs_out[6] = \bs_out[6]~output_o ;

assign bs_out[5] = \bs_out[5]~output_o ;

assign bs_out[4] = \bs_out[4]~output_o ;

assign bs_out[3] = \bs_out[3]~output_o ;

assign bs_out[2] = \bs_out[2]~output_o ;

assign bs_out[1] = \bs_out[1]~output_o ;

assign bs_out[0] = \bs_out[0]~output_o ;

assign mem_read_data[15] = \mem_read_data[15]~output_o ;

assign mem_read_data[14] = \mem_read_data[14]~output_o ;

assign mem_read_data[13] = \mem_read_data[13]~output_o ;

assign mem_read_data[12] = \mem_read_data[12]~output_o ;

assign mem_read_data[11] = \mem_read_data[11]~output_o ;

assign mem_read_data[10] = \mem_read_data[10]~output_o ;

assign mem_read_data[9] = \mem_read_data[9]~output_o ;

assign mem_read_data[8] = \mem_read_data[8]~output_o ;

assign mem_read_data[7] = \mem_read_data[7]~output_o ;

assign mem_read_data[6] = \mem_read_data[6]~output_o ;

assign mem_read_data[5] = \mem_read_data[5]~output_o ;

assign mem_read_data[4] = \mem_read_data[4]~output_o ;

assign mem_read_data[3] = \mem_read_data[3]~output_o ;

assign mem_read_data[2] = \mem_read_data[2]~output_o ;

assign mem_read_data[1] = \mem_read_data[1]~output_o ;

assign mem_read_data[0] = \mem_read_data[0]~output_o ;

assign mem_wr_data[15] = \mem_wr_data[15]~output_o ;

assign mem_wr_data[14] = \mem_wr_data[14]~output_o ;

assign mem_wr_data[13] = \mem_wr_data[13]~output_o ;

assign mem_wr_data[12] = \mem_wr_data[12]~output_o ;

assign mem_wr_data[11] = \mem_wr_data[11]~output_o ;

assign mem_wr_data[10] = \mem_wr_data[10]~output_o ;

assign mem_wr_data[9] = \mem_wr_data[9]~output_o ;

assign mem_wr_data[8] = \mem_wr_data[8]~output_o ;

assign mem_wr_data[7] = \mem_wr_data[7]~output_o ;

assign mem_wr_data[6] = \mem_wr_data[6]~output_o ;

assign mem_wr_data[5] = \mem_wr_data[5]~output_o ;

assign mem_wr_data[4] = \mem_wr_data[4]~output_o ;

assign mem_wr_data[3] = \mem_wr_data[3]~output_o ;

assign mem_wr_data[2] = \mem_wr_data[2]~output_o ;

assign mem_wr_data[1] = \mem_wr_data[1]~output_o ;

assign mem_wr_data[0] = \mem_wr_data[0]~output_o ;

assign pc[15] = \pc[15]~output_o ;

assign pc[14] = \pc[14]~output_o ;

assign pc[13] = \pc[13]~output_o ;

assign pc[12] = \pc[12]~output_o ;

assign pc[11] = \pc[11]~output_o ;

assign pc[10] = \pc[10]~output_o ;

assign pc[9] = \pc[9]~output_o ;

assign pc[8] = \pc[8]~output_o ;

assign pc[7] = \pc[7]~output_o ;

assign pc[6] = \pc[6]~output_o ;

assign pc[5] = \pc[5]~output_o ;

assign pc[4] = \pc[4]~output_o ;

assign pc[3] = \pc[3]~output_o ;

assign pc[2] = \pc[2]~output_o ;

assign pc[1] = \pc[1]~output_o ;

assign pc[0] = \pc[0]~output_o ;

assign ra[15] = \ra[15]~output_o ;

assign ra[14] = \ra[14]~output_o ;

assign ra[13] = \ra[13]~output_o ;

assign ra[12] = \ra[12]~output_o ;

assign ra[11] = \ra[11]~output_o ;

assign ra[10] = \ra[10]~output_o ;

assign ra[9] = \ra[9]~output_o ;

assign ra[8] = \ra[8]~output_o ;

assign ra[7] = \ra[7]~output_o ;

assign ra[6] = \ra[6]~output_o ;

assign ra[5] = \ra[5]~output_o ;

assign ra[4] = \ra[4]~output_o ;

assign ra[3] = \ra[3]~output_o ;

assign ra[2] = \ra[2]~output_o ;

assign ra[1] = \ra[1]~output_o ;

assign ra[0] = \ra[0]~output_o ;

assign rb[15] = \rb[15]~output_o ;

assign rb[14] = \rb[14]~output_o ;

assign rb[13] = \rb[13]~output_o ;

assign rb[12] = \rb[12]~output_o ;

assign rb[11] = \rb[11]~output_o ;

assign rb[10] = \rb[10]~output_o ;

assign rb[9] = \rb[9]~output_o ;

assign rb[8] = \rb[8]~output_o ;

assign rb[7] = \rb[7]~output_o ;

assign rb[6] = \rb[6]~output_o ;

assign rb[5] = \rb[5]~output_o ;

assign rb[4] = \rb[4]~output_o ;

assign rb[3] = \rb[3]~output_o ;

assign rb[2] = \rb[2]~output_o ;

assign rb[1] = \rb[1]~output_o ;

assign rb[0] = \rb[0]~output_o ;

assign reg_wr_data[15] = \reg_wr_data[15]~output_o ;

assign reg_wr_data[14] = \reg_wr_data[14]~output_o ;

assign reg_wr_data[13] = \reg_wr_data[13]~output_o ;

assign reg_wr_data[12] = \reg_wr_data[12]~output_o ;

assign reg_wr_data[11] = \reg_wr_data[11]~output_o ;

assign reg_wr_data[10] = \reg_wr_data[10]~output_o ;

assign reg_wr_data[9] = \reg_wr_data[9]~output_o ;

assign reg_wr_data[8] = \reg_wr_data[8]~output_o ;

assign reg_wr_data[7] = \reg_wr_data[7]~output_o ;

assign reg_wr_data[6] = \reg_wr_data[6]~output_o ;

assign reg_wr_data[5] = \reg_wr_data[5]~output_o ;

assign reg_wr_data[4] = \reg_wr_data[4]~output_o ;

assign reg_wr_data[3] = \reg_wr_data[3]~output_o ;

assign reg_wr_data[2] = \reg_wr_data[2]~output_o ;

assign reg_wr_data[1] = \reg_wr_data[1]~output_o ;

assign reg_wr_data[0] = \reg_wr_data[0]~output_o ;

endmodule
