{"vcs1":{"timestamp_begin":1680053284.475408854, "rt":0.18, "ut":0.09, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680053284.095089738}
{"VCS_COMP_START_TIME": 1680053284.095089738}
{"VCS_COMP_END_TIME": 1680053284.724091939}
{"VCS_USER_OPTIONS": "+lint=all -sverilog chipInterface.sv 02.sv 00_library.sv 00_SECDED.sv"}
{"vcs1": {"peak_mem": 322904}}
