// Implement doubly linked list for LRU and MRU caches.