
==============================================================================
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:19
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2022.2) on 2022-10-13-17:52:11
   Version:                2.15.225
   Kernels:                Callipepla
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          3bbef108-1d33-3d11-f96e-4477a4d97b04
   UUID (IINTF):           b7ac1abe1e3e1cb686d5a81232452676
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u55c
   Name:                   gen3x16_xdma_3
   Version:                202210.1
   Generated Version:      Vivado 2022.1 (SW Build: 3513633)
   Created:
               Fri Apr  1 11:16:28 2022   FPGA Device:            xcu55c
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au55c:1.0
   Board Part:             xilinx.com:au55c:part0:1.0
   Platform VBNV:          xilinx_u55c_gen3x16_xdma_3_202210_1
   Static UUID:            b7ac1abe-1e3e-1cb6-86d5-a81232452676
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   Name:      hbm_aclk
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 231 MHz

System Clocks
------
   Name:           ulp_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 233 MHz
   Achieved Freq:  231 MHz

   Name:           ulp_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

   Name:           _bd_top_blp_s_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_HBM
   Base Address: 0x0
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x200000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x220000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x240000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x260000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x280000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x2a0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x2c0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x2e0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x300000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x320000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x340000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x360000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x380000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x3a0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x3c0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x3e0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HOST[0]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No
==============================================================================
Kernel: Callipepla

Definition
----------
   Signature: Callipepla (int* edge_list_ptr, ap_uint<512>* edge_list_ch_0, ap_uint<512>* edge_list_ch_1, ap_uint<512>* edge_list_ch_2, ap_uint<512>* edge_list_ch_3, ap_uint<512>* edge_list_ch_4, ap_uint<512>* edge_list_ch_5, ap_uint<512>* edge_list_ch_6, ap_uint<512>* edge_list_ch_7, ap_uint<512>* edge_list_ch_8, ap_uint<512>* edge_list_ch_9, ap_uint<512>* edge_list_ch_10, ap_uint<512>* edge_list_ch_11, ap_uint<512>* edge_list_ch_12, ap_uint<512>* edge_list_ch_13, ap_uint<512>* edge_list_ch_14, ap_uint<512>* edge_list_ch_15, double_v8* vec_x_0, double_v8* vec_x_1, double_v8* vec_p_0, double_v8* vec_p_1, double_v8* vec_Ap, double_v8* vec_r_0, double_v8* vec_r_1, double_v8* vec_digA, double* vec_res, const int NUM_ITE, const int NUM_A_LEN, const int M, const int rp_time, const double th_termination)

Ports
-----
   Port:          m_axi_edge_list_ptr
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_0
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_1
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_2
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_3
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_4
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_5
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_6
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_7
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_8
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_9
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_10
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_11
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_12
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_13
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_14
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_15
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_vec_x_0
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_vec_x_1
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_vec_p_0
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_vec_p_1
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_vec_Ap
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_vec_r_0
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_vec_r_1
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_vec_digA
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_vec_res
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        Callipepla
   Base Address: 0x800000

   Argument:          edge_list_ptr
   Register Offset:   0x10
   Port:              m_axi_edge_list_ptr
   Memory:            HBM[24] (MEM_DRAM)

   Argument:          edge_list_ch_0
   Register Offset:   0x1c
   Port:              m_axi_edge_list_ch_0
   Memory:            HBM[0] (MEM_HBM)

   Argument:          edge_list_ch_1
   Register Offset:   0x28
   Port:              m_axi_edge_list_ch_1
   Memory:            HBM[1] (MEM_DRAM)

   Argument:          edge_list_ch_2
   Register Offset:   0x34
   Port:              m_axi_edge_list_ch_2
   Memory:            HBM[16] (MEM_DRAM)

   Argument:          edge_list_ch_3
   Register Offset:   0x40
   Port:              m_axi_edge_list_ch_3
   Memory:            HBM[17] (MEM_DRAM)

   Argument:          edge_list_ch_4
   Register Offset:   0x4c
   Port:              m_axi_edge_list_ch_4
   Memory:            HBM[18] (MEM_DRAM)

   Argument:          edge_list_ch_5
   Register Offset:   0x58
   Port:              m_axi_edge_list_ch_5
   Memory:            HBM[19] (MEM_DRAM)

   Argument:          edge_list_ch_6
   Register Offset:   0x64
   Port:              m_axi_edge_list_ch_6
   Memory:            HBM[20] (MEM_DRAM)

   Argument:          edge_list_ch_7
   Register Offset:   0x70
   Port:              m_axi_edge_list_ch_7
   Memory:            HBM[21] (MEM_DRAM)

   Argument:          edge_list_ch_8
   Register Offset:   0x7c
   Port:              m_axi_edge_list_ch_8
   Memory:            HBM[22] (MEM_DRAM)

   Argument:          edge_list_ch_9
   Register Offset:   0x88
   Port:              m_axi_edge_list_ch_9
   Memory:            HBM[23] (MEM_DRAM)

   Argument:          edge_list_ch_10
   Register Offset:   0x94
   Port:              m_axi_edge_list_ch_10
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          edge_list_ch_11
   Register Offset:   0xa0
   Port:              m_axi_edge_list_ch_11
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          edge_list_ch_12
   Register Offset:   0xac
   Port:              m_axi_edge_list_ch_12
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          edge_list_ch_13
   Register Offset:   0xb8
   Port:              m_axi_edge_list_ch_13
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          edge_list_ch_14
   Register Offset:   0xc4
   Port:              m_axi_edge_list_ch_14
   Memory:            HBM[6] (MEM_DRAM)

   Argument:          edge_list_ch_15
   Register Offset:   0xd0
   Port:              m_axi_edge_list_ch_15
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          vec_x_0
   Register Offset:   0xdc
   Port:              m_axi_vec_x_0
   Memory:            HBM[25] (MEM_DRAM)

   Argument:          vec_x_1
   Register Offset:   0xe8
   Port:              m_axi_vec_x_1
   Memory:            HBM[26] (MEM_DRAM)

   Argument:          vec_p_0
   Register Offset:   0xf4
   Port:              m_axi_vec_p_0
   Memory:            HBM[8] (MEM_DRAM)

   Argument:          vec_p_1
   Register Offset:   0x100
   Port:              m_axi_vec_p_1
   Memory:            HBM[9] (MEM_DRAM)

   Argument:          vec_Ap
   Register Offset:   0x10c
   Port:              m_axi_vec_Ap
   Memory:            HBM[10] (MEM_DRAM)

   Argument:          vec_r_0
   Register Offset:   0x118
   Port:              m_axi_vec_r_0
   Memory:            HBM[11] (MEM_DRAM)

   Argument:          vec_r_1
   Register Offset:   0x124
   Port:              m_axi_vec_r_1
   Memory:            HBM[12] (MEM_DRAM)

   Argument:          vec_digA
   Register Offset:   0x130
   Port:              m_axi_vec_digA
   Memory:            HBM[13] (MEM_DRAM)

   Argument:          vec_res
   Register Offset:   0x13c
   Port:              m_axi_vec_res
   Memory:            HBM[27] (MEM_DRAM)

   Argument:          NUM_ITE
   Register Offset:   0x148
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          NUM_A_LEN
   Register Offset:   0x150
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          M
   Register Offset:   0x158
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          rp_time
   Register Offset:   0x160
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          th_termination
   Register Offset:   0x168
   Port:              s_axi_control
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2022.2 - 2022-10-13-17:52:11 (SW BUILD: 3671529)
   Command Line:  v++ --config ./run/link_config.ini --connectivity.nk Callipepla:1:Callipepla --connectivity.sp Callipepla.edge_list_ch_0:HBM[0] --connectivity.sp Callipepla.edge_list_ch_1:HBM[1] --connectivity.sp Callipepla.edge_list_ch_2:HBM[16] --connectivity.sp Callipepla.edge_list_ch_3:HBM[17] --connectivity.sp Callipepla.edge_list_ch_4:HBM[18] --connectivity.sp Callipepla.edge_list_ch_5:HBM[19] --connectivity.sp Callipepla.edge_list_ch_6:HBM[20] --connectivity.sp Callipepla.edge_list_ch_7:HBM[21] --connectivity.sp Callipepla.edge_list_ch_8:HBM[22] --connectivity.sp Callipepla.edge_list_ch_9:HBM[23] --connectivity.sp Callipepla.edge_list_ch_10:HBM[2] --connectivity.sp Callipepla.edge_list_ch_11:HBM[3] --connectivity.sp Callipepla.edge_list_ch_12:HBM[4] --connectivity.sp Callipepla.edge_list_ch_13:HBM[5] --connectivity.sp Callipepla.edge_list_ch_14:HBM[6] --connectivity.sp Callipepla.edge_list_ch_15:HBM[7] --connectivity.sp Callipepla.edge_list_ptr:HBM[24] --connectivity.sp Callipepla.vec_x_0:HBM[25] --connectivity.sp Callipepla.vec_x_1:HBM[26] --connectivity.sp Callipepla.vec_p_0:HBM[8] --connectivity.sp Callipepla.vec_p_1:HBM[9] --connectivity.sp Callipepla.vec_Ap:HBM[10] --connectivity.sp Callipepla.vec_r_0:HBM[11] --connectivity.sp Callipepla.vec_r_1:HBM[12] --connectivity.sp Callipepla.vec_digA:HBM[13] --connectivity.sp Callipepla.vec_res:HBM[27] --input_files ./Callipepla.xo --kernel Callipepla --kernel_frequency 233 --link --optimize 3 --output /home/slh/Callipepla_u55c/run-10/vitis_run_hw/Callipepla_xilinx_u55c_gen3x16_xdma_3_202210_1.xclbin --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --report_level 2 --save-temps --target hw --temp_dir /home/slh/Callipepla_u55c/run-10/vitis_run_hw/Callipepla_xilinx_u55c_gen3x16_xdma_3_202210_1.temp --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=1 --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=EarlyBlockPlacement --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=./Callipepla_floorplan.tcl --vivado.synth.jobs 8 
   Options:       --config ./run/link_config.ini
                  --connectivity.nk Callipepla:1:Callipepla
                  --connectivity.sp Callipepla.edge_list_ch_0:HBM[0]
                  --connectivity.sp Callipepla.edge_list_ch_1:HBM[1]
                  --connectivity.sp Callipepla.edge_list_ch_2:HBM[16]
                  --connectivity.sp Callipepla.edge_list_ch_3:HBM[17]
                  --connectivity.sp Callipepla.edge_list_ch_4:HBM[18]
                  --connectivity.sp Callipepla.edge_list_ch_5:HBM[19]
                  --connectivity.sp Callipepla.edge_list_ch_6:HBM[20]
                  --connectivity.sp Callipepla.edge_list_ch_7:HBM[21]
                  --connectivity.sp Callipepla.edge_list_ch_8:HBM[22]
                  --connectivity.sp Callipepla.edge_list_ch_9:HBM[23]
                  --connectivity.sp Callipepla.edge_list_ch_10:HBM[2]
                  --connectivity.sp Callipepla.edge_list_ch_11:HBM[3]
                  --connectivity.sp Callipepla.edge_list_ch_12:HBM[4]
                  --connectivity.sp Callipepla.edge_list_ch_13:HBM[5]
                  --connectivity.sp Callipepla.edge_list_ch_14:HBM[6]
                  --connectivity.sp Callipepla.edge_list_ch_15:HBM[7]
                  --connectivity.sp Callipepla.edge_list_ptr:HBM[24]
                  --connectivity.sp Callipepla.vec_x_0:HBM[25]
                  --connectivity.sp Callipepla.vec_x_1:HBM[26]
                  --connectivity.sp Callipepla.vec_p_0:HBM[8]
                  --connectivity.sp Callipepla.vec_p_1:HBM[9]
                  --connectivity.sp Callipepla.vec_Ap:HBM[10]
                  --connectivity.sp Callipepla.vec_r_0:HBM[11]
                  --connectivity.sp Callipepla.vec_r_1:HBM[12]
                  --connectivity.sp Callipepla.vec_digA:HBM[13]
                  --connectivity.sp Callipepla.vec_res:HBM[27]
                  --input_files ./Callipepla.xo
                  --kernel Callipepla
                  --kernel_frequency 233
                  --link
                  --optimize 3
                  --output /home/slh/Callipepla_u55c/run-10/vitis_run_hw/Callipepla_xilinx_u55c_gen3x16_xdma_3_202210_1.xclbin
                  --platform xilinx_u55c_gen3x16_xdma_3_202210_1
                  --report_level 2
                  --save-temps
                  --target hw
                  --temp_dir /home/slh/Callipepla_u55c/run-10/vitis_run_hw/Callipepla_xilinx_u55c_gen3x16_xdma_3_202210_1.temp
                  --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=1
                  --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
                  --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=EarlyBlockPlacement
                  --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore
                  --vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
                  --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=./Callipepla_floorplan.tcl
                  --vivado.synth.jobs 8 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
