=== User constraints ===
=== Auto constraints ===

Clock transfer report:
  Worst  hold:   1.052, with clock Internal_generated_clock_Blinky|clk

Coverage report
  User constraints covered 0 connections out of 79 total, coverage: 0.0%
  Auto constraints covered 47 connections out of 79 total, coverage: 59.5%


Hold from syn__46_ to syn__46_, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    2.883
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__46_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__46_|Clk =>                               syn__46_|Q D
        2.883    0.000   FF                               syn__46_|Q =>                             syn__46_|Qin E
    Required Time:   1.831
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__46_|Clk 
        1.839   -0.740   R                                      Hold
        1.831   -0.008                               Clock Variation

Hold from syn__43_ to syn__43_, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    2.883
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__43_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__43_|Clk =>                               syn__43_|Q D
        2.883    0.000   FF                               syn__43_|Q =>                             syn__43_|Qin E
    Required Time:   1.831
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__43_|Clk 
        1.839   -0.740   R                                      Hold
        1.831   -0.008                               Clock Variation

Hold from syn__49_ to syn__49_, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    2.883
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__49_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__49_|Clk =>                               syn__49_|Q D
        2.883    0.000   FF                               syn__49_|Q =>                             syn__49_|Qin E
    Required Time:   1.831
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__49_|Clk 
        1.839   -0.740   R                                      Hold
        1.831   -0.008                               Clock Variation

Hold from syn__47_ to syn__47_, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    2.883
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__47_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__47_|Clk =>                               syn__47_|Q D
        2.883    0.000   FF                               syn__47_|Q =>                             syn__47_|Qin E
    Required Time:   1.831
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__47_|Clk 
        1.839   -0.740   R                                      Hold
        1.831   -0.008                               Clock Variation

Hold from syn__45_ to syn__45_, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    2.883
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__45_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__45_|Clk =>                               syn__45_|Q D
        2.883    0.000   FF                               syn__45_|Q =>                             syn__45_|Qin E
    Required Time:   1.831
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__45_|Clk 
        1.839   -0.740   R                                      Hold
        1.831   -0.008                               Clock Variation

Hold from syn__44_ to syn__44_, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    2.883
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__44_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__44_|Clk =>                               syn__44_|Q D
        2.883    0.000   FF                               syn__44_|Q =>                             syn__44_|Qin E
    Required Time:   1.831
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__44_|Clk 
        1.839   -0.740   R                                      Hold
        1.831   -0.008                               Clock Variation

Hold from syn__48_ to syn__48_, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    2.883
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__48_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__48_|Clk =>                               syn__48_|Q D
        2.883    0.000   FF                               syn__48_|Q =>                             syn__48_|Qin E
    Required Time:   1.831
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__48_|Clk 
        1.839   -0.740   R                                      Hold
        1.831   -0.008                               Clock Variation

Hold from syn__47_ to syn__49_, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.245
    Arrival Time:    3.347
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__47_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__47_|Clk =>                               syn__47_|Q D
        3.347    0.464   FF                               syn__47_|Q =>                               syn__49_|D E
    Required Time:   2.102
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__49_|Clk 
        2.110   -0.469   R                                      Hold
        2.102   -0.008                               Clock Variation

Hold from syn__47_ to syn__48_, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.245
    Arrival Time:    3.347
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__47_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__47_|Clk =>                               syn__47_|Q D
        3.347    0.464   FF                               syn__47_|Q =>                               syn__48_|D E
    Required Time:   2.102
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__48_|Clk 
        2.110   -0.469   R                                      Hold
        2.102   -0.008                               Clock Variation

Hold from syn__43_ to syn__45_, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.246
    Arrival Time:    3.348
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__43_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__43_|Clk =>                               syn__43_|Q D
        3.348    0.465   FF                               syn__43_|Q =>                               syn__45_|D E
    Required Time:   2.102
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__45_|Clk 
        2.110   -0.469   R                                      Hold
        2.102   -0.008                               Clock Variation

Hold from syn__43_ to syn__44_, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.246
    Arrival Time:    3.348
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__43_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__43_|Clk =>                               syn__43_|Q D
        3.348    0.465   FF                               syn__43_|Q =>                               syn__44_|D E
    Required Time:   2.102
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__44_|Clk 
        2.110   -0.469   R                                      Hold
        2.102   -0.008                               Clock Variation

Hold from syn__43_ to syn__46_, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.246
    Arrival Time:    3.348
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__43_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__43_|Clk =>                               syn__43_|Q D
        3.348    0.465   FF                               syn__43_|Q =>                               syn__46_|D E
    Required Time:   2.102
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__46_|Clk 
        2.110   -0.469   R                                      Hold
        2.102   -0.008                               Clock Variation

Hold from syn__47_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.332
    Arrival Time:    3.691
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__47_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__47_|Clk =>                               syn__47_|Q D
        3.691    0.808   FF                               syn__47_|Q => mem.prom_0_6526DEFE.ram_inst|AddressA[9] E
    Required Time:   2.359
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.159    1.512   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk0 
        2.359    0.200   R                                      Hold

Hold from syn__44_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.332
    Arrival Time:    3.691
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__44_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__44_|Clk =>                               syn__44_|Q D
        3.691    0.808   FF                               syn__44_|Q => mem.prom_0_6526DEFE.ram_inst|AddressA[6] E
    Required Time:   2.359
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.159    1.512   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk0 
        2.359    0.200   R                                      Hold

Hold from syn__43_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.332
    Arrival Time:    3.691
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__43_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__43_|Clk =>                               syn__43_|Q D
        3.691    0.808   FF                               syn__43_|Q => mem.prom_0_6526DEFE.ram_inst|AddressA[5] E
    Required Time:   2.359
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.159    1.512   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk0 
        2.359    0.200   R                                      Hold

Hold from syn__48_ to syn__49_, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.592
    Arrival Time:    3.346
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__48_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__48_|Clk =>                               syn__48_|Q D
        3.346    0.463   FF                               syn__48_|Q =>                               syn__49_|B E
    Required Time:   1.754
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__49_|Clk 
        1.762   -0.817   R                                      Hold
        1.754   -0.008                               Clock Variation

Hold from syn__45_ to syn__46_, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.593
    Arrival Time:    3.347
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__45_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__45_|Clk =>                               syn__45_|Q D
        3.347    0.464   FF                               syn__45_|Q =>                               syn__46_|B E
    Required Time:   1.754
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__46_|Clk 
        1.762   -0.817   R                                      Hold
        1.754   -0.008                               Clock Variation

Hold from syn__44_ to syn__45_, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.611
    Arrival Time:    3.348
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__44_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__44_|Clk =>                               syn__44_|Q D
        3.348    0.465   FF                               syn__44_|Q =>                               syn__45_|A E
    Required Time:   1.737
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__45_|Clk 
        1.745   -0.834   R                                      Hold
        1.737   -0.008                               Clock Variation

Hold from syn__44_ to syn__46_, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.611
    Arrival Time:    3.348
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__44_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__44_|Clk =>                               syn__44_|Q D
        3.348    0.465   FF                               syn__44_|Q =>                               syn__46_|A E
    Required Time:   1.737
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__46_|Clk 
        1.745   -0.834   R                                      Hold
        1.737   -0.008                               Clock Variation

Hold from syn__47_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.703
    Arrival Time:    4.062
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__47_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__47_|Clk =>                               syn__47_|Q D
        4.062    1.179   FF                               syn__47_|Q => mem.prom_0_6526DEFE.ram_inst|AddressB[9] E
    Required Time:   2.359
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.159    1.512   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk1 
        2.359    0.200   R                                      Hold

Hold from syn__49_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.761
    Arrival Time:    4.120
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__49_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__49_|Clk =>                               syn__49_|Q D
        4.120    1.237   FF                               syn__49_|Q => mem.prom_0_6526DEFE.ram_inst|AddressA[11] E
    Required Time:   2.359
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.159    1.512   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk0 
        2.359    0.200   R                                      Hold

Hold from syn__45_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.761
    Arrival Time:    4.120
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__45_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__45_|Clk =>                               syn__45_|Q D
        4.120    1.237   FF                               syn__45_|Q => mem.prom_0_6526DEFE.ram_inst|AddressA[7] E
    Required Time:   2.359
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.159    1.512   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk0 
        2.359    0.200   R                                      Hold

Hold from syn__48_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.761
    Arrival Time:    4.120
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__48_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__48_|Clk =>                               syn__48_|Q D
        4.120    1.237   FF                               syn__48_|Q => mem.prom_0_6526DEFE.ram_inst|AddressA[10] E
    Required Time:   2.359
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.159    1.512   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk0 
        2.359    0.200   R                                      Hold

Hold from syn__49_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.761
    Arrival Time:    4.120
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__49_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__49_|Clk =>                               syn__49_|Q D
        4.120    1.237   FF                               syn__49_|Q => mem.prom_0_6526DEFE.ram_inst|AddressB[11] E
    Required Time:   2.359
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.159    1.512   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk1 
        2.359    0.200   R                                      Hold

Hold from syn__48_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.761
    Arrival Time:    4.120
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__48_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__48_|Clk =>                               syn__48_|Q D
        4.120    1.237   FF                               syn__48_|Q => mem.prom_0_6526DEFE.ram_inst|AddressB[10] E
    Required Time:   2.359
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.159    1.512   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk1 
        2.359    0.200   R                                      Hold

Hold from syn__45_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.761
    Arrival Time:    4.120
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__45_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__45_|Clk =>                               syn__45_|Q D
        4.120    1.237   FF                               syn__45_|Q => mem.prom_0_6526DEFE.ram_inst|AddressB[7] E
    Required Time:   2.359
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.159    1.512   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk1 
        2.359    0.200   R                                      Hold

Hold from syn__43_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.763
    Arrival Time:    4.122
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__43_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__43_|Clk =>                               syn__43_|Q D
        4.122    1.239   FF                               syn__43_|Q => mem.prom_0_6526DEFE.ram_inst|AddressB[5] E
    Required Time:   2.359
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.159    1.512   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk1 
        2.359    0.200   R                                      Hold

Hold from syn__44_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.763
    Arrival Time:    4.122
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__44_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__44_|Clk =>                               syn__44_|Q D
        4.122    1.239   FF                               syn__44_|Q => mem.prom_0_6526DEFE.ram_inst|AddressB[6] E
    Required Time:   2.359
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.159    1.512   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk1 
        2.359    0.200   R                                      Hold

Hold from syn__46_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.792
    Arrival Time:    4.151
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__46_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__46_|Clk =>                               syn__46_|Q D
        4.151    1.268   FF                               syn__46_|Q => mem.prom_0_6526DEFE.ram_inst|AddressA[8] E
    Required Time:   2.359
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.159    1.512   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk0 
        2.359    0.200   R                                      Hold

Hold from syn__46_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   1.792
    Arrival Time:    4.151
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__46_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__46_|Clk =>                               syn__46_|Q D
        4.151    1.268   FF                               syn__46_|Q => mem.prom_0_6526DEFE.ram_inst|AddressB[8] E
    Required Time:   2.359
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.159    1.512   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk1 
        2.359    0.200   R                                      Hold

Hold from syn__43_ to syn__49_, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   2.212
    Arrival Time:    3.949
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__43_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__43_|Clk =>                               syn__43_|Q D
        3.348    0.465   FF                               syn__43_|Q =>                               syn__07_|D 
        3.484    0.136   FF                               syn__07_|D =>                          syn__07_|LutOut 
        3.949    0.465   FF                          syn__07_|LutOut =>                               syn__49_|A E
    Required Time:   1.737
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__49_|Clk 
        1.745   -0.834   R                                      Hold
        1.737   -0.008                               Clock Variation

Hold from syn__43_ to syn__48_, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   2.212
    Arrival Time:    3.949
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__43_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__43_|Clk =>                               syn__43_|Q D
        3.348    0.465   FF                               syn__43_|Q =>                               syn__07_|D 
        3.484    0.136   FF                               syn__07_|D =>                          syn__07_|LutOut 
        3.949    0.465   FF                          syn__07_|LutOut =>                               syn__48_|A E
    Required Time:   1.737
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__48_|Clk 
        1.745   -0.834   R                                      Hold
        1.737   -0.008                               Clock Variation

Hold from syn__43_ to syn__47_, clock Internal_generated_clock_Blinky|clk, constraint 0.000
  Slack:   2.212
    Arrival Time:    3.949
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__43_|Clk 
      Data Path:
        2.883    0.312   RF                             syn__43_|Clk =>                               syn__43_|Q D
        3.348    0.465   FF                               syn__43_|Q =>                               syn__07_|D 
        3.484    0.136   FF                               syn__07_|D =>                          syn__07_|LutOut 
        3.949    0.465   FF                          syn__07_|LutOut =>                               syn__47_|A E
    Required Time:   1.737
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__47_|Clk 
        1.745   -0.834   R                                      Hold
        1.737   -0.008                               Clock Variation

