/*
	Terasic DE0 - Nano and THDB- ADDA Board
	Analog to Digital Module
	(C) 2012 Tao-Yi Lee, RFVLSI LAB, 
	National Chiao Tung Universiry
	michael@rfvlsi.ee.nctu.edu.tw
	All rights reserved.
*/
module DE0_ADDA_TY_AD (
	input			CLOCK_50,	// Clock 50 MHz, PIN R8
	output		[7:0] LED,	// LED		
	output		[33:0]GPIO_0_D, // GPIO 0, debugging 
	input [13:0] ADC_DA,	// Parallel data out for ADC A
	input [13:0] ADC_DB,	// Parallel data out for ADC B
	output PLL_OUT_ADC1,	// Clock for ADC 1 (B)
	output PLL_OUT_ADC0,	// Clock for ADC 0 (A)
	output ADC_OEB,		// ADC output enable A
	output ADC_OEA,		// ADC output enable B
	output POWER_ON		// ADC power on signal for A and B
);
							
assign LED[7:0] =	8'b1010_1010;	//	Turn on the LEDs in the assigned pattern
wire CLOCK_125;	//	Phase locked CLK Signal @ 125 MHz

assign  GPIO_0_D[33:0] = {CLOCK_125, ADC_DA, ADC_DB, 5'b00000};	// copy the output signal to GPIO 0 (near LEDs)
assign  ADC_OEA = 1'b0; // ADC_OEA, Logic 0 enables Data Bus A. Logic 1 sets outputs to High-Z.
assign  ADC_OEB = 1'b0; // ADC_OEB, Logic 0 enables Data Bus B. Logic 1 sets outputs to High-Z.
assign  PLL_OUT_ADC1 = CLOCK_125;	// PLL_OUT_ADC1
assign  PLL_OUT_ADC0 = CLOCK_125;	// PLL_OUT_ADC0 
assign  POWER_ON = 1'b0;			// POWER_ON, Logic 0 enables Channel A and B. 
											//	Logic 1 powers down Channel B (outputs static, not High-Z).
pll pllU0(	// 125 MHz
	.inclk0(CLOCK_50),
	.c0(CLOCK_125)
	);
	
endmodule
