

================================================================
== Vivado HLS Report for 'packetFormatter_hardcode_64'
================================================================
* Date:           Thu May  3 09:59:07 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        packetFormatter_hardcode_64
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      0.83|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|      86|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|     302|
|Register             |        -|      -|      467|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      467|     388|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |packetIn_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |packetIn_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |packetIn_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |packetIn_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |packetIn_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |packetIn_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |packetIn_V_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |packetIn_V_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |packetOut_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |packetOut_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |packetOut_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |packetOut_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |packetOut_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |packetOut_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |packetIn_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |packetIn_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |packetIn_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |packetIn_V_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |packetOut_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |packetOut_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |packetOut_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state6                      |    or    |      0|  0|   2|           1|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|  86|          29|          22|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  44|          9|    1|          9|
    |p_s_reg_105                    |   9|          2|    1|          2|
    |packetIn_TDATA_blk_n           |   9|          2|    1|          2|
    |packetIn_V_data_V_0_data_out   |   9|          2|   64|        128|
    |packetIn_V_data_V_0_state      |  15|          3|    2|          6|
    |packetIn_V_dest_V_0_data_out   |   9|          2|    8|         16|
    |packetIn_V_dest_V_0_state      |  15|          3|    2|          6|
    |packetIn_V_keep_V_0_data_out   |   9|          2|    8|         16|
    |packetIn_V_keep_V_0_state      |  15|          3|    2|          6|
    |packetIn_V_last_V_0_data_out   |   9|          2|    1|          2|
    |packetIn_V_last_V_0_state      |  15|          3|    2|          6|
    |packetOut_TDATA_blk_n          |   9|          2|    1|          2|
    |packetOut_V_data_V_1_data_in   |  27|          5|   64|        320|
    |packetOut_V_data_V_1_data_out  |   9|          2|   64|        128|
    |packetOut_V_data_V_1_state     |  15|          3|    2|          6|
    |packetOut_V_keep_V_1_data_in   |  15|          3|    8|         24|
    |packetOut_V_keep_V_1_data_out  |   9|          2|    8|         16|
    |packetOut_V_keep_V_1_state     |  15|          3|    2|          6|
    |packetOut_V_last_V_1_data_in   |  21|          4|    1|          4|
    |packetOut_V_last_V_1_data_out  |   9|          2|    1|          2|
    |packetOut_V_last_V_1_state     |  15|          3|    2|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 302|         62|  245|        713|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   8|   0|    8|          0|
    |p_s_reg_105                     |   1|   0|    1|          0|
    |packetIn_V_data_V_0_payload_A   |  64|   0|   64|          0|
    |packetIn_V_data_V_0_payload_B   |  64|   0|   64|          0|
    |packetIn_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |packetIn_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |packetIn_V_data_V_0_state       |   2|   0|    2|          0|
    |packetIn_V_dest_V_0_payload_A   |   8|   0|    8|          0|
    |packetIn_V_dest_V_0_payload_B   |   8|   0|    8|          0|
    |packetIn_V_dest_V_0_sel_rd      |   1|   0|    1|          0|
    |packetIn_V_dest_V_0_sel_wr      |   1|   0|    1|          0|
    |packetIn_V_dest_V_0_state       |   2|   0|    2|          0|
    |packetIn_V_keep_V_0_payload_A   |   8|   0|    8|          0|
    |packetIn_V_keep_V_0_payload_B   |   8|   0|    8|          0|
    |packetIn_V_keep_V_0_sel_rd      |   1|   0|    1|          0|
    |packetIn_V_keep_V_0_sel_wr      |   1|   0|    1|          0|
    |packetIn_V_keep_V_0_state       |   2|   0|    2|          0|
    |packetIn_V_last_V_0_payload_A   |   1|   0|    1|          0|
    |packetIn_V_last_V_0_payload_B   |   1|   0|    1|          0|
    |packetIn_V_last_V_0_sel_rd      |   1|   0|    1|          0|
    |packetIn_V_last_V_0_sel_wr      |   1|   0|    1|          0|
    |packetIn_V_last_V_0_state       |   2|   0|    2|          0|
    |packetOut_V_data_V_1_payload_A  |  64|   0|   64|          0|
    |packetOut_V_data_V_1_payload_B  |  64|   0|   64|          0|
    |packetOut_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |packetOut_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |packetOut_V_data_V_1_state      |   2|   0|    2|          0|
    |packetOut_V_keep_V_1_payload_A  |   8|   0|    8|          0|
    |packetOut_V_keep_V_1_payload_B  |   8|   0|    8|          0|
    |packetOut_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |packetOut_V_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |packetOut_V_keep_V_1_state      |   2|   0|    2|          0|
    |packetOut_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |packetOut_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |packetOut_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |packetOut_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |packetOut_V_last_V_1_state      |   2|   0|    2|          0|
    |reg_124                         |  64|   0|   64|          0|
    |temp_V_reg_180                  |  32|   0|   32|          0|
    |tmp_dest_V_reg_196              |   8|   0|    8|          0|
    |tmp_last_V_1_reg_206            |   1|   0|    1|          0|
    |tmp_last_V_reg_190              |   1|   0|    1|          0|
    |tmp_reg_175                     |  16|   0|   16|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 467|   0|  467|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+-----------------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |        Source Object        |    C Type    |
+------------------+-----+-----+--------------+-----------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_none | packetFormatter_hardcode_64 | return value |
|ap_rst_n          |  in |    1| ap_ctrl_none | packetFormatter_hardcode_64 | return value |
|packetIn_TDATA    |  in |   64|     axis     |      packetIn_V_data_V      |    pointer   |
|packetIn_TVALID   |  in |    1|     axis     |      packetIn_V_keep_V      |    pointer   |
|packetIn_TREADY   | out |    1|     axis     |      packetIn_V_keep_V      |    pointer   |
|packetIn_TKEEP    |  in |    8|     axis     |      packetIn_V_keep_V      |    pointer   |
|packetIn_TLAST    |  in |    1|     axis     |      packetIn_V_last_V      |    pointer   |
|packetIn_TDEST    |  in |    8|     axis     |      packetIn_V_dest_V      |    pointer   |
|eth_dst_V         |  in |   48|    ap_none   |          eth_dst_V          |    scalar    |
|eth_src_V         |  in |   48|    ap_none   |          eth_src_V          |    scalar    |
|packetOut_TDATA   | out |   64|     axis     |      packetOut_V_data_V     |    pointer   |
|packetOut_TVALID  | out |    1|     axis     |      packetOut_V_keep_V     |    pointer   |
|packetOut_TREADY  |  in |    1|     axis     |      packetOut_V_keep_V     |    pointer   |
|packetOut_TKEEP   | out |    8|     axis     |      packetOut_V_keep_V     |    pointer   |
|packetOut_TLAST   | out |    1|     axis     |      packetOut_V_last_V     |    pointer   |
+------------------+-----+-----+--------------+-----------------------------+--------------+

