///Register `C1_APB1HLPENR` reader
pub struct R(crate::R<C1_APB1HLPENR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<C1_APB1HLPENR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<C1_APB1HLPENR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<C1_APB1HLPENR_SPEC>) -> Self {
        R(reader)
    }
}
///Register `C1_APB1HLPENR` writer
pub struct W(crate::W<C1_APB1HLPENR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<C1_APB1HLPENR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<C1_APB1HLPENR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<C1_APB1HLPENR_SPEC>) -> Self {
        W(writer)
    }
}
///Field `CRSLPEN` reader - Clock Recovery System peripheral clock enable during CSleep mode
pub type CRSLPEN_R = crate::BitReader<CRSLPEN_A>;
///Clock Recovery System peripheral clock enable during CSleep mode
///
///Value on reset: 0
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum CRSLPEN_A {
    ///0: The selected clock is disabled during csleep mode
    Disabled = 0,
    ///1: The selected clock is enabled during csleep mode
    Enabled = 1,
}
impl From<CRSLPEN_A> for bool {
    #[inline(always)]
    fn from(variant: CRSLPEN_A) -> Self {
        variant as u8 != 0
    }
}
impl CRSLPEN_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub fn variant(&self) -> CRSLPEN_A {
        match self.bits {
            false => CRSLPEN_A::Disabled,
            true => CRSLPEN_A::Enabled,
        }
    }
    ///Checks if the value of the field is `Disabled`
    #[inline(always)]
    pub fn is_disabled(&self) -> bool {
        *self == CRSLPEN_A::Disabled
    }
    ///Checks if the value of the field is `Enabled`
    #[inline(always)]
    pub fn is_enabled(&self) -> bool {
        *self == CRSLPEN_A::Enabled
    }
}
///Field `CRSLPEN` writer - Clock Recovery System peripheral clock enable during CSleep mode
pub type CRSLPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, C1_APB1HLPENR_SPEC, CRSLPEN_A, O>;
impl<'a, const O: u8> CRSLPEN_W<'a, O> {
    ///The selected clock is disabled during csleep mode
    #[inline(always)]
    pub fn disabled(self) -> &'a mut W {
        self.variant(CRSLPEN_A::Disabled)
    }
    ///The selected clock is enabled during csleep mode
    #[inline(always)]
    pub fn enabled(self) -> &'a mut W {
        self.variant(CRSLPEN_A::Enabled)
    }
}
///Field `SWPLPEN` reader - SWPMI Peripheral Clocks Enable During CSleep Mode
pub use CRSLPEN_R as SWPLPEN_R;
///Field `OPAMPLPEN` reader - OPAMP peripheral clock enable during CSleep mode
pub use CRSLPEN_R as OPAMPLPEN_R;
///Field `MDIOSLPEN` reader - MDIOS peripheral clock enable during CSleep mode
pub use CRSLPEN_R as MDIOSLPEN_R;
///Field `FDCANLPEN` reader - FDCAN Peripheral Clocks Enable During CSleep Mode
pub use CRSLPEN_R as FDCANLPEN_R;
///Field `SWPLPEN` writer - SWPMI Peripheral Clocks Enable During CSleep Mode
pub use CRSLPEN_W as SWPLPEN_W;
///Field `OPAMPLPEN` writer - OPAMP peripheral clock enable during CSleep mode
pub use CRSLPEN_W as OPAMPLPEN_W;
///Field `MDIOSLPEN` writer - MDIOS peripheral clock enable during CSleep mode
pub use CRSLPEN_W as MDIOSLPEN_W;
///Field `FDCANLPEN` writer - FDCAN Peripheral Clocks Enable During CSleep Mode
pub use CRSLPEN_W as FDCANLPEN_W;
impl R {
    ///Bit 1 - Clock Recovery System peripheral clock enable during CSleep mode
    #[inline(always)]
    pub fn crslpen(&self) -> CRSLPEN_R {
        CRSLPEN_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - SWPMI Peripheral Clocks Enable During CSleep Mode
    #[inline(always)]
    pub fn swplpen(&self) -> SWPLPEN_R {
        SWPLPEN_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 4 - OPAMP peripheral clock enable during CSleep mode
    #[inline(always)]
    pub fn opamplpen(&self) -> OPAMPLPEN_R {
        OPAMPLPEN_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - MDIOS peripheral clock enable during CSleep mode
    #[inline(always)]
    pub fn mdioslpen(&self) -> MDIOSLPEN_R {
        MDIOSLPEN_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 8 - FDCAN Peripheral Clocks Enable During CSleep Mode
    #[inline(always)]
    pub fn fdcanlpen(&self) -> FDCANLPEN_R {
        FDCANLPEN_R::new(((self.bits >> 8) & 1) != 0)
    }
}
impl W {
    ///Bit 1 - Clock Recovery System peripheral clock enable during CSleep mode
    #[inline(always)]
    #[must_use]
    pub fn crslpen(&mut self) -> CRSLPEN_W<1> {
        CRSLPEN_W::new(self)
    }
    ///Bit 2 - SWPMI Peripheral Clocks Enable During CSleep Mode
    #[inline(always)]
    #[must_use]
    pub fn swplpen(&mut self) -> SWPLPEN_W<2> {
        SWPLPEN_W::new(self)
    }
    ///Bit 4 - OPAMP peripheral clock enable during CSleep mode
    #[inline(always)]
    #[must_use]
    pub fn opamplpen(&mut self) -> OPAMPLPEN_W<4> {
        OPAMPLPEN_W::new(self)
    }
    ///Bit 5 - MDIOS peripheral clock enable during CSleep mode
    #[inline(always)]
    #[must_use]
    pub fn mdioslpen(&mut self) -> MDIOSLPEN_W<5> {
        MDIOSLPEN_W::new(self)
    }
    ///Bit 8 - FDCAN Peripheral Clocks Enable During CSleep Mode
    #[inline(always)]
    #[must_use]
    pub fn fdcanlpen(&mut self) -> FDCANLPEN_W<8> {
        FDCANLPEN_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///RCC APB1 High Sleep Clock Register
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [c1_apb1hlpenr](index.html) module
pub struct C1_APB1HLPENR_SPEC;
impl crate::RegisterSpec for C1_APB1HLPENR_SPEC {
    type Ux = u32;
}
///`read()` method returns [c1_apb1hlpenr::R](R) reader structure
impl crate::Readable for C1_APB1HLPENR_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [c1_apb1hlpenr::W](W) writer structure
impl crate::Writable for C1_APB1HLPENR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets C1_APB1HLPENR to value 0
impl crate::Resettable for C1_APB1HLPENR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
