#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar  4 19:53:24 2020
# Process ID: 26127
# Current directory: /home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1
# Command line: vivado -log mnist_network.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mnist_network.tcl
# Log file: /home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/mnist_network.vds
# Journal file: /home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mnist_network.tcl -notrace
Command: synth_design -top mnist_network -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26232 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2182.930 ; gain = 202.715 ; free physical = 366 ; free virtual = 3141
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mnist_network' [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:23]
	Parameter weight_width bound to: 16 - type: integer 
	Parameter decimal_place bound to: 9 - type: integer 
	Parameter num_input_neurons bound to: 784 - type: integer 
	Parameter num_hidden_neurons bound to: 16 - type: integer 
	Parameter num_output_neurons bound to: 10 - type: integer 
	Parameter total_hidden_partial_sums bound to: 49 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fp_multiplier' [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/lab_4/fp_multiplier.v:21]
	Parameter weight_width bound to: 16 - type: integer 
	Parameter decimal_place bound to: 9 - type: integer 
	Parameter num_input_neurons bound to: 784 - type: integer 
	Parameter num_hidden_neurons bound to: 16 - type: integer 
	Parameter num_output_neurons bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fp_multiplier' (1#1) [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/lab_4/fp_multiplier.v:21]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_0' [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_0' (2#1) [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_1' [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_1' (3#1) [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_2' [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_2' (4#1) [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_3' [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_3' (5#1) [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_4' [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_4' (6#1) [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_5' [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_5' (7#1) [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_6' [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_6' (8#1) [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_7' [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_7' (9#1) [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_7_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_8' [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_8' (10#1) [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_8_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_9' [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_9' (11#1) [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_9_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_10' [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_10' (12#1) [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_10_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_11' [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_11' (13#1) [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_11_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_12' [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_12' (14#1) [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_12_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_13' [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_13_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_13' (15#1) [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_13_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_14' [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_14_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_14' (16#1) [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_14_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_15' [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_15_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_15' (17#1) [/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-26127-IdeapadZ710/realtime/blk_mem_input_weights_15_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'parallel_adder_16' [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/lab_4/parallel_adder_16.v:21]
	Parameter weight_width bound to: 16 - type: integer 
	Parameter decimal_place bound to: 9 - type: integer 
	Parameter num_input_neurons bound to: 784 - type: integer 
	Parameter num_hidden_neurons bound to: 16 - type: integer 
	Parameter num_output_neurons bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'parallel_adder_4' [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/lab_4/parallel_adder_4.v:21]
	Parameter weight_width bound to: 16 - type: integer 
	Parameter decimal_place bound to: 9 - type: integer 
	Parameter num_input_neurons bound to: 784 - type: integer 
	Parameter num_hidden_neurons bound to: 16 - type: integer 
	Parameter num_output_neurons bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'parallel_adder_4' (18#1) [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/lab_4/parallel_adder_4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'parallel_adder_16' (19#1) [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/lab_4/parallel_adder_16.v:21]
INFO: [Synth 8-6157] synthesizing module 'relu' [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/lab_4/relu.v:21]
	Parameter weight_width bound to: 16 - type: integer 
	Parameter decimal_place bound to: 9 - type: integer 
	Parameter num_input_neurons bound to: 784 - type: integer 
	Parameter num_hidden_neurons bound to: 16 - type: integer 
	Parameter num_output_neurons bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'relu' (20#1) [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/lab_4/relu.v:21]
WARNING: [Synth 8-6014] Unused sequential element hidden_neurons_reg[1] was removed.  [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:48]
WARNING: [Synth 8-6014] Unused sequential element hidden_neurons_reg[2] was removed.  [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:48]
WARNING: [Synth 8-6014] Unused sequential element hidden_neurons_reg[3] was removed.  [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:48]
WARNING: [Synth 8-6014] Unused sequential element hidden_neurons_reg[4] was removed.  [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:48]
WARNING: [Synth 8-6014] Unused sequential element hidden_neurons_reg[5] was removed.  [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:48]
WARNING: [Synth 8-6014] Unused sequential element hidden_neurons_reg[6] was removed.  [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:48]
WARNING: [Synth 8-6014] Unused sequential element hidden_neurons_reg[7] was removed.  [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:48]
WARNING: [Synth 8-6014] Unused sequential element hidden_neurons_reg[8] was removed.  [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:48]
WARNING: [Synth 8-6014] Unused sequential element hidden_neurons_reg[9] was removed.  [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:48]
WARNING: [Synth 8-6014] Unused sequential element hidden_neurons_reg[10] was removed.  [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:48]
WARNING: [Synth 8-6014] Unused sequential element hidden_neurons_reg[11] was removed.  [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:48]
WARNING: [Synth 8-6014] Unused sequential element hidden_neurons_reg[12] was removed.  [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:48]
WARNING: [Synth 8-6014] Unused sequential element hidden_neurons_reg[13] was removed.  [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:48]
WARNING: [Synth 8-6014] Unused sequential element hidden_neurons_reg[14] was removed.  [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:48]
WARNING: [Synth 8-6014] Unused sequential element hidden_neurons_reg[15] was removed.  [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:48]
INFO: [Synth 8-6155] done synthesizing module 'mnist_network' (21#1) [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2246.648 ; gain = 266.434 ; free physical = 402 ; free virtual = 3177
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2249.617 ; gain = 269.402 ; free physical = 396 ; free virtual = 3172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2249.617 ; gain = 269.402 ; free physical = 396 ; free virtual = 3172
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2249.617 ; gain = 0.000 ; free physical = 389 ; free virtual = 3165
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_0/blk_mem_input_weights_0/blk_mem_input_weights_0_in_context.xdc] for cell 'inp_wts_0'
Finished Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_0/blk_mem_input_weights_0/blk_mem_input_weights_0_in_context.xdc] for cell 'inp_wts_0'
Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_1/blk_mem_input_weights_1/blk_mem_input_weights_1_in_context.xdc] for cell 'inp_wts_1'
Finished Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_1/blk_mem_input_weights_1/blk_mem_input_weights_1_in_context.xdc] for cell 'inp_wts_1'
Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_2/blk_mem_input_weights_2/blk_mem_input_weights_2_in_context.xdc] for cell 'inp_wts_2'
Finished Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_2/blk_mem_input_weights_2/blk_mem_input_weights_2_in_context.xdc] for cell 'inp_wts_2'
Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_3/blk_mem_input_weights_3/blk_mem_input_weights_3_in_context.xdc] for cell 'inp_wts_3'
Finished Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_3/blk_mem_input_weights_3/blk_mem_input_weights_3_in_context.xdc] for cell 'inp_wts_3'
Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_4/blk_mem_input_weights_4/blk_mem_input_weights_4_in_context.xdc] for cell 'inp_wts_4'
Finished Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_4/blk_mem_input_weights_4/blk_mem_input_weights_4_in_context.xdc] for cell 'inp_wts_4'
Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_5/blk_mem_input_weights_5/blk_mem_input_weights_5_in_context.xdc] for cell 'inp_wts_5'
Finished Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_5/blk_mem_input_weights_5/blk_mem_input_weights_5_in_context.xdc] for cell 'inp_wts_5'
Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_6/blk_mem_input_weights_6/blk_mem_input_weights_6_in_context.xdc] for cell 'inp_wts_6'
Finished Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_6/blk_mem_input_weights_6/blk_mem_input_weights_6_in_context.xdc] for cell 'inp_wts_6'
Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_7/blk_mem_input_weights_7/blk_mem_input_weights_7_in_context.xdc] for cell 'inp_wts_7'
Finished Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_7/blk_mem_input_weights_7/blk_mem_input_weights_7_in_context.xdc] for cell 'inp_wts_7'
Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_8/blk_mem_input_weights_8/blk_mem_input_weights_8_in_context.xdc] for cell 'inp_wts_8'
Finished Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_8/blk_mem_input_weights_8/blk_mem_input_weights_8_in_context.xdc] for cell 'inp_wts_8'
Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_9/blk_mem_input_weights_9/blk_mem_input_weights_9_in_context.xdc] for cell 'inp_wts_9'
Finished Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_9/blk_mem_input_weights_9/blk_mem_input_weights_9_in_context.xdc] for cell 'inp_wts_9'
Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_10/blk_mem_input_weights_10/blk_mem_input_weights_10_in_context.xdc] for cell 'inp_wts_10'
Finished Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_10/blk_mem_input_weights_10/blk_mem_input_weights_10_in_context.xdc] for cell 'inp_wts_10'
Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_11/blk_mem_input_weights_11/blk_mem_input_weights_11_in_context.xdc] for cell 'inp_wts_11'
Finished Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_11/blk_mem_input_weights_11/blk_mem_input_weights_11_in_context.xdc] for cell 'inp_wts_11'
Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_12/blk_mem_input_weights_12/blk_mem_input_weights_12_in_context.xdc] for cell 'inp_wts_12'
Finished Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_12/blk_mem_input_weights_12/blk_mem_input_weights_12_in_context.xdc] for cell 'inp_wts_12'
Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_13/blk_mem_input_weights_13/blk_mem_input_weights_13_in_context.xdc] for cell 'inp_wts_13'
Finished Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_13/blk_mem_input_weights_13/blk_mem_input_weights_13_in_context.xdc] for cell 'inp_wts_13'
Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_14/blk_mem_input_weights_14/blk_mem_input_weights_14_in_context.xdc] for cell 'inp_wts_14'
Finished Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_14/blk_mem_input_weights_14/blk_mem_input_weights_14_in_context.xdc] for cell 'inp_wts_14'
Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_15/blk_mem_input_weights_15/blk_mem_input_weights_15_in_context.xdc] for cell 'inp_wts_15'
Finished Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_15/blk_mem_input_weights_15/blk_mem_input_weights_15_in_context.xdc] for cell 'inp_wts_15'
Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/constrs_1/new/basys3.xdc]
Finished Parsing XDC File [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/matt/csm152a/lab_4_basys/lab_4_basys.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mnist_network_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mnist_network_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.398 ; gain = 0.000 ; free physical = 307 ; free virtual = 3083
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.398 ; gain = 0.000 ; free physical = 307 ; free virtual = 3083
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inp_wts_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inp_wts_1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inp_wts_10' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inp_wts_11' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inp_wts_12' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inp_wts_13' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inp_wts_14' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inp_wts_15' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inp_wts_2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inp_wts_3' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inp_wts_4' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inp_wts_5' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inp_wts_6' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inp_wts_7' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inp_wts_8' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inp_wts_9' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2415.398 ; gain = 435.184 ; free physical = 376 ; free virtual = 3152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2415.398 ; gain = 435.184 ; free physical = 376 ; free virtual = 3152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inp_wts_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inp_wts_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inp_wts_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inp_wts_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inp_wts_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inp_wts_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inp_wts_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inp_wts_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inp_wts_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inp_wts_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inp_wts_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inp_wts_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inp_wts_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inp_wts_13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inp_wts_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inp_wts_15. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2415.398 ; gain = 435.184 ; free physical = 376 ; free virtual = 3152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2415.398 ; gain = 435.184 ; free physical = 367 ; free virtual = 3144
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mnist_network 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module parallel_adder_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
Module parallel_adder_16 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_wait_ctr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hidden_neurons_reg[0][15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2415.398 ; gain = 435.184 ; free physical = 353 ; free virtual = 3135
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2415.398 ; gain = 435.184 ; free physical = 231 ; free virtual = 3012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2415.398 ; gain = 435.184 ; free physical = 228 ; free virtual = 3009
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2415.398 ; gain = 435.184 ; free physical = 226 ; free virtual = 3008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2415.398 ; gain = 435.184 ; free physical = 225 ; free virtual = 3007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2415.398 ; gain = 435.184 ; free physical = 225 ; free virtual = 3007
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2415.398 ; gain = 435.184 ; free physical = 225 ; free virtual = 3007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2415.398 ; gain = 435.184 ; free physical = 225 ; free virtual = 3007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2415.398 ; gain = 435.184 ; free physical = 225 ; free virtual = 3007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2415.398 ; gain = 435.184 ; free physical = 225 ; free virtual = 3007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |blk_mem_input_weights_0  |         1|
|2     |blk_mem_input_weights_1  |         1|
|3     |blk_mem_input_weights_2  |         1|
|4     |blk_mem_input_weights_3  |         1|
|5     |blk_mem_input_weights_4  |         1|
|6     |blk_mem_input_weights_5  |         1|
|7     |blk_mem_input_weights_6  |         1|
|8     |blk_mem_input_weights_7  |         1|
|9     |blk_mem_input_weights_8  |         1|
|10    |blk_mem_input_weights_9  |         1|
|11    |blk_mem_input_weights_10 |         1|
|12    |blk_mem_input_weights_11 |         1|
|13    |blk_mem_input_weights_12 |         1|
|14    |blk_mem_input_weights_13 |         1|
|15    |blk_mem_input_weights_14 |         1|
|16    |blk_mem_input_weights_15 |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |blk_mem_input_weights_0  |     1|
|2     |blk_mem_input_weights_1  |     1|
|3     |blk_mem_input_weights_10 |     1|
|4     |blk_mem_input_weights_11 |     1|
|5     |blk_mem_input_weights_12 |     1|
|6     |blk_mem_input_weights_13 |     1|
|7     |blk_mem_input_weights_14 |     1|
|8     |blk_mem_input_weights_15 |     1|
|9     |blk_mem_input_weights_2  |     1|
|10    |blk_mem_input_weights_3  |     1|
|11    |blk_mem_input_weights_4  |     1|
|12    |blk_mem_input_weights_5  |     1|
|13    |blk_mem_input_weights_6  |     1|
|14    |blk_mem_input_weights_7  |     1|
|15    |blk_mem_input_weights_8  |     1|
|16    |blk_mem_input_weights_9  |     1|
|17    |BUFG                     |     1|
|18    |CARRY4                   |    56|
|19    |LUT1                     |     2|
|20    |LUT2                     |   198|
|21    |LUT3                     |    33|
|22    |LUT4                     |     7|
|23    |LUT5                     |    18|
|24    |LUT6                     |    24|
|25    |FDRE                     |    52|
|26    |FDSE                     |     1|
|27    |IBUF                     |     1|
|28    |OBUF                     |    16|
+------+-------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------+------+
|      |Instance                      |Module             |Cells |
+------+------------------------------+-------------------+------+
|1     |top                           |                   |   665|
|2     |  l1_pa_16                    |parallel_adder_16  |   309|
|3     |    \generate_adders[0].pa_4  |parallel_adder_4   |    60|
|4     |    \generate_adders[1].pa_4  |parallel_adder_4_0 |    60|
|5     |    \generate_adders[2].pa_4  |parallel_adder_4_1 |    64|
|6     |    \generate_adders[3].pa_4  |parallel_adder_4_2 |   101|
+------+------------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2415.398 ; gain = 435.184 ; free physical = 225 ; free virtual = 3007
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2415.398 ; gain = 269.402 ; free physical = 278 ; free virtual = 3060
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2415.398 ; gain = 435.184 ; free physical = 278 ; free virtual = 3060
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2415.398 ; gain = 0.000 ; free physical = 346 ; free virtual = 3128
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.398 ; gain = 0.000 ; free physical = 293 ; free virtual = 3075
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:51 . Memory (MB): peak = 2415.398 ; gain = 665.227 ; free physical = 424 ; free virtual = 3206
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.398 ; gain = 0.000 ; free physical = 425 ; free virtual = 3206
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/matt/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/mnist_network.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mnist_network_utilization_synth.rpt -pb mnist_network_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  4 19:54:32 2020...
