#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000231463243d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000231463a77a0_0 .net "PC", 31 0, v000002314635bf20_0;  1 drivers
v00000231463a6b20_0 .var "clk", 0 0;
v00000231463a75c0_0 .net "clkout", 0 0, L_00000231463f0ea0;  1 drivers
v00000231463a84c0_0 .net "cycles_consumed", 31 0, v00000231463a55c0_0;  1 drivers
v00000231463a7c00_0 .var "rst", 0 0;
S_00000231462c4190 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000231463243d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000023146342c40 .param/l "RType" 0 4 2, C4<000000>;
P_0000023146342c78 .param/l "add" 0 4 5, C4<100000>;
P_0000023146342cb0 .param/l "addi" 0 4 8, C4<001000>;
P_0000023146342ce8 .param/l "addu" 0 4 5, C4<100001>;
P_0000023146342d20 .param/l "and_" 0 4 5, C4<100100>;
P_0000023146342d58 .param/l "andi" 0 4 8, C4<001100>;
P_0000023146342d90 .param/l "beq" 0 4 10, C4<000100>;
P_0000023146342dc8 .param/l "bne" 0 4 10, C4<000101>;
P_0000023146342e00 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_0000023146342e38 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023146342e70 .param/l "j" 0 4 12, C4<000010>;
P_0000023146342ea8 .param/l "jal" 0 4 12, C4<000011>;
P_0000023146342ee0 .param/l "jr" 0 4 6, C4<001000>;
P_0000023146342f18 .param/l "lw" 0 4 8, C4<100011>;
P_0000023146342f50 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023146342f88 .param/l "or_" 0 4 5, C4<100101>;
P_0000023146342fc0 .param/l "ori" 0 4 8, C4<001101>;
P_0000023146342ff8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023146343030 .param/l "sll" 0 4 6, C4<000000>;
P_0000023146343068 .param/l "slt" 0 4 5, C4<101010>;
P_00000231463430a0 .param/l "slti" 0 4 8, C4<101010>;
P_00000231463430d8 .param/l "srl" 0 4 6, C4<000010>;
P_0000023146343110 .param/l "sub" 0 4 5, C4<100010>;
P_0000023146343148 .param/l "subu" 0 4 5, C4<100011>;
P_0000023146343180 .param/l "sw" 0 4 8, C4<101011>;
P_00000231463431b8 .param/l "xor_" 0 4 5, C4<100110>;
P_00000231463431f0 .param/l "xori" 0 4 8, C4<001110>;
L_0000023146307d10 .functor NOT 1, v00000231463a7c00_0, C4<0>, C4<0>, C4<0>;
L_00000231463f1300 .functor NOT 1, v00000231463a7c00_0, C4<0>, C4<0>, C4<0>;
L_00000231463f1450 .functor NOT 1, v00000231463a7c00_0, C4<0>, C4<0>, C4<0>;
L_00000231463f0f10 .functor NOT 1, v00000231463a7c00_0, C4<0>, C4<0>, C4<0>;
L_00000231463f0f80 .functor NOT 1, v00000231463a7c00_0, C4<0>, C4<0>, C4<0>;
L_00000231463f1530 .functor NOT 1, v00000231463a7c00_0, C4<0>, C4<0>, C4<0>;
L_00000231463f15a0 .functor NOT 1, v00000231463a7c00_0, C4<0>, C4<0>, C4<0>;
L_00000231463f0c70 .functor NOT 1, v00000231463a7c00_0, C4<0>, C4<0>, C4<0>;
L_00000231463f0ea0 .functor OR 1, v00000231463a6b20_0, v0000023146326eb0_0, C4<0>, C4<0>;
L_00000231463f0ce0 .functor OR 1, L_00000231463a6ee0, L_00000231463a6c60, C4<0>, C4<0>;
L_00000231463f0ff0 .functor AND 1, L_00000231463a8060, L_00000231463a81a0, C4<1>, C4<1>;
L_00000231463f0b20 .functor NOT 1, v00000231463a7c00_0, C4<0>, C4<0>, C4<0>;
L_00000231463f0b90 .functor OR 1, L_0000023146403500, L_0000023146403640, C4<0>, C4<0>;
L_00000231463f14c0 .functor OR 1, L_00000231463f0b90, L_00000231464036e0, C4<0>, C4<0>;
L_00000231463f13e0 .functor OR 1, L_0000023146401e80, L_00000231464026a0, C4<0>, C4<0>;
L_00000231463f1680 .functor AND 1, L_0000023146403280, L_00000231463f13e0, C4<1>, C4<1>;
L_00000231463f11b0 .functor OR 1, L_0000023146402ce0, L_0000023146401f20, C4<0>, C4<0>;
L_00000231463f0e30 .functor AND 1, L_0000023146403140, L_00000231463f11b0, C4<1>, C4<1>;
L_00000231463f1290 .functor NOT 1, L_00000231463f0ea0, C4<0>, C4<0>, C4<0>;
v000002314635bfc0_0 .net "ALUOp", 3 0, v0000023146328350_0;  1 drivers
v000002314635d0a0_0 .net "ALUResult", 31 0, v00000231463a0c40_0;  1 drivers
v000002314635d6e0_0 .net "ALUSrc", 0 0, v0000023146327130_0;  1 drivers
v000002314635c9c0_0 .net "ALUin2", 31 0, L_0000023146401a20;  1 drivers
v000002314635db40_0 .net "MemReadEn", 0 0, v0000023146326d70_0;  1 drivers
v000002314635d460_0 .net "MemWriteEn", 0 0, v0000023146326cd0_0;  1 drivers
v000002314635c880_0 .net "MemtoReg", 0 0, v0000023146328030_0;  1 drivers
v000002314635ce20_0 .net "PC", 31 0, v000002314635bf20_0;  alias, 1 drivers
v000002314635cec0_0 .net "PCPlus1", 31 0, L_00000231463a70c0;  1 drivers
v000002314635c060_0 .net "PCsrc", 1 0, v00000231463a0a60_0;  1 drivers
v000002314635cf60_0 .net "RegDst", 0 0, v00000231463280d0_0;  1 drivers
v000002314635dc80_0 .net "RegWriteEn", 0 0, v0000023146327270_0;  1 drivers
v000002314635cb00_0 .net "WriteRegister", 4 0, L_00000231464024c0;  1 drivers
v000002314635c1a0_0 .net *"_ivl_0", 0 0, L_0000023146307d10;  1 drivers
L_00000231463a8950 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002314635c100_0 .net/2u *"_ivl_10", 4 0, L_00000231463a8950;  1 drivers
L_00000231463a8d40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002314635d820_0 .net *"_ivl_101", 15 0, L_00000231463a8d40;  1 drivers
v000002314635d140_0 .net *"_ivl_102", 31 0, L_00000231463a8740;  1 drivers
L_00000231463a8d88 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002314635c240_0 .net *"_ivl_105", 25 0, L_00000231463a8d88;  1 drivers
L_00000231463a8dd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002314635d780_0 .net/2u *"_ivl_106", 31 0, L_00000231463a8dd0;  1 drivers
v000002314635d000_0 .net *"_ivl_108", 0 0, L_00000231463a8060;  1 drivers
L_00000231463a8e18 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002314635c2e0_0 .net/2u *"_ivl_110", 5 0, L_00000231463a8e18;  1 drivers
v000002314635cce0_0 .net *"_ivl_112", 0 0, L_00000231463a81a0;  1 drivers
v000002314635cba0_0 .net *"_ivl_115", 0 0, L_00000231463f0ff0;  1 drivers
v000002314635d280_0 .net *"_ivl_116", 47 0, L_00000231463a7840;  1 drivers
L_00000231463a8e60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002314635d8c0_0 .net *"_ivl_119", 15 0, L_00000231463a8e60;  1 drivers
L_00000231463a8998 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002314635c920_0 .net/2u *"_ivl_12", 5 0, L_00000231463a8998;  1 drivers
v000002314635c4c0_0 .net *"_ivl_120", 47 0, L_00000231463a8240;  1 drivers
L_00000231463a8ea8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002314635c380_0 .net *"_ivl_123", 15 0, L_00000231463a8ea8;  1 drivers
v000002314635d640_0 .net *"_ivl_125", 0 0, L_00000231463a8420;  1 drivers
v000002314635ca60_0 .net *"_ivl_126", 31 0, L_00000231463a87e0;  1 drivers
v000002314635c600_0 .net *"_ivl_128", 47 0, L_00000231463a6940;  1 drivers
v000002314635c560_0 .net *"_ivl_130", 47 0, L_00000231463a6da0;  1 drivers
v000002314635da00_0 .net *"_ivl_132", 47 0, L_00000231463a6e40;  1 drivers
v000002314635cc40_0 .net *"_ivl_134", 47 0, L_00000231463a6f80;  1 drivers
L_00000231463a8ef0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002314635dbe0_0 .net/2u *"_ivl_138", 1 0, L_00000231463a8ef0;  1 drivers
v000002314635daa0_0 .net *"_ivl_14", 0 0, L_00000231463a7ca0;  1 drivers
v000002314635c740_0 .net *"_ivl_140", 0 0, L_00000231463a72a0;  1 drivers
L_00000231463a8f38 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002314635be80_0 .net/2u *"_ivl_142", 1 0, L_00000231463a8f38;  1 drivers
v000002314635d1e0_0 .net *"_ivl_144", 0 0, L_00000231463a7340;  1 drivers
L_00000231463a8f80 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002314635c7e0_0 .net/2u *"_ivl_146", 1 0, L_00000231463a8f80;  1 drivers
v000002314635d320_0 .net *"_ivl_148", 0 0, L_0000023146402380;  1 drivers
L_00000231463a8fc8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002314635d3c0_0 .net/2u *"_ivl_150", 31 0, L_00000231463a8fc8;  1 drivers
L_00000231463a9010 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002314635dd20_0 .net/2u *"_ivl_152", 31 0, L_00000231463a9010;  1 drivers
v000002314635d500_0 .net *"_ivl_154", 31 0, L_0000023146401d40;  1 drivers
v000002314635d5a0_0 .net *"_ivl_156", 31 0, L_00000231464035a0;  1 drivers
L_00000231463a89e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000231463a29d0_0 .net/2u *"_ivl_16", 4 0, L_00000231463a89e0;  1 drivers
v00000231463a21b0_0 .net *"_ivl_160", 0 0, L_00000231463f0b20;  1 drivers
L_00000231463a90a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231463a2d90_0 .net/2u *"_ivl_162", 31 0, L_00000231463a90a0;  1 drivers
L_00000231463a9178 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000231463a3010_0 .net/2u *"_ivl_166", 5 0, L_00000231463a9178;  1 drivers
v00000231463a2250_0 .net *"_ivl_168", 0 0, L_0000023146403500;  1 drivers
L_00000231463a91c0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000231463a2930_0 .net/2u *"_ivl_170", 5 0, L_00000231463a91c0;  1 drivers
v00000231463a2e30_0 .net *"_ivl_172", 0 0, L_0000023146403640;  1 drivers
v00000231463a31f0_0 .net *"_ivl_175", 0 0, L_00000231463f0b90;  1 drivers
L_00000231463a9208 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000231463a3ab0_0 .net/2u *"_ivl_176", 5 0, L_00000231463a9208;  1 drivers
v00000231463a3fb0_0 .net *"_ivl_178", 0 0, L_00000231464036e0;  1 drivers
v00000231463a3790_0 .net *"_ivl_181", 0 0, L_00000231463f14c0;  1 drivers
L_00000231463a9250 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231463a3bf0_0 .net/2u *"_ivl_182", 15 0, L_00000231463a9250;  1 drivers
v00000231463a2ed0_0 .net *"_ivl_184", 31 0, L_0000023146401980;  1 drivers
v00000231463a2f70_0 .net *"_ivl_187", 0 0, L_0000023146402600;  1 drivers
v00000231463a3c90_0 .net *"_ivl_188", 15 0, L_00000231464030a0;  1 drivers
v00000231463a35b0_0 .net *"_ivl_19", 4 0, L_00000231463a7ac0;  1 drivers
v00000231463a2110_0 .net *"_ivl_190", 31 0, L_0000023146401de0;  1 drivers
v00000231463a2430_0 .net *"_ivl_194", 31 0, L_0000023146402560;  1 drivers
L_00000231463a9298 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231463a2b10_0 .net *"_ivl_197", 25 0, L_00000231463a9298;  1 drivers
L_00000231463a92e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231463a3d30_0 .net/2u *"_ivl_198", 31 0, L_00000231463a92e0;  1 drivers
L_00000231463a8908 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000231463a36f0_0 .net/2u *"_ivl_2", 5 0, L_00000231463a8908;  1 drivers
v00000231463a3dd0_0 .net *"_ivl_20", 4 0, L_00000231463a7480;  1 drivers
v00000231463a24d0_0 .net *"_ivl_200", 0 0, L_0000023146403280;  1 drivers
L_00000231463a9328 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000231463a22f0_0 .net/2u *"_ivl_202", 5 0, L_00000231463a9328;  1 drivers
v00000231463a3e70_0 .net *"_ivl_204", 0 0, L_0000023146401e80;  1 drivers
L_00000231463a9370 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000231463a2570_0 .net/2u *"_ivl_206", 5 0, L_00000231463a9370;  1 drivers
v00000231463a33d0_0 .net *"_ivl_208", 0 0, L_00000231464026a0;  1 drivers
v00000231463a30b0_0 .net *"_ivl_211", 0 0, L_00000231463f13e0;  1 drivers
v00000231463a2610_0 .net *"_ivl_213", 0 0, L_00000231463f1680;  1 drivers
L_00000231463a93b8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000231463a2390_0 .net/2u *"_ivl_214", 5 0, L_00000231463a93b8;  1 drivers
v00000231463a26b0_0 .net *"_ivl_216", 0 0, L_0000023146402a60;  1 drivers
L_00000231463a9400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000231463a27f0_0 .net/2u *"_ivl_218", 31 0, L_00000231463a9400;  1 drivers
v00000231463a2750_0 .net *"_ivl_220", 31 0, L_0000023146402ba0;  1 drivers
v00000231463a2890_0 .net *"_ivl_224", 31 0, L_0000023146401c00;  1 drivers
L_00000231463a9448 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231463a3830_0 .net *"_ivl_227", 25 0, L_00000231463a9448;  1 drivers
L_00000231463a9490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231463a3150_0 .net/2u *"_ivl_228", 31 0, L_00000231463a9490;  1 drivers
v00000231463a3650_0 .net *"_ivl_230", 0 0, L_0000023146403140;  1 drivers
L_00000231463a94d8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000231463a3290_0 .net/2u *"_ivl_232", 5 0, L_00000231463a94d8;  1 drivers
v00000231463a2a70_0 .net *"_ivl_234", 0 0, L_0000023146402ce0;  1 drivers
L_00000231463a9520 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000231463a3b50_0 .net/2u *"_ivl_236", 5 0, L_00000231463a9520;  1 drivers
v00000231463a2bb0_0 .net *"_ivl_238", 0 0, L_0000023146401f20;  1 drivers
v00000231463a3510_0 .net *"_ivl_24", 0 0, L_00000231463f1450;  1 drivers
v00000231463a3f10_0 .net *"_ivl_241", 0 0, L_00000231463f11b0;  1 drivers
v00000231463a3330_0 .net *"_ivl_243", 0 0, L_00000231463f0e30;  1 drivers
L_00000231463a9568 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000231463a3470_0 .net/2u *"_ivl_244", 5 0, L_00000231463a9568;  1 drivers
v00000231463a2c50_0 .net *"_ivl_246", 0 0, L_0000023146402d80;  1 drivers
v00000231463a2cf0_0 .net *"_ivl_248", 31 0, L_0000023146401ca0;  1 drivers
L_00000231463a8a28 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000231463a38d0_0 .net/2u *"_ivl_26", 4 0, L_00000231463a8a28;  1 drivers
v00000231463a3970_0 .net *"_ivl_29", 4 0, L_00000231463a73e0;  1 drivers
v00000231463a3a10_0 .net *"_ivl_32", 0 0, L_00000231463f0f10;  1 drivers
L_00000231463a8a70 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000231463a5c00_0 .net/2u *"_ivl_34", 4 0, L_00000231463a8a70;  1 drivers
v00000231463a4e40_0 .net *"_ivl_37", 4 0, L_00000231463a69e0;  1 drivers
v00000231463a5ca0_0 .net *"_ivl_40", 0 0, L_00000231463f0f80;  1 drivers
L_00000231463a8ab8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231463a4260_0 .net/2u *"_ivl_42", 15 0, L_00000231463a8ab8;  1 drivers
v00000231463a46c0_0 .net *"_ivl_45", 15 0, L_00000231463a7d40;  1 drivers
v00000231463a48a0_0 .net *"_ivl_48", 0 0, L_00000231463f1530;  1 drivers
v00000231463a5660_0 .net *"_ivl_5", 5 0, L_00000231463a6bc0;  1 drivers
L_00000231463a8b00 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231463a5de0_0 .net/2u *"_ivl_50", 36 0, L_00000231463a8b00;  1 drivers
L_00000231463a8b48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231463a5700_0 .net/2u *"_ivl_52", 31 0, L_00000231463a8b48;  1 drivers
v00000231463a4c60_0 .net *"_ivl_55", 4 0, L_00000231463a8560;  1 drivers
v00000231463a5d40_0 .net *"_ivl_56", 36 0, L_00000231463a7de0;  1 drivers
v00000231463a4bc0_0 .net *"_ivl_58", 36 0, L_00000231463a7f20;  1 drivers
v00000231463a52a0_0 .net *"_ivl_62", 0 0, L_00000231463f15a0;  1 drivers
L_00000231463a8b90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000231463a57a0_0 .net/2u *"_ivl_64", 5 0, L_00000231463a8b90;  1 drivers
v00000231463a4da0_0 .net *"_ivl_67", 5 0, L_00000231463a8600;  1 drivers
v00000231463a4440_0 .net *"_ivl_70", 0 0, L_00000231463f0c70;  1 drivers
L_00000231463a8bd8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231463a41c0_0 .net/2u *"_ivl_72", 57 0, L_00000231463a8bd8;  1 drivers
L_00000231463a8c20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231463a5ac0_0 .net/2u *"_ivl_74", 31 0, L_00000231463a8c20;  1 drivers
v00000231463a53e0_0 .net *"_ivl_77", 25 0, L_00000231463a7fc0;  1 drivers
v00000231463a5e80_0 .net *"_ivl_78", 57 0, L_00000231463a7660;  1 drivers
v00000231463a4580_0 .net *"_ivl_8", 0 0, L_00000231463f1300;  1 drivers
v00000231463a5fc0_0 .net *"_ivl_80", 57 0, L_00000231463a7700;  1 drivers
L_00000231463a8c68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000231463a4620_0 .net/2u *"_ivl_84", 31 0, L_00000231463a8c68;  1 drivers
L_00000231463a8cb0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000231463a4f80_0 .net/2u *"_ivl_88", 5 0, L_00000231463a8cb0;  1 drivers
v00000231463a44e0_0 .net *"_ivl_90", 0 0, L_00000231463a6ee0;  1 drivers
L_00000231463a8cf8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000231463a5480_0 .net/2u *"_ivl_92", 5 0, L_00000231463a8cf8;  1 drivers
v00000231463a5840_0 .net *"_ivl_94", 0 0, L_00000231463a6c60;  1 drivers
v00000231463a4b20_0 .net *"_ivl_97", 0 0, L_00000231463f0ce0;  1 drivers
v00000231463a58e0_0 .net *"_ivl_98", 47 0, L_00000231463a7020;  1 drivers
v00000231463a5f20_0 .net "adderResult", 31 0, L_00000231463a7200;  1 drivers
v00000231463a5520_0 .net "address", 31 0, L_00000231463a7160;  1 drivers
v00000231463a4760_0 .net "clk", 0 0, L_00000231463f0ea0;  alias, 1 drivers
v00000231463a55c0_0 .var "cycles_consumed", 31 0;
o0000023146361048 .functor BUFZ 1, C4<z>; HiZ drive
v00000231463a4ee0_0 .net "excep_flag", 0 0, o0000023146361048;  0 drivers
v00000231463a4940_0 .net "extImm", 31 0, L_0000023146403780;  1 drivers
v00000231463a4d00_0 .net "funct", 5 0, L_00000231463a82e0;  1 drivers
v00000231463a5340_0 .net "hlt", 0 0, v0000023146326eb0_0;  1 drivers
v00000231463a4120_0 .net "imm", 15 0, L_00000231463a6d00;  1 drivers
v00000231463a5b60_0 .net "immediate", 31 0, L_0000023146402880;  1 drivers
v00000231463a4800_0 .net "input_clk", 0 0, v00000231463a6b20_0;  1 drivers
v00000231463a5980_0 .net "instruction", 31 0, L_0000023146402920;  1 drivers
v00000231463a5a20_0 .net "memoryReadData", 31 0, v00000231463a0880_0;  1 drivers
v00000231463a4300_0 .net "nextPC", 31 0, L_0000023146403320;  1 drivers
v00000231463a43a0_0 .net "opcode", 5 0, L_00000231463a86a0;  1 drivers
v00000231463a5020_0 .net "rd", 4 0, L_00000231463a7b60;  1 drivers
v00000231463a49e0_0 .net "readData1", 31 0, L_00000231463f1370;  1 drivers
v00000231463a4a80_0 .net "readData1_w", 31 0, L_0000023146402e20;  1 drivers
v00000231463a50c0_0 .net "readData2", 31 0, L_00000231463f0dc0;  1 drivers
v00000231463a5160_0 .net "rs", 4 0, L_00000231463a8100;  1 drivers
v00000231463a5200_0 .net "rst", 0 0, v00000231463a7c00_0;  1 drivers
v00000231463a78e0_0 .net "rt", 4 0, L_00000231463a7980;  1 drivers
v00000231463a8380_0 .net "shamt", 31 0, L_00000231463a7e80;  1 drivers
v00000231463a7520_0 .net "wire_instruction", 31 0, L_00000231463f1610;  1 drivers
v00000231463a6a80_0 .net "writeData", 31 0, L_0000023146402ec0;  1 drivers
v00000231463a7a20_0 .net "zero", 0 0, L_00000231464031e0;  1 drivers
L_00000231463a6bc0 .part L_0000023146402920, 26, 6;
L_00000231463a86a0 .functor MUXZ 6, L_00000231463a6bc0, L_00000231463a8908, L_0000023146307d10, C4<>;
L_00000231463a7ca0 .cmp/eq 6, L_00000231463a86a0, L_00000231463a8998;
L_00000231463a7ac0 .part L_0000023146402920, 11, 5;
L_00000231463a7480 .functor MUXZ 5, L_00000231463a7ac0, L_00000231463a89e0, L_00000231463a7ca0, C4<>;
L_00000231463a7b60 .functor MUXZ 5, L_00000231463a7480, L_00000231463a8950, L_00000231463f1300, C4<>;
L_00000231463a73e0 .part L_0000023146402920, 21, 5;
L_00000231463a8100 .functor MUXZ 5, L_00000231463a73e0, L_00000231463a8a28, L_00000231463f1450, C4<>;
L_00000231463a69e0 .part L_0000023146402920, 16, 5;
L_00000231463a7980 .functor MUXZ 5, L_00000231463a69e0, L_00000231463a8a70, L_00000231463f0f10, C4<>;
L_00000231463a7d40 .part L_0000023146402920, 0, 16;
L_00000231463a6d00 .functor MUXZ 16, L_00000231463a7d40, L_00000231463a8ab8, L_00000231463f0f80, C4<>;
L_00000231463a8560 .part L_0000023146402920, 6, 5;
L_00000231463a7de0 .concat [ 5 32 0 0], L_00000231463a8560, L_00000231463a8b48;
L_00000231463a7f20 .functor MUXZ 37, L_00000231463a7de0, L_00000231463a8b00, L_00000231463f1530, C4<>;
L_00000231463a7e80 .part L_00000231463a7f20, 0, 32;
L_00000231463a8600 .part L_0000023146402920, 0, 6;
L_00000231463a82e0 .functor MUXZ 6, L_00000231463a8600, L_00000231463a8b90, L_00000231463f15a0, C4<>;
L_00000231463a7fc0 .part L_0000023146402920, 0, 26;
L_00000231463a7660 .concat [ 26 32 0 0], L_00000231463a7fc0, L_00000231463a8c20;
L_00000231463a7700 .functor MUXZ 58, L_00000231463a7660, L_00000231463a8bd8, L_00000231463f0c70, C4<>;
L_00000231463a7160 .part L_00000231463a7700, 0, 32;
L_00000231463a70c0 .arith/sum 32, v000002314635bf20_0, L_00000231463a8c68;
L_00000231463a6ee0 .cmp/eq 6, L_00000231463a86a0, L_00000231463a8cb0;
L_00000231463a6c60 .cmp/eq 6, L_00000231463a86a0, L_00000231463a8cf8;
L_00000231463a7020 .concat [ 32 16 0 0], L_00000231463a7160, L_00000231463a8d40;
L_00000231463a8740 .concat [ 6 26 0 0], L_00000231463a86a0, L_00000231463a8d88;
L_00000231463a8060 .cmp/eq 32, L_00000231463a8740, L_00000231463a8dd0;
L_00000231463a81a0 .cmp/eq 6, L_00000231463a82e0, L_00000231463a8e18;
L_00000231463a7840 .concat [ 32 16 0 0], L_00000231463f1370, L_00000231463a8e60;
L_00000231463a8240 .concat [ 32 16 0 0], v000002314635bf20_0, L_00000231463a8ea8;
L_00000231463a8420 .part L_00000231463a6d00, 15, 1;
LS_00000231463a87e0_0_0 .concat [ 1 1 1 1], L_00000231463a8420, L_00000231463a8420, L_00000231463a8420, L_00000231463a8420;
LS_00000231463a87e0_0_4 .concat [ 1 1 1 1], L_00000231463a8420, L_00000231463a8420, L_00000231463a8420, L_00000231463a8420;
LS_00000231463a87e0_0_8 .concat [ 1 1 1 1], L_00000231463a8420, L_00000231463a8420, L_00000231463a8420, L_00000231463a8420;
LS_00000231463a87e0_0_12 .concat [ 1 1 1 1], L_00000231463a8420, L_00000231463a8420, L_00000231463a8420, L_00000231463a8420;
LS_00000231463a87e0_0_16 .concat [ 1 1 1 1], L_00000231463a8420, L_00000231463a8420, L_00000231463a8420, L_00000231463a8420;
LS_00000231463a87e0_0_20 .concat [ 1 1 1 1], L_00000231463a8420, L_00000231463a8420, L_00000231463a8420, L_00000231463a8420;
LS_00000231463a87e0_0_24 .concat [ 1 1 1 1], L_00000231463a8420, L_00000231463a8420, L_00000231463a8420, L_00000231463a8420;
LS_00000231463a87e0_0_28 .concat [ 1 1 1 1], L_00000231463a8420, L_00000231463a8420, L_00000231463a8420, L_00000231463a8420;
LS_00000231463a87e0_1_0 .concat [ 4 4 4 4], LS_00000231463a87e0_0_0, LS_00000231463a87e0_0_4, LS_00000231463a87e0_0_8, LS_00000231463a87e0_0_12;
LS_00000231463a87e0_1_4 .concat [ 4 4 4 4], LS_00000231463a87e0_0_16, LS_00000231463a87e0_0_20, LS_00000231463a87e0_0_24, LS_00000231463a87e0_0_28;
L_00000231463a87e0 .concat [ 16 16 0 0], LS_00000231463a87e0_1_0, LS_00000231463a87e0_1_4;
L_00000231463a6940 .concat [ 16 32 0 0], L_00000231463a6d00, L_00000231463a87e0;
L_00000231463a6da0 .arith/sum 48, L_00000231463a8240, L_00000231463a6940;
L_00000231463a6e40 .functor MUXZ 48, L_00000231463a6da0, L_00000231463a7840, L_00000231463f0ff0, C4<>;
L_00000231463a6f80 .functor MUXZ 48, L_00000231463a6e40, L_00000231463a7020, L_00000231463f0ce0, C4<>;
L_00000231463a7200 .part L_00000231463a6f80, 0, 32;
L_00000231463a72a0 .cmp/eq 2, v00000231463a0a60_0, L_00000231463a8ef0;
L_00000231463a7340 .cmp/eq 2, v00000231463a0a60_0, L_00000231463a8f38;
L_0000023146402380 .cmp/eq 2, v00000231463a0a60_0, L_00000231463a8f80;
L_0000023146401d40 .functor MUXZ 32, L_00000231463a9010, L_00000231463a8fc8, L_0000023146402380, C4<>;
L_00000231464035a0 .functor MUXZ 32, L_0000023146401d40, L_00000231463a7200, L_00000231463a7340, C4<>;
L_0000023146403320 .functor MUXZ 32, L_00000231464035a0, L_00000231463a70c0, L_00000231463a72a0, C4<>;
L_0000023146402920 .functor MUXZ 32, L_00000231463f1610, L_00000231463a90a0, L_00000231463f0b20, C4<>;
L_0000023146403500 .cmp/eq 6, L_00000231463a86a0, L_00000231463a9178;
L_0000023146403640 .cmp/eq 6, L_00000231463a86a0, L_00000231463a91c0;
L_00000231464036e0 .cmp/eq 6, L_00000231463a86a0, L_00000231463a9208;
L_0000023146401980 .concat [ 16 16 0 0], L_00000231463a6d00, L_00000231463a9250;
L_0000023146402600 .part L_00000231463a6d00, 15, 1;
LS_00000231464030a0_0_0 .concat [ 1 1 1 1], L_0000023146402600, L_0000023146402600, L_0000023146402600, L_0000023146402600;
LS_00000231464030a0_0_4 .concat [ 1 1 1 1], L_0000023146402600, L_0000023146402600, L_0000023146402600, L_0000023146402600;
LS_00000231464030a0_0_8 .concat [ 1 1 1 1], L_0000023146402600, L_0000023146402600, L_0000023146402600, L_0000023146402600;
LS_00000231464030a0_0_12 .concat [ 1 1 1 1], L_0000023146402600, L_0000023146402600, L_0000023146402600, L_0000023146402600;
L_00000231464030a0 .concat [ 4 4 4 4], LS_00000231464030a0_0_0, LS_00000231464030a0_0_4, LS_00000231464030a0_0_8, LS_00000231464030a0_0_12;
L_0000023146401de0 .concat [ 16 16 0 0], L_00000231463a6d00, L_00000231464030a0;
L_0000023146403780 .functor MUXZ 32, L_0000023146401de0, L_0000023146401980, L_00000231463f14c0, C4<>;
L_0000023146402560 .concat [ 6 26 0 0], L_00000231463a86a0, L_00000231463a9298;
L_0000023146403280 .cmp/eq 32, L_0000023146402560, L_00000231463a92e0;
L_0000023146401e80 .cmp/eq 6, L_00000231463a82e0, L_00000231463a9328;
L_00000231464026a0 .cmp/eq 6, L_00000231463a82e0, L_00000231463a9370;
L_0000023146402a60 .cmp/eq 6, L_00000231463a86a0, L_00000231463a93b8;
L_0000023146402ba0 .functor MUXZ 32, L_0000023146403780, L_00000231463a9400, L_0000023146402a60, C4<>;
L_0000023146402880 .functor MUXZ 32, L_0000023146402ba0, L_00000231463a7e80, L_00000231463f1680, C4<>;
L_0000023146401c00 .concat [ 6 26 0 0], L_00000231463a86a0, L_00000231463a9448;
L_0000023146403140 .cmp/eq 32, L_0000023146401c00, L_00000231463a9490;
L_0000023146402ce0 .cmp/eq 6, L_00000231463a82e0, L_00000231463a94d8;
L_0000023146401f20 .cmp/eq 6, L_00000231463a82e0, L_00000231463a9520;
L_0000023146402d80 .cmp/eq 6, L_00000231463a86a0, L_00000231463a9568;
L_0000023146401ca0 .functor MUXZ 32, L_00000231463f1370, v000002314635bf20_0, L_0000023146402d80, C4<>;
L_0000023146402e20 .functor MUXZ 32, L_0000023146401ca0, L_00000231463f0dc0, L_00000231463f0e30, C4<>;
S_00000231462c4320 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_00000231462c4190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023146337d10 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000231463f10d0 .functor NOT 1, v0000023146327130_0, C4<0>, C4<0>, C4<0>;
v0000023146327e50_0 .net *"_ivl_0", 0 0, L_00000231463f10d0;  1 drivers
v00000231463287b0_0 .net "in1", 31 0, L_00000231463f0dc0;  alias, 1 drivers
v0000023146327f90_0 .net "in2", 31 0, L_0000023146402880;  alias, 1 drivers
v0000023146328ad0_0 .net "out", 31 0, L_0000023146401a20;  alias, 1 drivers
v0000023146327090_0 .net "s", 0 0, v0000023146327130_0;  alias, 1 drivers
L_0000023146401a20 .functor MUXZ 32, L_0000023146402880, L_00000231463f0dc0, L_00000231463f10d0, C4<>;
S_00000231462729c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_00000231462c4190;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000231463572a0 .param/l "RType" 0 4 2, C4<000000>;
P_00000231463572d8 .param/l "add" 0 4 5, C4<100000>;
P_0000023146357310 .param/l "addi" 0 4 8, C4<001000>;
P_0000023146357348 .param/l "addu" 0 4 5, C4<100001>;
P_0000023146357380 .param/l "and_" 0 4 5, C4<100100>;
P_00000231463573b8 .param/l "andi" 0 4 8, C4<001100>;
P_00000231463573f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000023146357428 .param/l "bne" 0 4 10, C4<000101>;
P_0000023146357460 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023146357498 .param/l "j" 0 4 12, C4<000010>;
P_00000231463574d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000023146357508 .param/l "jr" 0 4 6, C4<001000>;
P_0000023146357540 .param/l "lw" 0 4 8, C4<100011>;
P_0000023146357578 .param/l "nor_" 0 4 5, C4<100111>;
P_00000231463575b0 .param/l "or_" 0 4 5, C4<100101>;
P_00000231463575e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000023146357620 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023146357658 .param/l "sll" 0 4 6, C4<000000>;
P_0000023146357690 .param/l "slt" 0 4 5, C4<101010>;
P_00000231463576c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000023146357700 .param/l "srl" 0 4 6, C4<000010>;
P_0000023146357738 .param/l "sub" 0 4 5, C4<100010>;
P_0000023146357770 .param/l "subu" 0 4 5, C4<100011>;
P_00000231463577a8 .param/l "sw" 0 4 8, C4<101011>;
P_00000231463577e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023146357818 .param/l "xori" 0 4 8, C4<001110>;
v0000023146328350_0 .var "ALUOp", 3 0;
v0000023146327130_0 .var "ALUSrc", 0 0;
v0000023146326d70_0 .var "MemReadEn", 0 0;
v0000023146326cd0_0 .var "MemWriteEn", 0 0;
v0000023146328030_0 .var "MemtoReg", 0 0;
v00000231463280d0_0 .var "RegDst", 0 0;
v0000023146327270_0 .var "RegWriteEn", 0 0;
v0000023146327310_0 .net "funct", 5 0, L_00000231463a82e0;  alias, 1 drivers
v0000023146326eb0_0 .var "hlt", 0 0;
v00000231463273b0_0 .net "opcode", 5 0, L_00000231463a86a0;  alias, 1 drivers
v0000023146328210_0 .net "rst", 0 0, v00000231463a7c00_0;  alias, 1 drivers
E_0000023146337650 .event anyedge, v0000023146328210_0, v00000231463273b0_0, v0000023146327310_0;
S_0000023146272b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_00000231462c4190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000023146337b10 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000231463f1610 .functor BUFZ 32, L_00000231464029c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023146326f50_0 .net "Data_Out", 31 0, L_00000231463f1610;  alias, 1 drivers
v00000231463282b0 .array "InstMem", 0 1023, 31 0;
v00000231463283f0_0 .net *"_ivl_0", 31 0, L_00000231464029c0;  1 drivers
v0000023146328490_0 .net *"_ivl_3", 9 0, L_0000023146401b60;  1 drivers
v0000023146328530_0 .net *"_ivl_4", 11 0, L_0000023146402c40;  1 drivers
L_00000231463a9058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023146306ca0_0 .net *"_ivl_7", 1 0, L_00000231463a9058;  1 drivers
v0000023146305120_0 .net "addr", 31 0, v000002314635bf20_0;  alias, 1 drivers
v00000231463a16e0_0 .var/i "i", 31 0;
L_00000231464029c0 .array/port v00000231463282b0, L_0000023146402c40;
L_0000023146401b60 .part v000002314635bf20_0, 0, 10;
L_0000023146402c40 .concat [ 10 2 0 0], L_0000023146401b60, L_00000231463a9058;
S_00000231462c1830 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_00000231462c4190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000231463f1370 .functor BUFZ 32, L_00000231464027e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000231463f0dc0 .functor BUFZ 32, L_0000023146403820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000231463a1f00_0 .net *"_ivl_0", 31 0, L_00000231464027e0;  1 drivers
v00000231463a1780_0 .net *"_ivl_10", 6 0, L_0000023146402420;  1 drivers
L_00000231463a9130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000231463a1820_0 .net *"_ivl_13", 1 0, L_00000231463a9130;  1 drivers
v00000231463a18c0_0 .net *"_ivl_2", 6 0, L_0000023146402b00;  1 drivers
L_00000231463a90e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000231463a0920_0 .net *"_ivl_5", 1 0, L_00000231463a90e8;  1 drivers
v00000231463a15a0_0 .net *"_ivl_8", 31 0, L_0000023146403820;  1 drivers
v00000231463a1aa0_0 .net "clk", 0 0, L_00000231463f0ea0;  alias, 1 drivers
v00000231463a1500_0 .var/i "i", 31 0;
v00000231463a1960_0 .net "readData1", 31 0, L_00000231463f1370;  alias, 1 drivers
v00000231463a0240_0 .net "readData2", 31 0, L_00000231463f0dc0;  alias, 1 drivers
v00000231463a0d80_0 .net "readRegister1", 4 0, L_00000231463a8100;  alias, 1 drivers
v00000231463a1320_0 .net "readRegister2", 4 0, L_00000231463a7980;  alias, 1 drivers
v00000231463a04c0 .array "registers", 31 0, 31 0;
v00000231463a09c0_0 .net "rst", 0 0, v00000231463a7c00_0;  alias, 1 drivers
v00000231463a0100_0 .net "we", 0 0, v0000023146327270_0;  alias, 1 drivers
v00000231463a1dc0_0 .net "writeData", 31 0, L_0000023146402ec0;  alias, 1 drivers
v00000231463a02e0_0 .net "writeRegister", 4 0, L_00000231464024c0;  alias, 1 drivers
E_0000023146336f90/0 .event negedge, v0000023146328210_0;
E_0000023146336f90/1 .event posedge, v00000231463a1aa0_0;
E_0000023146336f90 .event/or E_0000023146336f90/0, E_0000023146336f90/1;
L_00000231464027e0 .array/port v00000231463a04c0, L_0000023146402b00;
L_0000023146402b00 .concat [ 5 2 0 0], L_00000231463a8100, L_00000231463a90e8;
L_0000023146403820 .array/port v00000231463a04c0, L_0000023146402420;
L_0000023146402420 .concat [ 5 2 0 0], L_00000231463a7980, L_00000231463a9130;
S_00000231462c19c0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000231462c1830;
 .timescale 0 0;
v00000231463a0e20_0 .var/i "i", 31 0;
S_00000231462ad9d0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_00000231462c4190;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000231463372d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000231463f0d50 .functor NOT 1, v00000231463280d0_0, C4<0>, C4<0>, C4<0>;
v00000231463a13c0_0 .net *"_ivl_0", 0 0, L_00000231463f0d50;  1 drivers
v00000231463a0ce0_0 .net "in1", 4 0, L_00000231463a7980;  alias, 1 drivers
v00000231463a1c80_0 .net "in2", 4 0, L_00000231463a7b60;  alias, 1 drivers
v00000231463a0380_0 .net "out", 4 0, L_00000231464024c0;  alias, 1 drivers
v00000231463a1280_0 .net "s", 0 0, v00000231463280d0_0;  alias, 1 drivers
L_00000231464024c0 .functor MUXZ 5, L_00000231463a7b60, L_00000231463a7980, L_00000231463f0d50, C4<>;
S_00000231462adb60 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_00000231462c4190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023146337c10 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000231463f16f0 .functor NOT 1, v0000023146328030_0, C4<0>, C4<0>, C4<0>;
v00000231463a01a0_0 .net *"_ivl_0", 0 0, L_00000231463f16f0;  1 drivers
v00000231463a1a00_0 .net "in1", 31 0, v00000231463a0c40_0;  alias, 1 drivers
v00000231463a1b40_0 .net "in2", 31 0, v00000231463a0880_0;  alias, 1 drivers
v00000231463a1460_0 .net "out", 31 0, L_0000023146402ec0;  alias, 1 drivers
v00000231463a1640_0 .net "s", 0 0, v0000023146328030_0;  alias, 1 drivers
L_0000023146402ec0 .functor MUXZ 32, v00000231463a0880_0, v00000231463a0c40_0, L_00000231463f16f0, C4<>;
S_00000231462f5f20 .scope module, "alu" "ALU" 3 88, 9 1 0, S_00000231462c4190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000231462f60b0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000231462f60e8 .param/l "AND" 0 9 12, C4<0010>;
P_00000231462f6120 .param/l "NOR" 0 9 12, C4<0101>;
P_00000231462f6158 .param/l "OR" 0 9 12, C4<0011>;
P_00000231462f6190 .param/l "SGT" 0 9 12, C4<0111>;
P_00000231462f61c8 .param/l "SLL" 0 9 12, C4<1000>;
P_00000231462f6200 .param/l "SLT" 0 9 12, C4<0110>;
P_00000231462f6238 .param/l "SRL" 0 9 12, C4<1001>;
P_00000231462f6270 .param/l "SUB" 0 9 12, C4<0001>;
P_00000231462f62a8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000231462f62e0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000231462f6318 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000231463a95b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231463a1e60_0 .net/2u *"_ivl_0", 31 0, L_00000231463a95b0;  1 drivers
v00000231463a0ec0_0 .net "opSel", 3 0, v0000023146328350_0;  alias, 1 drivers
v00000231463a1fa0_0 .net "operand1", 31 0, L_0000023146402e20;  alias, 1 drivers
v00000231463a0ba0_0 .net "operand2", 31 0, L_0000023146401a20;  alias, 1 drivers
v00000231463a0c40_0 .var "result", 31 0;
v00000231463a1140_0 .net "zero", 0 0, L_00000231464031e0;  alias, 1 drivers
E_0000023146337810 .event anyedge, v0000023146328350_0, v00000231463a1fa0_0, v0000023146328ad0_0;
L_00000231464031e0 .cmp/eq 32, v00000231463a0c40_0, L_00000231463a95b0;
S_00000231462de540 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_00000231462c4190;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000023146357860 .param/l "RType" 0 4 2, C4<000000>;
P_0000023146357898 .param/l "add" 0 4 5, C4<100000>;
P_00000231463578d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000023146357908 .param/l "addu" 0 4 5, C4<100001>;
P_0000023146357940 .param/l "and_" 0 4 5, C4<100100>;
P_0000023146357978 .param/l "andi" 0 4 8, C4<001100>;
P_00000231463579b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000231463579e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000023146357a20 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023146357a58 .param/l "j" 0 4 12, C4<000010>;
P_0000023146357a90 .param/l "jal" 0 4 12, C4<000011>;
P_0000023146357ac8 .param/l "jr" 0 4 6, C4<001000>;
P_0000023146357b00 .param/l "lw" 0 4 8, C4<100011>;
P_0000023146357b38 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023146357b70 .param/l "or_" 0 4 5, C4<100101>;
P_0000023146357ba8 .param/l "ori" 0 4 8, C4<001101>;
P_0000023146357be0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023146357c18 .param/l "sll" 0 4 6, C4<000000>;
P_0000023146357c50 .param/l "slt" 0 4 5, C4<101010>;
P_0000023146357c88 .param/l "slti" 0 4 8, C4<101010>;
P_0000023146357cc0 .param/l "srl" 0 4 6, C4<000010>;
P_0000023146357cf8 .param/l "sub" 0 4 5, C4<100010>;
P_0000023146357d30 .param/l "subu" 0 4 5, C4<100011>;
P_0000023146357d68 .param/l "sw" 0 4 8, C4<101011>;
P_0000023146357da0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023146357dd8 .param/l "xori" 0 4 8, C4<001110>;
v00000231463a0a60_0 .var "PCsrc", 1 0;
v00000231463a1be0_0 .net "excep_flag", 0 0, o0000023146361048;  alias, 0 drivers
v00000231463a0420_0 .net "funct", 5 0, L_00000231463a82e0;  alias, 1 drivers
v00000231463a0560_0 .net "opcode", 5 0, L_00000231463a86a0;  alias, 1 drivers
v00000231463a0600_0 .net "operand1", 31 0, L_00000231463f1370;  alias, 1 drivers
v00000231463a0f60_0 .net "operand2", 31 0, L_0000023146401a20;  alias, 1 drivers
v00000231463a06a0_0 .net "rst", 0 0, v00000231463a7c00_0;  alias, 1 drivers
E_00000231463374d0/0 .event anyedge, v0000023146328210_0, v00000231463a1be0_0, v00000231463273b0_0, v00000231463a1960_0;
E_00000231463374d0/1 .event anyedge, v0000023146328ad0_0, v0000023146327310_0;
E_00000231463374d0 .event/or E_00000231463374d0/0, E_00000231463374d0/1;
S_00000231462de6d0 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_00000231462c4190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000231463a1000 .array "DataMem", 0 1023, 31 0;
v00000231463a0b00_0 .net "address", 31 0, v00000231463a0c40_0;  alias, 1 drivers
v00000231463a10a0_0 .net "clock", 0 0, L_00000231463f1290;  1 drivers
v00000231463a0740_0 .net "data", 31 0, L_00000231463f0dc0;  alias, 1 drivers
v00000231463a07e0_0 .var/i "i", 31 0;
v00000231463a0880_0 .var "q", 31 0;
v00000231463a11e0_0 .net "rden", 0 0, v0000023146326d70_0;  alias, 1 drivers
v000002314635c6a0_0 .net "wren", 0 0, v0000023146326cd0_0;  alias, 1 drivers
E_0000023146336e10 .event posedge, v00000231463a10a0_0;
S_00000231462a6ac0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_00000231462c4190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000023146337210 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002314635c420_0 .net "PCin", 31 0, L_0000023146403320;  alias, 1 drivers
v000002314635bf20_0 .var "PCout", 31 0;
v000002314635cd80_0 .net "clk", 0 0, L_00000231463f0ea0;  alias, 1 drivers
v000002314635d960_0 .net "rst", 0 0, v00000231463a7c00_0;  alias, 1 drivers
    .scope S_00000231462de540;
T_0 ;
    %wait E_00000231463374d0;
    %load/vec4 v00000231463a06a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000231463a0a60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000231463a1be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000231463a0a60_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000231463a0560_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000231463a0600_0;
    %load/vec4 v00000231463a0f60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v00000231463a0560_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v00000231463a0600_0;
    %load/vec4 v00000231463a0f60_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v00000231463a0560_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000231463a0560_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000231463a0560_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v00000231463a0420_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000231463a0a60_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000231463a0a60_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000231462a6ac0;
T_1 ;
    %wait E_0000023146336f90;
    %load/vec4 v000002314635d960_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002314635bf20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002314635c420_0;
    %assign/vec4 v000002314635bf20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023146272b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231463a16e0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000231463a16e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000231463a16e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %load/vec4 v00000231463a16e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000231463a16e0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463282b0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000231462729c0;
T_3 ;
    %wait E_0000023146337650;
    %load/vec4 v0000023146328210_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000023146326eb0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000023146328350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023146327130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023146327270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023146326cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023146328030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023146326d70_0, 0;
    %assign/vec4 v00000231463280d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000023146326eb0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000023146328350_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000023146327130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023146327270_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023146326cd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023146328030_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023146326d70_0, 0, 1;
    %store/vec4 v00000231463280d0_0, 0, 1;
    %load/vec4 v00000231463273b0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146326eb0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000231463280d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146327270_0, 0;
    %load/vec4 v0000023146327310_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023146328350_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023146328350_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023146328350_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023146328350_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023146328350_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023146328350_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023146328350_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000023146328350_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023146328350_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000023146328350_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146327130_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000023146328350_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146327130_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000023146328350_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023146328350_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146327270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000231463280d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146327130_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146327270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231463280d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146327130_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023146328350_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146327270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146327130_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023146328350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146327270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146327130_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023146328350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146327270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146327130_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023146328350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146327270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146327130_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146326d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146327270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146327130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146328030_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146326cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023146327130_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023146328350_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023146328350_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000231462c1830;
T_4 ;
    %wait E_0000023146336f90;
    %fork t_1, S_00000231462c19c0;
    %jmp t_0;
    .scope S_00000231462c19c0;
t_1 ;
    %load/vec4 v00000231463a09c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231463a0e20_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000231463a0e20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000231463a0e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463a04c0, 0, 4;
    %load/vec4 v00000231463a0e20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000231463a0e20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000231463a0100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000231463a1dc0_0;
    %load/vec4 v00000231463a02e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463a04c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463a04c0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000231462c1830;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000231462c1830;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231463a1500_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000231463a1500_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000231463a1500_0;
    %ix/getv/s 4, v00000231463a1500_0;
    %load/vec4a v00000231463a04c0, 4;
    %ix/getv/s 4, v00000231463a1500_0;
    %load/vec4a v00000231463a04c0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000231463a1500_0;
    %addi 1, 0, 32;
    %store/vec4 v00000231463a1500_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000231462f5f20;
T_6 ;
    %wait E_0000023146337810;
    %load/vec4 v00000231463a0ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000231463a0c40_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000231463a1fa0_0;
    %load/vec4 v00000231463a0ba0_0;
    %add;
    %assign/vec4 v00000231463a0c40_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000231463a1fa0_0;
    %load/vec4 v00000231463a0ba0_0;
    %sub;
    %assign/vec4 v00000231463a0c40_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000231463a1fa0_0;
    %load/vec4 v00000231463a0ba0_0;
    %and;
    %assign/vec4 v00000231463a0c40_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000231463a1fa0_0;
    %load/vec4 v00000231463a0ba0_0;
    %or;
    %assign/vec4 v00000231463a0c40_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000231463a1fa0_0;
    %load/vec4 v00000231463a0ba0_0;
    %xor;
    %assign/vec4 v00000231463a0c40_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000231463a1fa0_0;
    %load/vec4 v00000231463a0ba0_0;
    %or;
    %inv;
    %assign/vec4 v00000231463a0c40_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000231463a1fa0_0;
    %load/vec4 v00000231463a0ba0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000231463a0c40_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000231463a0ba0_0;
    %load/vec4 v00000231463a1fa0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000231463a0c40_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000231463a1fa0_0;
    %ix/getv 4, v00000231463a0ba0_0;
    %shiftl 4;
    %assign/vec4 v00000231463a0c40_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000231463a1fa0_0;
    %ix/getv 4, v00000231463a0ba0_0;
    %shiftr 4;
    %assign/vec4 v00000231463a0c40_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000231462de6d0;
T_7 ;
    %wait E_0000023146336e10;
    %load/vec4 v00000231463a11e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000231463a0b00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000231463a1000, 4;
    %assign/vec4 v00000231463a0880_0, 0;
T_7.0 ;
    %load/vec4 v000002314635c6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000231463a0740_0;
    %ix/getv 3, v00000231463a0b00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463a1000, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000231462de6d0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231463a07e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000231463a07e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000231463a07e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463a1000, 0, 4;
    %load/vec4 v00000231463a07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000231463a07e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463a1000, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463a1000, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463a1000, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463a1000, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463a1000, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463a1000, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463a1000, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463a1000, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463a1000, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231463a1000, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000231462de6d0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231463a07e0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000231463a07e0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000231463a07e0_0;
    %load/vec4a v00000231463a1000, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000231463a07e0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000231463a07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000231463a07e0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000231462c4190;
T_10 ;
    %wait E_0000023146336f90;
    %load/vec4 v00000231463a5200_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000231463a55c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000231463a55c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000231463a55c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000231463243d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231463a6b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231463a7c00_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000231463243d0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000231463a6b20_0;
    %inv;
    %assign/vec4 v00000231463a6b20_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000231463243d0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231463a7c00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231463a7c00_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000231463a84c0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
