
5. Printing statistics.

=== $paramod$7f0a320bc5e26b892d2fafdb055ed84c02c7ec6b\myproject_mul_16s_11ns_26_2_0 ===

   Number of wires:                  6
   Number of wire bits:             56
   Number of public wires:           6
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== $paramod$ba914997bfc9b4edf1973d51a5957c60a5cecff0\myproject_mul_16s_12ns_26_2_0 ===

   Number of wires:                  6
   Number of wire bits:             57
   Number of public wires:           6
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== $paramod$c930608449b9447e164d2770ef98965886712494\myproject_mul_16s_13ns_26_2_0 ===

   Number of wires:                  6
   Number of wire bits:             58
   Number of public wires:           6
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== myproject_mul_16s_11ns_26_2_0_MulnS_1 ===

   Number of wires:                  6
   Number of wire bits:             81
   Number of public wires:           6
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe                          26
     $mul                           26

=== myproject_mul_16s_12ns_26_2_0_MulnS_0 ===

   Number of wires:                  6
   Number of wire bits:             82
   Number of public wires:           6
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe                          26
     $mul                           26

=== myproject_mul_16s_13ns_26_2_0_MulnS_2 ===

   Number of wires:                  6
   Number of wire bits:             83
   Number of public wires:           6
   Number of public wire bits:      83
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe                          26
     $mul                           26

=== normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 ===

   Number of wires:                590
   Number of wire bits:           8842
   Number of public wires:         590
   Number of public wire bits:    8842
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                389
     $add                         1102
     $dff                         1025
     $dffe                        2096
     $mux                         1025

=== design hierarchy ===

   normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1      1
     $paramod$7f0a320bc5e26b892d2fafdb055ed84c02c7ec6b\myproject_mul_16s_11ns_26_2_0      0
       myproject_mul_16s_11ns_26_2_0_MulnS_1      0
     $paramod$ba914997bfc9b4edf1973d51a5957c60a5cecff0\myproject_mul_16s_12ns_26_2_0      0
       myproject_mul_16s_12ns_26_2_0_MulnS_0      0
     $paramod$c930608449b9447e164d2770ef98965886712494\myproject_mul_16s_13ns_26_2_0      0
       myproject_mul_16s_13ns_26_2_0_MulnS_2      0

   Number of wires:                590
   Number of wire bits:           8842
   Number of public wires:         590
   Number of public wire bits:    8842
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                389
     $add                         1102
     $dff                         1025
     $dffe                        2096
     $mux                         1025

