<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="2" build_time="1718995724">
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1718995724"/>
            <Task name="IBIS" build_result="2" update_result="0" update_time="1718995725"/>
            <Task name="TimingSimFileVlg" build_result="2" update_result="0" update_time="1718995733"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1718995657">
            <Task name="Map" build_result="2" update_result="0" update_time="1718995657"/>
            <Task name="MapTrace" build_result="0" update_result="2" update_time="1718890384"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1718995711">
            <Task name="PAR" build_result="2" update_result="0" update_time="1718995711"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1718995718"/>
            <Task name="IOTiming" build_result="0" update_result="2" update_time="1718890384"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1718893455">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1718893455"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1718893525"/>
            <Task name="SynTrace" build_result="0" update_result="2" update_time="1718890752"/>
            <Task name="SynVerilogSimFile" build_result="0" update_result="2" update_time="1718890752"/>
        </Milestone>
        <Report name="FPGA_FPGA.bgn" last_build_time="1718995724" last_build_size="1194"/>
        <Report name="FPGA_FPGA.bin" last_build_time="1718995724" last_build_size="104156"/>
        <Report name="FPGA_FPGA.lsedata" last_build_time="0" last_build_size="0"/>
        <Report name="FPGA_FPGA.twr.html" last_build_time="1718995718" last_build_size="12664"/>
        <Report name="FPGA_FPGA.udb" last_build_time="1718995711" last_build_size="343989"/>
        <Report name="FPGA_FPGA_map.udb" last_build_time="1718995657" last_build_size="163436"/>
        <Report name="FPGA_FPGA_rtl.udb" last_build_time="1718893364" last_build_size="17842"/>
        <Report name="FPGA_FPGA_syn.udb" last_build_time="1718893455" last_build_size="99763"/>
        <Report name="FPGA_FPGA_vo.sdf" last_build_time="1718995732" last_build_size="1647688"/>
        <Report name="FPGA_FPGA_vo.vo" last_build_time="1718995732" last_build_size="1303046"/>
        <Report name="IBIS/FPGA_FPGA.ibs" last_build_time="1718995725" last_build_size="54585"/>
    </Strategy>
</BuildStatus>
                     