<Processor name="STM32H7B3x" description="STM32H7B3x">
  <RegisterGroup name="AC" start="0xE000EF90" description="Access control">
    <Register start="+0x0" size="0" name="ITCMCR" access="Read/Write" description="Instruction and Data Tightly-Coupled Memory Control Registers" reset_value="0X00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="EN" />
      <BitField start="1" size="1" name="RMW" description="RMW" />
      <BitField start="2" size="1" name="RETEN" description="RETEN" />
      <BitField start="3" size="4" name="SZ" description="SZ" />
    </Register>
    <Register start="+0x4" size="0" name="DTCMCR" access="Read/Write" description="Instruction and Data Tightly-Coupled Memory Control Registers" reset_value="0X00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="EN" />
      <BitField start="1" size="1" name="RMW" description="RMW" />
      <BitField start="2" size="1" name="RETEN" description="RETEN" />
      <BitField start="3" size="4" name="SZ" description="SZ" />
    </Register>
    <Register start="+0x8" size="0" name="AHBPCR" access="Read/Write" description="AHBP Control register" reset_value="0X00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="EN" />
      <BitField start="1" size="3" name="SZ" description="SZ" />
    </Register>
    <Register start="+0xC" size="0" name="CACR" access="Read/Write" description="Auxiliary Cache Control register" reset_value="0X00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SIWT" description="SIWT" />
      <BitField start="1" size="1" name="ECCEN" description="ECCEN" />
      <BitField start="2" size="1" name="FORCEWT" description="FORCEWT" />
    </Register>
    <Register start="+0x10" size="0" name="AHBSCR" access="Read/Write" description="AHB Slave Control register" reset_value="0X00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CTL" description="CTL" />
      <BitField start="2" size="9" name="TPRI" description="TPRI" />
      <BitField start="11" size="5" name="INITCOUNT" description="INITCOUNT" />
    </Register>
    <Register start="+0x18" size="0" name="ABFSR" access="Read/Write" description="Auxiliary Bus Fault Status register" reset_value="0X00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ITCM" description="ITCM" />
      <BitField start="1" size="1" name="DTCM" description="DTCM" />
      <BitField start="2" size="1" name="AHBP" description="AHBP" />
      <BitField start="3" size="1" name="AXIM" description="AXIM" />
      <BitField start="4" size="1" name="EPPB" description="EPPB" />
      <BitField start="8" size="2" name="AXIMTYPE" description="AXIMTYPE" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC1" start="0x40022000" description="Analog to Digital Converter">
    <Register start="+0x0" size="0" name="ISR" access="Read/Write" description="ADC interrupt and status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRDY" description="ADC ready flag" />
      <BitField start="1" size="1" name="EOSMP" description="ADC group regular end of sampling flag" />
      <BitField start="2" size="1" name="EOC" description="ADC group regular end of unitary conversion flag" />
      <BitField start="3" size="1" name="EOS" description="ADC group regular end of sequence conversions flag" />
      <BitField start="4" size="1" name="OVR" description="ADC group regular overrun flag" />
      <BitField start="5" size="1" name="JEOC" description="ADC group injected end of unitary conversion flag" />
      <BitField start="6" size="1" name="JEOS" description="ADC group injected end of sequence conversions flag" />
      <BitField start="7" size="1" name="AWD1" description="ADC analog watchdog 1 flag" />
      <BitField start="8" size="1" name="AWD2" description="ADC analog watchdog 2 flag" />
      <BitField start="9" size="1" name="AWD3" description="ADC analog watchdog 3 flag" />
      <BitField start="10" size="1" name="JQOVF" description="ADC group injected contexts queue overflow flag" />
    </Register>
    <Register start="+0x4" size="0" name="IER" access="Read/Write" description="ADC interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRDYIE" description="ADC ready interrupt" />
      <BitField start="1" size="1" name="EOSMPIE" description="ADC group regular end of sampling interrupt" />
      <BitField start="2" size="1" name="EOCIE" description="ADC group regular end of unitary conversion interrupt" />
      <BitField start="3" size="1" name="EOSIE" description="ADC group regular end of sequence conversions interrupt" />
      <BitField start="4" size="1" name="OVRIE" description="ADC group regular overrun interrupt" />
      <BitField start="5" size="1" name="JEOCIE" description="ADC group injected end of unitary conversion interrupt" />
      <BitField start="6" size="1" name="JEOSIE" description="ADC group injected end of sequence conversions interrupt" />
      <BitField start="7" size="1" name="AWD1IE" description="ADC analog watchdog 1 interrupt" />
      <BitField start="8" size="1" name="AWD2IE" description="ADC analog watchdog 2 interrupt" />
      <BitField start="9" size="1" name="AWD3IE" description="ADC analog watchdog 3 interrupt" />
      <BitField start="10" size="1" name="JQOVFIE" description="ADC group injected contexts queue overflow interrupt" />
    </Register>
    <Register start="+0x8" size="0" name="CR" access="Read/Write" description="ADC control register" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADEN" description="ADC enable" />
      <BitField start="1" size="1" name="ADDIS" description="ADC disable" />
      <BitField start="2" size="1" name="ADSTART" description="ADC group regular conversion start" />
      <BitField start="3" size="1" name="JADSTART" description="ADC group injected conversion start" />
      <BitField start="4" size="1" name="ADSTP" description="ADC group regular conversion stop" />
      <BitField start="5" size="1" name="JADSTP" description="ADC group injected conversion stop" />
      <BitField start="8" size="1" name="BOOST" description="Boost mode control" />
      <BitField start="16" size="1" name="ADCALLIN" description="Linearity calibration" />
      <BitField start="22" size="1" name="LINCALRDYW1" description="Linearity calibration ready Word 1" />
      <BitField start="23" size="1" name="LINCALRDYW2" description="Linearity calibration ready Word 2" />
      <BitField start="24" size="1" name="LINCALRDYW3" description="Linearity calibration ready Word 3" />
      <BitField start="25" size="1" name="LINCALRDYW4" description="Linearity calibration ready Word 4" />
      <BitField start="26" size="1" name="LINCALRDYW5" description="Linearity calibration ready Word 5" />
      <BitField start="27" size="1" name="LINCALRDYW6" description="Linearity calibration ready Word 6" />
      <BitField start="28" size="1" name="ADVREGEN" description="ADC voltage regulator enable" />
      <BitField start="29" size="1" name="DEEPPWD" description="ADC deep power down enable" />
      <BitField start="30" size="1" name="ADCALDIF" description="ADC differential mode for calibration" />
      <BitField start="31" size="1" name="ADCAL" description="ADC calibration" />
    </Register>
    <Register start="+0xC" size="0" name="CFGR" access="Read/Write" description="ADC configuration register 1" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="DMNGT" description="ADC DMA transfer enable" />
      <BitField start="2" size="2" name="RES" description="ADC data resolution" />
      <BitField start="5" size="5" name="EXTSEL" description="ADC group regular external trigger source" />
      <BitField start="10" size="2" name="EXTEN" description="ADC group regular external trigger polarity" />
      <BitField start="12" size="1" name="OVRMOD" description="ADC group regular overrun configuration" />
      <BitField start="13" size="1" name="CONT" description="ADC group regular continuous conversion mode" />
      <BitField start="14" size="1" name="AUTDLY" description="ADC low power auto wait" />
      <BitField start="16" size="1" name="DISCEN" description="ADC group regular sequencer discontinuous mode" />
      <BitField start="17" size="3" name="DISCNUM" description="ADC group regular sequencer discontinuous number of ranks" />
      <BitField start="20" size="1" name="JDISCEN" description="ADC group injected sequencer discontinuous mode" />
      <BitField start="21" size="1" name="JQM" description="ADC group injected contexts queue mode" />
      <BitField start="22" size="1" name="AWD1SGL" description="ADC analog watchdog 1 monitoring a single channel or all channels" />
      <BitField start="23" size="1" name="AWD1EN" description="ADC analog watchdog 1 enable on scope ADC group regular" />
      <BitField start="24" size="1" name="JAWD1EN" description="ADC analog watchdog 1 enable on scope ADC group injected" />
      <BitField start="25" size="1" name="JAUTO" description="ADC group injected automatic trigger mode" />
      <BitField start="26" size="5" name="AWDCH1CH" description="ADC analog watchdog 1 monitored channel selection" />
      <BitField start="31" size="1" name="JQDIS" description="ADC group injected contexts queue disable" />
    </Register>
    <Register start="+0x10" size="0" name="CFGR2" access="Read/Write" description="ADC configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ROVSE" description="ADC oversampler enable on scope ADC group regular" />
      <BitField start="1" size="1" name="JOVSE" description="ADC oversampler enable on scope ADC group injected" />
      <BitField start="5" size="4" name="OVSS" description="ADC oversampling shift" />
      <BitField start="9" size="1" name="TROVS" description="ADC oversampling discontinuous mode (triggered mode) for ADC group regular" />
      <BitField start="10" size="1" name="ROVSM" description="Regular Oversampling mode" />
      <BitField start="11" size="1" name="RSHIFT1" description="Right-shift data after Offset 1 correction" />
      <BitField start="12" size="1" name="RSHIFT2" description="Right-shift data after Offset 2 correction" />
      <BitField start="13" size="1" name="RSHIFT3" description="Right-shift data after Offset 3 correction" />
      <BitField start="14" size="1" name="RSHIFT4" description="Right-shift data after Offset 4 correction" />
      <BitField start="16" size="10" name="OSR" description="Oversampling ratio" />
      <BitField start="28" size="4" name="LSHIFT" description="Left shift factor" />
    </Register>
    <Register start="+0x14" size="0" name="SMPR1" access="Read/Write" description="ADC sampling time register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="3" name="SMP1" description="ADC channel 1 sampling time selection" />
      <BitField start="6" size="3" name="SMP2" description="ADC channel 2 sampling time selection" />
      <BitField start="9" size="3" name="SMP3" description="ADC channel 3 sampling time selection" />
      <BitField start="12" size="3" name="SMP4" description="ADC channel 4 sampling time selection" />
      <BitField start="15" size="3" name="SMP5" description="ADC channel 5 sampling time selection" />
      <BitField start="18" size="3" name="SMP6" description="ADC channel 6 sampling time selection" />
      <BitField start="21" size="3" name="SMP7" description="ADC channel 7 sampling time selection" />
      <BitField start="24" size="3" name="SMP8" description="ADC channel 8 sampling time selection" />
      <BitField start="27" size="3" name="SMP9" description="ADC channel 9 sampling time selection" />
    </Register>
    <Register start="+0x18" size="0" name="SMPR2" access="Read/Write" description="ADC sampling time register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMP10" description="ADC channel 10 sampling time selection" />
      <BitField start="3" size="3" name="SMP11" description="ADC channel 11 sampling time selection" />
      <BitField start="6" size="3" name="SMP12" description="ADC channel 12 sampling time selection" />
      <BitField start="9" size="3" name="SMP13" description="ADC channel 13 sampling time selection" />
      <BitField start="12" size="3" name="SMP14" description="ADC channel 14 sampling time selection" />
      <BitField start="15" size="3" name="SMP15" description="ADC channel 15 sampling time selection" />
      <BitField start="18" size="3" name="SMP16" description="ADC channel 16 sampling time selection" />
      <BitField start="21" size="3" name="SMP17" description="ADC channel 17 sampling time selection" />
      <BitField start="24" size="3" name="SMP18" description="ADC channel 18 sampling time selection" />
      <BitField start="27" size="3" name="SMP19" description="ADC channel 18 sampling time selection" />
    </Register>
    <Register start="+0x20" size="0" name="LTR1" access="Read/Write" description="ADC analog watchdog 1 threshold register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LTR1" description="ADC analog watchdog 1 threshold low" />
    </Register>
    <Register start="+0x24" size="0" name="LHTR1" access="Read/Write" description="ADC analog watchdog 2 threshold register" reset_value="0x03FFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LHTR1" description="ADC analog watchdog 2 threshold low" />
    </Register>
    <Register start="+0x30" size="0" name="SQR1" access="Read/Write" description="ADC group regular sequencer ranks register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="L3" description="L3" />
      <BitField start="6" size="5" name="SQ1" description="ADC group regular sequencer rank 1" />
      <BitField start="12" size="5" name="SQ2" description="ADC group regular sequencer rank 2" />
      <BitField start="18" size="5" name="SQ3" description="ADC group regular sequencer rank 3" />
      <BitField start="24" size="5" name="SQ4" description="ADC group regular sequencer rank 4" />
    </Register>
    <Register start="+0x34" size="0" name="SQR2" access="Read/Write" description="ADC group regular sequencer ranks register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SQ5" description="ADC group regular sequencer rank 5" />
      <BitField start="6" size="5" name="SQ6" description="ADC group regular sequencer rank 6" />
      <BitField start="12" size="5" name="SQ7" description="ADC group regular sequencer rank 7" />
      <BitField start="18" size="5" name="SQ8" description="ADC group regular sequencer rank 8" />
      <BitField start="24" size="5" name="SQ9" description="ADC group regular sequencer rank 9" />
    </Register>
    <Register start="+0x38" size="0" name="SQR3" access="Read/Write" description="ADC group regular sequencer ranks register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SQ10" description="ADC group regular sequencer rank 10" />
      <BitField start="6" size="5" name="SQ11" description="ADC group regular sequencer rank 11" />
      <BitField start="12" size="5" name="SQ12" description="ADC group regular sequencer rank 12" />
      <BitField start="18" size="5" name="SQ13" description="ADC group regular sequencer rank 13" />
      <BitField start="24" size="5" name="SQ14" description="ADC group regular sequencer rank 14" />
    </Register>
    <Register start="+0x3C" size="0" name="SQR4" access="Read/Write" description="ADC group regular sequencer ranks register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SQ15" description="ADC group regular sequencer rank 15" />
      <BitField start="6" size="5" name="SQ16" description="ADC group regular sequencer rank 16" />
    </Register>
    <Register start="+0x40" size="0" name="DR" access="ReadOnly" description="ADC group regular conversion data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RDATA" description="ADC group regular conversion data" />
    </Register>
    <Register start="+0x4C" size="0" name="JSQR" access="Read/Write" description="ADC group injected sequencer register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="JL" description="ADC group injected sequencer scan length" />
      <BitField start="2" size="5" name="JEXTSEL" description="ADC group injected external trigger source" />
      <BitField start="7" size="2" name="JEXTEN" description="ADC group injected external trigger polarity" />
      <BitField start="9" size="5" name="JSQ1" description="ADC group injected sequencer rank 1" />
      <BitField start="15" size="5" name="JSQ2" description="ADC group injected sequencer rank 2" />
      <BitField start="21" size="5" name="JSQ3" description="ADC group injected sequencer rank 3" />
      <BitField start="27" size="5" name="JSQ4" description="ADC group injected sequencer rank 4" />
    </Register>
    <Register start="+0x60" size="0" name="OFR1" access="Read/Write" description="ADC offset number 1 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="OFFSET1" description="ADC offset number 1 offset level" />
      <BitField start="26" size="5" name="OFFSET1_CH" description="ADC offset number 1 channel selection" />
      <BitField start="31" size="1" name="SSATE" description="ADC offset number 1 enable" />
    </Register>
    <Register start="+0x64" size="0" name="OFR2" access="Read/Write" description="ADC offset number 2 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="OFFSET1" description="ADC offset number 1 offset level" />
      <BitField start="26" size="5" name="OFFSET1_CH" description="ADC offset number 1 channel selection" />
      <BitField start="31" size="1" name="SSATE" description="ADC offset number 1 enable" />
    </Register>
    <Register start="+0x68" size="0" name="OFR3" access="Read/Write" description="ADC offset number 3 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="OFFSET1" description="ADC offset number 1 offset level" />
      <BitField start="26" size="5" name="OFFSET1_CH" description="ADC offset number 1 channel selection" />
      <BitField start="31" size="1" name="SSATE" description="ADC offset number 1 enable" />
    </Register>
    <Register start="+0x6C" size="0" name="OFR4" access="Read/Write" description="ADC offset number 4 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="OFFSET1" description="ADC offset number 1 offset level" />
      <BitField start="26" size="5" name="OFFSET1_CH" description="ADC offset number 1 channel selection" />
      <BitField start="31" size="1" name="SSATE" description="ADC offset number 1 enable" />
    </Register>
    <Register start="+0x80" size="0" name="JDR1" access="ReadOnly" description="ADC group injected sequencer rank 1 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA1" description="ADC group injected sequencer rank 1 conversion data" />
    </Register>
    <Register start="+0x84" size="0" name="JDR2" access="ReadOnly" description="ADC group injected sequencer rank 2 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA2" description="ADC group injected sequencer rank 2 conversion data" />
    </Register>
    <Register start="+0x88" size="0" name="JDR3" access="ReadOnly" description="ADC group injected sequencer rank 3 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA3" description="ADC group injected sequencer rank 3 conversion data" />
    </Register>
    <Register start="+0x8C" size="0" name="JDR4" access="ReadOnly" description="ADC group injected sequencer rank 4 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA4" description="ADC group injected sequencer rank 4 conversion data" />
    </Register>
    <Register start="+0xA0" size="0" name="AWD2CR" access="Read/Write" description="ADC analog watchdog 2 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="AWD2CH" description="ADC analog watchdog 2 monitored channel selection" />
    </Register>
    <Register start="+0xA4" size="0" name="AWD3CR" access="Read/Write" description="ADC analog watchdog 3 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="20" name="AWD3CH" description="ADC analog watchdog 3 monitored channel selection" />
    </Register>
    <Register start="+0xC0" size="0" name="DIFSEL" access="Read/Write" description="ADC channel differential or single-ended mode selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="DIFSEL" description="ADC channel differential or single-ended mode for channel" />
    </Register>
    <Register start="+0xC4" size="0" name="CALFACT" access="Read/Write" description="ADC calibration factors register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="CALFACT_S" description="ADC calibration factor in single-ended mode" />
      <BitField start="16" size="11" name="CALFACT_D" description="ADC calibration factor in differential mode" />
    </Register>
    <Register start="+0x1C" size="0" name="PCSEL" access="Read/Write" description="ADC pre channel selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="PCSEL" description="Channel x (VINP[i]) pre selection" />
    </Register>
    <Register start="+0xB0" size="0" name="LTR2" access="Read/Write" description="ADC watchdog lower threshold register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LTR2" description="Analog watchdog 2 lower threshold" />
    </Register>
    <Register start="+0xB4" size="0" name="HTR2" access="Read/Write" description="ADC watchdog higher threshold register 2" reset_value="0x03FFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="HTR2" description="Analog watchdog 2 higher threshold" />
    </Register>
    <Register start="+0xB8" size="0" name="LTR3" access="Read/Write" description="ADC watchdog lower threshold register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LTR3" description="Analog watchdog 3 lower threshold" />
    </Register>
    <Register start="+0xBC" size="0" name="HTR3" access="Read/Write" description="ADC watchdog higher threshold register 3" reset_value="0x03FFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="HTR3" description="Analog watchdog 3 higher threshold" />
    </Register>
    <Register start="+0xC8" size="0" name="CALFACT2" access="Read/Write" description="ADC Calibration Factor register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="30" name="LINCALFACT" description="Linearity Calibration Factor" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC2" start="0x40022100" description="Analog to Digital Converter">
    <Register start="+0x0" size="0" name="ISR" access="Read/Write" description="ADC interrupt and status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRDY" description="ADC ready flag" />
      <BitField start="1" size="1" name="EOSMP" description="ADC group regular end of sampling flag" />
      <BitField start="2" size="1" name="EOC" description="ADC group regular end of unitary conversion flag" />
      <BitField start="3" size="1" name="EOS" description="ADC group regular end of sequence conversions flag" />
      <BitField start="4" size="1" name="OVR" description="ADC group regular overrun flag" />
      <BitField start="5" size="1" name="JEOC" description="ADC group injected end of unitary conversion flag" />
      <BitField start="6" size="1" name="JEOS" description="ADC group injected end of sequence conversions flag" />
      <BitField start="7" size="1" name="AWD1" description="ADC analog watchdog 1 flag" />
      <BitField start="8" size="1" name="AWD2" description="ADC analog watchdog 2 flag" />
      <BitField start="9" size="1" name="AWD3" description="ADC analog watchdog 3 flag" />
      <BitField start="10" size="1" name="JQOVF" description="ADC group injected contexts queue overflow flag" />
    </Register>
    <Register start="+0x4" size="0" name="IER" access="Read/Write" description="ADC interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRDYIE" description="ADC ready interrupt" />
      <BitField start="1" size="1" name="EOSMPIE" description="ADC group regular end of sampling interrupt" />
      <BitField start="2" size="1" name="EOCIE" description="ADC group regular end of unitary conversion interrupt" />
      <BitField start="3" size="1" name="EOSIE" description="ADC group regular end of sequence conversions interrupt" />
      <BitField start="4" size="1" name="OVRIE" description="ADC group regular overrun interrupt" />
      <BitField start="5" size="1" name="JEOCIE" description="ADC group injected end of unitary conversion interrupt" />
      <BitField start="6" size="1" name="JEOSIE" description="ADC group injected end of sequence conversions interrupt" />
      <BitField start="7" size="1" name="AWD1IE" description="ADC analog watchdog 1 interrupt" />
      <BitField start="8" size="1" name="AWD2IE" description="ADC analog watchdog 2 interrupt" />
      <BitField start="9" size="1" name="AWD3IE" description="ADC analog watchdog 3 interrupt" />
      <BitField start="10" size="1" name="JQOVFIE" description="ADC group injected contexts queue overflow interrupt" />
    </Register>
    <Register start="+0x8" size="0" name="CR" access="Read/Write" description="ADC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADEN" description="ADC enable" />
      <BitField start="1" size="1" name="ADDIS" description="ADC disable" />
      <BitField start="2" size="1" name="ADSTART" description="ADC group regular conversion start" />
      <BitField start="3" size="1" name="JADSTART" description="ADC group injected conversion start" />
      <BitField start="4" size="1" name="ADSTP" description="ADC group regular conversion stop" />
      <BitField start="5" size="1" name="JADSTP" description="ADC group injected conversion stop" />
      <BitField start="8" size="1" name="BOOST" description="Boost mode control" />
      <BitField start="16" size="1" name="ADCALLIN" description="Linearity calibration" />
      <BitField start="22" size="1" name="LINCALRDYW1" description="Linearity calibration ready Word 1" />
      <BitField start="23" size="1" name="LINCALRDYW2" description="Linearity calibration ready Word 2" />
      <BitField start="24" size="1" name="LINCALRDYW3" description="Linearity calibration ready Word 3" />
      <BitField start="25" size="1" name="LINCALRDYW4" description="Linearity calibration ready Word 4" />
      <BitField start="26" size="1" name="LINCALRDYW5" description="Linearity calibration ready Word 5" />
      <BitField start="27" size="1" name="LINCALRDYW6" description="Linearity calibration ready Word 6" />
      <BitField start="28" size="1" name="ADVREGEN" description="ADC voltage regulator enable" />
      <BitField start="29" size="1" name="DEEPPWD" description="ADC deep power down enable" />
      <BitField start="30" size="1" name="ADCALDIF" description="ADC differential mode for calibration" />
      <BitField start="31" size="1" name="ADCAL" description="ADC calibration" />
    </Register>
    <Register start="+0xC" size="0" name="CFGR" access="Read/Write" description="ADC configuration register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="DMNGT" description="ADC DMA transfer enable" />
      <BitField start="2" size="2" name="RES" description="ADC data resolution" />
      <BitField start="5" size="5" name="EXTSEL" description="ADC group regular external trigger source" />
      <BitField start="10" size="2" name="EXTEN" description="ADC group regular external trigger polarity" />
      <BitField start="12" size="1" name="OVRMOD" description="ADC group regular overrun configuration" />
      <BitField start="13" size="1" name="CONT" description="ADC group regular continuous conversion mode" />
      <BitField start="14" size="1" name="AUTDLY" description="ADC low power auto wait" />
      <BitField start="16" size="1" name="DISCEN" description="ADC group regular sequencer discontinuous mode" />
      <BitField start="17" size="3" name="DISCNUM" description="ADC group regular sequencer discontinuous number of ranks" />
      <BitField start="20" size="1" name="JDISCEN" description="ADC group injected sequencer discontinuous mode" />
      <BitField start="21" size="1" name="JQM" description="ADC group injected contexts queue mode" />
      <BitField start="22" size="1" name="AWD1SGL" description="ADC analog watchdog 1 monitoring a single channel or all channels" />
      <BitField start="23" size="1" name="AWD1EN" description="ADC analog watchdog 1 enable on scope ADC group regular" />
      <BitField start="24" size="1" name="JAWD1EN" description="ADC analog watchdog 1 enable on scope ADC group injected" />
      <BitField start="25" size="1" name="JAUTO" description="ADC group injected automatic trigger mode" />
      <BitField start="26" size="5" name="AWDCH1CH" description="ADC analog watchdog 1 monitored channel selection" />
      <BitField start="31" size="1" name="JQDIS" description="ADC group injected contexts queue disable" />
    </Register>
    <Register start="+0x10" size="0" name="CFGR2" access="Read/Write" description="ADC configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ROVSE" description="ADC oversampler enable on scope ADC group regular" />
      <BitField start="1" size="1" name="JOVSE" description="ADC oversampler enable on scope ADC group injected" />
      <BitField start="5" size="4" name="OVSS" description="ADC oversampling shift" />
      <BitField start="9" size="1" name="TROVS" description="ADC oversampling discontinuous mode (triggered mode) for ADC group regular" />
      <BitField start="10" size="1" name="ROVSM" description="Regular Oversampling mode" />
      <BitField start="11" size="1" name="RSHIFT1" description="Right-shift data after Offset 1 correction" />
      <BitField start="12" size="1" name="RSHIFT2" description="Right-shift data after Offset 2 correction" />
      <BitField start="13" size="1" name="RSHIFT3" description="Right-shift data after Offset 3 correction" />
      <BitField start="14" size="1" name="RSHIFT4" description="Right-shift data after Offset 4 correction" />
      <BitField start="16" size="10" name="OSR" description="Oversampling ratio" />
      <BitField start="28" size="4" name="LSHIFT" description="Left shift factor" />
    </Register>
    <Register start="+0x14" size="0" name="SMPR1" access="Read/Write" description="ADC sampling time register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="3" name="SMP1" description="ADC channel 1 sampling time selection" />
      <BitField start="6" size="3" name="SMP2" description="ADC channel 2 sampling time selection" />
      <BitField start="9" size="3" name="SMP3" description="ADC channel 3 sampling time selection" />
      <BitField start="12" size="3" name="SMP4" description="ADC channel 4 sampling time selection" />
      <BitField start="15" size="3" name="SMP5" description="ADC channel 5 sampling time selection" />
      <BitField start="18" size="3" name="SMP6" description="ADC channel 6 sampling time selection" />
      <BitField start="21" size="3" name="SMP7" description="ADC channel 7 sampling time selection" />
      <BitField start="24" size="3" name="SMP8" description="ADC channel 8 sampling time selection" />
      <BitField start="27" size="3" name="SMP9" description="ADC channel 9 sampling time selection" />
    </Register>
    <Register start="+0x18" size="0" name="SMPR2" access="Read/Write" description="ADC sampling time register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMP10" description="ADC channel 10 sampling time selection" />
      <BitField start="3" size="3" name="SMP11" description="ADC channel 11 sampling time selection" />
      <BitField start="6" size="3" name="SMP12" description="ADC channel 12 sampling time selection" />
      <BitField start="9" size="3" name="SMP13" description="ADC channel 13 sampling time selection" />
      <BitField start="12" size="3" name="SMP14" description="ADC channel 14 sampling time selection" />
      <BitField start="15" size="3" name="SMP15" description="ADC channel 15 sampling time selection" />
      <BitField start="18" size="3" name="SMP16" description="ADC channel 16 sampling time selection" />
      <BitField start="21" size="3" name="SMP17" description="ADC channel 17 sampling time selection" />
      <BitField start="24" size="3" name="SMP18" description="ADC channel 18 sampling time selection" />
      <BitField start="27" size="3" name="SMP19" description="ADC channel 18 sampling time selection" />
    </Register>
    <Register start="+0x20" size="0" name="LTR1" access="Read/Write" description="ADC analog watchdog 1 threshold register" reset_value="0x0FFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LTR1" description="ADC analog watchdog 1 threshold low" />
    </Register>
    <Register start="+0x24" size="0" name="LHTR1" access="Read/Write" description="ADC analog watchdog 2 threshold register" reset_value="0x0FFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LHTR1" description="ADC analog watchdog 2 threshold low" />
    </Register>
    <Register start="+0x30" size="0" name="SQR1" access="Read/Write" description="ADC group regular sequencer ranks register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="L3" description="L3" />
      <BitField start="6" size="5" name="SQ1" description="ADC group regular sequencer rank 1" />
      <BitField start="12" size="5" name="SQ2" description="ADC group regular sequencer rank 2" />
      <BitField start="18" size="5" name="SQ3" description="ADC group regular sequencer rank 3" />
      <BitField start="24" size="5" name="SQ4" description="ADC group regular sequencer rank 4" />
    </Register>
    <Register start="+0x34" size="0" name="SQR2" access="Read/Write" description="ADC group regular sequencer ranks register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SQ5" description="ADC group regular sequencer rank 5" />
      <BitField start="6" size="5" name="SQ6" description="ADC group regular sequencer rank 6" />
      <BitField start="12" size="5" name="SQ7" description="ADC group regular sequencer rank 7" />
      <BitField start="18" size="5" name="SQ8" description="ADC group regular sequencer rank 8" />
      <BitField start="24" size="5" name="SQ9" description="ADC group regular sequencer rank 9" />
    </Register>
    <Register start="+0x38" size="0" name="SQR3" access="Read/Write" description="ADC group regular sequencer ranks register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SQ10" description="ADC group regular sequencer rank 10" />
      <BitField start="6" size="5" name="SQ11" description="ADC group regular sequencer rank 11" />
      <BitField start="12" size="5" name="SQ12" description="ADC group regular sequencer rank 12" />
      <BitField start="18" size="5" name="SQ13" description="ADC group regular sequencer rank 13" />
      <BitField start="24" size="5" name="SQ14" description="ADC group regular sequencer rank 14" />
    </Register>
    <Register start="+0x3C" size="0" name="SQR4" access="Read/Write" description="ADC group regular sequencer ranks register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SQ15" description="ADC group regular sequencer rank 15" />
      <BitField start="6" size="5" name="SQ16" description="ADC group regular sequencer rank 16" />
    </Register>
    <Register start="+0x40" size="0" name="DR" access="ReadOnly" description="ADC group regular conversion data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RDATA" description="ADC group regular conversion data" />
    </Register>
    <Register start="+0x4C" size="0" name="JSQR" access="Read/Write" description="ADC group injected sequencer register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="JL" description="ADC group injected sequencer scan length" />
      <BitField start="2" size="5" name="JEXTSEL" description="ADC group injected external trigger source" />
      <BitField start="7" size="2" name="JEXTEN" description="ADC group injected external trigger polarity" />
      <BitField start="9" size="5" name="JSQ1" description="ADC group injected sequencer rank 1" />
      <BitField start="15" size="5" name="JSQ2" description="ADC group injected sequencer rank 2" />
      <BitField start="21" size="5" name="JSQ3" description="ADC group injected sequencer rank 3" />
      <BitField start="27" size="5" name="JSQ4" description="ADC group injected sequencer rank 4" />
    </Register>
    <Register start="+0x60" size="0" name="OFR1" access="Read/Write" description="ADC offset number 1 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="OFFSET1" description="ADC offset number 1 offset level" />
      <BitField start="26" size="5" name="OFFSET1_CH" description="ADC offset number 1 channel selection" />
      <BitField start="31" size="1" name="SSATE" description="ADC offset number 1 enable" />
    </Register>
    <Register start="+0x64" size="0" name="OFR2" access="Read/Write" description="ADC offset number 2 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="OFFSET1" description="ADC offset number 1 offset level" />
      <BitField start="26" size="5" name="OFFSET1_CH" description="ADC offset number 1 channel selection" />
      <BitField start="31" size="1" name="SSATE" description="ADC offset number 1 enable" />
    </Register>
    <Register start="+0x68" size="0" name="OFR3" access="Read/Write" description="ADC offset number 3 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="OFFSET1" description="ADC offset number 1 offset level" />
      <BitField start="26" size="5" name="OFFSET1_CH" description="ADC offset number 1 channel selection" />
      <BitField start="31" size="1" name="SSATE" description="ADC offset number 1 enable" />
    </Register>
    <Register start="+0x6C" size="0" name="OFR4" access="Read/Write" description="ADC offset number 4 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="OFFSET1" description="ADC offset number 1 offset level" />
      <BitField start="26" size="5" name="OFFSET1_CH" description="ADC offset number 1 channel selection" />
      <BitField start="31" size="1" name="SSATE" description="ADC offset number 1 enable" />
    </Register>
    <Register start="+0x80" size="0" name="JDR1" access="ReadOnly" description="ADC group injected sequencer rank 1 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA1" description="ADC group injected sequencer rank 1 conversion data" />
    </Register>
    <Register start="+0x84" size="0" name="JDR2" access="ReadOnly" description="ADC group injected sequencer rank 2 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA2" description="ADC group injected sequencer rank 2 conversion data" />
    </Register>
    <Register start="+0x88" size="0" name="JDR3" access="ReadOnly" description="ADC group injected sequencer rank 3 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA3" description="ADC group injected sequencer rank 3 conversion data" />
    </Register>
    <Register start="+0x8C" size="0" name="JDR4" access="ReadOnly" description="ADC group injected sequencer rank 4 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA4" description="ADC group injected sequencer rank 4 conversion data" />
    </Register>
    <Register start="+0xA0" size="0" name="AWD2CR" access="Read/Write" description="ADC analog watchdog 2 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="AWD2CH" description="ADC analog watchdog 2 monitored channel selection" />
    </Register>
    <Register start="+0xA4" size="0" name="AWD3CR" access="Read/Write" description="ADC analog watchdog 3 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="20" name="AWD3CH" description="ADC analog watchdog 3 monitored channel selection" />
    </Register>
    <Register start="+0xC0" size="0" name="DIFSEL" access="Read/Write" description="ADC channel differential or single-ended mode selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="DIFSEL" description="ADC channel differential or single-ended mode for channel" />
    </Register>
    <Register start="+0xC4" size="0" name="CALFACT" access="Read/Write" description="ADC calibration factors register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="CALFACT_S" description="ADC calibration factor in single-ended mode" />
      <BitField start="16" size="11" name="CALFACT_D" description="ADC calibration factor in differential mode" />
    </Register>
    <Register start="+0x1C" size="0" name="PCSEL" access="Read/Write" description="ADC pre channel selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="PCSEL" description="Channel x (VINP[i]) pre selection" />
    </Register>
    <Register start="+0xB0" size="0" name="LTR2" access="Read/Write" description="ADC watchdog lower threshold register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LTR2" description="Analog watchdog 2 lower threshold" />
    </Register>
    <Register start="+0xB4" size="0" name="HTR2" access="Read/Write" description="ADC watchdog higher threshold register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="HTR2" description="Analog watchdog 2 higher threshold" />
    </Register>
    <Register start="+0xB8" size="0" name="LTR3" access="Read/Write" description="ADC watchdog lower threshold register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LTR3" description="Analog watchdog 3 lower threshold" />
    </Register>
    <Register start="+0xBC" size="0" name="HTR3" access="Read/Write" description="ADC watchdog higher threshold register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="HTR3" description="Analog watchdog 3 higher threshold" />
    </Register>
    <Register start="+0xC8" size="0" name="CALFACT2" access="Read/Write" description="ADC Calibration Factor register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="30" name="LINCALFACT" description="Linearity Calibration Factor" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC12_Common" start="0x40022300" description="Analog-to-Digital Converter">
    <Register start="+0x0" size="0" name="CSR" access="ReadOnly" description="ADC Common status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRDY_MST" description="Master ADC ready" />
      <BitField start="1" size="1" name="EOSMP_MST" description="End of Sampling phase flag of the master ADC" />
      <BitField start="2" size="1" name="EOC_MST" description="End of regular conversion of the master ADC" />
      <BitField start="3" size="1" name="EOS_MST" description="End of regular sequence flag of the master ADC" />
      <BitField start="4" size="1" name="OVR_MST" description="Overrun flag of the master ADC" />
      <BitField start="5" size="1" name="JEOC_MST" description="End of injected conversion flag of the master ADC" />
      <BitField start="6" size="1" name="JEOS_MST" description="End of injected sequence flag of the master ADC" />
      <BitField start="7" size="1" name="AWD1_MST" description="Analog watchdog 1 flag of the master ADC" />
      <BitField start="8" size="1" name="AWD2_MST" description="Analog watchdog 2 flag of the master ADC" />
      <BitField start="9" size="1" name="AWD3_MST" description="Analog watchdog 3 flag of the master ADC" />
      <BitField start="10" size="1" name="JQOVF_MST" description="Injected Context Queue Overflow flag of the master ADC" />
      <BitField start="16" size="1" name="ADRDY_SLV" description="Slave ADC ready" />
      <BitField start="17" size="1" name="EOSMP_SLV" description="End of Sampling phase flag of the slave ADC" />
      <BitField start="18" size="1" name="EOC_SLV" description="End of regular conversion of the slave ADC" />
      <BitField start="19" size="1" name="EOS_SLV" description="End of regular sequence flag of the slave ADC" />
      <BitField start="20" size="1" name="OVR_SLV" description="Overrun flag of the slave ADC" />
      <BitField start="21" size="1" name="JEOC_SLV" description="End of injected conversion flag of the slave ADC" />
      <BitField start="22" size="1" name="JEOS_SLV" description="End of injected sequence flag of the slave ADC" />
      <BitField start="23" size="1" name="AWD1_SLV" description="Analog watchdog 1 flag of the slave ADC" />
      <BitField start="24" size="1" name="AWD2_SLV" description="Analog watchdog 2 flag of the slave ADC" />
      <BitField start="25" size="1" name="AWD3_SLV" description="Analog watchdog 3 flag of the slave ADC" />
      <BitField start="26" size="1" name="JQOVF_SLV" description="Injected Context Queue Overflow flag of the slave ADC" />
    </Register>
    <Register start="+0x8" size="0" name="CCR" access="Read/Write" description="ADC common control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DUAL" description="Dual ADC mode selection" />
      <BitField start="8" size="4" name="DELAY" description="Delay between 2 sampling phases" />
      <BitField start="14" size="2" name="DAMDF" description="Dual ADC Mode Data Format" />
      <BitField start="16" size="2" name="CKMODE" description="ADC clock mode" />
      <BitField start="18" size="4" name="PRESC" description="ADC prescaler" />
      <BitField start="22" size="1" name="VREFEN" description="VREFINT enable" />
      <BitField start="23" size="1" name="VSENSEEN" description="Temperature sensor enable" />
      <BitField start="24" size="1" name="VBATEN" description="VBAT enable" />
    </Register>
    <Register start="+0xC" size="0" name="CDR" access="ReadOnly" description="ADC common regular data register for dual and triple modes" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RDATA_MST" description="Regular data of the master ADC" />
      <BitField start="16" size="16" name="RDATA_SLV" description="Regular data of the slave ADC" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AXI" start="0x51000000" description="AXI interconnect registers">
    <Register start="+0x1FD0" size="0" name="AXI_PERIPH_ID_4" access="ReadOnly" description="AXI interconnect - peripheral ID4 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="JEP106CON" description="JEP106 continuation code" />
      <BitField start="4" size="4" name="KCOUNT4" description="Register file size" />
    </Register>
    <Register start="+0x1FE0" size="0" name="AXI_PERIPH_ID_0" access="ReadOnly" description="AXI interconnect - peripheral ID0 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PARTNUM" description="Peripheral part number bits 0 to 7" />
    </Register>
    <Register start="+0x1FE4" size="0" name="AXI_PERIPH_ID_1" access="ReadOnly" description="AXI interconnect - peripheral ID1 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PARTNUM" description="Peripheral part number bits 8 to 11" />
      <BitField start="4" size="4" name="JEP106I" description="JEP106 identity bits 0 to 3" />
    </Register>
    <Register start="+0x1FE8" size="0" name="AXI_PERIPH_ID_2" access="ReadOnly" description="AXI interconnect - peripheral ID2 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JEP106ID" description="JEP106 Identity bits 4 to 6" />
      <BitField start="3" size="1" name="JEDEC" description="JEP106 code flag" />
      <BitField start="4" size="4" name="REVISION" description="Peripheral revision number" />
    </Register>
    <Register start="+0x1FEC" size="0" name="AXI_PERIPH_ID_3" access="ReadOnly" description="AXI interconnect - peripheral ID3 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CUST_MOD_NUM" description="Customer modification" />
      <BitField start="4" size="4" name="REV_AND" description="Customer version" />
    </Register>
    <Register start="+0x1FF0" size="0" name="AXI_COMP_ID_0" access="ReadOnly" description="AXI interconnect - component ID0 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PREAMBLE" description="Preamble bits 0 to 7" />
    </Register>
    <Register start="+0x1FF4" size="0" name="AXI_COMP_ID_1" access="ReadOnly" description="AXI interconnect - component ID1 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PREAMBLE" description="Preamble bits 8 to 11" />
      <BitField start="4" size="4" name="CLASS" description="Component class" />
    </Register>
    <Register start="+0x1FF8" size="0" name="AXI_COMP_ID_2" access="ReadOnly" description="AXI interconnect - component ID2 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PREAMBLE" description="Preamble bits 12 to 19" />
    </Register>
    <Register start="+0x1FFC" size="0" name="AXI_COMP_ID_3" access="ReadOnly" description="AXI interconnect - component ID3 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PREAMBLE" description="Preamble bits 20 to 27" />
    </Register>
    <Register start="+0x2008" size="0" name="AXI_TARG1_FN_MOD_ISS_BM" access="Read/Write" description="AXI interconnect - TARG x bus matrix issuing functionality register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="READ_ISS_OVERRIDE" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Switch matrix write issuing override for target" />
    </Register>
    <Register start="+0x3008" size="0" name="AXI_TARG2_FN_MOD_ISS_BM" access="Read/Write" description="AXI interconnect - TARG x bus matrix issuing functionality register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="READ_ISS_OVERRIDE" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Switch matrix write issuing override for target" />
    </Register>
    <Register start="+0x4008" size="0" name="AXI_TARG3_FN_MOD_ISS_BM" access="Read/Write" description="AXI interconnect - TARG x bus matrix issuing functionality register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="READ_ISS_OVERRIDE" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Switch matrix write issuing override for target" />
    </Register>
    <Register start="+0x5008" size="0" name="AXI_TARG4_FN_MOD_ISS_BM" access="Read/Write" description="AXI interconnect - TARG x bus matrix issuing functionality register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="READ_ISS_OVERRIDE" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Switch matrix write issuing override for target" />
    </Register>
    <Register start="+0x6008" size="0" name="AXI_TARG5_FN_MOD_ISS_BM" access="Read/Write" description="AXI interconnect - TARG x bus matrix issuing functionality register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="READ_ISS_OVERRIDE" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Switch matrix write issuing override for target" />
    </Register>
    <Register start="+0x7008" size="0" name="AXI_TARG6_FN_MOD_ISS_BM" access="Read/Write" description="AXI interconnect - TARG x bus matrix issuing functionality register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="READ_ISS_OVERRIDE" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Switch matrix write issuing override for target" />
    </Register>
    <Register start="+0x800C" size="0" name="AXI_TARG7_FN_MOD_ISS_BM" access="Read/Write" description="AXI interconnect - TARG x bus matrix issuing functionality register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="READ_ISS_OVERRIDE" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Switch matrix write issuing override for target" />
    </Register>
    <Register start="+0x2024" size="0" name="AXI_TARG1_FN_MOD2" access="Read/Write" description="AXI interconnect - TARG x bus matrix functionality 2 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BYPASS_MERGE" description="Disable packing of beats to match the output data width" />
    </Register>
    <Register start="+0x3024" size="0" name="AXI_TARG2_FN_MOD2" access="Read/Write" description="AXI interconnect - TARG x bus matrix functionality 2 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BYPASS_MERGE" description="Disable packing of beats to match the output data width" />
    </Register>
    <Register start="+0x8024" size="0" name="AXI_TARG7_FN_MOD2" access="Read/Write" description="AXI interconnect - TARG x bus matrix functionality 2 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BYPASS_MERGE" description="Disable packing of beats to match the output data width" />
    </Register>
    <Register start="+0x202C" size="0" name="AXI_TARG1_FN_MOD_LB" access="Read/Write" description="AXI interconnect - TARG x long burst functionality modification" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FN_MOD_LB" description="Controls burst breaking of long bursts" />
    </Register>
    <Register start="+0x302C" size="0" name="AXI_TARG2_FN_MOD_LB" access="Read/Write" description="AXI interconnect - TARG x long burst functionality modification" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FN_MOD_LB" description="Controls burst breaking of long bursts" />
    </Register>
    <Register start="+0x2108" size="0" name="AXI_TARG1_FN_MOD" access="Read/Write" description="AXI interconnect - TARG x long burst functionality modification" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override AMIB read issuing capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override AMIB write issuing capability" />
    </Register>
    <Register start="+0x3108" size="0" name="AXI_TARG2_FN_MOD" access="Read/Write" description="AXI interconnect - TARG x long burst functionality modification" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override AMIB read issuing capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override AMIB write issuing capability" />
    </Register>
    <Register start="+0x8108" size="0" name="AXI_TARG7_FN_MOD" access="Read/Write" description="AXI interconnect - TARG x long burst functionality modification" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override AMIB read issuing capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override AMIB write issuing capability" />
    </Register>
    <Register start="+0x42024" size="0" name="AXI_INI1_FN_MOD2" access="Read/Write" description="AXI interconnect - INI x functionality modification 2 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BYPASS_MERGE" description="Disables alteration of transactions by the up-sizer unless required by the protocol" />
    </Register>
    <Register start="+0x44024" size="0" name="AXI_INI3_FN_MOD2" access="Read/Write" description="AXI interconnect - INI x functionality modification 2 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BYPASS_MERGE" description="Disables alteration of transactions by the up-sizer unless required by the protocol" />
    </Register>
    <Register start="+0x42028" size="0" name="AXI_INI1_FN_MOD_AHB" access="Read/Write" description="AXI interconnect - INI x AHB functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RD_INC_OVERRIDE" description="Converts all AHB-Lite write transactions to a series of single beat AXI" />
      <BitField start="1" size="1" name="WR_INC_OVERRIDE" description="Converts all AHB-Lite read transactions to a series of single beat AXI" />
    </Register>
    <Register start="+0x44028" size="0" name="AXI_INI3_FN_MOD_AHB" access="Read/Write" description="AXI interconnect - INI x AHB functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RD_INC_OVERRIDE" description="Converts all AHB-Lite write transactions to a series of single beat AXI" />
      <BitField start="1" size="1" name="WR_INC_OVERRIDE" description="Converts all AHB-Lite read transactions to a series of single beat AXI" />
    </Register>
    <Register start="+0x42100" size="0" name="AXI_INI1_READ_QOS" access="Read/Write" description="AXI interconnect - INI x read QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AR_QOS" description="Read channel QoS setting" />
    </Register>
    <Register start="+0x43100" size="0" name="AXI_INI2_READ_QOS" access="Read/Write" description="AXI interconnect - INI x read QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AR_QOS" description="Read channel QoS setting" />
    </Register>
    <Register start="+0x44100" size="0" name="AXI_INI3_READ_QOS" access="Read/Write" description="AXI interconnect - INI x read QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AR_QOS" description="Read channel QoS setting" />
    </Register>
    <Register start="+0x45100" size="0" name="AXI_INI4_READ_QOS" access="Read/Write" description="AXI interconnect - INI x read QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AR_QOS" description="Read channel QoS setting" />
    </Register>
    <Register start="+0x46100" size="0" name="AXI_INI5_READ_QOS" access="Read/Write" description="AXI interconnect - INI x read QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AR_QOS" description="Read channel QoS setting" />
    </Register>
    <Register start="+0x47100" size="0" name="AXI_INI6_READ_QOS" access="Read/Write" description="AXI interconnect - INI x read QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AR_QOS" description="Read channel QoS setting" />
    </Register>
    <Register start="+0x42104" size="0" name="AXI_INI1_WRITE_QOS" access="Read/Write" description="AXI interconnect - INI x write QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AW_QOS" description="Write channel QoS setting" />
    </Register>
    <Register start="+0x43104" size="0" name="AXI_INI2_WRITE_QOS" access="Read/Write" description="AXI interconnect - INI x write QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AW_QOS" description="Write channel QoS setting" />
    </Register>
    <Register start="+0x44104" size="0" name="AXI_INI3_WRITE_QOS" access="Read/Write" description="AXI interconnect - INI x write QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AW_QOS" description="Write channel QoS setting" />
    </Register>
    <Register start="+0x45104" size="0" name="AXI_INI4_WRITE_QOS" access="Read/Write" description="AXI interconnect - INI x write QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AW_QOS" description="Write channel QoS setting" />
    </Register>
    <Register start="+0x46104" size="0" name="AXI_INI5_WRITE_QOS" access="Read/Write" description="AXI interconnect - INI x write QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AW_QOS" description="Write channel QoS setting" />
    </Register>
    <Register start="+0x47104" size="0" name="AXI_INI6_WRITE_QOS" access="Read/Write" description="AXI interconnect - INI x write QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AW_QOS" description="Write channel QoS setting" />
    </Register>
    <Register start="+0x42108" size="0" name="AXI_INI1_FN_MOD" access="Read/Write" description="AXI interconnect - INI x issuing functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override ASIB read issuing capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override ASIB write issuing capability" />
    </Register>
    <Register start="+0x43108" size="0" name="AXI_INI2_FN_MOD" access="Read/Write" description="AXI interconnect - INI x issuing functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override ASIB read issuing capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override ASIB write issuing capability" />
    </Register>
    <Register start="+0x44108" size="0" name="AXI_INI3_FN_MOD" access="Read/Write" description="AXI interconnect - INI x issuing functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override ASIB read issuing capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override ASIB write issuing capability" />
    </Register>
    <Register start="+0x45108" size="0" name="AXI_INI4_FN_MOD" access="Read/Write" description="AXI interconnect - INI x issuing functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override ASIB read issuing capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override ASIB write issuing capability" />
    </Register>
    <Register start="+0x46108" size="0" name="AXI_INI5_FN_MOD" access="Read/Write" description="AXI interconnect - INI x issuing functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override ASIB read issuing capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override ASIB write issuing capability" />
    </Register>
    <Register start="+0x47108" size="0" name="AXI_INI6_FN_MOD" access="Read/Write" description="AXI interconnect - INI x issuing functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override ASIB read issuing capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override ASIB write issuing capability" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="BDMA1" start="0x48022C00" description="BDMA">
    <Register start="+0x0" size="0" name="BDMA_ISR" access="ReadOnly" description="DMA interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIF1" description="Channel x global interrupt flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="1" size="1" name="TCIF1" description="Channel x transfer complete flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="2" size="1" name="HTIF1" description="Channel x half transfer flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="3" size="1" name="TEIF1" description="Channel x transfer error flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="4" size="1" name="GIF2" description="Channel x global interrupt flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="5" size="1" name="TCIF2" description="Channel x transfer complete flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="6" size="1" name="HTIF2" description="Channel x half transfer flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="7" size="1" name="TEIF2" description="Channel x transfer error flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="8" size="1" name="GIF3" description="Channel x global interrupt flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="9" size="1" name="TCIF3" description="Channel x transfer complete flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="10" size="1" name="HTIF3" description="Channel x half transfer flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="11" size="1" name="TEIF3" description="Channel x transfer error flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="12" size="1" name="GIF4" description="Channel x global interrupt flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="13" size="1" name="TCIF4" description="Channel x transfer complete flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="14" size="1" name="HTIF4" description="Channel x half transfer flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="15" size="1" name="TEIF4" description="Channel x transfer error flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="16" size="1" name="GIF5" description="Channel x global interrupt flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="17" size="1" name="TCIF5" description="Channel x transfer complete flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="18" size="1" name="HTIF5" description="Channel x half transfer flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="19" size="1" name="TEIF5" description="Channel x transfer error flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="20" size="1" name="GIF6" description="Channel x global interrupt flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="21" size="1" name="TCIF6" description="Channel x transfer complete flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="22" size="1" name="HTIF6" description="Channel x half transfer flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="23" size="1" name="TEIF6" description="Channel x transfer error flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="24" size="1" name="GIF7" description="Channel x global interrupt flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="25" size="1" name="TCIF7" description="Channel x transfer complete flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="26" size="1" name="HTIF7" description="Channel x half transfer flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="27" size="1" name="TEIF7" description="Channel x transfer error flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="28" size="1" name="GIF8" description="Channel x global interrupt flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="29" size="1" name="TCIF8" description="Channel x transfer complete flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="30" size="1" name="HTIF8" description="Channel x half transfer flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="31" size="1" name="TEIF8" description="Channel x transfer error flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
    </Register>
    <Register start="+0x4" size="0" name="BDMA_IFCR" access="WriteOnly" description="DMA interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CGIF1" description="Channel x global interrupt clear This bit is set and cleared by software." />
      <BitField start="1" size="1" name="CTCIF1" description="Channel x transfer complete clear This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CHTIF1" description="Channel x half transfer clear This bit is set and cleared by software." />
      <BitField start="3" size="1" name="CTEIF1" description="Channel x transfer error clear This bit is set and cleared by software." />
      <BitField start="4" size="1" name="CGIF2" description="Channel x global interrupt clear This bit is set and cleared by software." />
      <BitField start="5" size="1" name="CTCIF2" description="Channel x transfer complete clear This bit is set and cleared by software." />
      <BitField start="6" size="1" name="CHTIF2" description="Channel x half transfer clear This bit is set and cleared by software." />
      <BitField start="7" size="1" name="CTEIF2" description="Channel x transfer error clear This bit is set and cleared by software." />
      <BitField start="8" size="1" name="CGIF3" description="Channel x global interrupt clear This bit is set and cleared by software." />
      <BitField start="9" size="1" name="CTCIF3" description="Channel x transfer complete clear This bit is set and cleared by software." />
      <BitField start="10" size="1" name="CHTIF3" description="Channel x half transfer clear This bit is set and cleared by software." />
      <BitField start="11" size="1" name="CTEIF3" description="Channel x transfer error clear This bit is set and cleared by software." />
      <BitField start="12" size="1" name="CGIF4" description="Channel x global interrupt clear This bit is set and cleared by software." />
      <BitField start="13" size="1" name="CTCIF4" description="Channel x transfer complete clear This bit is set and cleared by software." />
      <BitField start="14" size="1" name="CHTIF4" description="Channel x half transfer clear This bit is set and cleared by software." />
      <BitField start="15" size="1" name="CTEIF4" description="Channel x transfer error clear This bit is set and cleared by software." />
      <BitField start="16" size="1" name="CGIF5" description="Channel x global interrupt clear This bit is set and cleared by software." />
      <BitField start="17" size="1" name="CTCIF5" description="Channel x transfer complete clear This bit is set and cleared by software." />
      <BitField start="18" size="1" name="CHTIF5" description="Channel x half transfer clear This bit is set and cleared by software." />
      <BitField start="19" size="1" name="CTEIF5" description="Channel x transfer error clear This bit is set and cleared by software." />
      <BitField start="20" size="1" name="CGIF6" description="Channel x global interrupt clear This bit is set and cleared by software." />
      <BitField start="21" size="1" name="CTCIF6" description="Channel x transfer complete clear This bit is set and cleared by software." />
      <BitField start="22" size="1" name="CHTIF6" description="Channel x half transfer clear This bit is set and cleared by software." />
      <BitField start="23" size="1" name="CTEIF6" description="Channel x transfer error clear This bit is set and cleared by software." />
      <BitField start="24" size="1" name="CGIF7" description="Channel x global interrupt clear This bit is set and cleared by software." />
      <BitField start="25" size="1" name="CTCIF7" description="Channel x transfer complete clear This bit is set and cleared by software." />
      <BitField start="26" size="1" name="CHTIF7" description="Channel x half transfer clear This bit is set and cleared by software." />
      <BitField start="27" size="1" name="CTEIF7" description="Channel x transfer error clear This bit is set and cleared by software." />
      <BitField start="28" size="1" name="CGIF8" description="Channel x global interrupt clear This bit is set and cleared by software." />
      <BitField start="29" size="1" name="CTCIF8" description="Channel x transfer complete clear This bit is set and cleared by software." />
      <BitField start="30" size="1" name="CHTIF8" description="Channel x half transfer clear This bit is set and cleared by software." />
      <BitField start="31" size="1" name="CTEIF8" description="Channel x transfer error clear This bit is set and cleared by software." />
    </Register>
    <Register start="+0x8" size="0" name="BDMA_CCR0" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set and cleared by software." />
    </Register>
    <Register start="+0xC" size="0" name="BDMA_CNDTR0" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not." />
    </Register>
    <Register start="+0x10" size="0" name="BDMA_CPAR0" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x14" size="0" name="BDMA_CM0AR0" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x1C" size="0" name="BDMA_CCR1" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set and cleared by software." />
    </Register>
    <Register start="+0x20" size="0" name="BDMA_CNDTR1" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not." />
    </Register>
    <Register start="+0x24" size="0" name="BDMA_CPAR1" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x28" size="0" name="BDMA_CM0AR1" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x30" size="0" name="BDMA_CCR2" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set and cleared by software." />
    </Register>
    <Register start="+0x34" size="0" name="BDMA_CNDTR2" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not." />
    </Register>
    <Register start="+0x38" size="0" name="BDMA_CPAR2" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x3C" size="0" name="BDMA_CM0AR2" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x44" size="0" name="BDMA_CCR3" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set and cleared by software." />
    </Register>
    <Register start="+0x48" size="0" name="BDMA_CNDTR3" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not." />
    </Register>
    <Register start="+0x4C" size="0" name="BDMA_CPAR3" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x50" size="0" name="BDMA_CM0AR3" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x58" size="0" name="BDMA_CCR4" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set and cleared by software." />
    </Register>
    <Register start="+0x5C" size="0" name="BDMA_CNDTR4" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not." />
    </Register>
    <Register start="+0x60" size="0" name="BDMA_CPAR4" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x64" size="0" name="BDMA_CM0AR4" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x6C" size="0" name="BDMA_CCR5" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set and cleared by software." />
    </Register>
    <Register start="+0x70" size="0" name="BDMA_CNDTR5" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not." />
    </Register>
    <Register start="+0x74" size="0" name="BDMA_CPAR5" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x78" size="0" name="BDMA_CM0AR5" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x80" size="0" name="BDMA_CCR6" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set and cleared by software." />
    </Register>
    <Register start="+0x84" size="0" name="BDMA_CNDTR6" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not." />
    </Register>
    <Register start="+0x88" size="0" name="BDMA_CPAR6" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x8C" size="0" name="BDMA_CM0AR6" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x94" size="0" name="BDMA_CCR7" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set and cleared by software." />
    </Register>
    <Register start="+0x98" size="0" name="BDMA_CNDTR7" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not." />
    </Register>
    <Register start="+0x9C" size="0" name="BDMA_CPAR7" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0xA0" size="0" name="BDMA_CM0AR7" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x18" size="0" name="BDMA_CM1AR0" access="Read/Write" description="This register must not be written when the channel is enabled" reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0x2C" size="0" name="BDMA_CM1AR1" access="Read/Write" description="BDMA_CMAR1" reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0x40" size="0" name="BDMA_CM1AR2" access="Read/Write" description="BDMA_CM1AR2" reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0x54" size="0" name="BDMA_CM1AR3" access="Read/Write" description="BDMA_CMAR3" reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0x68" size="0" name="BDMA_CM1AR4" access="Read/Write" description="BDMA_CM1AR4" reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0x7C" size="0" name="BDMA_CM1AR5" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0x90" size="0" name="BDMA_CM1AR6" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA4" size="0" name="BDMA_CM1AR7" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
  </RegisterGroup>
  <RegisterGroup name="BDMA2" start="0x58025400" description="BDMA">
    <Register start="+0x0" size="0" name="BDMA_ISR" access="ReadOnly" description="DMA interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIF1" description="Channel x global interrupt flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="1" size="1" name="TCIF1" description="Channel x transfer complete flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="2" size="1" name="HTIF1" description="Channel x half transfer flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="3" size="1" name="TEIF1" description="Channel x transfer error flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="4" size="1" name="GIF2" description="Channel x global interrupt flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="5" size="1" name="TCIF2" description="Channel x transfer complete flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="6" size="1" name="HTIF2" description="Channel x half transfer flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="7" size="1" name="TEIF2" description="Channel x transfer error flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="8" size="1" name="GIF3" description="Channel x global interrupt flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="9" size="1" name="TCIF3" description="Channel x transfer complete flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="10" size="1" name="HTIF3" description="Channel x half transfer flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="11" size="1" name="TEIF3" description="Channel x transfer error flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="12" size="1" name="GIF4" description="Channel x global interrupt flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="13" size="1" name="TCIF4" description="Channel x transfer complete flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="14" size="1" name="HTIF4" description="Channel x half transfer flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="15" size="1" name="TEIF4" description="Channel x transfer error flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="16" size="1" name="GIF5" description="Channel x global interrupt flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="17" size="1" name="TCIF5" description="Channel x transfer complete flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="18" size="1" name="HTIF5" description="Channel x half transfer flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="19" size="1" name="TEIF5" description="Channel x transfer error flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="20" size="1" name="GIF6" description="Channel x global interrupt flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="21" size="1" name="TCIF6" description="Channel x transfer complete flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="22" size="1" name="HTIF6" description="Channel x half transfer flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="23" size="1" name="TEIF6" description="Channel x transfer error flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="24" size="1" name="GIF7" description="Channel x global interrupt flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="25" size="1" name="TCIF7" description="Channel x transfer complete flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="26" size="1" name="HTIF7" description="Channel x half transfer flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="27" size="1" name="TEIF7" description="Channel x transfer error flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="28" size="1" name="GIF8" description="Channel x global interrupt flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="29" size="1" name="TCIF8" description="Channel x transfer complete flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="30" size="1" name="HTIF8" description="Channel x half transfer flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
      <BitField start="31" size="1" name="TEIF8" description="Channel x transfer error flag (x = 1..8) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register." />
    </Register>
    <Register start="+0x4" size="0" name="BDMA_IFCR" access="WriteOnly" description="DMA interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CGIF1" description="Channel x global interrupt clear This bit is set and cleared by software." />
      <BitField start="1" size="1" name="CTCIF1" description="Channel x transfer complete clear This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CHTIF1" description="Channel x half transfer clear This bit is set and cleared by software." />
      <BitField start="3" size="1" name="CTEIF1" description="Channel x transfer error clear This bit is set and cleared by software." />
      <BitField start="4" size="1" name="CGIF2" description="Channel x global interrupt clear This bit is set and cleared by software." />
      <BitField start="5" size="1" name="CTCIF2" description="Channel x transfer complete clear This bit is set and cleared by software." />
      <BitField start="6" size="1" name="CHTIF2" description="Channel x half transfer clear This bit is set and cleared by software." />
      <BitField start="7" size="1" name="CTEIF2" description="Channel x transfer error clear This bit is set and cleared by software." />
      <BitField start="8" size="1" name="CGIF3" description="Channel x global interrupt clear This bit is set and cleared by software." />
      <BitField start="9" size="1" name="CTCIF3" description="Channel x transfer complete clear This bit is set and cleared by software." />
      <BitField start="10" size="1" name="CHTIF3" description="Channel x half transfer clear This bit is set and cleared by software." />
      <BitField start="11" size="1" name="CTEIF3" description="Channel x transfer error clear This bit is set and cleared by software." />
      <BitField start="12" size="1" name="CGIF4" description="Channel x global interrupt clear This bit is set and cleared by software." />
      <BitField start="13" size="1" name="CTCIF4" description="Channel x transfer complete clear This bit is set and cleared by software." />
      <BitField start="14" size="1" name="CHTIF4" description="Channel x half transfer clear This bit is set and cleared by software." />
      <BitField start="15" size="1" name="CTEIF4" description="Channel x transfer error clear This bit is set and cleared by software." />
      <BitField start="16" size="1" name="CGIF5" description="Channel x global interrupt clear This bit is set and cleared by software." />
      <BitField start="17" size="1" name="CTCIF5" description="Channel x transfer complete clear This bit is set and cleared by software." />
      <BitField start="18" size="1" name="CHTIF5" description="Channel x half transfer clear This bit is set and cleared by software." />
      <BitField start="19" size="1" name="CTEIF5" description="Channel x transfer error clear This bit is set and cleared by software." />
      <BitField start="20" size="1" name="CGIF6" description="Channel x global interrupt clear This bit is set and cleared by software." />
      <BitField start="21" size="1" name="CTCIF6" description="Channel x transfer complete clear This bit is set and cleared by software." />
      <BitField start="22" size="1" name="CHTIF6" description="Channel x half transfer clear This bit is set and cleared by software." />
      <BitField start="23" size="1" name="CTEIF6" description="Channel x transfer error clear This bit is set and cleared by software." />
      <BitField start="24" size="1" name="CGIF7" description="Channel x global interrupt clear This bit is set and cleared by software." />
      <BitField start="25" size="1" name="CTCIF7" description="Channel x transfer complete clear This bit is set and cleared by software." />
      <BitField start="26" size="1" name="CHTIF7" description="Channel x half transfer clear This bit is set and cleared by software." />
      <BitField start="27" size="1" name="CTEIF7" description="Channel x transfer error clear This bit is set and cleared by software." />
      <BitField start="28" size="1" name="CGIF8" description="Channel x global interrupt clear This bit is set and cleared by software." />
      <BitField start="29" size="1" name="CTCIF8" description="Channel x transfer complete clear This bit is set and cleared by software." />
      <BitField start="30" size="1" name="CHTIF8" description="Channel x half transfer clear This bit is set and cleared by software." />
      <BitField start="31" size="1" name="CTEIF8" description="Channel x transfer error clear This bit is set and cleared by software." />
    </Register>
    <Register start="+0x8" size="0" name="BDMA_CCR0" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set and cleared by software." />
    </Register>
    <Register start="+0xC" size="0" name="BDMA_CNDTR0" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not." />
    </Register>
    <Register start="+0x10" size="0" name="BDMA_CPAR0" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x14" size="0" name="BDMA_CM0AR0" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x1C" size="0" name="BDMA_CCR1" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set and cleared by software." />
    </Register>
    <Register start="+0x20" size="0" name="BDMA_CNDTR1" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not." />
    </Register>
    <Register start="+0x24" size="0" name="BDMA_CPAR1" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x28" size="0" name="BDMA_CM0AR1" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x30" size="0" name="BDMA_CCR2" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set and cleared by software." />
    </Register>
    <Register start="+0x34" size="0" name="BDMA_CNDTR2" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not." />
    </Register>
    <Register start="+0x38" size="0" name="BDMA_CPAR2" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x3C" size="0" name="BDMA_CM0AR2" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x44" size="0" name="BDMA_CCR3" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set and cleared by software." />
    </Register>
    <Register start="+0x48" size="0" name="BDMA_CNDTR3" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not." />
    </Register>
    <Register start="+0x4C" size="0" name="BDMA_CPAR3" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x50" size="0" name="BDMA_CM0AR3" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x58" size="0" name="BDMA_CCR4" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set and cleared by software." />
    </Register>
    <Register start="+0x5C" size="0" name="BDMA_CNDTR4" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not." />
    </Register>
    <Register start="+0x60" size="0" name="BDMA_CPAR4" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x64" size="0" name="BDMA_CM0AR4" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x6C" size="0" name="BDMA_CCR5" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set and cleared by software." />
    </Register>
    <Register start="+0x70" size="0" name="BDMA_CNDTR5" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not." />
    </Register>
    <Register start="+0x74" size="0" name="BDMA_CPAR5" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x78" size="0" name="BDMA_CM0AR5" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x80" size="0" name="BDMA_CCR6" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set and cleared by software." />
    </Register>
    <Register start="+0x84" size="0" name="BDMA_CNDTR6" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not." />
    </Register>
    <Register start="+0x88" size="0" name="BDMA_CPAR6" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x8C" size="0" name="BDMA_CM0AR6" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x94" size="0" name="BDMA_CCR7" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set and cleared by software." />
    </Register>
    <Register start="+0x98" size="0" name="BDMA_CNDTR7" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not." />
    </Register>
    <Register start="+0x9C" size="0" name="BDMA_CPAR7" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0xA0" size="0" name="BDMA_CM0AR7" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address." />
    </Register>
    <Register start="+0x18" size="0" name="BDMA_CM1AR0" access="Read/Write" description="This register must not be written when the channel is enabled" reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0x2C" size="0" name="BDMA_CM1AR1" access="Read/Write" description="BDMA_CMAR1" reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0x40" size="0" name="BDMA_CM1AR2" access="Read/Write" description="BDMA_CM1AR2" reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0x54" size="0" name="BDMA_CM1AR3" access="Read/Write" description="BDMA_CMAR3" reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0x68" size="0" name="BDMA_CM1AR4" access="Read/Write" description="BDMA_CM1AR4" reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0x7C" size="0" name="BDMA_CM1AR5" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0x90" size="0" name="BDMA_CM1AR6" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA4" size="0" name="BDMA_CM1AR7" access="Read/Write" description="This register must not be written when the channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
  </RegisterGroup>
  <RegisterGroup name="CAN_CCU" start="0x4000A800" description="FDCAN1">
    <Register start="+0x0" size="0" name="FDCAN_CREL" access="ReadOnly" description="FDCAN Core Release Register" reset_value="0x32141218" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DAY" description="Timestamp Day" />
      <BitField start="8" size="8" name="MON" description="Timestamp Month" />
      <BitField start="16" size="4" name="YEAR" description="Timestamp Year" />
      <BitField start="20" size="4" name="SUBSTEP" description="Sub-step of Core release" />
      <BitField start="24" size="4" name="STEP" description="Step of Core release" />
      <BitField start="28" size="4" name="REL" description="Core release" />
    </Register>
    <Register start="+0x4" size="0" name="FDCAN_ENDN" access="ReadOnly" description="FDCAN Core Release Register" reset_value="0x87654321" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ETV" description="Endiannes Test Value" />
    </Register>
    <Register start="+0xC" size="0" name="FDCAN_DBTP" access="ReadOnly" description="FDCAN Data Bit Timing and Prescaler Register" reset_value="0x00000A33" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DSJW" description="Synchronization Jump Width" />
      <BitField start="4" size="4" name="DTSEG2" description="Data time segment after sample point" />
      <BitField start="8" size="5" name="DTSEG1" description="Data time segment after sample point" />
      <BitField start="16" size="5" name="DBRP" description="Data BIt Rate Prescaler" />
      <BitField start="23" size="1" name="TDC" description="Transceiver Delay Compensation" />
    </Register>
    <Register start="+0x10" size="0" name="FDCAN_TEST" access="ReadOnly" description="FDCAN Test Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="LBCK" description="Loop Back mode" />
      <BitField start="5" size="2" name="TX" description="Loop Back mode" />
      <BitField start="7" size="1" name="RX" description="Control of Transmit Pin" />
    </Register>
    <Register start="+0x14" size="0" name="FDCAN_RWD" access="ReadOnly" description="FDCAN RAM Watchdog Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WDC" description="Watchdog configuration" />
      <BitField start="8" size="8" name="WDV" description="Watchdog value" />
    </Register>
    <Register start="+0x18" size="0" name="FDCAN_CCCR" access="Read/Write" description="FDCAN CC Control Register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INIT" description="Initialization" />
      <BitField start="1" size="1" name="CCE" description="Configuration Change Enable" />
      <BitField start="2" size="1" name="ASM" description="ASM Restricted Operation Mode" />
      <BitField start="3" size="1" name="CSA" description="Clock Stop Acknowledge" />
      <BitField start="4" size="1" name="CSR" description="Clock Stop Request" />
      <BitField start="5" size="1" name="MON" description="Bus Monitoring Mode" />
      <BitField start="6" size="1" name="DAR" description="Disable Automatic Retransmission" />
      <BitField start="7" size="1" name="TEST" description="Test Mode Enable" />
      <BitField start="8" size="1" name="FDOE" description="FD Operation Enable" />
      <BitField start="9" size="1" name="BSE" description="FDCAN Bit Rate Switching" />
      <BitField start="12" size="1" name="PXHD" description="Protocol Exception Handling Disable" />
      <BitField start="13" size="1" name="EFBI" description="Edge Filtering during Bus Integration" />
      <BitField start="14" size="1" name="TXP" description="TXP" />
      <BitField start="15" size="1" name="NISO" description="Non ISO Operation" />
    </Register>
    <Register start="+0x1C" size="0" name="FDCAN_NBTP" access="Read/Write" description="FDCAN Nominal Bit Timing and Prescaler Register" reset_value="0x00000A33" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TSEG2" description="Nominal Time segment after sample point" />
      <BitField start="8" size="8" name="NTSEG1" description="Nominal Time segment before sample point" />
      <BitField start="16" size="9" name="NBRP" description="Bit Rate Prescaler" />
      <BitField start="25" size="7" name="NSJW" description="NSJW: Nominal (Re)Synchronization Jump Width" />
    </Register>
    <Register start="+0x20" size="0" name="FDCAN_TSCC" access="Read/Write" description="FDCAN Timestamp Counter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TSS" description="Timestamp Select" />
      <BitField start="16" size="4" name="TCP" description="Timestamp Counter Prescaler" />
    </Register>
    <Register start="+0x24" size="0" name="FDCAN_TSCV" access="Read/Write" description="FDCAN Timestamp Counter Value Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSC" description="Timestamp Counter" />
    </Register>
    <Register start="+0x28" size="0" name="FDCAN_TOCC" access="Read/Write" description="FDCAN Timeout Counter Configuration Register" reset_value="0xFFFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ETOC" description="Enable Timeout Counter" />
      <BitField start="1" size="2" name="TOS" description="Timeout Select" />
      <BitField start="16" size="16" name="TOP" description="Timeout Period" />
    </Register>
    <Register start="+0x2C" size="0" name="FDCAN_TOCV" access="Read/Write" description="FDCAN Timeout Counter Value Register" reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TOC" description="Timeout Counter" />
    </Register>
    <Register start="+0x40" size="0" name="FDCAN_ECR" access="Read/Write" description="FDCAN Error Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TEC" description="Transmit Error Counter" />
      <BitField start="8" size="7" name="TREC" description="Receive Error Counter" />
      <BitField start="15" size="1" name="RP" description="Receive Error Passive" />
      <BitField start="16" size="8" name="CEL" description="AN Error Logging" />
    </Register>
    <Register start="+0x44" size="0" name="FDCAN_PSR" access="Read/Write" description="FDCAN Protocol Status Register" reset_value="0x00000707" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LEC" description="Last Error Code" />
      <BitField start="3" size="2" name="ACT" description="Activity" />
      <BitField start="5" size="1" name="EP" description="Error Passive" />
      <BitField start="6" size="1" name="EW" description="Warning Status" />
      <BitField start="7" size="1" name="BO" description="Bus_Off Status" />
      <BitField start="8" size="3" name="DLEC" description="Data Last Error Code" />
      <BitField start="11" size="1" name="RESI" description="ESI flag of last received FDCAN Message" />
      <BitField start="12" size="1" name="RBRS" description="BRS flag of last received FDCAN Message" />
      <BitField start="13" size="1" name="REDL" description="Received FDCAN Message" />
      <BitField start="14" size="1" name="PXE" description="Protocol Exception Event" />
      <BitField start="16" size="7" name="TDCV" description="Transmitter Delay Compensation Value" />
    </Register>
    <Register start="+0x48" size="0" name="FDCAN_TDCR" access="ReadOnly" description="FDCAN Transmitter Delay Compensation Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TDCF" description="Transmitter Delay Compensation Filter Window Length" />
      <BitField start="8" size="7" name="TDCO" description="Transmitter Delay Compensation Offset" />
    </Register>
    <Register start="+0x50" size="0" name="FDCAN_IR" access="ReadOnly" description="FDCAN Interrupt Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0N" description="Rx FIFO 0 New Message" />
      <BitField start="1" size="1" name="RF0W" description="Rx FIFO 0 Full" />
      <BitField start="2" size="1" name="RF0F" description="Rx FIFO 0 Full" />
      <BitField start="3" size="1" name="RF0L" description="Rx FIFO 0 Message Lost" />
      <BitField start="4" size="1" name="RF1N" description="Rx FIFO 1 New Message" />
      <BitField start="5" size="1" name="RF1W" description="Rx FIFO 1 Watermark Reached" />
      <BitField start="6" size="1" name="RF1F" description="Rx FIFO 1 Watermark Reached" />
      <BitField start="7" size="1" name="RF1L" description="Rx FIFO 1 Message Lost" />
      <BitField start="8" size="1" name="HPM" description="High Priority Message" />
      <BitField start="9" size="1" name="TC" description="Transmission Completed" />
      <BitField start="10" size="1" name="TCF" description="Transmission Cancellation Finished" />
      <BitField start="11" size="1" name="TEF" description="Tx FIFO Empty" />
      <BitField start="12" size="1" name="TEFN" description="Tx Event FIFO New Entry" />
      <BitField start="13" size="1" name="TEFW" description="Tx Event FIFO Watermark Reached" />
      <BitField start="14" size="1" name="TEFF" description="Tx Event FIFO Full" />
      <BitField start="15" size="1" name="TEFL" description="Tx Event FIFO Element Lost" />
      <BitField start="16" size="1" name="TSW" description="Timestamp Wraparound" />
      <BitField start="17" size="1" name="MRAF" description="Message RAM Access Failure" />
      <BitField start="18" size="1" name="TOO" description="Timeout Occurred" />
      <BitField start="19" size="1" name="DRX" description="Message stored to Dedicated Rx Buffer" />
      <BitField start="22" size="1" name="ELO" description="Error Logging Overflow" />
      <BitField start="23" size="1" name="EP" description="Error Passive" />
      <BitField start="24" size="1" name="EW" description="Warning Status" />
      <BitField start="25" size="1" name="BO" description="Bus_Off Status" />
      <BitField start="26" size="1" name="WDI" description="Watchdog Interrupt" />
      <BitField start="27" size="1" name="PEA" description="Protocol Error in Arbitration Phase (Nominal Bit Time is used)" />
      <BitField start="28" size="1" name="PED" description="Protocol Error in Data Phase (Data Bit Time is used)" />
      <BitField start="29" size="1" name="ARA" description="Access to Reserved Address" />
    </Register>
    <Register start="+0x54" size="0" name="FDCAN_IE" access="Read/Write" description="FDCAN Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0NE" description="Rx FIFO 0 New Message Enable" />
      <BitField start="1" size="1" name="RF0WE" description="Rx FIFO 0 Full Enable" />
      <BitField start="2" size="1" name="RF0FE" description="Rx FIFO 0 Full Enable" />
      <BitField start="3" size="1" name="RF0LE" description="Rx FIFO 0 Message Lost Enable" />
      <BitField start="4" size="1" name="RF1NE" description="Rx FIFO 1 New Message Enable" />
      <BitField start="5" size="1" name="RF1WE" description="Rx FIFO 1 Watermark Reached Enable" />
      <BitField start="6" size="1" name="RF1FE" description="Rx FIFO 1 Watermark Reached Enable" />
      <BitField start="7" size="1" name="RF1LE" description="Rx FIFO 1 Message Lost Enable" />
      <BitField start="8" size="1" name="HPME" description="High Priority Message Enable" />
      <BitField start="9" size="1" name="TCE" description="Transmission Completed Enable" />
      <BitField start="10" size="1" name="TCFE" description="Transmission Cancellation Finished Enable" />
      <BitField start="11" size="1" name="TEFE" description="Tx FIFO Empty Enable" />
      <BitField start="12" size="1" name="TEFNE" description="Tx Event FIFO New Entry Enable" />
      <BitField start="13" size="1" name="TEFWE" description="Tx Event FIFO Watermark Reached Enable" />
      <BitField start="14" size="1" name="TEFFE" description="Tx Event FIFO Full Enable" />
      <BitField start="15" size="1" name="TEFLE" description="Tx Event FIFO Element Lost Enable" />
      <BitField start="16" size="1" name="TSWE" description="Timestamp Wraparound Enable" />
      <BitField start="17" size="1" name="MRAFE" description="Message RAM Access Failure Enable" />
      <BitField start="18" size="1" name="TOOE" description="Timeout Occurred Enable" />
      <BitField start="19" size="1" name="DRXE" description="Message stored to Dedicated Rx Buffer Enable" />
      <BitField start="20" size="1" name="BECE" description="Bit Error Corrected Interrupt Enable" />
      <BitField start="21" size="1" name="BEUE" description="Bit Error Uncorrected Interrupt Enable" />
      <BitField start="22" size="1" name="ELOE" description="Error Logging Overflow Enable" />
      <BitField start="23" size="1" name="EPE" description="Error Passive Enable" />
      <BitField start="24" size="1" name="EWE" description="Warning Status Enable" />
      <BitField start="25" size="1" name="BOE" description="Bus_Off Status Enable" />
      <BitField start="26" size="1" name="WDIE" description="Watchdog Interrupt Enable" />
      <BitField start="27" size="1" name="PEAE" description="Protocol Error in Arbitration Phase Enable" />
      <BitField start="28" size="1" name="PEDE" description="Protocol Error in Data Phase Enable" />
      <BitField start="29" size="1" name="ARAE" description="Access to Reserved Address Enable" />
    </Register>
    <Register start="+0x58" size="0" name="FDCAN_ILS" access="ReadOnly" description="FDCAN Interrupt Line Select Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0NL" description="Rx FIFO 0 New Message Interrupt Line" />
      <BitField start="1" size="1" name="RF0WL" description="Rx FIFO 0 Watermark Reached Interrupt Line" />
      <BitField start="2" size="1" name="RF0FL" description="Rx FIFO 0 Full Interrupt Line" />
      <BitField start="3" size="1" name="RF0LL" description="Rx FIFO 0 Message Lost Interrupt Line" />
      <BitField start="4" size="1" name="RF1NL" description="Rx FIFO 1 New Message Interrupt Line" />
      <BitField start="5" size="1" name="RF1WL" description="Rx FIFO 1 Watermark Reached Interrupt Line" />
      <BitField start="6" size="1" name="RF1FL" description="Rx FIFO 1 Full Interrupt Line" />
      <BitField start="7" size="1" name="RF1LL" description="Rx FIFO 1 Message Lost Interrupt Line" />
      <BitField start="8" size="1" name="HPML" description="High Priority Message Interrupt Line" />
      <BitField start="9" size="1" name="TCL" description="Transmission Completed Interrupt Line" />
      <BitField start="10" size="1" name="TCFL" description="Transmission Cancellation Finished Interrupt Line" />
      <BitField start="11" size="1" name="TEFL" description="Tx FIFO Empty Interrupt Line" />
      <BitField start="12" size="1" name="TEFNL" description="Tx Event FIFO New Entry Interrupt Line" />
      <BitField start="13" size="1" name="TEFWL" description="Tx Event FIFO Watermark Reached Interrupt Line" />
      <BitField start="14" size="1" name="TEFFL" description="Tx Event FIFO Full Interrupt Line" />
      <BitField start="15" size="1" name="TEFLL" description="Tx Event FIFO Element Lost Interrupt Line" />
      <BitField start="16" size="1" name="TSWL" description="Timestamp Wraparound Interrupt Line" />
      <BitField start="17" size="1" name="MRAFL" description="Message RAM Access Failure Interrupt Line" />
      <BitField start="18" size="1" name="TOOL" description="Timeout Occurred Interrupt Line" />
      <BitField start="19" size="1" name="DRXL" description="Message stored to Dedicated Rx Buffer Interrupt Line" />
      <BitField start="20" size="1" name="BECL" description="Bit Error Corrected Interrupt Line" />
      <BitField start="21" size="1" name="BEUL" description="Bit Error Uncorrected Interrupt Line" />
      <BitField start="22" size="1" name="ELOL" description="Error Logging Overflow Interrupt Line" />
      <BitField start="23" size="1" name="EPL" description="Error Passive Interrupt Line" />
      <BitField start="24" size="1" name="EWL" description="Warning Status Interrupt Line" />
      <BitField start="25" size="1" name="BOL" description="Bus_Off Status" />
      <BitField start="26" size="1" name="WDIL" description="Watchdog Interrupt Line" />
      <BitField start="27" size="1" name="PEAL" description="Protocol Error in Arbitration Phase Line" />
      <BitField start="28" size="1" name="PEDL" description="Protocol Error in Data Phase Line" />
      <BitField start="29" size="1" name="ARAL" description="Access to Reserved Address Line" />
    </Register>
    <Register start="+0x5C" size="0" name="FDCAN_ILE" access="Read/Write" description="FDCAN Interrupt Line Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EINT0" description="Enable Interrupt Line 0" />
      <BitField start="1" size="1" name="EINT1" description="Enable Interrupt Line 1" />
    </Register>
    <Register start="+0x80" size="0" name="FDCAN_GFC" access="Read/Write" description="FDCAN Global Filter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RRFE" description="Reject Remote Frames Extended" />
      <BitField start="1" size="1" name="RRFS" description="Reject Remote Frames Standard" />
      <BitField start="2" size="2" name="ANFE" description="Accept Non-matching Frames Extended" />
      <BitField start="4" size="2" name="ANFS" description="Accept Non-matching Frames Standard" />
    </Register>
    <Register start="+0x84" size="0" name="FDCAN_SIDFC" access="Read/Write" description="FDCAN Standard ID Filter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="FLSSA" description="Filter List Standard Start Address" />
      <BitField start="16" size="8" name="LSS" description="List Size Standard" />
    </Register>
    <Register start="+0x88" size="0" name="FDCAN_XIDFC" access="Read/Write" description="FDCAN Extended ID Filter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="FLESA" description="Filter List Standard Start Address" />
      <BitField start="16" size="8" name="LSE" description="List Size Extended" />
    </Register>
    <Register start="+0x90" size="0" name="FDCAN_XIDAM" access="Read/Write" description="FDCAN Extended ID and Mask Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="29" name="EIDM" description="Extended ID Mask" />
    </Register>
    <Register start="+0x94" size="0" name="FDCAN_HPMS" access="ReadOnly" description="FDCAN High Priority Message Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="BIDX" description="Buffer Index" />
      <BitField start="6" size="2" name="MSI" description="Message Storage Indicator" />
      <BitField start="8" size="7" name="FIDX" description="Filter Index" />
      <BitField start="15" size="1" name="FLST" description="Filter List" />
    </Register>
    <Register start="+0x98" size="0" name="FDCAN_NDAT1" access="ReadOnly" description="FDCAN New Data 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ND0" description="New data" />
      <BitField start="1" size="1" name="ND1" description="New data" />
      <BitField start="2" size="1" name="ND2" description="New data" />
      <BitField start="3" size="1" name="ND3" description="New data" />
      <BitField start="4" size="1" name="ND4" description="New data" />
      <BitField start="5" size="1" name="ND5" description="New data" />
      <BitField start="6" size="1" name="ND6" description="New data" />
      <BitField start="7" size="1" name="ND7" description="New data" />
      <BitField start="8" size="1" name="ND8" description="New data" />
      <BitField start="9" size="1" name="ND9" description="New data" />
      <BitField start="10" size="1" name="ND10" description="New data" />
      <BitField start="11" size="1" name="ND11" description="New data" />
      <BitField start="12" size="1" name="ND12" description="New data" />
      <BitField start="13" size="1" name="ND13" description="New data" />
      <BitField start="14" size="1" name="ND14" description="New data" />
      <BitField start="15" size="1" name="ND15" description="New data" />
      <BitField start="16" size="1" name="ND16" description="New data" />
      <BitField start="17" size="1" name="ND17" description="New data" />
      <BitField start="18" size="1" name="ND18" description="New data" />
      <BitField start="19" size="1" name="ND19" description="New data" />
      <BitField start="20" size="1" name="ND20" description="New data" />
      <BitField start="21" size="1" name="ND21" description="New data" />
      <BitField start="22" size="1" name="ND22" description="New data" />
      <BitField start="23" size="1" name="ND23" description="New data" />
      <BitField start="24" size="1" name="ND24" description="New data" />
      <BitField start="25" size="1" name="ND25" description="New data" />
      <BitField start="26" size="1" name="ND26" description="New data" />
      <BitField start="27" size="1" name="ND27" description="New data" />
      <BitField start="28" size="1" name="ND28" description="New data" />
      <BitField start="29" size="1" name="ND29" description="New data" />
      <BitField start="30" size="1" name="ND30" description="New data" />
      <BitField start="31" size="1" name="ND31" description="New data" />
    </Register>
    <Register start="+0x9C" size="0" name="FDCAN_NDAT2" access="ReadOnly" description="FDCAN New Data 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ND32" description="New data" />
      <BitField start="1" size="1" name="ND33" description="New data" />
      <BitField start="2" size="1" name="ND34" description="New data" />
      <BitField start="3" size="1" name="ND35" description="New data" />
      <BitField start="4" size="1" name="ND36" description="New data" />
      <BitField start="5" size="1" name="ND37" description="New data" />
      <BitField start="6" size="1" name="ND38" description="New data" />
      <BitField start="7" size="1" name="ND39" description="New data" />
      <BitField start="8" size="1" name="ND40" description="New data" />
      <BitField start="9" size="1" name="ND41" description="New data" />
      <BitField start="10" size="1" name="ND42" description="New data" />
      <BitField start="11" size="1" name="ND43" description="New data" />
      <BitField start="12" size="1" name="ND44" description="New data" />
      <BitField start="13" size="1" name="ND45" description="New data" />
      <BitField start="14" size="1" name="ND46" description="New data" />
      <BitField start="15" size="1" name="ND47" description="New data" />
      <BitField start="16" size="1" name="ND48" description="New data" />
      <BitField start="17" size="1" name="ND49" description="New data" />
      <BitField start="18" size="1" name="ND50" description="New data" />
      <BitField start="19" size="1" name="ND51" description="New data" />
      <BitField start="20" size="1" name="ND52" description="New data" />
      <BitField start="21" size="1" name="ND53" description="New data" />
      <BitField start="22" size="1" name="ND54" description="New data" />
      <BitField start="23" size="1" name="ND55" description="New data" />
      <BitField start="24" size="1" name="ND56" description="New data" />
      <BitField start="25" size="1" name="ND57" description="New data" />
      <BitField start="26" size="1" name="ND58" description="New data" />
      <BitField start="27" size="1" name="ND59" description="New data" />
      <BitField start="28" size="1" name="ND60" description="New data" />
      <BitField start="29" size="1" name="ND61" description="New data" />
      <BitField start="30" size="1" name="ND62" description="New data" />
      <BitField start="31" size="1" name="ND63" description="New data" />
    </Register>
    <Register start="+0xA0" size="0" name="FDCAN_RXF0C" access="Read/Write" description="FDCAN Rx FIFO 0 Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="F0SA" description="Rx FIFO 0 Start Address" />
      <BitField start="16" size="8" name="F0S" description="Rx FIFO 0 Size" />
      <BitField start="24" size="8" name="F0WM" description="FIFO 0 Watermark" />
    </Register>
    <Register start="+0xA4" size="0" name="FDCAN_RXF0S" access="Read/Write" description="FDCAN Rx FIFO 0 Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="F0FL" description="Rx FIFO 0 Fill Level" />
      <BitField start="8" size="6" name="F0G" description="Rx FIFO 0 Get Index" />
      <BitField start="16" size="6" name="F0P" description="Rx FIFO 0 Put Index" />
      <BitField start="24" size="1" name="F0F" description="Rx FIFO 0 Full" />
      <BitField start="25" size="1" name="RF0L" description="Rx FIFO 0 Message Lost" />
    </Register>
    <Register start="+0xA8" size="0" name="FDCAN_RXF0A" access="Read/Write" description="CAN Rx FIFO 0 Acknowledge Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="FA01" description="Rx FIFO 0 Acknowledge Index" />
    </Register>
    <Register start="+0xAC" size="0" name="FDCAN_RXBC" access="Read/Write" description="FDCAN Rx Buffer Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="RBSA" description="Rx Buffer Start Address" />
    </Register>
    <Register start="+0xB0" size="0" name="FDCAN_RXF1C" access="Read/Write" description="FDCAN Rx FIFO 1 Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="F1SA" description="Rx FIFO 1 Start Address" />
      <BitField start="16" size="7" name="F1S" description="Rx FIFO 1 Size" />
      <BitField start="24" size="7" name="F1WM" description="Rx FIFO 1 Watermark" />
    </Register>
    <Register start="+0xB4" size="0" name="FDCAN_RXF1S" access="Read/Write" description="FDCAN Rx FIFO 1 Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="F1FL" description="Rx FIFO 1 Fill Level" />
      <BitField start="8" size="7" name="F1GI" description="Rx FIFO 1 Get Index" />
      <BitField start="16" size="7" name="F1PI" description="Rx FIFO 1 Put Index" />
      <BitField start="24" size="1" name="F1F" description="Rx FIFO 1 Full" />
      <BitField start="25" size="1" name="RF1L" description="Rx FIFO 1 Message Lost" />
      <BitField start="30" size="2" name="DMS" description="Debug Message Status" />
    </Register>
    <Register start="+0xB8" size="0" name="FDCAN_RXF1A" access="Read/Write" description="FDCAN Rx FIFO 1 Acknowledge Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="F1AI" description="Rx FIFO 1 Acknowledge Index" />
    </Register>
    <Register start="+0xBC" size="0" name="FDCAN_RXESC" access="Read/Write" description="FDCAN Rx Buffer Element Size Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="F0DS" description="Rx FIFO 1 Data Field Size:" />
      <BitField start="4" size="3" name="F1DS" description="Rx FIFO 0 Data Field Size:" />
      <BitField start="8" size="3" name="RBDS" description="Rx Buffer Data Field Size:" />
    </Register>
    <Register start="+0xC0" size="0" name="FDCAN_TXBC" access="Read/Write" description="FDCAN Tx Buffer Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="TBSA" description="Tx Buffers Start Address" />
      <BitField start="16" size="6" name="NDTB" description="Number of Dedicated Transmit Buffers" />
      <BitField start="24" size="6" name="TFQS" description="Transmit FIFO/Queue Size" />
      <BitField start="30" size="1" name="TFQM" description="Tx FIFO/Queue Mode" />
    </Register>
    <Register start="+0xC4" size="0" name="FDCAN_TXFQS" access="ReadOnly" description="FDCAN Tx FIFO/Queue Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TFFL" description="Tx FIFO Free Level" />
      <BitField start="8" size="5" name="TFGI" description="TFGI" />
      <BitField start="16" size="5" name="TFQPI" description="Tx FIFO/Queue Put Index" />
      <BitField start="21" size="1" name="TFQF" description="Tx FIFO/Queue Full" />
    </Register>
    <Register start="+0xC8" size="0" name="FDCAN_TXESC" access="Read/Write" description="FDCAN Tx Buffer Element Size Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TBDS" description="Tx Buffer Data Field Size:" />
    </Register>
    <Register start="+0xCC" size="0" name="FDCAN_TXBRP" access="ReadOnly" description="FDCAN Tx Buffer Request Pending Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TRP" description="Transmission Request Pending" />
    </Register>
    <Register start="+0xD0" size="0" name="FDCAN_TXBAR" access="Read/Write" description="FDCAN Tx Buffer Add Request Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AR" description="Add Request" />
    </Register>
    <Register start="+0xD4" size="0" name="FDCAN_TXBCR" access="Read/Write" description="FDCAN Tx Buffer Cancellation Request Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CR" description="Cancellation Request" />
    </Register>
    <Register start="+0xD8" size="0" name="FDCAN_TXBTO" access="Read/Write" description="FDCAN Tx Buffer Transmission Occurred Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TO" description="Transmission Occurred." />
    </Register>
    <Register start="+0xDC" size="0" name="FDCAN_TXBCF" access="ReadOnly" description="FDCAN Tx Buffer Cancellation Finished Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CF" description="Cancellation Finished" />
    </Register>
    <Register start="+0xE0" size="0" name="FDCAN_TXBTIE" access="Read/Write" description="FDCAN Tx Buffer Transmission Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TIE" description="Transmission Interrupt Enable" />
    </Register>
    <Register start="+0xE4" size="0" name="FDCAN_TXBCIE" access="Read/Write" description="FDCAN Tx Buffer Cancellation Finished Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CF" description="Cancellation Finished Interrupt Enable" />
    </Register>
    <Register start="+0xF0" size="0" name="FDCAN_TXEFC" access="Read/Write" description="FDCAN Tx Event FIFO Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="EFSA" description="Event FIFO Start Address" />
      <BitField start="16" size="6" name="EFS" description="Event FIFO Size" />
      <BitField start="24" size="6" name="EFWM" description="Event FIFO Watermark" />
    </Register>
    <Register start="+0xF4" size="0" name="FDCAN_TXEFS" access="Read/Write" description="FDCAN Tx Event FIFO Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="EFFL" description="Event FIFO Fill Level" />
      <BitField start="8" size="5" name="EFGI" description="Event FIFO Get Index." />
      <BitField start="24" size="1" name="EFF" description="Event FIFO Full." />
      <BitField start="25" size="1" name="TEFL" description="Tx Event FIFO Element Lost." />
    </Register>
    <Register start="+0xF8" size="0" name="FDCAN_TXEFA" access="Read/Write" description="FDCAN Tx Event FIFO Acknowledge Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="EFAI" description="Event FIFO Acknowledge Index" />
    </Register>
    <Register start="+0x100" size="0" name="FDCAN_TTTMC" access="Read/Write" description="FDCAN TT Trigger Memory Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="TMSA" description="Trigger Memory Start Address" />
      <BitField start="16" size="7" name="TME" description="Trigger Memory Elements" />
    </Register>
    <Register start="+0x104" size="0" name="FDCAN_TTRMC" access="Read/Write" description="FDCAN TT Reference Message Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="29" name="RID" description="Reference Identifier." />
      <BitField start="30" size="1" name="XTD" description="Extended Identifier" />
      <BitField start="31" size="1" name="RMPS" description="Reference Message Payload Select" />
    </Register>
    <Register start="+0x108" size="0" name="FDCAN_TTOCF" access="Read/Write" description="FDCAN TT Operation Configuration Register" reset_value="0x00010000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OM" description="Operation Mode" />
      <BitField start="3" size="1" name="GEN" description="Gap Enable" />
      <BitField start="4" size="1" name="TM" description="Time Master" />
      <BitField start="5" size="3" name="LDSDL" description="LD of Synchronization Deviation Limit" />
      <BitField start="8" size="7" name="IRTO" description="Initial Reference Trigger Offset" />
      <BitField start="15" size="1" name="EECS" description="Enable External Clock Synchronization" />
      <BitField start="16" size="8" name="AWL" description="Application Watchdog Limit" />
      <BitField start="24" size="1" name="EGTF" description="Enable Global Time Filtering" />
      <BitField start="25" size="1" name="ECC" description="Enable Clock Calibration" />
      <BitField start="26" size="1" name="EVTP" description="Event Trigger Polarity" />
    </Register>
    <Register start="+0x10C" size="0" name="FDCAN_TTMLM" access="Read/Write" description="FDCAN TT Matrix Limits Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CCM" description="Cycle Count Max" />
      <BitField start="6" size="2" name="CSS" description="Cycle Start Synchronization" />
      <BitField start="8" size="4" name="TXEW" description="Tx Enable Window" />
      <BitField start="16" size="12" name="ENTT" description="Expected Number of Tx Triggers" />
    </Register>
    <Register start="+0x110" size="0" name="FDCAN_TURCF" access="Read/Write" description="FDCAN TUR Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NCL" description="Numerator Configuration Low." />
      <BitField start="16" size="14" name="DC" description="Denominator Configuration." />
      <BitField start="31" size="1" name="ELT" description="Enable Local Time" />
    </Register>
    <Register start="+0x114" size="0" name="FDCAN_TTOCN" access="Read/Write" description="FDCAN TT Operation Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SGT" description="Set Global time" />
      <BitField start="1" size="1" name="ECS" description="External Clock Synchronization" />
      <BitField start="2" size="1" name="SWP" description="Stop Watch Polarity" />
      <BitField start="3" size="2" name="SWS" description="Stop Watch Source." />
      <BitField start="5" size="1" name="RTIE" description="Register Time Mark Interrupt Pulse Enable" />
      <BitField start="6" size="2" name="TMC" description="Register Time Mark Compare" />
      <BitField start="8" size="1" name="TTIE" description="Trigger Time Mark Interrupt Pulse Enable" />
      <BitField start="9" size="1" name="GCS" description="Gap Control Select" />
      <BitField start="10" size="1" name="FGP" description="Finish Gap." />
      <BitField start="11" size="1" name="TMG" description="Time Mark Gap" />
      <BitField start="12" size="1" name="NIG" description="Next is Gap" />
      <BitField start="13" size="1" name="ESCN" description="External Synchronization Control" />
      <BitField start="15" size="1" name="LCKC" description="TT Operation Control Register Locked" />
    </Register>
    <Register start="+0x118" size="0" name="CAN_TTGTP" access="Read/Write" description="FDCAN TT Global Time Preset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NCL" description="Time Preset" />
      <BitField start="16" size="16" name="CTP" description="Cycle Time Target Phase" />
    </Register>
    <Register start="+0x11C" size="0" name="FDCAN_TTTMK" access="Read/Write" description="FDCAN TT Time Mark Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TM" description="Time Mark" />
      <BitField start="16" size="7" name="TICC" description="Time Mark Cycle Code" />
      <BitField start="31" size="1" name="LCKM" description="TT Time Mark Register Locked" />
    </Register>
    <Register start="+0x120" size="0" name="FDCAN_TTIR" access="Read/Write" description="FDCAN TT Interrupt Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBC" description="Start of Basic Cycle" />
      <BitField start="1" size="1" name="SMC" description="Start of Matrix Cycle" />
      <BitField start="2" size="1" name="CSM" description="Change of Synchronization Mode" />
      <BitField start="3" size="1" name="SOG" description="Start of Gap" />
      <BitField start="4" size="1" name="RTMI" description="Register Time Mark Interrupt." />
      <BitField start="5" size="1" name="TTMI" description="Trigger Time Mark Event Internal" />
      <BitField start="6" size="1" name="SWE" description="Stop Watch Event" />
      <BitField start="7" size="1" name="GTW" description="Global Time Wrap" />
      <BitField start="8" size="1" name="GTD" description="Global Time Discontinuity" />
      <BitField start="9" size="1" name="GTE" description="Global Time Error" />
      <BitField start="10" size="1" name="TXU" description="Tx Count Underflow" />
      <BitField start="11" size="1" name="TXO" description="Tx Count Overflow" />
      <BitField start="12" size="1" name="SE1" description="Scheduling Error 1" />
      <BitField start="13" size="1" name="SE2" description="Scheduling Error 2" />
      <BitField start="14" size="1" name="ELC" description="Error Level Changed." />
      <BitField start="15" size="1" name="IWTG" description="Initialization Watch Trigger" />
      <BitField start="16" size="1" name="WT" description="Watch Trigger" />
      <BitField start="17" size="1" name="AW" description="Application Watchdog" />
      <BitField start="18" size="1" name="CER" description="Configuration Error" />
    </Register>
    <Register start="+0x124" size="0" name="FDCAN_TTIE" access="Read/Write" description="FDCAN TT Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBCE" description="Start of Basic Cycle Interrupt Enable" />
      <BitField start="1" size="1" name="SMCE" description="Start of Matrix Cycle Interrupt Enable" />
      <BitField start="2" size="1" name="CSME" description="Change of Synchronization Mode Interrupt Enable" />
      <BitField start="3" size="1" name="SOGE" description="Start of Gap Interrupt Enable" />
      <BitField start="4" size="1" name="RTMIE" description="Register Time Mark Interrupt Enable" />
      <BitField start="5" size="1" name="TTMIE" description="Trigger Time Mark Event Internal Interrupt Enable" />
      <BitField start="6" size="1" name="SWEE" description="Stop Watch Event Interrupt Enable" />
      <BitField start="7" size="1" name="GTWE" description="Global Time Wrap Interrupt Enable" />
      <BitField start="8" size="1" name="GTDE" description="Global Time Discontinuity Interrupt Enable" />
      <BitField start="9" size="1" name="GTEE" description="Global Time Error Interrupt Enable" />
      <BitField start="10" size="1" name="TXUE" description="Tx Count Underflow Interrupt Enable" />
      <BitField start="11" size="1" name="TXOE" description="Tx Count Overflow Interrupt Enable" />
      <BitField start="12" size="1" name="SE1E" description="Scheduling Error 1 Interrupt Enable" />
      <BitField start="13" size="1" name="SE2E" description="Scheduling Error 2 Interrupt Enable" />
      <BitField start="14" size="1" name="ELCE" description="Change Error Level Interrupt Enable" />
      <BitField start="15" size="1" name="IWTGE" description="Initialization Watch Trigger Interrupt Enable" />
      <BitField start="16" size="1" name="WTE" description="Watch Trigger Interrupt Enable" />
      <BitField start="17" size="1" name="AWE" description="Application Watchdog Interrupt Enable" />
      <BitField start="18" size="1" name="CERE" description="Configuration Error Interrupt Enable" />
    </Register>
    <Register start="+0x128" size="0" name="FDCAN_TTILS" access="Read/Write" description="FDCAN TT Interrupt Line Select Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBCL" description="Start of Basic Cycle Interrupt Line" />
      <BitField start="1" size="1" name="SMCL" description="Start of Matrix Cycle Interrupt Line" />
      <BitField start="2" size="1" name="CSML" description="Change of Synchronization Mode Interrupt Line" />
      <BitField start="3" size="1" name="SOGL" description="Start of Gap Interrupt Line" />
      <BitField start="4" size="1" name="RTMIL" description="Register Time Mark Interrupt Line" />
      <BitField start="5" size="1" name="TTMIL" description="Trigger Time Mark Event Internal Interrupt Line" />
      <BitField start="6" size="1" name="SWEL" description="Stop Watch Event Interrupt Line" />
      <BitField start="7" size="1" name="GTWL" description="Global Time Wrap Interrupt Line" />
      <BitField start="8" size="1" name="GTDL" description="Global Time Discontinuity Interrupt Line" />
      <BitField start="9" size="1" name="GTEL" description="Global Time Error Interrupt Line" />
      <BitField start="10" size="1" name="TXUL" description="Tx Count Underflow Interrupt Line" />
      <BitField start="11" size="1" name="TXOL" description="Tx Count Overflow Interrupt Line" />
      <BitField start="12" size="1" name="SE1L" description="Scheduling Error 1 Interrupt Line" />
      <BitField start="13" size="1" name="SE2L" description="Scheduling Error 2 Interrupt Line" />
      <BitField start="14" size="1" name="ELCL" description="Change Error Level Interrupt Line" />
      <BitField start="15" size="1" name="IWTGL" description="Initialization Watch Trigger Interrupt Line" />
      <BitField start="16" size="1" name="WTL" description="Watch Trigger Interrupt Line" />
      <BitField start="17" size="1" name="AWL" description="Application Watchdog Interrupt Line" />
      <BitField start="18" size="1" name="CERL" description="Configuration Error Interrupt Line" />
    </Register>
    <Register start="+0x12C" size="0" name="FDCAN_TTOST" access="ReadOnly" description="FDCAN TT Operation Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="EL" description="Error Level" />
      <BitField start="2" size="2" name="MS" description="Master State." />
      <BitField start="4" size="2" name="SYS" description="Synchronization State" />
      <BitField start="6" size="1" name="GTP" description="Quality of Global Time Phase" />
      <BitField start="7" size="1" name="QCS" description="Quality of Clock Speed" />
      <BitField start="8" size="8" name="RTO" description="Reference Trigger Offset" />
      <BitField start="22" size="1" name="WGTD" description="Wait for Global Time Discontinuity" />
      <BitField start="23" size="1" name="GFI" description="Gap Finished Indicator." />
      <BitField start="24" size="3" name="TMP" description="Time Master Priority" />
      <BitField start="27" size="1" name="GSI" description="Gap Started Indicator." />
      <BitField start="28" size="1" name="WFE" description="Wait for Event" />
      <BitField start="29" size="1" name="AWE" description="Application Watchdog Event" />
      <BitField start="30" size="1" name="WECS" description="Wait for External Clock Synchronization" />
      <BitField start="31" size="1" name="SPL" description="Schedule Phase Lock" />
    </Register>
    <Register start="+0x130" size="0" name="FDCAN_TURNA" access="ReadOnly" description="FDCAN TUR Numerator Actual Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="NAV" description="Numerator Actual Value" />
    </Register>
    <Register start="+0x134" size="0" name="FDCAN_TTLGT" access="ReadOnly" description="FDCAN TT Local and Global Time Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LT" description="Local Time" />
      <BitField start="16" size="16" name="GT" description="Global Time" />
    </Register>
    <Register start="+0x138" size="0" name="FDCAN_TTCTC" access="ReadOnly" description="FDCAN TT Cycle Time and Count Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CT" description="Cycle Time" />
      <BitField start="16" size="6" name="CC" description="Cycle Count" />
    </Register>
    <Register start="+0x13C" size="0" name="FDCAN_TTCPT" access="ReadOnly" description="FDCAN TT Capture Time Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CT" description="Cycle Count Value" />
      <BitField start="16" size="16" name="SWV" description="Stop Watch Value" />
    </Register>
    <Register start="+0x140" size="0" name="FDCAN_TTCSM" access="ReadOnly" description="FDCAN TT Cycle Sync Mark Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CSM" description="Cycle Sync Mark" />
    </Register>
    <Register start="+0x300" size="0" name="FDCAN_TTTS" access="Read/Write" description="FDCAN TT Trigger Select Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SWTDEL" description="Stop watch trigger input selection" />
      <BitField start="4" size="2" name="EVTSEL" description="Event trigger input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CEC" start="0x40006C00" description="CEC">
    <Register start="+0x0" size="0" name="CEC_CR" access="Read/Write" description="CEC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CECEN" description="CEC Enable The CECEN bit is set and cleared by software. CECEN=1 starts message reception and enables the TXSOM control. CECEN=0 disables the CEC peripheral, clears all bits of CEC_CR register and aborts any on-going reception or transmission." />
      <BitField start="1" size="1" name="TXSOM" description="Tx Start Of Message TXSOM is set by software to command transmission of the first byte of a CEC message. If the CEC message consists of only one byte, TXEOM must be set before of TXSOM. Start-Bit is effectively started on the CEC line after SFT is counted. If TXSOM is set while a message reception is ongoing, transmission will start after the end of reception. TXSOM is cleared by hardware after the last byte of the message is sent with a positive acknowledge (TXEND=1), in case of transmission underrun (TXUDR=1), negative acknowledge (TXACKE=1), and transmission error (TXERR=1). It is also cleared by CECEN=0. It is not cleared and transmission is automatically retried in case of arbitration lost (ARBLST=1). TXSOM can be also used as a status bit informing application whether any transmission request is pending or under execution. The application can abort a transmission request at any time by clearing the CECEN bit. Note: TXSOM must be set when CECEN=1 TXSOM must be set when transmission data is available into TXDR HEADERs first four bits containing own peripheral address are taken from TXDR[7:4], not from CEC_CFGR.OAR which is used only for reception" />
      <BitField start="2" size="1" name="TXEOM" description="Tx End Of Message The TXEOM bit is set by software to command transmission of the last byte of a CEC message. TXEOM is cleared by hardware at the same time and under the same conditions as for TXSOM. Note: TXEOM must be set when CECEN=1 TXEOM must be set before writing transmission data to TXDR If TXEOM is set when TXSOM=0, transmitted message will consist of 1 byte (HEADER) only (PING message)" />
    </Register>
    <Register start="+0x4" size="0" name="CEC_CFGR" access="Read/Write" description="This register is used to configure the HDMI-CEC controller. It is mandatory to write CEC_CFGR only when CECEN=0." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SFT" description="Signal Free Time SFT bits are set by software. In the SFT=0x0 configuration the number of nominal data bit periods waited before transmission is ruled by hardware according to the transmission history. In all the other configurations the SFT number is determined by software. * 0x0 ** 2.5 Data-Bit periods if CEC is the last bus initiator with unsuccessful transmission (ARBLST=1, TXERR=1, TXUDR=1 or TXACKE= 1) ** 4 Data-Bit periods if CEC is the new bus initiator ** 6 Data-Bit periods if CEC is the last bus initiator with successful transmission (TXEOM=1) * 0x1: 0.5 nominal data bit periods * 0x2: 1.5 nominal data bit periods * 0x3: 2.5 nominal data bit periods * 0x4: 3.5 nominal data bit periods * 0x5: 4.5 nominal data bit periods * 0x6: 5.5 nominal data bit periods * 0x7: 6.5 nominal data bit periods" />
      <BitField start="3" size="1" name="RXTOL" description="Rx-Tolerance The RXTOL bit is set and cleared by software. ** Start-Bit, +/- 200 s rise, +/- 200 s fall. ** Data-Bit: +/- 200 s rise. +/- 350 s fall. ** Start-Bit: +/- 400 s rise, +/- 400 s fall ** Data-Bit: +/-300 s rise, +/- 500 s fall" />
      <BitField start="4" size="1" name="BRESTP" description="Rx-Stop on Bit Rising Error The BRESTP bit is set and cleared by software." />
      <BitField start="5" size="1" name="BREGEN" description="Generate Error-Bit on Bit Rising Error The BREGEN bit is set and cleared by software. Note: If BRDNOGEN=0, an Error-bit is generated upon BRE detection with BRESTP=1 in broadcast even if BREGEN=0" />
      <BitField start="6" size="1" name="LBPEGEN" description="Generate Error-Bit on Long Bit Period Error The LBPEGEN bit is set and cleared by software. Note: If BRDNOGEN=0, an Error-bit is generated upon LBPE detection in broadcast even if LBPEGEN=0" />
      <BitField start="7" size="1" name="BRDNOGEN" description="Avoid Error-Bit Generation in Broadcast The BRDNOGEN bit is set and cleared by software." />
      <BitField start="8" size="1" name="SFTOPT" description="SFT Option Bit The SFTOPT bit is set and cleared by software." />
      <BitField start="16" size="15" name="OAR" description="Own addresses configuration The OAR bits are set by software to select which destination logical addresses has to be considered in receive mode. Each bit, when set, enables the CEC logical address identified by the given bit position. At the end of HEADER reception, the received destination address is compared with the enabled addresses. In case of matching address, the incoming message is acknowledged and received. In case of non-matching address, the incoming message is received only in listen mode (LSTN=1), but without acknowledge sent. Broadcast messages are always received. Example: OAR = 0b000 0000 0010 0001 means that CEC acknowledges addresses 0x0 and 0x5. Consequently, each message directed to one of these addresses is received." />
      <BitField start="31" size="1" name="LSTN" description="Listen mode LSTN bit is set and cleared by software." />
    </Register>
    <Register start="+0x8" size="0" name="CEC_TXDR" access="WriteOnly" description="CEC Tx data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXD" description="Tx Data register. TXD is a write-only register containing the data byte to be transmitted. Note: TXD must be written when TXSTART=1" />
    </Register>
    <Register start="+0xC" size="0" name="CEC_RXDR" access="ReadOnly" description="CEC Rx Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXD" description="Rx Data register. RXD is read-only and contains the last data byte which has been received from the CEC line." />
    </Register>
    <Register start="+0x10" size="0" name="CEC_ISR" access="Read/Write" description="CEC Interrupt and Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXBR" description="Rx-Byte Received The RXBR bit is set by hardware to inform application that a new byte has been received from the CEC line and stored into the RXD buffer. RXBR is cleared by software write at 1." />
      <BitField start="1" size="1" name="RXEND" description="End Of Reception RXEND is set by hardware to inform application that the last byte of a CEC message is received from the CEC line and stored into the RXD buffer. RXEND is set at the same time of RXBR. RXEND is cleared by software write at 1." />
      <BitField start="2" size="1" name="RXOVR" description="Rx-Overrun RXOVR is set by hardware if RXBR is not yet cleared at the time a new byte is received on the CEC line and stored into RXD. RXOVR assertion stops message reception so that no acknowledge is sent. In case of broadcast, a negative acknowledge is sent. RXOVR is cleared by software write at 1." />
      <BitField start="3" size="1" name="BRE" description="Rx-Bit Rising Error BRE is set by hardware in case a Data-Bit waveform is detected with Bit Rising Error. BRE is set either at the time the misplaced rising edge occurs, or at the end of the maximum BRE tolerance allowed by RXTOL, in case rising edge is still longing. BRE stops message reception if BRESTP=1. BRE generates an Error-Bit on the CEC line if BREGEN=1. BRE is cleared by software write at 1." />
      <BitField start="4" size="1" name="SBPE" description="Rx-Short Bit Period Error SBPE is set by hardware in case a Data-Bit waveform is detected with Short Bit Period Error. SBPE is set at the time the anticipated falling edge occurs. SBPE generates an Error-Bit on the CEC line. SBPE is cleared by software write at 1." />
      <BitField start="5" size="1" name="LBPE" description="Rx-Long Bit Period Error LBPE is set by hardware in case a Data-Bit waveform is detected with Long Bit Period Error. LBPE is set at the end of the maximum bit-extension tolerance allowed by RXTOL, in case falling edge is still longing. LBPE always stops reception of the CEC message. LBPE generates an Error-Bit on the CEC line if LBPEGEN=1. In case of broadcast, Error-Bit is generated even in case of LBPEGEN=0. LBPE is cleared by software write at 1." />
      <BitField start="6" size="1" name="RXACKE" description="Rx-Missing Acknowledge In receive mode, RXACKE is set by hardware to inform application that no acknowledge was seen on the CEC line. RXACKE applies only for broadcast messages and in listen mode also for not directly addressed messages (destination address not enabled in OAR). RXACKE aborts message reception. RXACKE is cleared by software write at 1." />
      <BitField start="7" size="1" name="ARBLST" description="Arbitration Lost ARBLST is set by hardware to inform application that CEC device is switching to reception due to arbitration lost event following the TXSOM command. ARBLST can be due either to a contending CEC device starting earlier or starting at the same time but with higher HEADER priority. After ARBLST assertion TXSOM bit keeps pending for next transmission attempt. ARBLST is cleared by software write at 1." />
      <BitField start="8" size="1" name="TXBR" description="Tx-Byte Request TXBR is set by hardware to inform application that the next transmission data has to be written to TXDR. TXBR is set when the 4th bit of currently transmitted byte is sent. Application must write the next byte to TXDR within 6 nominal data-bit periods before transmission underrun error occurs (TXUDR). TXBR is cleared by software write at 1." />
      <BitField start="9" size="1" name="TXEND" description="End of Transmission TXEND is set by hardware to inform application that the last byte of the CEC message has been successfully transmitted. TXEND clears the TXSOM and TXEOM control bits. TXEND is cleared by software write at 1." />
      <BitField start="10" size="1" name="TXUDR" description="Tx-Buffer Underrun In transmission mode, TXUDR is set by hardware if application was not in time to load TXDR before of next byte transmission. TXUDR aborts message transmission and clears TXSOM and TXEOM control bits. TXUDR is cleared by software write at 1" />
      <BitField start="11" size="1" name="TXERR" description="Tx-Error In transmission mode, TXERR is set by hardware if the CEC initiator detects low impedance on the CEC line while it is released. TXERR aborts message transmission and clears TXSOM and TXEOM controls. TXERR is cleared by software write at 1." />
      <BitField start="12" size="1" name="TXACKE" description="Tx-Missing Acknowledge Error In transmission mode, TXACKE is set by hardware to inform application that no acknowledge was received. In case of broadcast transmission, TXACKE informs application that a negative acknowledge was received. TXACKE aborts message transmission and clears TXSOM and TXEOM controls. TXACKE is cleared by software write at 1." />
    </Register>
    <Register start="+0x14" size="0" name="CEC_IER" access="Read/Write" description="CEC interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXBRIE" description="Rx-Byte Received Interrupt Enable The RXBRIE bit is set and cleared by software." />
      <BitField start="1" size="1" name="RXENDIE" description="End Of Reception Interrupt Enable The RXENDIE bit is set and cleared by software." />
      <BitField start="2" size="1" name="RXOVRIE" description="Rx-Buffer Overrun Interrupt Enable The RXOVRIE bit is set and cleared by software." />
      <BitField start="3" size="1" name="BREIE" description="Bit Rising Error Interrupt Enable The BREIE bit is set and cleared by software." />
      <BitField start="4" size="1" name="SBPEIE" description="Short Bit Period Error Interrupt Enable The SBPEIE bit is set and cleared by software." />
      <BitField start="5" size="1" name="LBPEIE" description="Long Bit Period Error Interrupt Enable The LBPEIE bit is set and cleared by software." />
      <BitField start="6" size="1" name="RXACKIE" description="Rx-Missing Acknowledge Error Interrupt Enable The RXACKIE bit is set and cleared by software." />
      <BitField start="7" size="1" name="ARBLSTIE" description="Arbitration Lost Interrupt Enable The ARBLSTIE bit is set and cleared by software." />
      <BitField start="8" size="1" name="TXBRIE" description="Tx-Byte Request Interrupt Enable The TXBRIE bit is set and cleared by software." />
      <BitField start="9" size="1" name="TXENDIE" description="Tx-End Of Message Interrupt Enable The TXENDIE bit is set and cleared by software." />
      <BitField start="10" size="1" name="TXUDRIE" description="Tx-Underrun Interrupt Enable The TXUDRIE bit is set and cleared by software." />
      <BitField start="11" size="1" name="TXERRIE" description="Tx-Error Interrupt Enable The TXERRIE bit is set and cleared by software." />
      <BitField start="12" size="1" name="TXACKIE" description="Tx-Missing Acknowledge Error Interrupt Enable The TXACKEIE bit is set and cleared by software." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="COMP1" start="0x58003800" description="COMP1">
    <Register start="+0x0" size="0" name="COMP1_SR" access="ReadOnly" description="Comparator status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="C1VAL" description="COMP channel 1 output status bit" />
      <BitField start="1" size="1" name="C2VAL" description="COMP channel 2 output status bit" />
      <BitField start="16" size="1" name="C1IF" description="COMP channel 1 Interrupt Flag" />
      <BitField start="17" size="1" name="C2IF" description="COMP channel 2 Interrupt Flag" />
    </Register>
    <Register start="+0x4" size="0" name="COMP1_ICFR" access="WriteOnly" description="Comparator interrupt clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="CC1IF" description="Clear COMP channel 1 Interrupt Flag" />
      <BitField start="17" size="1" name="CC2IF" description="Clear COMP channel 2 Interrupt Flag" />
    </Register>
    <Register start="+0x8" size="0" name="COMP1_OR" access="Read/Write" description="Comparator option register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="AFOP" description="Selection of source for alternate function of output ports" />
      <BitField start="11" size="21" name="OR" description="Option Register" />
    </Register>
    <Register start="+0xC" size="0" name="COMP1_CFGR1" access="Read/Write" description="Comparator configuration register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="COMP channel 1 enable bit" />
      <BitField start="1" size="1" name="BRGEN" description="Scaler bridge enable" />
      <BitField start="2" size="1" name="SCALEN" description="Voltage scaler enable bit" />
      <BitField start="3" size="1" name="POLARITY" description="COMP channel 1 polarity selection bit" />
      <BitField start="6" size="1" name="ITEN" description="COMP channel 1 interrupt enable" />
      <BitField start="8" size="2" name="HYST" description="COMP channel 1 hysteresis selection bits" />
      <BitField start="12" size="2" name="PWRMODE" description="Power Mode of the COMP channel 1" />
      <BitField start="16" size="3" name="INMSEL" description="COMP channel 1 inverting input selection field" />
      <BitField start="20" size="1" name="INPSEL" description="COMP channel 1 non-inverting input selection bit" />
      <BitField start="24" size="4" name="BLANKING" description="COMP channel 1 blanking source selection bits" />
      <BitField start="31" size="1" name="LOCK" description="Lock bit" />
    </Register>
    <Register start="+0x10" size="0" name="COMP1_CFGR2" access="Read/Write" description="Comparator configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="COMP channel 1 enable bit" />
      <BitField start="1" size="1" name="BRGEN" description="Scaler bridge enable" />
      <BitField start="2" size="1" name="SCALEN" description="Voltage scaler enable bit" />
      <BitField start="3" size="1" name="POLARITY" description="COMP channel 1 polarity selection bit" />
      <BitField start="4" size="1" name="WINMODE" description="Window comparator mode selection bit" />
      <BitField start="6" size="1" name="ITEN" description="COMP channel 1 interrupt enable" />
      <BitField start="8" size="2" name="HYST" description="COMP channel 1 hysteresis selection bits" />
      <BitField start="12" size="2" name="PWRMODE" description="Power Mode of the COMP channel 1" />
      <BitField start="16" size="3" name="INMSEL" description="COMP channel 1 inverting input selection field" />
      <BitField start="20" size="1" name="INPSEL" description="COMP channel 1 non-inverting input selection bit" />
      <BitField start="24" size="4" name="BLANKING" description="COMP channel 1 blanking source selection bits" />
      <BitField start="31" size="1" name="LOCK" description="Lock bit" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRC" start="0x40023000" description="Cryptographic processor">
    <Register start="+0x0" size="0" name="DR" access="Read/Write" description="Data register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DR" description="Data Register" />
    </Register>
    <Register start="+0x4" size="0" name="IDR" access="Read/Write" description="Independent Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IDR" description="Independent Data register" />
    </Register>
    <Register start="+0x8" size="0" name="CR" access="Read/Write" description="Control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RESET" description="RESET bit" />
      <BitField start="3" size="2" name="POLYSIZE" description="Polynomial size" />
      <BitField start="5" size="2" name="REV_IN" description="Reverse input data" />
      <BitField start="7" size="1" name="REV_OUT" description="Reverse output data" />
    </Register>
    <Register start="+0xC" size="0" name="INIT" access="Read/Write" description="Initial CRC value" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRC_INIT" description="Programmable initial CRC value" />
    </Register>
    <Register start="+0x10" size="0" name="POL" access="Read/Write" description="CRC polynomial" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="POL" description="Programmable polynomial" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRS" start="0x40008400" description="CRS">
    <Register start="+0x0" size="0" name="CRS_CR" access="Read/Write" description="CRS control register" reset_value="0x00002000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SYNCOKIE" description="SYNC event OK interrupt enable" />
      <BitField start="1" size="1" name="SYNCWARNIE" description="SYNC warning interrupt enable" />
      <BitField start="2" size="1" name="ERRIE" description="Synchronization or trimming error interrupt enable" />
      <BitField start="3" size="1" name="ESYNCIE" description="Expected SYNC interrupt enable" />
      <BitField start="5" size="1" name="CEN" description="Frequency error counter enable This bit enables the oscillator clock for the frequency error counter. When this bit is set, the CRS_CFGR register is write-protected and cannot be modified." />
      <BitField start="6" size="1" name="AUTOTRIMEN" description="Automatic trimming enable This bit enables the automatic hardware adjustment of TRIM bits according to the measured frequency error between two SYNC events. If this bit is set, the TRIM bits are read-only. The TRIM value can be adjusted by hardware by one or two steps at a time, depending on the measured frequency error value. Refer to Section7.3.4: Frequency error evaluation and automatic trimming for more details." />
      <BitField start="7" size="1" name="SWSYNC" description="Generate software SYNC event This bit is set by software in order to generate a software SYNC event. It is automatically cleared by hardware." />
      <BitField start="8" size="6" name="TRIM" description="HSI48 oscillator smooth trimming These bits provide a user-programmable trimming value to the HSI48 oscillator. They can be programmed to adjust to variations in voltage and temperature that influence the frequency of the HSI48. The default value is 32, which corresponds to the middle of the trimming interval. The trimming step is around 67 kHz between two consecutive TRIM steps. A higher TRIM value corresponds to a higher output frequency. When the AUTOTRIMEN bit is set, this field is controlled by hardware and is read-only." />
    </Register>
    <Register start="+0x4" size="0" name="CRS_CFGR" access="Read/Write" description="This register can be written only when the frequency error counter is disabled (CEN bit is cleared in CRS_CR). When the counter is enabled, this register is write-protected." reset_value="0x2022BB7F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RELOAD" description="Counter reload value RELOAD is the value to be loaded in the frequency error counter with each SYNC event. Refer to Section7.3.3: Frequency error measurement for more details about counter behavior." />
      <BitField start="16" size="8" name="FELIM" description="Frequency error limit FELIM contains the value to be used to evaluate the captured frequency error value latched in the FECAP[15:0] bits of the CRS_ISR register. Refer to Section7.3.4: Frequency error evaluation and automatic trimming for more details about FECAP evaluation." />
      <BitField start="24" size="3" name="SYNCDIV" description="SYNC divider These bits are set and cleared by software to control the division factor of the SYNC signal." />
      <BitField start="28" size="2" name="SYNCSRC" description="SYNC signal source selection These bits are set and cleared by software to select the SYNC signal source. Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the periodic USB SOF will not be generated by the host. No SYNC signal will therefore be provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs should be used as SYNC signal." />
      <BitField start="31" size="1" name="SYNCPOL" description="SYNC polarity selection This bit is set and cleared by software to select the input polarity for the SYNC signal source." />
    </Register>
    <Register start="+0x8" size="0" name="CRS_ISR" access="ReadOnly" description="CRS interrupt and status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SYNCOKF" description="SYNC event OK flag This flag is set by hardware when the measured frequency error is smaller than FELIM * 3. This means that either no adjustment of the TRIM value is needed or that an adjustment by one trimming step is enough to compensate the frequency error. An interrupt is generated if the SYNCOKIE bit is set in the CRS_CR register. It is cleared by software by setting the SYNCOKC bit in the CRS_ICR register." />
      <BitField start="1" size="1" name="SYNCWARNF" description="SYNC warning flag This flag is set by hardware when the measured frequency error is greater than or equal to FELIM * 3, but smaller than FELIM * 128. This means that to compensate the frequency error, the TRIM value must be adjusted by two steps or more. An interrupt is generated if the SYNCWARNIE bit is set in the CRS_CR register. It is cleared by software by setting the SYNCWARNC bit in the CRS_ICR register." />
      <BitField start="2" size="1" name="ERRF" description="Error flag This flag is set by hardware in case of any synchronization or trimming error. It is the logical OR of the TRIMOVF, SYNCMISS and SYNCERR bits. An interrupt is generated if the ERRIE bit is set in the CRS_CR register. It is cleared by software in reaction to setting the ERRC bit in the CRS_ICR register, which clears the TRIMOVF, SYNCMISS and SYNCERR bits." />
      <BitField start="3" size="1" name="ESYNCF" description="Expected SYNC flag This flag is set by hardware when the frequency error counter reached a zero value. An interrupt is generated if the ESYNCIE bit is set in the CRS_CR register. It is cleared by software by setting the ESYNCC bit in the CRS_ICR register." />
      <BitField start="8" size="1" name="SYNCERR" description="SYNC error This flag is set by hardware when the SYNC pulse arrives before the ESYNC event and the measured frequency error is greater than or equal to FELIM * 128. This means that the frequency error is too big (internal frequency too low) to be compensated by adjusting the TRIM value, and that some other action should be taken. An interrupt is generated if the ERRIE bit is set in the CRS_CR register. It is cleared by software by setting the ERRC bit in the CRS_ICR register." />
      <BitField start="9" size="1" name="SYNCMISS" description="SYNC missed This flag is set by hardware when the frequency error counter reached value FELIM * 128 and no SYNC was detected, meaning either that a SYNC pulse was missed or that the frequency error is too big (internal frequency too high) to be compensated by adjusting the TRIM value, and that some other action should be taken. At this point, the frequency error counter is stopped (waiting for a next SYNC) and an interrupt is generated if the ERRIE bit is set in the CRS_CR register. It is cleared by software by setting the ERRC bit in the CRS_ICR register." />
      <BitField start="10" size="1" name="TRIMOVF" description="Trimming overflow or underflow This flag is set by hardware when the automatic trimming tries to over- or under-flow the TRIM value. An interrupt is generated if the ERRIE bit is set in the CRS_CR register. It is cleared by software by setting the ERRC bit in the CRS_ICR register." />
      <BitField start="15" size="1" name="FEDIR" description="Frequency error direction FEDIR is the counting direction of the frequency error counter latched in the time of the last SYNC event. It shows whether the actual frequency is below or above the target." />
      <BitField start="16" size="16" name="FECAP" description="Frequency error capture FECAP is the frequency error counter value latched in the time of the last SYNC event. Refer to Section7.3.4: Frequency error evaluation and automatic trimming for more details about FECAP usage." />
    </Register>
    <Register start="+0xC" size="0" name="CRS_ICR" access="Read/Write" description="CRS interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SYNCOKC" description="SYNC event OK clear flag Writing 1 to this bit clears the SYNCOKF flag in the CRS_ISR register." />
      <BitField start="1" size="1" name="SYNCWARNC" description="SYNC warning clear flag Writing 1 to this bit clears the SYNCWARNF flag in the CRS_ISR register." />
      <BitField start="2" size="1" name="ERRC" description="Error clear flag Writing 1 to this bit clears TRIMOVF, SYNCMISS and SYNCERR bits and consequently also the ERRF flag in the CRS_ISR register." />
      <BitField start="3" size="1" name="ESYNCC" description="Expected SYNC clear flag Writing 1 to this bit clears the ESYNCF flag in the CRS_ISR register." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRYP" start="0x48021000" description="Cryptographic processor">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="ALGODIR" description="Algorithm direction" />
      <BitField start="3" size="3" name="ALGOMODE0" description="Algorithm mode" />
      <BitField start="6" size="2" name="DATATYPE" description="Data type selection" />
      <BitField start="8" size="2" name="KEYSIZE" description="Key size selection (AES mode only)" />
      <BitField start="14" size="1" name="FFLUSH" description="FIFO flush" />
      <BitField start="15" size="1" name="CRYPEN" description="Cryptographic processor enable" />
      <BitField start="16" size="2" name="GCM_CCMPH" description="GCM_CCMPH" />
      <BitField start="19" size="1" name="ALGOMODE3" description="ALGOMODE" />
    </Register>
    <Register start="+0x4" size="0" name="SR" access="ReadOnly" description="status register" reset_value="0x00000003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IFEM" description="Input FIFO empty" />
      <BitField start="1" size="1" name="IFNF" description="Input FIFO not full" />
      <BitField start="2" size="1" name="OFNE" description="Output FIFO not empty" />
      <BitField start="3" size="1" name="OFFU" description="Output FIFO full" />
      <BitField start="4" size="1" name="BUSY" description="Busy bit" />
    </Register>
    <Register start="+0x8" size="0" name="DIN" access="Read/Write" description="data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATAIN" description="Data input" />
    </Register>
    <Register start="+0xC" size="0" name="DOUT" access="ReadOnly" description="data output register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATAOUT" description="Data output" />
    </Register>
    <Register start="+0x10" size="0" name="DMACR" access="Read/Write" description="DMA control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DIEN" description="DMA input enable" />
      <BitField start="1" size="1" name="DOEN" description="DMA output enable" />
    </Register>
    <Register start="+0x14" size="0" name="IMSCR" access="Read/Write" description="interrupt mask set/clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INIM" description="Input FIFO service interrupt mask" />
      <BitField start="1" size="1" name="OUTIM" description="Output FIFO service interrupt mask" />
    </Register>
    <Register start="+0x18" size="0" name="RISR" access="ReadOnly" description="raw interrupt status register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INRIS" description="Input FIFO service raw interrupt status" />
      <BitField start="1" size="1" name="OUTRIS" description="Output FIFO service raw interrupt status" />
    </Register>
    <Register start="+0x1C" size="0" name="MISR" access="ReadOnly" description="masked interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INMIS" description="Input FIFO service masked interrupt status" />
      <BitField start="1" size="1" name="OUTMIS" description="Output FIFO service masked interrupt status" />
    </Register>
    <Register start="+0x20" size="0" name="K0LR" access="WriteOnly" description="key registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="b224" description="b224" />
      <BitField start="1" size="1" name="b225" description="b225" />
      <BitField start="2" size="1" name="b226" description="b226" />
      <BitField start="3" size="1" name="b227" description="b227" />
      <BitField start="4" size="1" name="b228" description="b228" />
      <BitField start="5" size="1" name="b229" description="b229" />
      <BitField start="6" size="1" name="b230" description="b230" />
      <BitField start="7" size="1" name="b231" description="b231" />
      <BitField start="8" size="1" name="b232" description="b232" />
      <BitField start="9" size="1" name="b233" description="b233" />
      <BitField start="10" size="1" name="b234" description="b234" />
      <BitField start="11" size="1" name="b235" description="b235" />
      <BitField start="12" size="1" name="b236" description="b236" />
      <BitField start="13" size="1" name="b237" description="b237" />
      <BitField start="14" size="1" name="b238" description="b238" />
      <BitField start="15" size="1" name="b239" description="b239" />
      <BitField start="16" size="1" name="b240" description="b240" />
      <BitField start="17" size="1" name="b241" description="b241" />
      <BitField start="18" size="1" name="b242" description="b242" />
      <BitField start="19" size="1" name="b243" description="b243" />
      <BitField start="20" size="1" name="b244" description="b244" />
      <BitField start="21" size="1" name="b245" description="b245" />
      <BitField start="22" size="1" name="b246" description="b246" />
      <BitField start="23" size="1" name="b247" description="b247" />
      <BitField start="24" size="1" name="b248" description="b248" />
      <BitField start="25" size="1" name="b249" description="b249" />
      <BitField start="26" size="1" name="b250" description="b250" />
      <BitField start="27" size="1" name="b251" description="b251" />
      <BitField start="28" size="1" name="b252" description="b252" />
      <BitField start="29" size="1" name="b253" description="b253" />
      <BitField start="30" size="1" name="b254" description="b254" />
      <BitField start="31" size="1" name="b255" description="b255" />
    </Register>
    <Register start="+0x24" size="0" name="K0RR" access="WriteOnly" description="key registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="b192" description="b192" />
      <BitField start="1" size="1" name="b193" description="b193" />
      <BitField start="2" size="1" name="b194" description="b194" />
      <BitField start="3" size="1" name="b195" description="b195" />
      <BitField start="4" size="1" name="b196" description="b196" />
      <BitField start="5" size="1" name="b197" description="b197" />
      <BitField start="6" size="1" name="b198" description="b198" />
      <BitField start="7" size="1" name="b199" description="b199" />
      <BitField start="8" size="1" name="b200" description="b200" />
      <BitField start="9" size="1" name="b201" description="b201" />
      <BitField start="10" size="1" name="b202" description="b202" />
      <BitField start="11" size="1" name="b203" description="b203" />
      <BitField start="12" size="1" name="b204" description="b204" />
      <BitField start="13" size="1" name="b205" description="b205" />
      <BitField start="14" size="1" name="b206" description="b206" />
      <BitField start="15" size="1" name="b207" description="b207" />
      <BitField start="16" size="1" name="b208" description="b208" />
      <BitField start="17" size="1" name="b209" description="b209" />
      <BitField start="18" size="1" name="b210" description="b210" />
      <BitField start="19" size="1" name="b211" description="b211" />
      <BitField start="20" size="1" name="b212" description="b212" />
      <BitField start="21" size="1" name="b213" description="b213" />
      <BitField start="22" size="1" name="b214" description="b214" />
      <BitField start="23" size="1" name="b215" description="b215" />
      <BitField start="24" size="1" name="b216" description="b216" />
      <BitField start="25" size="1" name="b217" description="b217" />
      <BitField start="26" size="1" name="b218" description="b218" />
      <BitField start="27" size="1" name="b219" description="b219" />
      <BitField start="28" size="1" name="b220" description="b220" />
      <BitField start="29" size="1" name="b221" description="b221" />
      <BitField start="30" size="1" name="b222" description="b222" />
      <BitField start="31" size="1" name="b223" description="b223" />
    </Register>
    <Register start="+0x28" size="0" name="K1LR" access="WriteOnly" description="key registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="b160" description="b160" />
      <BitField start="1" size="1" name="b161" description="b161" />
      <BitField start="2" size="1" name="b162" description="b162" />
      <BitField start="3" size="1" name="b163" description="b163" />
      <BitField start="4" size="1" name="b164" description="b164" />
      <BitField start="5" size="1" name="b165" description="b165" />
      <BitField start="6" size="1" name="b166" description="b166" />
      <BitField start="7" size="1" name="b167" description="b167" />
      <BitField start="8" size="1" name="b168" description="b168" />
      <BitField start="9" size="1" name="b169" description="b169" />
      <BitField start="10" size="1" name="b170" description="b170" />
      <BitField start="11" size="1" name="b171" description="b171" />
      <BitField start="12" size="1" name="b172" description="b172" />
      <BitField start="13" size="1" name="b173" description="b173" />
      <BitField start="14" size="1" name="b174" description="b174" />
      <BitField start="15" size="1" name="b175" description="b175" />
      <BitField start="16" size="1" name="b176" description="b176" />
      <BitField start="17" size="1" name="b177" description="b177" />
      <BitField start="18" size="1" name="b178" description="b178" />
      <BitField start="19" size="1" name="b179" description="b179" />
      <BitField start="20" size="1" name="b180" description="b180" />
      <BitField start="21" size="1" name="b181" description="b181" />
      <BitField start="22" size="1" name="b182" description="b182" />
      <BitField start="23" size="1" name="b183" description="b183" />
      <BitField start="24" size="1" name="b184" description="b184" />
      <BitField start="25" size="1" name="b185" description="b185" />
      <BitField start="26" size="1" name="b186" description="b186" />
      <BitField start="27" size="1" name="b187" description="b187" />
      <BitField start="28" size="1" name="b188" description="b188" />
      <BitField start="29" size="1" name="b189" description="b189" />
      <BitField start="30" size="1" name="b190" description="b190" />
      <BitField start="31" size="1" name="b191" description="b191" />
    </Register>
    <Register start="+0x2C" size="0" name="K1RR" access="WriteOnly" description="key registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="b128" description="b128" />
      <BitField start="1" size="1" name="b129" description="b129" />
      <BitField start="2" size="1" name="b130" description="b130" />
      <BitField start="3" size="1" name="b131" description="b131" />
      <BitField start="4" size="1" name="b132" description="b132" />
      <BitField start="5" size="1" name="b133" description="b133" />
      <BitField start="6" size="1" name="b134" description="b134" />
      <BitField start="7" size="1" name="b135" description="b135" />
      <BitField start="8" size="1" name="b136" description="b136" />
      <BitField start="9" size="1" name="b137" description="b137" />
      <BitField start="10" size="1" name="b138" description="b138" />
      <BitField start="11" size="1" name="b139" description="b139" />
      <BitField start="12" size="1" name="b140" description="b140" />
      <BitField start="13" size="1" name="b141" description="b141" />
      <BitField start="14" size="1" name="b142" description="b142" />
      <BitField start="15" size="1" name="b143" description="b143" />
      <BitField start="16" size="1" name="b144" description="b144" />
      <BitField start="17" size="1" name="b145" description="b145" />
      <BitField start="18" size="1" name="b146" description="b146" />
      <BitField start="19" size="1" name="b147" description="b147" />
      <BitField start="20" size="1" name="b148" description="b148" />
      <BitField start="21" size="1" name="b149" description="b149" />
      <BitField start="22" size="1" name="b150" description="b150" />
      <BitField start="23" size="1" name="b151" description="b151" />
      <BitField start="24" size="1" name="b152" description="b152" />
      <BitField start="25" size="1" name="b153" description="b153" />
      <BitField start="26" size="1" name="b154" description="b154" />
      <BitField start="27" size="1" name="b155" description="b155" />
      <BitField start="28" size="1" name="b156" description="b156" />
      <BitField start="29" size="1" name="b157" description="b157" />
      <BitField start="30" size="1" name="b158" description="b158" />
      <BitField start="31" size="1" name="b159" description="b159" />
    </Register>
    <Register start="+0x30" size="0" name="K2LR" access="WriteOnly" description="key registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="b96" description="b96" />
      <BitField start="1" size="1" name="b97" description="b97" />
      <BitField start="2" size="1" name="b98" description="b98" />
      <BitField start="3" size="1" name="b99" description="b99" />
      <BitField start="4" size="1" name="b100" description="b100" />
      <BitField start="5" size="1" name="b101" description="b101" />
      <BitField start="6" size="1" name="b102" description="b102" />
      <BitField start="7" size="1" name="b103" description="b103" />
      <BitField start="8" size="1" name="b104" description="b104" />
      <BitField start="9" size="1" name="b105" description="b105" />
      <BitField start="10" size="1" name="b106" description="b106" />
      <BitField start="11" size="1" name="b107" description="b107" />
      <BitField start="12" size="1" name="b108" description="b108" />
      <BitField start="13" size="1" name="b109" description="b109" />
      <BitField start="14" size="1" name="b110" description="b110" />
      <BitField start="15" size="1" name="b111" description="b111" />
      <BitField start="16" size="1" name="b112" description="b112" />
      <BitField start="17" size="1" name="b113" description="b113" />
      <BitField start="18" size="1" name="b114" description="b114" />
      <BitField start="19" size="1" name="b115" description="b115" />
      <BitField start="20" size="1" name="b116" description="b116" />
      <BitField start="21" size="1" name="b117" description="b117" />
      <BitField start="22" size="1" name="b118" description="b118" />
      <BitField start="23" size="1" name="b119" description="b119" />
      <BitField start="24" size="1" name="b120" description="b120" />
      <BitField start="25" size="1" name="b121" description="b121" />
      <BitField start="26" size="1" name="b122" description="b122" />
      <BitField start="27" size="1" name="b123" description="b123" />
      <BitField start="28" size="1" name="b124" description="b124" />
      <BitField start="29" size="1" name="b125" description="b125" />
      <BitField start="30" size="1" name="b126" description="b126" />
      <BitField start="31" size="1" name="b127" description="b127" />
    </Register>
    <Register start="+0x34" size="0" name="K2RR" access="WriteOnly" description="key registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="b64" description="b64" />
      <BitField start="1" size="1" name="b65" description="b65" />
      <BitField start="2" size="1" name="b66" description="b66" />
      <BitField start="3" size="1" name="b67" description="b67" />
      <BitField start="4" size="1" name="b68" description="b68" />
      <BitField start="5" size="1" name="b69" description="b69" />
      <BitField start="6" size="1" name="b70" description="b70" />
      <BitField start="7" size="1" name="b71" description="b71" />
      <BitField start="8" size="1" name="b72" description="b72" />
      <BitField start="9" size="1" name="b73" description="b73" />
      <BitField start="10" size="1" name="b74" description="b74" />
      <BitField start="11" size="1" name="b75" description="b75" />
      <BitField start="12" size="1" name="b76" description="b76" />
      <BitField start="13" size="1" name="b77" description="b77" />
      <BitField start="14" size="1" name="b78" description="b78" />
      <BitField start="15" size="1" name="b79" description="b79" />
      <BitField start="16" size="1" name="b80" description="b80" />
      <BitField start="17" size="1" name="b81" description="b81" />
      <BitField start="18" size="1" name="b82" description="b82" />
      <BitField start="19" size="1" name="b83" description="b83" />
      <BitField start="20" size="1" name="b84" description="b84" />
      <BitField start="21" size="1" name="b85" description="b85" />
      <BitField start="22" size="1" name="b86" description="b86" />
      <BitField start="23" size="1" name="b87" description="b87" />
      <BitField start="24" size="1" name="b88" description="b88" />
      <BitField start="25" size="1" name="b89" description="b89" />
      <BitField start="26" size="1" name="b90" description="b90" />
      <BitField start="27" size="1" name="b91" description="b91" />
      <BitField start="28" size="1" name="b92" description="b92" />
      <BitField start="29" size="1" name="b93" description="b93" />
      <BitField start="30" size="1" name="b94" description="b94" />
      <BitField start="31" size="1" name="b95" description="b95" />
    </Register>
    <Register start="+0x38" size="0" name="K3LR" access="WriteOnly" description="key registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="b32" description="b32" />
      <BitField start="1" size="1" name="b33" description="b33" />
      <BitField start="2" size="1" name="b34" description="b34" />
      <BitField start="3" size="1" name="b35" description="b35" />
      <BitField start="4" size="1" name="b36" description="b36" />
      <BitField start="5" size="1" name="b37" description="b37" />
      <BitField start="6" size="1" name="b38" description="b38" />
      <BitField start="7" size="1" name="b39" description="b39" />
      <BitField start="8" size="1" name="b40" description="b40" />
      <BitField start="9" size="1" name="b41" description="b41" />
      <BitField start="10" size="1" name="b42" description="b42" />
      <BitField start="11" size="1" name="b43" description="b43" />
      <BitField start="12" size="1" name="b44" description="b44" />
      <BitField start="13" size="1" name="b45" description="b45" />
      <BitField start="14" size="1" name="b46" description="b46" />
      <BitField start="15" size="1" name="b47" description="b47" />
      <BitField start="16" size="1" name="b48" description="b48" />
      <BitField start="17" size="1" name="b49" description="b49" />
      <BitField start="18" size="1" name="b50" description="b50" />
      <BitField start="19" size="1" name="b51" description="b51" />
      <BitField start="20" size="1" name="b52" description="b52" />
      <BitField start="21" size="1" name="b53" description="b53" />
      <BitField start="22" size="1" name="b54" description="b54" />
      <BitField start="23" size="1" name="b55" description="b55" />
      <BitField start="24" size="1" name="b56" description="b56" />
      <BitField start="25" size="1" name="b57" description="b57" />
      <BitField start="26" size="1" name="b58" description="b58" />
      <BitField start="27" size="1" name="b59" description="b59" />
      <BitField start="28" size="1" name="b60" description="b60" />
      <BitField start="29" size="1" name="b61" description="b61" />
      <BitField start="30" size="1" name="b62" description="b62" />
      <BitField start="31" size="1" name="b63" description="b63" />
    </Register>
    <Register start="+0x3C" size="0" name="K3RR" access="WriteOnly" description="key registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="b0" description="b0" />
      <BitField start="1" size="1" name="b1" description="b1" />
      <BitField start="2" size="1" name="b2" description="b2" />
      <BitField start="3" size="1" name="b3" description="b3" />
      <BitField start="4" size="1" name="b4" description="b4" />
      <BitField start="5" size="1" name="b5" description="b5" />
      <BitField start="6" size="1" name="b6" description="b6" />
      <BitField start="7" size="1" name="b7" description="b7" />
      <BitField start="8" size="1" name="b8" description="b8" />
      <BitField start="9" size="1" name="b9" description="b9" />
      <BitField start="10" size="1" name="b10" description="b10" />
      <BitField start="11" size="1" name="b11" description="b11" />
      <BitField start="12" size="1" name="b12" description="b12" />
      <BitField start="13" size="1" name="b13" description="b13" />
      <BitField start="14" size="1" name="b14" description="b14" />
      <BitField start="15" size="1" name="b15" description="b15" />
      <BitField start="16" size="1" name="b16" description="b16" />
      <BitField start="17" size="1" name="b17" description="b17" />
      <BitField start="18" size="1" name="b18" description="b18" />
      <BitField start="19" size="1" name="b19" description="b19" />
      <BitField start="20" size="1" name="b20" description="b20" />
      <BitField start="21" size="1" name="b21" description="b21" />
      <BitField start="22" size="1" name="b22" description="b22" />
      <BitField start="23" size="1" name="b23" description="b23" />
      <BitField start="24" size="1" name="b24" description="b24" />
      <BitField start="25" size="1" name="b25" description="b25" />
      <BitField start="26" size="1" name="b26" description="b26" />
      <BitField start="27" size="1" name="b27" description="b27" />
      <BitField start="28" size="1" name="b28" description="b28" />
      <BitField start="29" size="1" name="b29" description="b29" />
      <BitField start="30" size="1" name="b30" description="b30" />
      <BitField start="31" size="1" name="b31" description="b31" />
    </Register>
    <Register start="+0x40" size="0" name="IV0LR" access="Read/Write" description="initialization vector registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IV31" description="IV31" />
      <BitField start="1" size="1" name="IV30" description="IV30" />
      <BitField start="2" size="1" name="IV29" description="IV29" />
      <BitField start="3" size="1" name="IV28" description="IV28" />
      <BitField start="4" size="1" name="IV27" description="IV27" />
      <BitField start="5" size="1" name="IV26" description="IV26" />
      <BitField start="6" size="1" name="IV25" description="IV25" />
      <BitField start="7" size="1" name="IV24" description="IV24" />
      <BitField start="8" size="1" name="IV23" description="IV23" />
      <BitField start="9" size="1" name="IV22" description="IV22" />
      <BitField start="10" size="1" name="IV21" description="IV21" />
      <BitField start="11" size="1" name="IV20" description="IV20" />
      <BitField start="12" size="1" name="IV19" description="IV19" />
      <BitField start="13" size="1" name="IV18" description="IV18" />
      <BitField start="14" size="1" name="IV17" description="IV17" />
      <BitField start="15" size="1" name="IV16" description="IV16" />
      <BitField start="16" size="1" name="IV15" description="IV15" />
      <BitField start="17" size="1" name="IV14" description="IV14" />
      <BitField start="18" size="1" name="IV13" description="IV13" />
      <BitField start="19" size="1" name="IV12" description="IV12" />
      <BitField start="20" size="1" name="IV11" description="IV11" />
      <BitField start="21" size="1" name="IV10" description="IV10" />
      <BitField start="22" size="1" name="IV9" description="IV9" />
      <BitField start="23" size="1" name="IV8" description="IV8" />
      <BitField start="24" size="1" name="IV7" description="IV7" />
      <BitField start="25" size="1" name="IV6" description="IV6" />
      <BitField start="26" size="1" name="IV5" description="IV5" />
      <BitField start="27" size="1" name="IV4" description="IV4" />
      <BitField start="28" size="1" name="IV3" description="IV3" />
      <BitField start="29" size="1" name="IV2" description="IV2" />
      <BitField start="30" size="1" name="IV1" description="IV1" />
      <BitField start="31" size="1" name="IV0" description="IV0" />
    </Register>
    <Register start="+0x44" size="0" name="IV0RR" access="Read/Write" description="initialization vector registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IV63" description="IV63" />
      <BitField start="1" size="1" name="IV62" description="IV62" />
      <BitField start="2" size="1" name="IV61" description="IV61" />
      <BitField start="3" size="1" name="IV60" description="IV60" />
      <BitField start="4" size="1" name="IV59" description="IV59" />
      <BitField start="5" size="1" name="IV58" description="IV58" />
      <BitField start="6" size="1" name="IV57" description="IV57" />
      <BitField start="7" size="1" name="IV56" description="IV56" />
      <BitField start="8" size="1" name="IV55" description="IV55" />
      <BitField start="9" size="1" name="IV54" description="IV54" />
      <BitField start="10" size="1" name="IV53" description="IV53" />
      <BitField start="11" size="1" name="IV52" description="IV52" />
      <BitField start="12" size="1" name="IV51" description="IV51" />
      <BitField start="13" size="1" name="IV50" description="IV50" />
      <BitField start="14" size="1" name="IV49" description="IV49" />
      <BitField start="15" size="1" name="IV48" description="IV48" />
      <BitField start="16" size="1" name="IV47" description="IV47" />
      <BitField start="17" size="1" name="IV46" description="IV46" />
      <BitField start="18" size="1" name="IV45" description="IV45" />
      <BitField start="19" size="1" name="IV44" description="IV44" />
      <BitField start="20" size="1" name="IV43" description="IV43" />
      <BitField start="21" size="1" name="IV42" description="IV42" />
      <BitField start="22" size="1" name="IV41" description="IV41" />
      <BitField start="23" size="1" name="IV40" description="IV40" />
      <BitField start="24" size="1" name="IV39" description="IV39" />
      <BitField start="25" size="1" name="IV38" description="IV38" />
      <BitField start="26" size="1" name="IV37" description="IV37" />
      <BitField start="27" size="1" name="IV36" description="IV36" />
      <BitField start="28" size="1" name="IV35" description="IV35" />
      <BitField start="29" size="1" name="IV34" description="IV34" />
      <BitField start="30" size="1" name="IV33" description="IV33" />
      <BitField start="31" size="1" name="IV32" description="IV32" />
    </Register>
    <Register start="+0x48" size="0" name="IV1LR" access="Read/Write" description="initialization vector registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IV95" description="IV95" />
      <BitField start="1" size="1" name="IV94" description="IV94" />
      <BitField start="2" size="1" name="IV93" description="IV93" />
      <BitField start="3" size="1" name="IV92" description="IV92" />
      <BitField start="4" size="1" name="IV91" description="IV91" />
      <BitField start="5" size="1" name="IV90" description="IV90" />
      <BitField start="6" size="1" name="IV89" description="IV89" />
      <BitField start="7" size="1" name="IV88" description="IV88" />
      <BitField start="8" size="1" name="IV87" description="IV87" />
      <BitField start="9" size="1" name="IV86" description="IV86" />
      <BitField start="10" size="1" name="IV85" description="IV85" />
      <BitField start="11" size="1" name="IV84" description="IV84" />
      <BitField start="12" size="1" name="IV83" description="IV83" />
      <BitField start="13" size="1" name="IV82" description="IV82" />
      <BitField start="14" size="1" name="IV81" description="IV81" />
      <BitField start="15" size="1" name="IV80" description="IV80" />
      <BitField start="16" size="1" name="IV79" description="IV79" />
      <BitField start="17" size="1" name="IV78" description="IV78" />
      <BitField start="18" size="1" name="IV77" description="IV77" />
      <BitField start="19" size="1" name="IV76" description="IV76" />
      <BitField start="20" size="1" name="IV75" description="IV75" />
      <BitField start="21" size="1" name="IV74" description="IV74" />
      <BitField start="22" size="1" name="IV73" description="IV73" />
      <BitField start="23" size="1" name="IV72" description="IV72" />
      <BitField start="24" size="1" name="IV71" description="IV71" />
      <BitField start="25" size="1" name="IV70" description="IV70" />
      <BitField start="26" size="1" name="IV69" description="IV69" />
      <BitField start="27" size="1" name="IV68" description="IV68" />
      <BitField start="28" size="1" name="IV67" description="IV67" />
      <BitField start="29" size="1" name="IV66" description="IV66" />
      <BitField start="30" size="1" name="IV65" description="IV65" />
      <BitField start="31" size="1" name="IV64" description="IV64" />
    </Register>
    <Register start="+0x4C" size="0" name="IV1RR" access="Read/Write" description="initialization vector registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IV127" description="IV127" />
      <BitField start="1" size="1" name="IV126" description="IV126" />
      <BitField start="2" size="1" name="IV125" description="IV125" />
      <BitField start="3" size="1" name="IV124" description="IV124" />
      <BitField start="4" size="1" name="IV123" description="IV123" />
      <BitField start="5" size="1" name="IV122" description="IV122" />
      <BitField start="6" size="1" name="IV121" description="IV121" />
      <BitField start="7" size="1" name="IV120" description="IV120" />
      <BitField start="8" size="1" name="IV119" description="IV119" />
      <BitField start="9" size="1" name="IV118" description="IV118" />
      <BitField start="10" size="1" name="IV117" description="IV117" />
      <BitField start="11" size="1" name="IV116" description="IV116" />
      <BitField start="12" size="1" name="IV115" description="IV115" />
      <BitField start="13" size="1" name="IV114" description="IV114" />
      <BitField start="14" size="1" name="IV113" description="IV113" />
      <BitField start="15" size="1" name="IV112" description="IV112" />
      <BitField start="16" size="1" name="IV111" description="IV111" />
      <BitField start="17" size="1" name="IV110" description="IV110" />
      <BitField start="18" size="1" name="IV109" description="IV109" />
      <BitField start="19" size="1" name="IV108" description="IV108" />
      <BitField start="20" size="1" name="IV107" description="IV107" />
      <BitField start="21" size="1" name="IV106" description="IV106" />
      <BitField start="22" size="1" name="IV105" description="IV105" />
      <BitField start="23" size="1" name="IV104" description="IV104" />
      <BitField start="24" size="1" name="IV103" description="IV103" />
      <BitField start="25" size="1" name="IV102" description="IV102" />
      <BitField start="26" size="1" name="IV101" description="IV101" />
      <BitField start="27" size="1" name="IV100" description="IV100" />
      <BitField start="28" size="1" name="IV99" description="IV99" />
      <BitField start="29" size="1" name="IV98" description="IV98" />
      <BitField start="30" size="1" name="IV97" description="IV97" />
      <BitField start="31" size="1" name="IV96" description="IV96" />
    </Register>
    <Register start="+0x50" size="0" name="CSGCMCCM0R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCMCCM0R" description="CSGCMCCM0R" />
    </Register>
    <Register start="+0x54" size="0" name="CSGCMCCM1R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCMCCM1R" description="CSGCMCCM1R" />
    </Register>
    <Register start="+0x58" size="0" name="CSGCMCCM2R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCMCCM2R" description="CSGCMCCM2R" />
    </Register>
    <Register start="+0x5C" size="0" name="CSGCMCCM3R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCMCCM3R" description="CSGCMCCM3R" />
    </Register>
    <Register start="+0x60" size="0" name="CSGCMCCM4R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCMCCM4R" description="CSGCMCCM4R" />
    </Register>
    <Register start="+0x64" size="0" name="CSGCMCCM5R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCMCCM5R" description="CSGCMCCM5R" />
    </Register>
    <Register start="+0x68" size="0" name="CSGCMCCM6R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCMCCM6R" description="CSGCMCCM6R" />
    </Register>
    <Register start="+0x6C" size="0" name="CSGCMCCM7R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCMCCM7R" description="CSGCMCCM7R" />
    </Register>
    <Register start="+0x70" size="0" name="CSGCM0R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCM0R" description="CSGCM0R" />
    </Register>
    <Register start="+0x74" size="0" name="CSGCM1R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCM1R" description="CSGCM1R" />
    </Register>
    <Register start="+0x78" size="0" name="CSGCM2R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCM2R" description="CSGCM2R" />
    </Register>
    <Register start="+0x7C" size="0" name="CSGCM3R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCM3R" description="CSGCM3R" />
    </Register>
    <Register start="+0x80" size="0" name="CSGCM4R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCM4R" description="CSGCM4R" />
    </Register>
    <Register start="+0x84" size="0" name="CSGCM5R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCM5R" description="CSGCM5R" />
    </Register>
    <Register start="+0x88" size="0" name="CSGCM6R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCM6R" description="CSGCM6R" />
    </Register>
    <Register start="+0x8C" size="0" name="CSGCM7R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCM7R" description="CSGCM7R" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DAC" start="0x40007400" description="DAC">
    <Register start="+0x0" size="0" name="DAC_CR" access="Read/Write" description="DAC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN1" description="DAC channel1 enable This bit is set and cleared by software to enable/disable DAC channel1." />
      <BitField start="1" size="1" name="TEN1" description="DAC channel1 trigger enable" />
      <BitField start="2" size="3" name="TSEL1" description="DAC channel1 trigger selection These bits select the external event used to trigger DAC channel1. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled)." />
      <BitField start="6" size="2" name="WAVE1" description="DAC channel1 noise/triangle wave generation enable These bits are set and cleared by software. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled)." />
      <BitField start="8" size="4" name="MAMP1" description="DAC channel1 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095" />
      <BitField start="12" size="1" name="DMAEN1" description="DAC channel1 DMA enable This bit is set and cleared by software." />
      <BitField start="13" size="1" name="DMAUDRIE1" description="DAC channel1 DMA Underrun Interrupt enable This bit is set and cleared by software." />
      <BitField start="14" size="1" name="CEN1" description="DAC Channel 1 calibration enable This bit is set and cleared by software to enable/disable DAC channel 1 calibration, it can be written only if bit EN1=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored." />
      <BitField start="16" size="1" name="EN2" description="DAC channel2 enable This bit is set and cleared by software to enable/disable DAC channel2." />
      <BitField start="17" size="1" name="TEN2" description="DAC channel2 trigger enable" />
      <BitField start="18" size="3" name="TSEL2" description="DAC channel2 trigger selection These bits select the external event used to trigger DAC channel2 Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled)." />
      <BitField start="22" size="2" name="WAVE2" description="DAC channel2 noise/triangle wave generation enable These bits are set/reset by software. 1x: Triangle wave generation enabled Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled)" />
      <BitField start="24" size="4" name="MAMP2" description="DAC channel2 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095" />
      <BitField start="28" size="1" name="DMAEN2" description="DAC channel2 DMA enable This bit is set and cleared by software." />
      <BitField start="29" size="1" name="DMAUDRIE2" description="DAC channel2 DMA underrun interrupt enable This bit is set and cleared by software." />
      <BitField start="30" size="1" name="CEN2" description="DAC Channel 2 calibration enable This bit is set and cleared by software to enable/disable DAC channel 2 calibration, it can be written only if bit EN2=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored." />
    </Register>
    <Register start="+0x4" size="0" name="DAC_SWTRGR" access="WriteOnly" description="DAC software trigger register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWTRIG1" description="DAC channel1 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR1 register value has been loaded into the DAC_DOR1 register." />
      <BitField start="1" size="1" name="SWTRIG2" description="DAC channel2 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR2 register value has been loaded into the DAC_DOR2 register." />
    </Register>
    <Register start="+0x8" size="0" name="DAC_DHR12R1" access="Read/Write" description="DAC channel1 12-bit right-aligned data holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DACC1DHR" description="DAC channel1 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel1." />
    </Register>
    <Register start="+0xC" size="0" name="DAC_DHR12L1" access="Read/Write" description="DAC channel1 12-bit left aligned data holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="12" name="DACC1DHR" description="DAC channel1 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel1." />
    </Register>
    <Register start="+0x10" size="0" name="DAC_DHR8R1" access="Read/Write" description="DAC channel1 8-bit right aligned data holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DACC1DHR" description="DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1." />
    </Register>
    <Register start="+0x14" size="0" name="DAC_DHR12R2" access="Read/Write" description="DAC channel2 12-bit right aligned data holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DACC2DHR" description="DAC channel2 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel2." />
    </Register>
    <Register start="+0x18" size="0" name="DAC_DHR12L2" access="Read/Write" description="DAC channel2 12-bit left aligned data holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="12" name="DACC2DHR" description="DAC channel2 12-bit left-aligned data These bits are written by software which specify 12-bit data for DAC channel2." />
    </Register>
    <Register start="+0x1C" size="0" name="DAC_DHR8R2" access="Read/Write" description="DAC channel2 8-bit right-aligned data holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DACC2DHR" description="DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2." />
    </Register>
    <Register start="+0x20" size="0" name="DAC_DHR12RD" access="Read/Write" description="Dual DAC 12-bit right-aligned data holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DACC1DHR" description="DAC channel1 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel1." />
      <BitField start="16" size="12" name="DACC2DHR" description="DAC channel2 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel2." />
    </Register>
    <Register start="+0x24" size="0" name="DAC_DHR12LD" access="Read/Write" description="DUAL DAC 12-bit left aligned data holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="12" name="DACC1DHR" description="DAC channel1 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel1." />
      <BitField start="20" size="12" name="DACC2DHR" description="DAC channel2 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel2." />
    </Register>
    <Register start="+0x28" size="0" name="DAC_DHR8RD" access="Read/Write" description="DUAL DAC 8-bit right aligned data holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DACC1DHR" description="DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1." />
      <BitField start="8" size="8" name="DACC2DHR" description="DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2." />
    </Register>
    <Register start="+0x2C" size="0" name="DAC_DOR1" access="ReadOnly" description="DAC channel1 data output register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DACC1DOR" description="DAC channel1 data output These bits are read-only, they contain data output for DAC channel1." />
    </Register>
    <Register start="+0x30" size="0" name="DAC_DOR2" access="ReadOnly" description="DAC channel2 data output register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DACC2DOR" description="DAC channel2 data output These bits are read-only, they contain data output for DAC channel2." />
    </Register>
    <Register start="+0x34" size="0" name="DAC_SR" access="Read/Write" description="DAC status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="13" size="1" name="DMAUDR1" description="DAC channel1 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1)." />
      <BitField start="14" size="1" name="CAL_FLAG1" description="DAC Channel 1 calibration offset status This bit is set and cleared by hardware" />
      <BitField start="15" size="1" name="BWST1" description="DAC Channel 1 busy writing sample time flag This bit is systematically set just after Sample &amp; Hold mode enable and is set each time the software writes the register DAC_SHSR1, It is cleared by hardware when the write operation of DAC_SHSR1 is complete. (It takes about 3LSI periods of synchronization)." />
      <BitField start="29" size="1" name="DMAUDR2" description="DAC channel2 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1)." />
      <BitField start="30" size="1" name="CAL_FLAG2" description="DAC Channel 2 calibration offset status This bit is set and cleared by hardware" />
      <BitField start="31" size="1" name="BWST2" description="DAC Channel 2 busy writing sample time flag This bit is systematically set just after Sample &amp; Hold mode enable and is set each time the software writes the register DAC_SHSR2, It is cleared by hardware when the write operation of DAC_SHSR2 is complete. (It takes about 3 LSI periods of synchronization)." />
    </Register>
    <Register start="+0x38" size="0" name="DAC_CCR" access="Read/Write" description="DAC calibration control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="OTRIM1" description="DAC Channel 1 offset trimming value" />
      <BitField start="16" size="5" name="OTRIM2" description="DAC Channel 2 offset trimming value" />
    </Register>
    <Register start="+0x3C" size="0" name="DAC_MCR" access="Read/Write" description="DAC mode control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MODE1" description="DAC Channel 1 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN1=0 and bit CEN1 =0 in the DAC_CR register). If EN1=1 or CEN1 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 1 mode: DAC Channel 1 in normal Mode DAC Channel 1 in sample &amp;amp; hold mode" />
      <BitField start="16" size="3" name="MODE2" description="DAC Channel 2 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN2=0 and bit CEN2 =0 in the DAC_CR register). If EN2=1 or CEN2 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 2 mode: DAC Channel 2 in normal Mode DAC Channel 2 in sample &amp;amp; hold mode" />
    </Register>
    <Register start="+0x40" size="0" name="DAC_SHSR1" access="Read/Write" description="DAC Sample and Hold sample time register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="TSAMPLE1" description="DAC Channel 1 sample Time (only valid in sample &amp;amp; hold mode) These bits can be written when the DAC channel1 is disabled or also during normal operation. in the latter case, the write can be done only when BWSTx of DAC_SR register is low, If BWSTx=1, the write operation is ignored." />
    </Register>
    <Register start="+0x44" size="0" name="DAC_SHSR2" access="Read/Write" description="DAC Sample and Hold sample time register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="TSAMPLE2" description="DAC Channel 2 sample Time (only valid in sample &amp;amp; hold mode) These bits can be written when the DAC channel2 is disabled or also during normal operation. in the latter case, the write can be done only when BWSTx of DAC_SR register is low, if BWSTx=1, the write operation is ignored." />
    </Register>
    <Register start="+0x48" size="0" name="DAC_SHHR" access="Read/Write" description="DAC Sample and Hold hold time register" reset_value="0x00010001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="THOLD1" description="DAC Channel 1 hold Time (only valid in sample &amp;amp; hold mode) Hold time= (THOLD[9:0]) x T LSI" />
      <BitField start="16" size="10" name="THOLD2" description="DAC Channel 2 hold time (only valid in sample &amp;amp; hold mode). Hold time= (THOLD[9:0]) x T LSI" />
    </Register>
    <Register start="+0x4C" size="0" name="DAC_SHRR" access="Read/Write" description="DAC Sample and Hold refresh time register" reset_value="0x00010001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TREFRESH1" description="DAC Channel 1 refresh Time (only valid in sample &amp;amp; hold mode) Refresh time= (TREFRESH[7:0]) x T LSI" />
      <BitField start="16" size="8" name="TREFRESH2" description="DAC Channel 2 refresh Time (only valid in sample &amp;amp; hold mode) Refresh time= (TREFRESH[7:0]) x T LSI" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DBGMCU" start="0x5C001000" description="Microcontroller Debug Unit">
    <Register start="+0x0" size="0" name="IDC" access="ReadOnly" description="DBGMCU Identity Code Register" reset_value="0x10006480" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DEV_ID" description="Device ID" />
      <BitField start="16" size="16" name="REV_ID" description="Revision" />
    </Register>
    <Register start="+0x4" size="0" name="CR" access="Read/Write" description="DBGMCU Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DBGSLEEP_CD" description="Allow D1 domain debug in Sleep mode" />
      <BitField start="1" size="1" name="DBGSTOP_CD" description="Allow D1 domain debug in Stop mode" />
      <BitField start="2" size="1" name="DBGSTBY_CD" description="Allow D1 domain debug in Standby mode" />
      <BitField start="7" size="1" name="DBGSTOP_SRD" description="debug in SmartRun domain Stop mode" />
      <BitField start="8" size="1" name="DBGSTBY_SRD" description="debug in SmartRun domain Standby mode" />
      <BitField start="20" size="1" name="TRACECLKEN" description="Trace port clock enable" />
      <BitField start="21" size="1" name="CDDBGCKEN" description="CPU domain debug clock enable" />
      <BitField start="22" size="1" name="SRDDBGCKEN" description="SmartRun domain debug clock enable" />
      <BitField start="28" size="1" name="TRGOEN" description="External trigger output enable" />
    </Register>
    <Register start="+0x34" size="0" name="APB3FZ1" access="Read/Write" description="DBGMCU APB3 peripheral freeze register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="WWDG" description="WWDG stop in debug" />
    </Register>
    <Register start="+0x3C" size="0" name="APB1LFZ1" access="Read/Write" description="DBGMCU APB1L peripheral freeze register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM2" description="TIM2 stop in debug" />
      <BitField start="1" size="1" name="TIM3" description="TIM3 stop in debug" />
      <BitField start="2" size="1" name="TIM4" description="TIM4 stop in debug" />
      <BitField start="3" size="1" name="TIM5" description="TIM5 stop in debug" />
      <BitField start="4" size="1" name="TIM6" description="TIM6 stop in debug" />
      <BitField start="5" size="1" name="TIM7" description="TIM7 stop in debug" />
      <BitField start="6" size="1" name="TIM12" description="TIM12 stop in debug" />
      <BitField start="7" size="1" name="TIM13" description="TIM13 stop in debug" />
      <BitField start="8" size="1" name="TIM14" description="TIM14 stop in debug" />
      <BitField start="9" size="1" name="LPTIM1" description="LPTIM1 stop in debug" />
      <BitField start="21" size="1" name="I2C1" description="I2C1 SMBUS timeout stop in debug" />
      <BitField start="22" size="1" name="I2C2" description="I2C2 SMBUS timeout stop in debug" />
      <BitField start="23" size="1" name="I2C3" description="I2C3 SMBUS timeout stop in debug" />
    </Register>
    <Register start="+0x4C" size="0" name="APB2FZ1" access="Read/Write" description="DBGMCU APB2 peripheral freeze register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM1" description="TIM1 stop in debug" />
      <BitField start="1" size="1" name="TIM8" description="TIM8 stop in debug" />
      <BitField start="16" size="1" name="TIM15" description="TIM15 stop in debug" />
      <BitField start="17" size="1" name="TIM16" description="TIM16 stop in debug" />
      <BitField start="18" size="1" name="TIM17" description="TIM17 stop in debug" />
    </Register>
    <Register start="+0x54" size="0" name="APB4FZ1" access="Read/Write" description="DBGMCU APB4 peripheral freeze register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="I2C4" description="I2C4 SMBUS timeout stop in debug" />
      <BitField start="9" size="1" name="LPTIM2" description="LPTIM2 stop in debug" />
      <BitField start="10" size="1" name="LPTIM3" description="LPTIM3 stop in debug" />
      <BitField start="16" size="1" name="RTC" description="RTC stop in debug" />
      <BitField start="18" size="1" name="WDGLSCD" description="LS watchdog for CPU domain stop in debug" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DCMI" start="0x48020000" description="Digital camera interface">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CAPTURE" description="Capture enable" />
      <BitField start="1" size="1" name="CM" description="Capture mode" />
      <BitField start="2" size="1" name="CROP" description="Crop feature" />
      <BitField start="3" size="1" name="JPEG" description="JPEG format" />
      <BitField start="4" size="1" name="ESS" description="Embedded synchronization select" />
      <BitField start="5" size="1" name="PCKPOL" description="Pixel clock polarity" />
      <BitField start="6" size="1" name="HSPOL" description="Horizontal synchronization polarity" />
      <BitField start="7" size="1" name="VSPOL" description="Vertical synchronization polarity" />
      <BitField start="8" size="2" name="FCRC" description="Frame capture rate control" />
      <BitField start="10" size="2" name="EDM" description="Extended data mode" />
      <BitField start="14" size="1" name="ENABLE" description="DCMI enable" />
      <BitField start="16" size="2" name="BSM" description="Byte Select mode" />
      <BitField start="18" size="1" name="OEBS" description="Odd/Even Byte Select (Byte Select Start)" />
      <BitField start="19" size="1" name="LSM" description="Line Select mode" />
      <BitField start="20" size="1" name="OELS" description="Odd/Even Line Select (Line Select Start)" />
    </Register>
    <Register start="+0x4" size="0" name="SR" access="ReadOnly" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HSYNC" description="HSYNC" />
      <BitField start="1" size="1" name="VSYNC" description="VSYNC" />
      <BitField start="2" size="1" name="FNE" description="FIFO not empty" />
    </Register>
    <Register start="+0x8" size="0" name="RIS" access="ReadOnly" description="raw interrupt status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRAME_RIS" description="Capture complete raw interrupt status" />
      <BitField start="1" size="1" name="OVR_RIS" description="Overrun raw interrupt status" />
      <BitField start="2" size="1" name="ERR_RIS" description="Synchronization error raw interrupt status" />
      <BitField start="3" size="1" name="VSYNC_RIS" description="VSYNC raw interrupt status" />
      <BitField start="4" size="1" name="LINE_RIS" description="Line raw interrupt status" />
    </Register>
    <Register start="+0xC" size="0" name="IER" access="Read/Write" description="interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRAME_IE" description="Capture complete interrupt enable" />
      <BitField start="1" size="1" name="OVR_IE" description="Overrun interrupt enable" />
      <BitField start="2" size="1" name="ERR_IE" description="Synchronization error interrupt enable" />
      <BitField start="3" size="1" name="VSYNC_IE" description="VSYNC interrupt enable" />
      <BitField start="4" size="1" name="LINE_IE" description="Line interrupt enable" />
    </Register>
    <Register start="+0x10" size="0" name="MIS" access="ReadOnly" description="masked interrupt status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRAME_MIS" description="Capture complete masked interrupt status" />
      <BitField start="1" size="1" name="OVR_MIS" description="Overrun masked interrupt status" />
      <BitField start="2" size="1" name="ERR_MIS" description="Synchronization error masked interrupt status" />
      <BitField start="3" size="1" name="VSYNC_MIS" description="VSYNC masked interrupt status" />
      <BitField start="4" size="1" name="LINE_MIS" description="Line masked interrupt status" />
    </Register>
    <Register start="+0x14" size="0" name="ICR" access="WriteOnly" description="interrupt clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRAME_ISC" description="Capture complete interrupt status clear" />
      <BitField start="1" size="1" name="OVR_ISC" description="Overrun interrupt status clear" />
      <BitField start="2" size="1" name="ERR_ISC" description="Synchronization error interrupt status clear" />
      <BitField start="3" size="1" name="VSYNC_ISC" description="Vertical synch interrupt status clear" />
      <BitField start="4" size="1" name="LINE_ISC" description="line interrupt status clear" />
    </Register>
    <Register start="+0x18" size="0" name="ESCR" access="Read/Write" description="embedded synchronization code register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FSC" description="Frame start delimiter code" />
      <BitField start="8" size="8" name="LSC" description="Line start delimiter code" />
      <BitField start="16" size="8" name="LEC" description="Line end delimiter code" />
      <BitField start="24" size="8" name="FEC" description="Frame end delimiter code" />
    </Register>
    <Register start="+0x1C" size="0" name="ESUR" access="Read/Write" description="embedded synchronization unmask register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FSU" description="Frame start delimiter unmask" />
      <BitField start="8" size="8" name="LSU" description="Line start delimiter unmask" />
      <BitField start="16" size="8" name="LEU" description="Line end delimiter unmask" />
      <BitField start="24" size="8" name="FEU" description="Frame end delimiter unmask" />
    </Register>
    <Register start="+0x20" size="0" name="CWSTRT" access="Read/Write" description="crop window start" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="HOFFCNT" description="Horizontal offset count" />
      <BitField start="16" size="13" name="VST" description="Vertical start line count" />
    </Register>
    <Register start="+0x24" size="0" name="CWSIZE" access="Read/Write" description="crop window size" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="CAPCNT" description="Capture count" />
      <BitField start="16" size="14" name="VLINE" description="Vertical line count" />
    </Register>
    <Register start="+0x28" size="0" name="DR" access="ReadOnly" description="data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="Byte0" description="Data byte 0" />
      <BitField start="8" size="8" name="Byte1" description="Data byte 1" />
      <BitField start="16" size="8" name="Byte2" description="Data byte 2" />
      <BitField start="24" size="8" name="Byte3" description="Data byte 3" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DELAY_Block_SDMMC1" start="0x52008000" description="DELAY_Block_SDMMC1">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="DLYB control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DEN" description="Delay block enable bit" />
      <BitField start="1" size="1" name="SEN" description="Sampler length enable bit" />
    </Register>
    <Register start="+0x4" size="0" name="CFGR" access="Read/Write" description="DLYB configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SEL" description="Select the phase for the Output clock" />
      <BitField start="8" size="7" name="UNIT" description="Delay Defines the delay of a Unit delay cell" />
      <BitField start="16" size="12" name="LNG" description="Delay line length value" />
      <BitField start="31" size="1" name="LNGF" description="Length valid flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DELAY_Block_SDMMC2" start="0x48022800" description="DELAY_Block_SDMMC1">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="DLYB control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DEN" description="Delay block enable bit" />
      <BitField start="1" size="1" name="SEN" description="Sampler length enable bit" />
    </Register>
    <Register start="+0x4" size="0" name="CFGR" access="Read/Write" description="DLYB configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SEL" description="Select the phase for the Output clock" />
      <BitField start="8" size="7" name="UNIT" description="Delay Defines the delay of a Unit delay cell" />
      <BitField start="16" size="12" name="LNG" description="Delay line length value" />
      <BitField start="31" size="1" name="LNGF" description="Length valid flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DFSDM1" start="0x40017800" description="Digital filter for sigma delta modulators">
    <Register start="+0x0" size="0" name="DFSDM_CH0CFGR1" access="Read/Write" description="DFSDM channel 0 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel y This value can only be modified when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="SPI with rising edge to strobe data" />
        <Enum name="B_0x1" start="0x1" description="SPI with falling edge to strobe data" />
        <Enum name="B_0x2" start="0x2" description="Manchester coded input on DATINy pin: rising edge = logic 0, falling edge = logic 1" />
        <Enum name="B_0x3" start="0x3" description="Manchester coded input on DATINy pin: rising edge = logic 1, falling edge = logic 0" />
      </BitField>
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel y 2: clock coming from internal CKOUT - sampling point on each second CKOUT falling edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input rising edge). 3: clock coming from internal CKOUT output - sampling point on each second CKOUT rising edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input falling edge). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="clock coming from external CKINy input - sampling point according SITP[1:0]" />
        <Enum name="B_0x1" start="0x1" description="clock coming from internal CKOUT output - sampling point according SITP[1:0]" />
      </BitField>
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Input channel y will not be guarded by the short-circuit detector" />
        <Enum name="B_0x1" start="0x1" description="Input channel y will be continuously guarded by the short-circuit detector" />
      </BitField>
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Clock absence detector disabled on channel y" />
        <Enum name="B_0x1" start="0x1" description="Clock absence detector enabled on channel y" />
      </BitField>
      <BitField start="7" size="1" name="CHEN" description="Channel y enable If channel y is enabled, then serial data receiving is started according to the given channel setting.">
        <Enum name="B_0x0" start="0x0" description="Channel y disabled" />
        <Enum name="B_0x1" start="0x1" description="Channel y enabled" />
      </BitField>
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Channel inputs are taken from pins of the same channel y." />
        <Enum name="B_0x1" start="0x1" description="Channel inputs are taken from pins of the following channel (channel (y+1) modulo 8)." />
      </BitField>
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel y 2: Data to channel y are taken from internal DFSDM_CHyDATINR register by direct CPU/DMA write. There can be written one or two 16-bit data samples according DATPACK[1:0] bit field setting. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Data to channel y are taken from external serial inputs as 1-bit values. DFSDM_CHyDATINR register is write protected." />
        <Enum name="B_0x1" start="0x1" description="Data to channel y are taken from internal analog to digital converter ADCy+1 output register update as 16-bit values (if ADCy+1 is available). Data from ADCs are written into INDAT0[15:0] part of DFSDM_CHyDATINR register." />
      </BitField>
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHyDATINR register. first sample in INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y) To empty DFSDM_CHyDATINR register, two samples must be read by the digital filter from channel y (INDAT0[15:0] part is read as first sample and then INDAT1[15:0] part is read as next sample). 2: Dual: input data in DFSDM_CHyDATINR register are stored as two samples: first sample INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y+1) To empty DFSDM_CHyDATINR register first sample must be read by the digital filter from channel y and second sample must be read by another digital filter from channel y+1. Dual mode is available only on even channel numbers (y = 0, 2, 4, 6), for odd channel numbers (y = 1, 3, 5, 7) DFSDM_CHyDATINR is write protected. If an even channel is set to dual mode then the following odd channel must be set into standard mode (DATPACK[1:0]=0) for correct cooperation with even channel. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Standard: input data in DFSDM_CHyDATINR register are stored only in INDAT0[15:0]. To empty DFSDM_CHyDATINR register one sample must be read by the DFSDM filter from channel y." />
        <Enum name="B_0x1" start="0x1" description="Interleaved: input data in DFSDM_CHyDATINR register are stored as two samples:" />
      </BitField>
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock divider &#xc3;&#x82;&#xc2; 256 (Divider = CKOUTDIV+1). CKOUTDIV also defines the threshold for a clock absence detection. This value can only be modified when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). If DFSDMEN=0 (in DFSDM_CH0CFGR1 register) then CKOUT signal is set to low state (setting is performed one DFSDM clock cycle after DFSDMEN=0). Note: CKOUTDIV is present only in DFSDM_CH0CFGR1 register (channel y=0) 1- 255: Defines the division of system clock for the serial clock output for CKOUT signal in range 2&#xc3;&#x82;&#xc2; -">
        <Enum name="B_0x0" start="0x0" description="Output clock generation is disabled (CKOUT signal is set to low state)" />
      </BitField>
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source selection This value can be modified only when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). Note: CKOUTSRC is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="Source for output clock is from system clock" />
        <Enum name="B_0x1" start="0x1" description="Source for output clock is from audio clock" />
      </BitField>
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM interface If DFSDM interface is enabled, then it is started to operate according to enabled y channels and enabled x filters settings (CHEN bit in DFSDM_CHyCFGR1 and DFEN bit in DFSDM_FLTxCR1). Data cleared by setting DFSDMEN=0: all registers DFSDM_FLTxISR are set to reset state (x = 0..7) all registers DFSDM_FLTxAWSR are set to reset state (x = 0..7) Note: DFSDMEN is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="DFSDM interface disabled" />
        <Enum name="B_0x1" start="0x1" description="DFSDM interface enabled" />
      </BitField>
    </Register>
    <Register start="+0x4" size="0" name="DFSDM_CH0CFGR2" access="Read/Write" description="DFSDM channel 0 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel y will be performed to have final results. Bit-shift is performed before offset correction. The data shift is rounding the result to nearest integer value. The sign of shifted result is maintained (to have valid 24-bit signed format of result data). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). 0-31: Defines the shift of the data result coming from the integrator - how many bit shifts to the right" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel y For channel y, OFFSET is applied to the results of each conversion from this channel. This value is set by software." />
    </Register>
    <Register start="+0x8" size="0" name="DFSDM_CH0AWSCDR" access="Read/Write" description="DFSDM channel 0 analog watchdog and short-circuit detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for channel y These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given channel." />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for short-circuit detector on channel y BKSCD[i] = 0: Break i signal not assigned to short-circuit detector on channel y BKSCD[i] = 1: Break i signal assigned to short-circuit detector on channel y" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling ratio (decimation rate) on channel y also the decimation ratio of the analog data rate. This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). Note: If AWFOSR = 0 then the filter has no effect (filter bypass). 0 - 31: Defines the length of the Sinc type filter in the range 1 - 32 (AWFOSR + 1). This number is" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on channel y 2: Sinc2 filter type 3: Sinc3 filter type Sincx filter type transfer function: FastSinc filter type transfer function: This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0xC" size="0" name="DFSDM_CH0WDATR" access="Read/Write" description="DFSDM channel 0 watchdog filter data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog data Data converted by the analog watchdog filter for input channel y. This data is continuously converted (no trigger) for this channel, with a limited resolution (OSR=1..32/sinc order = 1..3)." />
    </Register>
    <Register start="+0x10" size="0" name="DFSDM_CH0DATINR" access="Read/Write" description="DFSDM channel 0 data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel y Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) Channel y data sample is stored into INDAT0[15:0]. If DATPACK[1:0]=1 (interleaved mode) First channel y data sample is stored into INDAT0[15:0]. Second channel y data sample is stored into INDAT1[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: Channel y data sample is stored into INDAT0[15:0]. For odd y channels: INDAT0[15:0] is write protected. See for more details. INDAT0[15:0] is in the16-bit signed format." />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel y or channel y+1 Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) INDAT0[15:0] is write protected (not used for input sample). If DATPACK[1:0]=1 (interleaved mode) Second channel y data sample is stored into INDAT1[15:0]. First channel y data sample is stored into INDAT0[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: sample in INDAT1[15:0] is automatically copied into INDAT0[15:0] of channel (y+1). For odd y channels: INDAT1[15:0] is write protected. See for more details. INDAT0[15:1] is in the16-bit signed format." />
    </Register>
    <Register start="+0x14" size="0" name="DFSDM_CH0DLYR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="Pulses to skip for input data skipping function immediately after writing to this field. Reading of PLSSKP[5:0] returns current value of pulses which will be skipped. If PLSSKP[5:0]=0 then all required data samples were already skipped. Note: User can update PLSSKP[5:0] also when PLSSKP[5:0] is not zero. 0-63: Defines the number of serial input samples that will be skipped. Skipping is applied" />
    </Register>
    <Register start="+0x20" size="0" name="DFSDM_CH1CFGR1" access="Read/Write" description="DFSDM channel 1 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel y This value can only be modified when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="SPI with rising edge to strobe data" />
        <Enum name="B_0x1" start="0x1" description="SPI with falling edge to strobe data" />
        <Enum name="B_0x2" start="0x2" description="Manchester coded input on DATINy pin: rising edge = logic 0, falling edge = logic 1" />
        <Enum name="B_0x3" start="0x3" description="Manchester coded input on DATINy pin: rising edge = logic 1, falling edge = logic 0" />
      </BitField>
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel y 2: clock coming from internal CKOUT - sampling point on each second CKOUT falling edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input rising edge). 3: clock coming from internal CKOUT output - sampling point on each second CKOUT rising edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input falling edge). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="clock coming from external CKINy input - sampling point according SITP[1:0]" />
        <Enum name="B_0x1" start="0x1" description="clock coming from internal CKOUT output - sampling point according SITP[1:0]" />
      </BitField>
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Input channel y will not be guarded by the short-circuit detector" />
        <Enum name="B_0x1" start="0x1" description="Input channel y will be continuously guarded by the short-circuit detector" />
      </BitField>
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Clock absence detector disabled on channel y" />
        <Enum name="B_0x1" start="0x1" description="Clock absence detector enabled on channel y" />
      </BitField>
      <BitField start="7" size="1" name="CHEN" description="Channel y enable If channel y is enabled, then serial data receiving is started according to the given channel setting.">
        <Enum name="B_0x0" start="0x0" description="Channel y disabled" />
        <Enum name="B_0x1" start="0x1" description="Channel y enabled" />
      </BitField>
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Channel inputs are taken from pins of the same channel y." />
        <Enum name="B_0x1" start="0x1" description="Channel inputs are taken from pins of the following channel (channel (y+1) modulo 8)." />
      </BitField>
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel y 2: Data to channel y are taken from internal DFSDM_CHyDATINR register by direct CPU/DMA write. There can be written one or two 16-bit data samples according DATPACK[1:0] bit field setting. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Data to channel y are taken from external serial inputs as 1-bit values. DFSDM_CHyDATINR register is write protected." />
        <Enum name="B_0x1" start="0x1" description="Data to channel y are taken from internal analog to digital converter ADCy+1 output register update as 16-bit values (if ADCy+1 is available). Data from ADCs are written into INDAT0[15:0] part of DFSDM_CHyDATINR register." />
      </BitField>
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHyDATINR register. first sample in INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y) To empty DFSDM_CHyDATINR register, two samples must be read by the digital filter from channel y (INDAT0[15:0] part is read as first sample and then INDAT1[15:0] part is read as next sample). 2: Dual: input data in DFSDM_CHyDATINR register are stored as two samples: first sample INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y+1) To empty DFSDM_CHyDATINR register first sample must be read by the digital filter from channel y and second sample must be read by another digital filter from channel y+1. Dual mode is available only on even channel numbers (y = 0, 2, 4, 6), for odd channel numbers (y = 1, 3, 5, 7) DFSDM_CHyDATINR is write protected. If an even channel is set to dual mode then the following odd channel must be set into standard mode (DATPACK[1:0]=0) for correct cooperation with even channel. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Standard: input data in DFSDM_CHyDATINR register are stored only in INDAT0[15:0]. To empty DFSDM_CHyDATINR register one sample must be read by the DFSDM filter from channel y." />
        <Enum name="B_0x1" start="0x1" description="Interleaved: input data in DFSDM_CHyDATINR register are stored as two samples:" />
      </BitField>
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock divider &#xc3;&#x82;&#xc2; 256 (Divider = CKOUTDIV+1). CKOUTDIV also defines the threshold for a clock absence detection. This value can only be modified when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). If DFSDMEN=0 (in DFSDM_CH0CFGR1 register) then CKOUT signal is set to low state (setting is performed one DFSDM clock cycle after DFSDMEN=0). Note: CKOUTDIV is present only in DFSDM_CH0CFGR1 register (channel y=0) 1- 255: Defines the division of system clock for the serial clock output for CKOUT signal in range 2&#xc3;&#x82;&#xc2; -">
        <Enum name="B_0x0" start="0x0" description="Output clock generation is disabled (CKOUT signal is set to low state)" />
      </BitField>
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source selection This value can be modified only when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). Note: CKOUTSRC is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="Source for output clock is from system clock" />
        <Enum name="B_0x1" start="0x1" description="Source for output clock is from audio clock" />
      </BitField>
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM interface If DFSDM interface is enabled, then it is started to operate according to enabled y channels and enabled x filters settings (CHEN bit in DFSDM_CHyCFGR1 and DFEN bit in DFSDM_FLTxCR1). Data cleared by setting DFSDMEN=0: all registers DFSDM_FLTxISR are set to reset state (x = 0..7) all registers DFSDM_FLTxAWSR are set to reset state (x = 0..7) Note: DFSDMEN is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="DFSDM interface disabled" />
        <Enum name="B_0x1" start="0x1" description="DFSDM interface enabled" />
      </BitField>
    </Register>
    <Register start="+0x24" size="0" name="DFSDM_CH1CFGR2" access="Read/Write" description="DFSDM channel 1 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel y will be performed to have final results. Bit-shift is performed before offset correction. The data shift is rounding the result to nearest integer value. The sign of shifted result is maintained (to have valid 24-bit signed format of result data). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). 0-31: Defines the shift of the data result coming from the integrator - how many bit shifts to the right" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel y For channel y, OFFSET is applied to the results of each conversion from this channel. This value is set by software." />
    </Register>
    <Register start="+0x28" size="0" name="DFSDM_CH1AWSCDR" access="Read/Write" description="DFSDM channel 1 analog watchdog and short-circuit detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for channel y These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given channel." />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for short-circuit detector on channel y BKSCD[i] = 0: Break i signal not assigned to short-circuit detector on channel y BKSCD[i] = 1: Break i signal assigned to short-circuit detector on channel y" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling ratio (decimation rate) on channel y also the decimation ratio of the analog data rate. This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). Note: If AWFOSR = 0 then the filter has no effect (filter bypass). 0 - 31: Defines the length of the Sinc type filter in the range 1 - 32 (AWFOSR + 1). This number is" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on channel y 2: Sinc2 filter type 3: Sinc3 filter type Sincx filter type transfer function: FastSinc filter type transfer function: This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="0" name="DFSDM_CH1WDATR" access="Read/Write" description="DFSDM channel 1 watchdog filter data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog data Data converted by the analog watchdog filter for input channel y. This data is continuously converted (no trigger) for this channel, with a limited resolution (OSR=1..32/sinc order = 1..3)." />
    </Register>
    <Register start="+0x30" size="0" name="DFSDM_CH1DATINR" access="Read/Write" description="DFSDM channel 1 data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel y Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) Channel y data sample is stored into INDAT0[15:0]. If DATPACK[1:0]=1 (interleaved mode) First channel y data sample is stored into INDAT0[15:0]. Second channel y data sample is stored into INDAT1[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: Channel y data sample is stored into INDAT0[15:0]. For odd y channels: INDAT0[15:0] is write protected. See for more details. INDAT0[15:0] is in the16-bit signed format." />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel y or channel y+1 Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) INDAT0[15:0] is write protected (not used for input sample). If DATPACK[1:0]=1 (interleaved mode) Second channel y data sample is stored into INDAT1[15:0]. First channel y data sample is stored into INDAT0[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: sample in INDAT1[15:0] is automatically copied into INDAT0[15:0] of channel (y+1). For odd y channels: INDAT1[15:0] is write protected. See for more details. INDAT0[15:1] is in the16-bit signed format." />
    </Register>
    <Register start="+0x34" size="0" name="DFSDM_CH1DLYR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="Pulses to skip for input data skipping function immediately after writing to this field. Reading of PLSSKP[5:0] returns current value of pulses which will be skipped. If PLSSKP[5:0]=0 then all required data samples were already skipped. Note: User can update PLSSKP[5:0] also when PLSSKP[5:0] is not zero. 0-63: Defines the number of serial input samples that will be skipped. Skipping is applied" />
    </Register>
    <Register start="+0x40" size="0" name="DFSDM_CH2CFGR1" access="Read/Write" description="DFSDM channel 2 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel y This value can only be modified when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="SPI with rising edge to strobe data" />
        <Enum name="B_0x1" start="0x1" description="SPI with falling edge to strobe data" />
        <Enum name="B_0x2" start="0x2" description="Manchester coded input on DATINy pin: rising edge = logic 0, falling edge = logic 1" />
        <Enum name="B_0x3" start="0x3" description="Manchester coded input on DATINy pin: rising edge = logic 1, falling edge = logic 0" />
      </BitField>
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel y 2: clock coming from internal CKOUT - sampling point on each second CKOUT falling edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input rising edge). 3: clock coming from internal CKOUT output - sampling point on each second CKOUT rising edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input falling edge). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="clock coming from external CKINy input - sampling point according SITP[1:0]" />
        <Enum name="B_0x1" start="0x1" description="clock coming from internal CKOUT output - sampling point according SITP[1:0]" />
      </BitField>
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Input channel y will not be guarded by the short-circuit detector" />
        <Enum name="B_0x1" start="0x1" description="Input channel y will be continuously guarded by the short-circuit detector" />
      </BitField>
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Clock absence detector disabled on channel y" />
        <Enum name="B_0x1" start="0x1" description="Clock absence detector enabled on channel y" />
      </BitField>
      <BitField start="7" size="1" name="CHEN" description="Channel y enable If channel y is enabled, then serial data receiving is started according to the given channel setting.">
        <Enum name="B_0x0" start="0x0" description="Channel y disabled" />
        <Enum name="B_0x1" start="0x1" description="Channel y enabled" />
      </BitField>
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Channel inputs are taken from pins of the same channel y." />
        <Enum name="B_0x1" start="0x1" description="Channel inputs are taken from pins of the following channel (channel (y+1) modulo 8)." />
      </BitField>
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel y 2: Data to channel y are taken from internal DFSDM_CHyDATINR register by direct CPU/DMA write. There can be written one or two 16-bit data samples according DATPACK[1:0] bit field setting. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Data to channel y are taken from external serial inputs as 1-bit values. DFSDM_CHyDATINR register is write protected." />
        <Enum name="B_0x1" start="0x1" description="Data to channel y are taken from internal analog to digital converter ADCy+1 output register update as 16-bit values (if ADCy+1 is available). Data from ADCs are written into INDAT0[15:0] part of DFSDM_CHyDATINR register." />
      </BitField>
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHyDATINR register. first sample in INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y) To empty DFSDM_CHyDATINR register, two samples must be read by the digital filter from channel y (INDAT0[15:0] part is read as first sample and then INDAT1[15:0] part is read as next sample). 2: Dual: input data in DFSDM_CHyDATINR register are stored as two samples: first sample INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y+1) To empty DFSDM_CHyDATINR register first sample must be read by the digital filter from channel y and second sample must be read by another digital filter from channel y+1. Dual mode is available only on even channel numbers (y = 0, 2, 4, 6), for odd channel numbers (y = 1, 3, 5, 7) DFSDM_CHyDATINR is write protected. If an even channel is set to dual mode then the following odd channel must be set into standard mode (DATPACK[1:0]=0) for correct cooperation with even channel. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Standard: input data in DFSDM_CHyDATINR register are stored only in INDAT0[15:0]. To empty DFSDM_CHyDATINR register one sample must be read by the DFSDM filter from channel y." />
        <Enum name="B_0x1" start="0x1" description="Interleaved: input data in DFSDM_CHyDATINR register are stored as two samples:" />
      </BitField>
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock divider &#xc3;&#x82;&#xc2; 256 (Divider = CKOUTDIV+1). CKOUTDIV also defines the threshold for a clock absence detection. This value can only be modified when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). If DFSDMEN=0 (in DFSDM_CH0CFGR1 register) then CKOUT signal is set to low state (setting is performed one DFSDM clock cycle after DFSDMEN=0). Note: CKOUTDIV is present only in DFSDM_CH0CFGR1 register (channel y=0) 1- 255: Defines the division of system clock for the serial clock output for CKOUT signal in range 2&#xc3;&#x82;&#xc2; -">
        <Enum name="B_0x0" start="0x0" description="Output clock generation is disabled (CKOUT signal is set to low state)" />
      </BitField>
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source selection This value can be modified only when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). Note: CKOUTSRC is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="Source for output clock is from system clock" />
        <Enum name="B_0x1" start="0x1" description="Source for output clock is from audio clock" />
      </BitField>
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM interface If DFSDM interface is enabled, then it is started to operate according to enabled y channels and enabled x filters settings (CHEN bit in DFSDM_CHyCFGR1 and DFEN bit in DFSDM_FLTxCR1). Data cleared by setting DFSDMEN=0: all registers DFSDM_FLTxISR are set to reset state (x = 0..7) all registers DFSDM_FLTxAWSR are set to reset state (x = 0..7) Note: DFSDMEN is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="DFSDM interface disabled" />
        <Enum name="B_0x1" start="0x1" description="DFSDM interface enabled" />
      </BitField>
    </Register>
    <Register start="+0x44" size="0" name="DFSDM_CH2CFGR2" access="Read/Write" description="DFSDM channel 2 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel y will be performed to have final results. Bit-shift is performed before offset correction. The data shift is rounding the result to nearest integer value. The sign of shifted result is maintained (to have valid 24-bit signed format of result data). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). 0-31: Defines the shift of the data result coming from the integrator - how many bit shifts to the right" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel y For channel y, OFFSET is applied to the results of each conversion from this channel. This value is set by software." />
    </Register>
    <Register start="+0x48" size="0" name="DFSDM_CH2AWSCDR" access="Read/Write" description="DFSDM channel 2 analog watchdog and short-circuit detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for channel y These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given channel." />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for short-circuit detector on channel y BKSCD[i] = 0: Break i signal not assigned to short-circuit detector on channel y BKSCD[i] = 1: Break i signal assigned to short-circuit detector on channel y" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling ratio (decimation rate) on channel y also the decimation ratio of the analog data rate. This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). Note: If AWFOSR = 0 then the filter has no effect (filter bypass). 0 - 31: Defines the length of the Sinc type filter in the range 1 - 32 (AWFOSR + 1). This number is" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on channel y 2: Sinc2 filter type 3: Sinc3 filter type Sincx filter type transfer function: FastSinc filter type transfer function: This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x4C" size="0" name="DFSDM_CH2WDATR" access="Read/Write" description="DFSDM channel 2 watchdog filter data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog data Data converted by the analog watchdog filter for input channel y. This data is continuously converted (no trigger) for this channel, with a limited resolution (OSR=1..32/sinc order = 1..3)." />
    </Register>
    <Register start="+0x50" size="0" name="DFSDM_CH2DATINR" access="Read/Write" description="DFSDM channel 2 data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel y Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) Channel y data sample is stored into INDAT0[15:0]. If DATPACK[1:0]=1 (interleaved mode) First channel y data sample is stored into INDAT0[15:0]. Second channel y data sample is stored into INDAT1[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: Channel y data sample is stored into INDAT0[15:0]. For odd y channels: INDAT0[15:0] is write protected. See for more details. INDAT0[15:0] is in the16-bit signed format." />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel y or channel y+1 Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) INDAT0[15:0] is write protected (not used for input sample). If DATPACK[1:0]=1 (interleaved mode) Second channel y data sample is stored into INDAT1[15:0]. First channel y data sample is stored into INDAT0[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: sample in INDAT1[15:0] is automatically copied into INDAT0[15:0] of channel (y+1). For odd y channels: INDAT1[15:0] is write protected. See for more details. INDAT0[15:1] is in the16-bit signed format." />
    </Register>
    <Register start="+0x54" size="0" name="DFSDM_CH2DLYR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="Pulses to skip for input data skipping function immediately after writing to this field. Reading of PLSSKP[5:0] returns current value of pulses which will be skipped. If PLSSKP[5:0]=0 then all required data samples were already skipped. Note: User can update PLSSKP[5:0] also when PLSSKP[5:0] is not zero. 0-63: Defines the number of serial input samples that will be skipped. Skipping is applied" />
    </Register>
    <Register start="+0x60" size="0" name="DFSDM_CH3CFGR1" access="Read/Write" description="DFSDM channel 3 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel y This value can only be modified when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="SPI with rising edge to strobe data" />
        <Enum name="B_0x1" start="0x1" description="SPI with falling edge to strobe data" />
        <Enum name="B_0x2" start="0x2" description="Manchester coded input on DATINy pin: rising edge = logic 0, falling edge = logic 1" />
        <Enum name="B_0x3" start="0x3" description="Manchester coded input on DATINy pin: rising edge = logic 1, falling edge = logic 0" />
      </BitField>
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel y 2: clock coming from internal CKOUT - sampling point on each second CKOUT falling edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input rising edge). 3: clock coming from internal CKOUT output - sampling point on each second CKOUT rising edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input falling edge). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="clock coming from external CKINy input - sampling point according SITP[1:0]" />
        <Enum name="B_0x1" start="0x1" description="clock coming from internal CKOUT output - sampling point according SITP[1:0]" />
      </BitField>
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Input channel y will not be guarded by the short-circuit detector" />
        <Enum name="B_0x1" start="0x1" description="Input channel y will be continuously guarded by the short-circuit detector" />
      </BitField>
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Clock absence detector disabled on channel y" />
        <Enum name="B_0x1" start="0x1" description="Clock absence detector enabled on channel y" />
      </BitField>
      <BitField start="7" size="1" name="CHEN" description="Channel y enable If channel y is enabled, then serial data receiving is started according to the given channel setting.">
        <Enum name="B_0x0" start="0x0" description="Channel y disabled" />
        <Enum name="B_0x1" start="0x1" description="Channel y enabled" />
      </BitField>
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Channel inputs are taken from pins of the same channel y." />
        <Enum name="B_0x1" start="0x1" description="Channel inputs are taken from pins of the following channel (channel (y+1) modulo 8)." />
      </BitField>
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel y 2: Data to channel y are taken from internal DFSDM_CHyDATINR register by direct CPU/DMA write. There can be written one or two 16-bit data samples according DATPACK[1:0] bit field setting. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Data to channel y are taken from external serial inputs as 1-bit values. DFSDM_CHyDATINR register is write protected." />
        <Enum name="B_0x1" start="0x1" description="Data to channel y are taken from internal analog to digital converter ADCy+1 output register update as 16-bit values (if ADCy+1 is available). Data from ADCs are written into INDAT0[15:0] part of DFSDM_CHyDATINR register." />
      </BitField>
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHyDATINR register. first sample in INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y) To empty DFSDM_CHyDATINR register, two samples must be read by the digital filter from channel y (INDAT0[15:0] part is read as first sample and then INDAT1[15:0] part is read as next sample). 2: Dual: input data in DFSDM_CHyDATINR register are stored as two samples: first sample INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y+1) To empty DFSDM_CHyDATINR register first sample must be read by the digital filter from channel y and second sample must be read by another digital filter from channel y+1. Dual mode is available only on even channel numbers (y = 0, 2, 4, 6), for odd channel numbers (y = 1, 3, 5, 7) DFSDM_CHyDATINR is write protected. If an even channel is set to dual mode then the following odd channel must be set into standard mode (DATPACK[1:0]=0) for correct cooperation with even channel. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Standard: input data in DFSDM_CHyDATINR register are stored only in INDAT0[15:0]. To empty DFSDM_CHyDATINR register one sample must be read by the DFSDM filter from channel y." />
        <Enum name="B_0x1" start="0x1" description="Interleaved: input data in DFSDM_CHyDATINR register are stored as two samples:" />
      </BitField>
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock divider &#xc3;&#x82;&#xc2; 256 (Divider = CKOUTDIV+1). CKOUTDIV also defines the threshold for a clock absence detection. This value can only be modified when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). If DFSDMEN=0 (in DFSDM_CH0CFGR1 register) then CKOUT signal is set to low state (setting is performed one DFSDM clock cycle after DFSDMEN=0). Note: CKOUTDIV is present only in DFSDM_CH0CFGR1 register (channel y=0) 1- 255: Defines the division of system clock for the serial clock output for CKOUT signal in range 2&#xc3;&#x82;&#xc2; -">
        <Enum name="B_0x0" start="0x0" description="Output clock generation is disabled (CKOUT signal is set to low state)" />
      </BitField>
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source selection This value can be modified only when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). Note: CKOUTSRC is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="Source for output clock is from system clock" />
        <Enum name="B_0x1" start="0x1" description="Source for output clock is from audio clock" />
      </BitField>
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM interface If DFSDM interface is enabled, then it is started to operate according to enabled y channels and enabled x filters settings (CHEN bit in DFSDM_CHyCFGR1 and DFEN bit in DFSDM_FLTxCR1). Data cleared by setting DFSDMEN=0: all registers DFSDM_FLTxISR are set to reset state (x = 0..7) all registers DFSDM_FLTxAWSR are set to reset state (x = 0..7) Note: DFSDMEN is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="DFSDM interface disabled" />
        <Enum name="B_0x1" start="0x1" description="DFSDM interface enabled" />
      </BitField>
    </Register>
    <Register start="+0x64" size="0" name="DFSDM_CH3CFGR2" access="Read/Write" description="DFSDM channel 3 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel y will be performed to have final results. Bit-shift is performed before offset correction. The data shift is rounding the result to nearest integer value. The sign of shifted result is maintained (to have valid 24-bit signed format of result data). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). 0-31: Defines the shift of the data result coming from the integrator - how many bit shifts to the right" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel y For channel y, OFFSET is applied to the results of each conversion from this channel. This value is set by software." />
    </Register>
    <Register start="+0x68" size="0" name="DFSDM_CH3AWSCDR" access="Read/Write" description="DFSDM channel 3 analog watchdog and short-circuit detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for channel y These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given channel." />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for short-circuit detector on channel y BKSCD[i] = 0: Break i signal not assigned to short-circuit detector on channel y BKSCD[i] = 1: Break i signal assigned to short-circuit detector on channel y" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling ratio (decimation rate) on channel y also the decimation ratio of the analog data rate. This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). Note: If AWFOSR = 0 then the filter has no effect (filter bypass). 0 - 31: Defines the length of the Sinc type filter in the range 1 - 32 (AWFOSR + 1). This number is" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on channel y 2: Sinc2 filter type 3: Sinc3 filter type Sincx filter type transfer function: FastSinc filter type transfer function: This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x6C" size="0" name="DFSDM_CH3WDATR" access="Read/Write" description="DFSDM channel 3 watchdog filter data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog data Data converted by the analog watchdog filter for input channel y. This data is continuously converted (no trigger) for this channel, with a limited resolution (OSR=1..32/sinc order = 1..3)." />
    </Register>
    <Register start="+0x70" size="0" name="DFSDM_CH3DATINR" access="Read/Write" description="DFSDM channel 3 data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel y Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) Channel y data sample is stored into INDAT0[15:0]. If DATPACK[1:0]=1 (interleaved mode) First channel y data sample is stored into INDAT0[15:0]. Second channel y data sample is stored into INDAT1[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: Channel y data sample is stored into INDAT0[15:0]. For odd y channels: INDAT0[15:0] is write protected. See for more details. INDAT0[15:0] is in the16-bit signed format." />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel y or channel y+1 Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) INDAT0[15:0] is write protected (not used for input sample). If DATPACK[1:0]=1 (interleaved mode) Second channel y data sample is stored into INDAT1[15:0]. First channel y data sample is stored into INDAT0[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: sample in INDAT1[15:0] is automatically copied into INDAT0[15:0] of channel (y+1). For odd y channels: INDAT1[15:0] is write protected. See for more details. INDAT0[15:1] is in the16-bit signed format." />
    </Register>
    <Register start="+0x74" size="0" name="DFSDM_CH3DLYR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="Pulses to skip for input data skipping function immediately after writing to this field. Reading of PLSSKP[5:0] returns current value of pulses which will be skipped. If PLSSKP[5:0]=0 then all required data samples were already skipped. Note: User can update PLSSKP[5:0] also when PLSSKP[5:0] is not zero. 0-63: Defines the number of serial input samples that will be skipped. Skipping is applied" />
    </Register>
    <Register start="+0x80" size="0" name="DFSDM_CH4CFGR1" access="Read/Write" description="DFSDM channel 4 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel y This value can only be modified when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="SPI with rising edge to strobe data" />
        <Enum name="B_0x1" start="0x1" description="SPI with falling edge to strobe data" />
        <Enum name="B_0x2" start="0x2" description="Manchester coded input on DATINy pin: rising edge = logic 0, falling edge = logic 1" />
        <Enum name="B_0x3" start="0x3" description="Manchester coded input on DATINy pin: rising edge = logic 1, falling edge = logic 0" />
      </BitField>
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel y 2: clock coming from internal CKOUT - sampling point on each second CKOUT falling edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input rising edge). 3: clock coming from internal CKOUT output - sampling point on each second CKOUT rising edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input falling edge). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="clock coming from external CKINy input - sampling point according SITP[1:0]" />
        <Enum name="B_0x1" start="0x1" description="clock coming from internal CKOUT output - sampling point according SITP[1:0]" />
      </BitField>
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Input channel y will not be guarded by the short-circuit detector" />
        <Enum name="B_0x1" start="0x1" description="Input channel y will be continuously guarded by the short-circuit detector" />
      </BitField>
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Clock absence detector disabled on channel y" />
        <Enum name="B_0x1" start="0x1" description="Clock absence detector enabled on channel y" />
      </BitField>
      <BitField start="7" size="1" name="CHEN" description="Channel y enable If channel y is enabled, then serial data receiving is started according to the given channel setting.">
        <Enum name="B_0x0" start="0x0" description="Channel y disabled" />
        <Enum name="B_0x1" start="0x1" description="Channel y enabled" />
      </BitField>
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Channel inputs are taken from pins of the same channel y." />
        <Enum name="B_0x1" start="0x1" description="Channel inputs are taken from pins of the following channel (channel (y+1) modulo 8)." />
      </BitField>
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel y 2: Data to channel y are taken from internal DFSDM_CHyDATINR register by direct CPU/DMA write. There can be written one or two 16-bit data samples according DATPACK[1:0] bit field setting. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Data to channel y are taken from external serial inputs as 1-bit values. DFSDM_CHyDATINR register is write protected." />
        <Enum name="B_0x1" start="0x1" description="Data to channel y are taken from internal analog to digital converter ADCy+1 output register update as 16-bit values (if ADCy+1 is available). Data from ADCs are written into INDAT0[15:0] part of DFSDM_CHyDATINR register." />
      </BitField>
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHyDATINR register. first sample in INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y) To empty DFSDM_CHyDATINR register, two samples must be read by the digital filter from channel y (INDAT0[15:0] part is read as first sample and then INDAT1[15:0] part is read as next sample). 2: Dual: input data in DFSDM_CHyDATINR register are stored as two samples: first sample INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y+1) To empty DFSDM_CHyDATINR register first sample must be read by the digital filter from channel y and second sample must be read by another digital filter from channel y+1. Dual mode is available only on even channel numbers (y = 0, 2, 4, 6), for odd channel numbers (y = 1, 3, 5, 7) DFSDM_CHyDATINR is write protected. If an even channel is set to dual mode then the following odd channel must be set into standard mode (DATPACK[1:0]=0) for correct cooperation with even channel. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Standard: input data in DFSDM_CHyDATINR register are stored only in INDAT0[15:0]. To empty DFSDM_CHyDATINR register one sample must be read by the DFSDM filter from channel y." />
        <Enum name="B_0x1" start="0x1" description="Interleaved: input data in DFSDM_CHyDATINR register are stored as two samples:" />
      </BitField>
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock divider &#xc3;&#x82;&#xc2; 256 (Divider = CKOUTDIV+1). CKOUTDIV also defines the threshold for a clock absence detection. This value can only be modified when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). If DFSDMEN=0 (in DFSDM_CH0CFGR1 register) then CKOUT signal is set to low state (setting is performed one DFSDM clock cycle after DFSDMEN=0). Note: CKOUTDIV is present only in DFSDM_CH0CFGR1 register (channel y=0) 1- 255: Defines the division of system clock for the serial clock output for CKOUT signal in range 2&#xc3;&#x82;&#xc2; -">
        <Enum name="B_0x0" start="0x0" description="Output clock generation is disabled (CKOUT signal is set to low state)" />
      </BitField>
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source selection This value can be modified only when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). Note: CKOUTSRC is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="Source for output clock is from system clock" />
        <Enum name="B_0x1" start="0x1" description="Source for output clock is from audio clock" />
      </BitField>
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM interface If DFSDM interface is enabled, then it is started to operate according to enabled y channels and enabled x filters settings (CHEN bit in DFSDM_CHyCFGR1 and DFEN bit in DFSDM_FLTxCR1). Data cleared by setting DFSDMEN=0: all registers DFSDM_FLTxISR are set to reset state (x = 0..7) all registers DFSDM_FLTxAWSR are set to reset state (x = 0..7) Note: DFSDMEN is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="DFSDM interface disabled" />
        <Enum name="B_0x1" start="0x1" description="DFSDM interface enabled" />
      </BitField>
    </Register>
    <Register start="+0x84" size="0" name="DFSDM_CH4CFGR2" access="Read/Write" description="DFSDM channel 4 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel y will be performed to have final results. Bit-shift is performed before offset correction. The data shift is rounding the result to nearest integer value. The sign of shifted result is maintained (to have valid 24-bit signed format of result data). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). 0-31: Defines the shift of the data result coming from the integrator - how many bit shifts to the right" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel y For channel y, OFFSET is applied to the results of each conversion from this channel. This value is set by software." />
    </Register>
    <Register start="+0x88" size="0" name="DFSDM_CH4AWSCDR" access="Read/Write" description="DFSDM channel 4 analog watchdog and short-circuit detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for channel y These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given channel." />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for short-circuit detector on channel y BKSCD[i] = 0: Break i signal not assigned to short-circuit detector on channel y BKSCD[i] = 1: Break i signal assigned to short-circuit detector on channel y" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling ratio (decimation rate) on channel y also the decimation ratio of the analog data rate. This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). Note: If AWFOSR = 0 then the filter has no effect (filter bypass). 0 - 31: Defines the length of the Sinc type filter in the range 1 - 32 (AWFOSR + 1). This number is" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on channel y 2: Sinc2 filter type 3: Sinc3 filter type Sincx filter type transfer function: FastSinc filter type transfer function: This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x8C" size="0" name="DFSDM_CH4WDATR" access="Read/Write" description="DFSDM channel 4 watchdog filter data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog data Data converted by the analog watchdog filter for input channel y. This data is continuously converted (no trigger) for this channel, with a limited resolution (OSR=1..32/sinc order = 1..3)." />
    </Register>
    <Register start="+0x90" size="0" name="DFSDM_CH4DATINR" access="Read/Write" description="DFSDM channel 4 data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel y Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) Channel y data sample is stored into INDAT0[15:0]. If DATPACK[1:0]=1 (interleaved mode) First channel y data sample is stored into INDAT0[15:0]. Second channel y data sample is stored into INDAT1[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: Channel y data sample is stored into INDAT0[15:0]. For odd y channels: INDAT0[15:0] is write protected. See for more details. INDAT0[15:0] is in the16-bit signed format." />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel y or channel y+1 Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) INDAT0[15:0] is write protected (not used for input sample). If DATPACK[1:0]=1 (interleaved mode) Second channel y data sample is stored into INDAT1[15:0]. First channel y data sample is stored into INDAT0[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: sample in INDAT1[15:0] is automatically copied into INDAT0[15:0] of channel (y+1). For odd y channels: INDAT1[15:0] is write protected. See for more details. INDAT0[15:1] is in the16-bit signed format." />
    </Register>
    <Register start="+0x94" size="0" name="DFSDM_CH4DLYR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="Pulses to skip for input data skipping function immediately after writing to this field. Reading of PLSSKP[5:0] returns current value of pulses which will be skipped. If PLSSKP[5:0]=0 then all required data samples were already skipped. Note: User can update PLSSKP[5:0] also when PLSSKP[5:0] is not zero. 0-63: Defines the number of serial input samples that will be skipped. Skipping is applied" />
    </Register>
    <Register start="+0xA0" size="0" name="DFSDM_CH5CFGR1" access="Read/Write" description="DFSDM channel 5 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel y This value can only be modified when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="SPI with rising edge to strobe data" />
        <Enum name="B_0x1" start="0x1" description="SPI with falling edge to strobe data" />
        <Enum name="B_0x2" start="0x2" description="Manchester coded input on DATINy pin: rising edge = logic 0, falling edge = logic 1" />
        <Enum name="B_0x3" start="0x3" description="Manchester coded input on DATINy pin: rising edge = logic 1, falling edge = logic 0" />
      </BitField>
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel y 2: clock coming from internal CKOUT - sampling point on each second CKOUT falling edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input rising edge). 3: clock coming from internal CKOUT output - sampling point on each second CKOUT rising edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input falling edge). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="clock coming from external CKINy input - sampling point according SITP[1:0]" />
        <Enum name="B_0x1" start="0x1" description="clock coming from internal CKOUT output - sampling point according SITP[1:0]" />
      </BitField>
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Input channel y will not be guarded by the short-circuit detector" />
        <Enum name="B_0x1" start="0x1" description="Input channel y will be continuously guarded by the short-circuit detector" />
      </BitField>
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Clock absence detector disabled on channel y" />
        <Enum name="B_0x1" start="0x1" description="Clock absence detector enabled on channel y" />
      </BitField>
      <BitField start="7" size="1" name="CHEN" description="Channel y enable If channel y is enabled, then serial data receiving is started according to the given channel setting.">
        <Enum name="B_0x0" start="0x0" description="Channel y disabled" />
        <Enum name="B_0x1" start="0x1" description="Channel y enabled" />
      </BitField>
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Channel inputs are taken from pins of the same channel y." />
        <Enum name="B_0x1" start="0x1" description="Channel inputs are taken from pins of the following channel (channel (y+1) modulo 8)." />
      </BitField>
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel y 2: Data to channel y are taken from internal DFSDM_CHyDATINR register by direct CPU/DMA write. There can be written one or two 16-bit data samples according DATPACK[1:0] bit field setting. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Data to channel y are taken from external serial inputs as 1-bit values. DFSDM_CHyDATINR register is write protected." />
        <Enum name="B_0x1" start="0x1" description="Data to channel y are taken from internal analog to digital converter ADCy+1 output register update as 16-bit values (if ADCy+1 is available). Data from ADCs are written into INDAT0[15:0] part of DFSDM_CHyDATINR register." />
      </BitField>
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHyDATINR register. first sample in INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y) To empty DFSDM_CHyDATINR register, two samples must be read by the digital filter from channel y (INDAT0[15:0] part is read as first sample and then INDAT1[15:0] part is read as next sample). 2: Dual: input data in DFSDM_CHyDATINR register are stored as two samples: first sample INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y+1) To empty DFSDM_CHyDATINR register first sample must be read by the digital filter from channel y and second sample must be read by another digital filter from channel y+1. Dual mode is available only on even channel numbers (y = 0, 2, 4, 6), for odd channel numbers (y = 1, 3, 5, 7) DFSDM_CHyDATINR is write protected. If an even channel is set to dual mode then the following odd channel must be set into standard mode (DATPACK[1:0]=0) for correct cooperation with even channel. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Standard: input data in DFSDM_CHyDATINR register are stored only in INDAT0[15:0]. To empty DFSDM_CHyDATINR register one sample must be read by the DFSDM filter from channel y." />
        <Enum name="B_0x1" start="0x1" description="Interleaved: input data in DFSDM_CHyDATINR register are stored as two samples:" />
      </BitField>
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock divider &#xc3;&#x82;&#xc2; 256 (Divider = CKOUTDIV+1). CKOUTDIV also defines the threshold for a clock absence detection. This value can only be modified when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). If DFSDMEN=0 (in DFSDM_CH0CFGR1 register) then CKOUT signal is set to low state (setting is performed one DFSDM clock cycle after DFSDMEN=0). Note: CKOUTDIV is present only in DFSDM_CH0CFGR1 register (channel y=0) 1- 255: Defines the division of system clock for the serial clock output for CKOUT signal in range 2&#xc3;&#x82;&#xc2; -">
        <Enum name="B_0x0" start="0x0" description="Output clock generation is disabled (CKOUT signal is set to low state)" />
      </BitField>
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source selection This value can be modified only when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). Note: CKOUTSRC is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="Source for output clock is from system clock" />
        <Enum name="B_0x1" start="0x1" description="Source for output clock is from audio clock" />
      </BitField>
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM interface If DFSDM interface is enabled, then it is started to operate according to enabled y channels and enabled x filters settings (CHEN bit in DFSDM_CHyCFGR1 and DFEN bit in DFSDM_FLTxCR1). Data cleared by setting DFSDMEN=0: all registers DFSDM_FLTxISR are set to reset state (x = 0..7) all registers DFSDM_FLTxAWSR are set to reset state (x = 0..7) Note: DFSDMEN is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="DFSDM interface disabled" />
        <Enum name="B_0x1" start="0x1" description="DFSDM interface enabled" />
      </BitField>
    </Register>
    <Register start="+0xA4" size="0" name="DFSDM_CH5CFGR2" access="Read/Write" description="DFSDM channel 5 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel y will be performed to have final results. Bit-shift is performed before offset correction. The data shift is rounding the result to nearest integer value. The sign of shifted result is maintained (to have valid 24-bit signed format of result data). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). 0-31: Defines the shift of the data result coming from the integrator - how many bit shifts to the right" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel y For channel y, OFFSET is applied to the results of each conversion from this channel. This value is set by software." />
    </Register>
    <Register start="+0xA8" size="0" name="DFSDM_CH5AWSCDR" access="Read/Write" description="DFSDM channel 5 analog watchdog and short-circuit detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for channel y These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given channel." />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for short-circuit detector on channel y BKSCD[i] = 0: Break i signal not assigned to short-circuit detector on channel y BKSCD[i] = 1: Break i signal assigned to short-circuit detector on channel y" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling ratio (decimation rate) on channel y also the decimation ratio of the analog data rate. This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). Note: If AWFOSR = 0 then the filter has no effect (filter bypass). 0 - 31: Defines the length of the Sinc type filter in the range 1 - 32 (AWFOSR + 1). This number is" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on channel y 2: Sinc2 filter type 3: Sinc3 filter type Sincx filter type transfer function: FastSinc filter type transfer function: This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0xAC" size="0" name="DFSDM_CH5WDATR" access="Read/Write" description="DFSDM channel 5 watchdog filter data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog data Data converted by the analog watchdog filter for input channel y. This data is continuously converted (no trigger) for this channel, with a limited resolution (OSR=1..32/sinc order = 1..3)." />
    </Register>
    <Register start="+0xB0" size="0" name="DFSDM_CH5DATINR" access="Read/Write" description="DFSDM channel 5 data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel y Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) Channel y data sample is stored into INDAT0[15:0]. If DATPACK[1:0]=1 (interleaved mode) First channel y data sample is stored into INDAT0[15:0]. Second channel y data sample is stored into INDAT1[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: Channel y data sample is stored into INDAT0[15:0]. For odd y channels: INDAT0[15:0] is write protected. See for more details. INDAT0[15:0] is in the16-bit signed format." />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel y or channel y+1 Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) INDAT0[15:0] is write protected (not used for input sample). If DATPACK[1:0]=1 (interleaved mode) Second channel y data sample is stored into INDAT1[15:0]. First channel y data sample is stored into INDAT0[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: sample in INDAT1[15:0] is automatically copied into INDAT0[15:0] of channel (y+1). For odd y channels: INDAT1[15:0] is write protected. See for more details. INDAT0[15:1] is in the16-bit signed format." />
    </Register>
    <Register start="+0xB4" size="0" name="DFSDM_CH5DLYR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="Pulses to skip for input data skipping function immediately after writing to this field. Reading of PLSSKP[5:0] returns current value of pulses which will be skipped. If PLSSKP[5:0]=0 then all required data samples were already skipped. Note: User can update PLSSKP[5:0] also when PLSSKP[5:0] is not zero. 0-63: Defines the number of serial input samples that will be skipped. Skipping is applied" />
    </Register>
    <Register start="+0xC0" size="0" name="DFSDM_CH6CFGR1" access="Read/Write" description="DFSDM channel 6 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel y This value can only be modified when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="SPI with rising edge to strobe data" />
        <Enum name="B_0x1" start="0x1" description="SPI with falling edge to strobe data" />
        <Enum name="B_0x2" start="0x2" description="Manchester coded input on DATINy pin: rising edge = logic 0, falling edge = logic 1" />
        <Enum name="B_0x3" start="0x3" description="Manchester coded input on DATINy pin: rising edge = logic 1, falling edge = logic 0" />
      </BitField>
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel y 2: clock coming from internal CKOUT - sampling point on each second CKOUT falling edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input rising edge). 3: clock coming from internal CKOUT output - sampling point on each second CKOUT rising edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input falling edge). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="clock coming from external CKINy input - sampling point according SITP[1:0]" />
        <Enum name="B_0x1" start="0x1" description="clock coming from internal CKOUT output - sampling point according SITP[1:0]" />
      </BitField>
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Input channel y will not be guarded by the short-circuit detector" />
        <Enum name="B_0x1" start="0x1" description="Input channel y will be continuously guarded by the short-circuit detector" />
      </BitField>
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Clock absence detector disabled on channel y" />
        <Enum name="B_0x1" start="0x1" description="Clock absence detector enabled on channel y" />
      </BitField>
      <BitField start="7" size="1" name="CHEN" description="Channel y enable If channel y is enabled, then serial data receiving is started according to the given channel setting.">
        <Enum name="B_0x0" start="0x0" description="Channel y disabled" />
        <Enum name="B_0x1" start="0x1" description="Channel y enabled" />
      </BitField>
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Channel inputs are taken from pins of the same channel y." />
        <Enum name="B_0x1" start="0x1" description="Channel inputs are taken from pins of the following channel (channel (y+1) modulo 8)." />
      </BitField>
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel y 2: Data to channel y are taken from internal DFSDM_CHyDATINR register by direct CPU/DMA write. There can be written one or two 16-bit data samples according DATPACK[1:0] bit field setting. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Data to channel y are taken from external serial inputs as 1-bit values. DFSDM_CHyDATINR register is write protected." />
        <Enum name="B_0x1" start="0x1" description="Data to channel y are taken from internal analog to digital converter ADCy+1 output register update as 16-bit values (if ADCy+1 is available). Data from ADCs are written into INDAT0[15:0] part of DFSDM_CHyDATINR register." />
      </BitField>
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHyDATINR register. first sample in INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y) To empty DFSDM_CHyDATINR register, two samples must be read by the digital filter from channel y (INDAT0[15:0] part is read as first sample and then INDAT1[15:0] part is read as next sample). 2: Dual: input data in DFSDM_CHyDATINR register are stored as two samples: first sample INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y+1) To empty DFSDM_CHyDATINR register first sample must be read by the digital filter from channel y and second sample must be read by another digital filter from channel y+1. Dual mode is available only on even channel numbers (y = 0, 2, 4, 6), for odd channel numbers (y = 1, 3, 5, 7) DFSDM_CHyDATINR is write protected. If an even channel is set to dual mode then the following odd channel must be set into standard mode (DATPACK[1:0]=0) for correct cooperation with even channel. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Standard: input data in DFSDM_CHyDATINR register are stored only in INDAT0[15:0]. To empty DFSDM_CHyDATINR register one sample must be read by the DFSDM filter from channel y." />
        <Enum name="B_0x1" start="0x1" description="Interleaved: input data in DFSDM_CHyDATINR register are stored as two samples:" />
      </BitField>
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock divider &#xc3;&#x82;&#xc2; 256 (Divider = CKOUTDIV+1). CKOUTDIV also defines the threshold for a clock absence detection. This value can only be modified when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). If DFSDMEN=0 (in DFSDM_CH0CFGR1 register) then CKOUT signal is set to low state (setting is performed one DFSDM clock cycle after DFSDMEN=0). Note: CKOUTDIV is present only in DFSDM_CH0CFGR1 register (channel y=0) 1- 255: Defines the division of system clock for the serial clock output for CKOUT signal in range 2&#xc3;&#x82;&#xc2; -">
        <Enum name="B_0x0" start="0x0" description="Output clock generation is disabled (CKOUT signal is set to low state)" />
      </BitField>
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source selection This value can be modified only when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). Note: CKOUTSRC is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="Source for output clock is from system clock" />
        <Enum name="B_0x1" start="0x1" description="Source for output clock is from audio clock" />
      </BitField>
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM interface If DFSDM interface is enabled, then it is started to operate according to enabled y channels and enabled x filters settings (CHEN bit in DFSDM_CHyCFGR1 and DFEN bit in DFSDM_FLTxCR1). Data cleared by setting DFSDMEN=0: all registers DFSDM_FLTxISR are set to reset state (x = 0..7) all registers DFSDM_FLTxAWSR are set to reset state (x = 0..7) Note: DFSDMEN is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="DFSDM interface disabled" />
        <Enum name="B_0x1" start="0x1" description="DFSDM interface enabled" />
      </BitField>
    </Register>
    <Register start="+0xC4" size="0" name="DFSDM_CH6CFGR2" access="Read/Write" description="DFSDM channel 6 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel y will be performed to have final results. Bit-shift is performed before offset correction. The data shift is rounding the result to nearest integer value. The sign of shifted result is maintained (to have valid 24-bit signed format of result data). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). 0-31: Defines the shift of the data result coming from the integrator - how many bit shifts to the right" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel y For channel y, OFFSET is applied to the results of each conversion from this channel. This value is set by software." />
    </Register>
    <Register start="+0xC8" size="0" name="DFSDM_CH6AWSCDR" access="Read/Write" description="DFSDM channel 6 analog watchdog and short-circuit detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for channel y These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given channel." />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for short-circuit detector on channel y BKSCD[i] = 0: Break i signal not assigned to short-circuit detector on channel y BKSCD[i] = 1: Break i signal assigned to short-circuit detector on channel y" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling ratio (decimation rate) on channel y also the decimation ratio of the analog data rate. This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). Note: If AWFOSR = 0 then the filter has no effect (filter bypass). 0 - 31: Defines the length of the Sinc type filter in the range 1 - 32 (AWFOSR + 1). This number is" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on channel y 2: Sinc2 filter type 3: Sinc3 filter type Sincx filter type transfer function: FastSinc filter type transfer function: This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0xCC" size="0" name="DFSDM_CH6WDATR" access="Read/Write" description="DFSDM channel 6 watchdog filter data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog data Data converted by the analog watchdog filter for input channel y. This data is continuously converted (no trigger) for this channel, with a limited resolution (OSR=1..32/sinc order = 1..3)." />
    </Register>
    <Register start="+0xD0" size="0" name="DFSDM_CH6DATINR" access="Read/Write" description="DFSDM channel 6 data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel y Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) Channel y data sample is stored into INDAT0[15:0]. If DATPACK[1:0]=1 (interleaved mode) First channel y data sample is stored into INDAT0[15:0]. Second channel y data sample is stored into INDAT1[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: Channel y data sample is stored into INDAT0[15:0]. For odd y channels: INDAT0[15:0] is write protected. See for more details. INDAT0[15:0] is in the16-bit signed format." />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel y or channel y+1 Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) INDAT0[15:0] is write protected (not used for input sample). If DATPACK[1:0]=1 (interleaved mode) Second channel y data sample is stored into INDAT1[15:0]. First channel y data sample is stored into INDAT0[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: sample in INDAT1[15:0] is automatically copied into INDAT0[15:0] of channel (y+1). For odd y channels: INDAT1[15:0] is write protected. See for more details. INDAT0[15:1] is in the16-bit signed format." />
    </Register>
    <Register start="+0xD4" size="0" name="DFSDM_CH6DLYR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="Pulses to skip for input data skipping function immediately after writing to this field. Reading of PLSSKP[5:0] returns current value of pulses which will be skipped. If PLSSKP[5:0]=0 then all required data samples were already skipped. Note: User can update PLSSKP[5:0] also when PLSSKP[5:0] is not zero. 0-63: Defines the number of serial input samples that will be skipped. Skipping is applied" />
    </Register>
    <Register start="+0xE0" size="0" name="DFSDM_CH7CFGR1" access="Read/Write" description="DFSDM channel 7 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel y This value can only be modified when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="SPI with rising edge to strobe data" />
        <Enum name="B_0x1" start="0x1" description="SPI with falling edge to strobe data" />
        <Enum name="B_0x2" start="0x2" description="Manchester coded input on DATINy pin: rising edge = logic 0, falling edge = logic 1" />
        <Enum name="B_0x3" start="0x3" description="Manchester coded input on DATINy pin: rising edge = logic 1, falling edge = logic 0" />
      </BitField>
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel y 2: clock coming from internal CKOUT - sampling point on each second CKOUT falling edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input rising edge). 3: clock coming from internal CKOUT output - sampling point on each second CKOUT rising edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input falling edge). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="clock coming from external CKINy input - sampling point according SITP[1:0]" />
        <Enum name="B_0x1" start="0x1" description="clock coming from internal CKOUT output - sampling point according SITP[1:0]" />
      </BitField>
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Input channel y will not be guarded by the short-circuit detector" />
        <Enum name="B_0x1" start="0x1" description="Input channel y will be continuously guarded by the short-circuit detector" />
      </BitField>
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Clock absence detector disabled on channel y" />
        <Enum name="B_0x1" start="0x1" description="Clock absence detector enabled on channel y" />
      </BitField>
      <BitField start="7" size="1" name="CHEN" description="Channel y enable If channel y is enabled, then serial data receiving is started according to the given channel setting.">
        <Enum name="B_0x0" start="0x0" description="Channel y disabled" />
        <Enum name="B_0x1" start="0x1" description="Channel y enabled" />
      </BitField>
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Channel inputs are taken from pins of the same channel y." />
        <Enum name="B_0x1" start="0x1" description="Channel inputs are taken from pins of the following channel (channel (y+1) modulo 8)." />
      </BitField>
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel y 2: Data to channel y are taken from internal DFSDM_CHyDATINR register by direct CPU/DMA write. There can be written one or two 16-bit data samples according DATPACK[1:0] bit field setting. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Data to channel y are taken from external serial inputs as 1-bit values. DFSDM_CHyDATINR register is write protected." />
        <Enum name="B_0x1" start="0x1" description="Data to channel y are taken from internal analog to digital converter ADCy+1 output register update as 16-bit values (if ADCy+1 is available). Data from ADCs are written into INDAT0[15:0] part of DFSDM_CHyDATINR register." />
      </BitField>
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHyDATINR register. first sample in INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y) To empty DFSDM_CHyDATINR register, two samples must be read by the digital filter from channel y (INDAT0[15:0] part is read as first sample and then INDAT1[15:0] part is read as next sample). 2: Dual: input data in DFSDM_CHyDATINR register are stored as two samples: first sample INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y+1) To empty DFSDM_CHyDATINR register first sample must be read by the digital filter from channel y and second sample must be read by another digital filter from channel y+1. Dual mode is available only on even channel numbers (y = 0, 2, 4, 6), for odd channel numbers (y = 1, 3, 5, 7) DFSDM_CHyDATINR is write protected. If an even channel is set to dual mode then the following odd channel must be set into standard mode (DATPACK[1:0]=0) for correct cooperation with even channel. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Standard: input data in DFSDM_CHyDATINR register are stored only in INDAT0[15:0]. To empty DFSDM_CHyDATINR register one sample must be read by the DFSDM filter from channel y." />
        <Enum name="B_0x1" start="0x1" description="Interleaved: input data in DFSDM_CHyDATINR register are stored as two samples:" />
      </BitField>
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock divider &#xc3;&#x82;&#xc2; 256 (Divider = CKOUTDIV+1). CKOUTDIV also defines the threshold for a clock absence detection. This value can only be modified when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). If DFSDMEN=0 (in DFSDM_CH0CFGR1 register) then CKOUT signal is set to low state (setting is performed one DFSDM clock cycle after DFSDMEN=0). Note: CKOUTDIV is present only in DFSDM_CH0CFGR1 register (channel y=0) 1- 255: Defines the division of system clock for the serial clock output for CKOUT signal in range 2&#xc3;&#x82;&#xc2; -">
        <Enum name="B_0x0" start="0x0" description="Output clock generation is disabled (CKOUT signal is set to low state)" />
      </BitField>
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source selection This value can be modified only when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). Note: CKOUTSRC is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="Source for output clock is from system clock" />
        <Enum name="B_0x1" start="0x1" description="Source for output clock is from audio clock" />
      </BitField>
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM interface If DFSDM interface is enabled, then it is started to operate according to enabled y channels and enabled x filters settings (CHEN bit in DFSDM_CHyCFGR1 and DFEN bit in DFSDM_FLTxCR1). Data cleared by setting DFSDMEN=0: all registers DFSDM_FLTxISR are set to reset state (x = 0..7) all registers DFSDM_FLTxAWSR are set to reset state (x = 0..7) Note: DFSDMEN is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="DFSDM interface disabled" />
        <Enum name="B_0x1" start="0x1" description="DFSDM interface enabled" />
      </BitField>
    </Register>
    <Register start="+0xE4" size="0" name="DFSDM_CH7CFGR2" access="Read/Write" description="DFSDM channel 7 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel y will be performed to have final results. Bit-shift is performed before offset correction. The data shift is rounding the result to nearest integer value. The sign of shifted result is maintained (to have valid 24-bit signed format of result data). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). 0-31: Defines the shift of the data result coming from the integrator - how many bit shifts to the right" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel y For channel y, OFFSET is applied to the results of each conversion from this channel. This value is set by software." />
    </Register>
    <Register start="+0xE8" size="0" name="DFSDM_CH7AWSCDR" access="Read/Write" description="DFSDM channel 7 analog watchdog and short-circuit detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for channel y These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given channel." />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for short-circuit detector on channel y BKSCD[i] = 0: Break i signal not assigned to short-circuit detector on channel y BKSCD[i] = 1: Break i signal assigned to short-circuit detector on channel y" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling ratio (decimation rate) on channel y also the decimation ratio of the analog data rate. This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). Note: If AWFOSR = 0 then the filter has no effect (filter bypass). 0 - 31: Defines the length of the Sinc type filter in the range 1 - 32 (AWFOSR + 1). This number is" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on channel y 2: Sinc2 filter type 3: Sinc3 filter type Sincx filter type transfer function: FastSinc filter type transfer function: This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0xEC" size="0" name="DFSDM_CH7WDATR" access="Read/Write" description="DFSDM channel 7 watchdog filter data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog data Data converted by the analog watchdog filter for input channel y. This data is continuously converted (no trigger) for this channel, with a limited resolution (OSR=1..32/sinc order = 1..3)." />
    </Register>
    <Register start="+0xF0" size="0" name="DFSDM_CH7DATINR" access="Read/Write" description="DFSDM channel 7 data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel y Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) Channel y data sample is stored into INDAT0[15:0]. If DATPACK[1:0]=1 (interleaved mode) First channel y data sample is stored into INDAT0[15:0]. Second channel y data sample is stored into INDAT1[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: Channel y data sample is stored into INDAT0[15:0]. For odd y channels: INDAT0[15:0] is write protected. See for more details. INDAT0[15:0] is in the16-bit signed format." />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel y or channel y+1 Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) INDAT0[15:0] is write protected (not used for input sample). If DATPACK[1:0]=1 (interleaved mode) Second channel y data sample is stored into INDAT1[15:0]. First channel y data sample is stored into INDAT0[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: sample in INDAT1[15:0] is automatically copied into INDAT0[15:0] of channel (y+1). For odd y channels: INDAT1[15:0] is write protected. See for more details. INDAT0[15:1] is in the16-bit signed format." />
    </Register>
    <Register start="+0xF4" size="0" name="DFSDM_CH7DLYR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="Pulses to skip for input data skipping function immediately after writing to this field. Reading of PLSSKP[5:0] returns current value of pulses which will be skipped. If PLSSKP[5:0]=0 then all required data samples were already skipped. Note: User can update PLSSKP[5:0] also when PLSSKP[5:0] is not zero. 0-63: Defines the number of serial input samples that will be skipped. Skipping is applied" />
    </Register>
    <Register start="+0x100" size="0" name="DFSDM_FLT0CR1" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM_FLTx enable Data which are cleared by setting DFEN=0: register DFSDM_FLTxISR is set to the reset state register DFSDM_FLTxAWSR is set to the reset state">
        <Enum name="B_0x0" start="0x0" description="DFSDM_FLTx is disabled. All conversions of given DFSDM_FLTx are stopped immediately and all DFSDM_FLTx functions are stopped." />
        <Enum name="B_0x1" start="0x1" description="DFSDM_FLTx is enabled. If DFSDM_FLTx is enabled, then DFSDM_FLTx starts operating according to its setting." />
      </BitField>
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group of channels This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect." />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to convert the channels in the injected conversion group, causing JCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; at the same time. If JCIP=1 already, then writing to JSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if JSYNC=1." />
      </BitField>
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion synchronously with the DFSDM_FLT0 JSWSTART trigger This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch an injected conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch an injected conversion in this DFSDM_FLTx at the very moment when an injected conversion is launched in DFSDM_FLT0 by its JSWSTART trigger" />
      </BitField>
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Writing JCHG if JSCAN=0 resets the channel selection to the lowest selected channel.">
        <Enum name="B_0x0" start="0x0" description="One channel conversion is performed from the injected channel group and next the selected channel from this group is selected." />
        <Enum name="B_0x1" start="0x1" description="The series of conversions for the injected group channels is executed, starting over with the lowest selected channel." />
      </BitField>
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the injected channel group This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read injected data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read injected data" />
      </BitField>
      <BitField start="8" size="5" name="JEXTSEL" description="Trigger signal selection for launching injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Note: synchronous trigger has latency up to one fDFSDMCLK clock cycle (with deterministic jitter), asynchronous trigger has latency 2-3 fDFSDMCLK clock cycles (with jitter up to 1 cycle). DFSDM_FLTx 0x00 dfsdm_jtrg0 0x01 dfsdm_jtrg1 ... 0x1E dfsdm_jtrg30 0x1F dfsdm_jtrg31 Refer to . 0x0-0x1F: Trigger inputs selected by the following table (internal or external trigger)." />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge selection for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Trigger detection is disabled" />
        <Enum name="B_0x1" start="0x1" description="Each rising edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x2" start="0x2" description="Each falling edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x3" start="0x3" description="Both rising edges and falling edges on the selected trigger make requests to launch injected conversions" />
      </BitField>
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the regular channel This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to start a conversion on the regular channel and causes RCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. If RCIP=1 already, writing to RSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if RSYNC=1." />
      </BitField>
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular conversions Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to this bit while a continuous regular conversion is already in progress stops the continuous mode immediately.">
        <Enum name="B_0x0" start="0x0" description="The regular channel is converted just once for each conversion request" />
        <Enum name="B_0x1" start="0x1" description="The regular channel is converted repeatedly after each conversion request" />
      </BitField>
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously with DFSDM_FLT0 This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch a regular conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch a regular conversion in this DFSDM_FLTx at the very moment when a regular conversion is launched in DFSDM_FLT0" />
      </BitField>
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the regular conversion This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read regular data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read regular data" />
      </BitField>
      <BitField start="24" size="3" name="RCH" description="Regular channel selection ... 7: Channel 7 is selected as the regular channel Writing these bits when RCIP=1 takes effect when the next regular conversion begins. This is especially useful in continuous mode (when RCONT=1). It also affects regular conversions which are pending (due to ongoing injected conversion).">
        <Enum name="B_0x0" start="0x0" description="Channel 0 is selected as the regular channel" />
        <Enum name="B_0x1" start="0x1" description="Channel 1 is selected as the regular channel" />
      </BitField>
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for regular conversions When converting a regular conversion in continuous mode, having enabled the fast mode causes each conversion (except the first) to execute faster than in standard mode. This bit has no effect on conversions which are not continuous. This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): t = IOSR / fCKIN (... but CNVCNT=0) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input.">
        <Enum name="B_0x0" start="0x0" description="Fast conversion mode disabled" />
        <Enum name="B_0x1" start="0x1" description="Fast conversion mode enabled" />
      </BitField>
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode select">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog on data output value (after the digital filter). The comparison is done after offset correction and shift" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog on channel transceivers value (after watchdog filter)" />
      </BitField>
    </Register>
    <Register start="+0x104" size="0" name="DFSDM_FLT0CR2" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt enable Please see the explanation of JEOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt enable Please see the explanation of REOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt enable Please see the explanation of JOVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected data overrun interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt enable Please see the explanation of ROVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular data overrun interrupt is enabled" />
      </BitField>
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt enable Please see the explanation of AWDF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog interrupt is enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt enable Please see the explanation of SCDF[7:0] in DFSDM_FLTxISR. Note: SCDIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="short-circuit detector interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="short-circuit detector interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt enable Please see the explanation of CKABF[7:0] in DFSDM_FLTxISR. Note: CKABIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="Detection of channel input clock absence interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Detection of channel input clock absence interrupt is enabled" />
      </BitField>
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel selection These bits select the input channels to be taken by the Extremes detector. EXCH[y] = 0: Extremes detector does not accept data from channel y EXCH[y] = 1: Extremes detector accepts data from channel y" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel selection These bits select the input channel to be guarded continuously by the analog watchdog. AWDCH[y] = 0: Analog watchdog is disabled on channel y AWDCH[y] = 1: Analog watchdog is enabled on channel y" />
    </Register>
    <Register start="+0x108" size="0" name="DFSDM_FLT0ISR" access="Read/Write" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxJDATAR.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion has completed and its data may be read" />
      </BitField>
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxRDATAR.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion has completed and its data may be read" />
      </BitField>
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRJOVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion overrun has occurred, which means that an injected conversion finished while JEOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. JDATAR is not affected by overruns" />
      </BitField>
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRROVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion overrun has occurred, which means that a regular conversion finished while REOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. RDATAR is not affected by overruns" />
      </BitField>
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog This bit is set by hardware. It is cleared by software by clearing all source flag bits AWHTF[7:0] and AWLTF[7:0] in DFSDM_FLTxAWSR register (by writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; into the clear bits in DFSDM_FLTxAWCFR register).">
        <Enum name="B_0x0" start="0x0" description="No Analog watchdog event occurred" />
        <Enum name="B_0x1" start="0x1" description="The analog watchdog block detected voltage which crosses the value programmed in the DFSDM_FLTxAWLTR or DFSDM_FLTxAWHTR registers." />
      </BitField>
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress status A request to start an injected conversion is ignored when JCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the injected channel group (neither by software nor by trigger) has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the injected channel group is in progress or a request for a injected conversion is pending, due either to '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; being written to JSWSTART or to a trigger detection" />
      </BitField>
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress status A request to start a regular conversion is ignored when RCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the regular channel has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the regular channel is in progress or a request for a regular conversion is pending" />
      </BitField>
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag CKABF[y]=0: Clock signal on channel y is present. CKABF[y]=1: Clock signal on channel y is not present. Given y bit is set by hardware when clock absence is detected on channel y. It is held at CKABF[y]=1 state by hardware when CHEN=0 (see DFSDM_CHyCFGR1 register). It is held at CKABF[y]=1 state by hardware when the transceiver is not yet synchronized.It can be cleared by software using the corresponding CLRCKABF[y] bit in the DFSDM_FLTxICR register. Note: CKABF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector flag SDCF[y]=0: No short-circuit detector event occurred on channel y SDCF[y]=1: The short-circuit detector counter reaches, on channel y, the value programmed in the DFSDM_CHyAWSCDR registers This bit is set by hardware. It can be cleared by software using the corresponding CLRSCDF[y] bit in the DFSDM_FLTxICR register. SCDF[y] is cleared also by hardware when CHEN[y] = 0 (given channel is disabled). Note: SCDF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
    </Register>
    <Register start="+0x10C" size="0" name="DFSDM_FLT0ICR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the JOVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the ROVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence flag CLRCKABF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRCKABF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding CKABF[y] bit in the DFSDM_FLTxISR register. When the transceiver is not yet synchronized, the clock absence flag is set and cannot be cleared by CLRCKABF[y]. Note: CLRCKABF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector flag CLRSCDF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRSCDF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding SCDF[y] bit in the DFSDM_FLTxISR register Note: CLRSCDF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
    </Register>
    <Register start="+0x110" size="0" name="DFSDM_FLT0JCHGR" access="Read/Write" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group selection JCHG[y]=0: channel y is not part of the injected group JCHG[y]=1: channel y is part of the injected group If JSCAN=1, each of the selected channels is converted, one after another. The lowest channel (channel 0, if selected) is converted first and the sequence ends at the highest selected channel. If JSCAN=0, then only one channel is converted from the selected channels, and the channel selection is moved to the next channel. Writing JCHG, if JSCAN=0, resets the channel selection to the lowest selected channel. At least one channel must always be selected for the injected group. Writes causing all JCHG bits to be zero are ignored." />
    </Register>
    <Register start="+0x114" size="0" name="DFSDM_FLT0FCR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging length) from Sinc filter will be summed into one output data sample from the integrator. The output data rate from the integrator will be decreased by this number (additional data decimation ratio). This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If IOSR = 0, then the Integrator has no effect (Integrator bypass). 0- 255: The length of the Integrator in the range 1 - 256 (IOSR + 1). Defines how many samples" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio (decimation rate) number is also the decimation ratio of the output data rate from filter. This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If FOSR = 0, then the filter has no effect (filter bypass). 0 - 1023: Defines the length of the Sinc type filter in the range 1 - 1024 (FOSR = FOSR[9:0] +1). This" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order 2: Sinc2 filter type 3: Sinc3 filter type 4: Sinc4 filter type 5: Sinc5 filter type 6-7: Reserved Sincx filter type transfer function: FastSinc filter type transfer function: This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x118" size="0" name="DFSDM_FLT0JDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently converted When each conversion of a channel in the injected group finishes, JDATACH[2:0] is updated to indicate which channel was converted. Thus, JDATA[23:0] holds the data that corresponds to the channel indicated by JDATACH[2:0]." />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion data When each conversion of a channel in the injected group finishes, its resulting data is stored in this field. The data is valid when JEOCF=1. Reading this register clears the corresponding JEOCF." />
    </Register>
    <Register start="+0x11C" size="0" name="DFSDM_FLT0RDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently converted When each regular conversion finishes, RDATACH[2:0] is updated to indicate which channel was converted (because regular channel selection RCH[2:0] in DFSDM_FLTxCR1 register can be updated during regular conversion). Thus RDATA[23:0] holds the data that corresponds to the channel indicated by RDATACH[2:0]." />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending data Regular data in RDATA[23:0] was delayed due to an injected channel trigger during the conversion" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion data When each regular conversion finishes, its data is stored in this register. The data is valid when REOCF=1. Reading this register clears the corresponding REOCF." />
    </Register>
    <Register start="+0x120" size="0" name="DFSDM_FLT0AWHTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog watchdog high threshold event BKAWH[i] = 0: Break i signal is not assigned to an analog watchdog high threshold event BKAWH[i] = 1: Break i signal is assigned to an analog watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high threshold These bits are written by software to define the high threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), the higher 16 bits (AWHT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWHT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x124" size="0" name="DFSDM_FLT0AWLTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog watchdog low threshold event BKAWL[i] = 0: Break i signal is not assigned to an analog watchdog low threshold event BKAWL[i] = 1: Break i signal is assigned to an analog watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low threshold These bits are written by software to define the low threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), only the higher 16 bits (AWLT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWLT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x128" size="0" name="DFSDM_FLT0AWSR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold flag AWLTF[y]=1 indicates a low threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWLTF[y] bit in the DFSDM_FLTxAWCFR register." />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold flag AWHTF[y]=1 indicates a high threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWHTF[y] bit in the DFSDM_FLTxAWCFR register." />
    </Register>
    <Register start="+0x12C" size="0" name="DFSDM_FLT0AWCFR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold flag CLRAWLTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWLTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWLTF[y] bit in the DFSDM_FLTxAWSR register" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold flag CLRAWHTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWHTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWHTF[y] bit in the DFSDM_FLTxAWSR register" />
    </Register>
    <Register start="+0x130" size="0" name="DFSDM_FLT0EXMAX" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data channel. These bits contains information about the channel on which the data is stored into EXMAX[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum value These bits are set by hardware and indicate the highest value converted by DFSDM_FLTx. EXMAX[23:0] bits are reset to value (0x800000) by reading of this register." />
    </Register>
    <Register start="+0x134" size="0" name="DFSDM_FLT0EXMIN" access="Read/Write" reset_value="0x7FFFFF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data channel These bits contain information about the channel on which the data is stored into EXMIN[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMIN" description="Extremes detector minimum value These bits are set by hardware and indicate the lowest value converted by DFSDM_FLTx. EXMIN[23:0] bits are reset to value (0x7FFFFF) by reading of this register." />
    </Register>
    <Register start="+0x138" size="0" name="DFSDM_FLT0CNVTIMR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDMCLK The timer has an input clock from DFSDM clock (system clock fDFSDMCLK). Conversion time measurement is started on each conversion start and stopped when conversion finishes (interval between first and last serial sample). Only in case of filter bypass (FOSR[9:0] = 0) is the conversion time measurement stopped and CNVCNT[27:0] = 0. The counted time is: if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): CNVCNT = 0 (counting is stopped, conversion time: t = IOSR / fCKIN) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input (from internal ADC or from CPU/DMA write) Note: When conversion is interrupted (e.g. by disable/enable selected channel) the timer counts also this interruption time." />
    </Register>
    <Register start="+0x180" size="0" name="DFSDM_FLT1CR1" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM_FLTx enable Data which are cleared by setting DFEN=0: register DFSDM_FLTxISR is set to the reset state register DFSDM_FLTxAWSR is set to the reset state">
        <Enum name="B_0x0" start="0x0" description="DFSDM_FLTx is disabled. All conversions of given DFSDM_FLTx are stopped immediately and all DFSDM_FLTx functions are stopped." />
        <Enum name="B_0x1" start="0x1" description="DFSDM_FLTx is enabled. If DFSDM_FLTx is enabled, then DFSDM_FLTx starts operating according to its setting." />
      </BitField>
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group of channels This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect." />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to convert the channels in the injected conversion group, causing JCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; at the same time. If JCIP=1 already, then writing to JSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if JSYNC=1." />
      </BitField>
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion synchronously with the DFSDM_FLT0 JSWSTART trigger This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch an injected conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch an injected conversion in this DFSDM_FLTx at the very moment when an injected conversion is launched in DFSDM_FLT0 by its JSWSTART trigger" />
      </BitField>
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Writing JCHG if JSCAN=0 resets the channel selection to the lowest selected channel.">
        <Enum name="B_0x0" start="0x0" description="One channel conversion is performed from the injected channel group and next the selected channel from this group is selected." />
        <Enum name="B_0x1" start="0x1" description="The series of conversions for the injected group channels is executed, starting over with the lowest selected channel." />
      </BitField>
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the injected channel group This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read injected data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read injected data" />
      </BitField>
      <BitField start="8" size="5" name="JEXTSEL" description="Trigger signal selection for launching injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Note: synchronous trigger has latency up to one fDFSDMCLK clock cycle (with deterministic jitter), asynchronous trigger has latency 2-3 fDFSDMCLK clock cycles (with jitter up to 1 cycle). DFSDM_FLTx 0x00 dfsdm_jtrg0 0x01 dfsdm_jtrg1 ... 0x1E dfsdm_jtrg30 0x1F dfsdm_jtrg31 Refer to . 0x0-0x1F: Trigger inputs selected by the following table (internal or external trigger)." />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge selection for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Trigger detection is disabled" />
        <Enum name="B_0x1" start="0x1" description="Each rising edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x2" start="0x2" description="Each falling edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x3" start="0x3" description="Both rising edges and falling edges on the selected trigger make requests to launch injected conversions" />
      </BitField>
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the regular channel This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to start a conversion on the regular channel and causes RCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. If RCIP=1 already, writing to RSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if RSYNC=1." />
      </BitField>
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular conversions Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to this bit while a continuous regular conversion is already in progress stops the continuous mode immediately.">
        <Enum name="B_0x0" start="0x0" description="The regular channel is converted just once for each conversion request" />
        <Enum name="B_0x1" start="0x1" description="The regular channel is converted repeatedly after each conversion request" />
      </BitField>
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously with DFSDM_FLT0 This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch a regular conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch a regular conversion in this DFSDM_FLTx at the very moment when a regular conversion is launched in DFSDM_FLT0" />
      </BitField>
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the regular conversion This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read regular data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read regular data" />
      </BitField>
      <BitField start="24" size="3" name="RCH" description="Regular channel selection ... 7: Channel 7 is selected as the regular channel Writing these bits when RCIP=1 takes effect when the next regular conversion begins. This is especially useful in continuous mode (when RCONT=1). It also affects regular conversions which are pending (due to ongoing injected conversion).">
        <Enum name="B_0x0" start="0x0" description="Channel 0 is selected as the regular channel" />
        <Enum name="B_0x1" start="0x1" description="Channel 1 is selected as the regular channel" />
      </BitField>
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for regular conversions When converting a regular conversion in continuous mode, having enabled the fast mode causes each conversion (except the first) to execute faster than in standard mode. This bit has no effect on conversions which are not continuous. This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): t = IOSR / fCKIN (... but CNVCNT=0) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input.">
        <Enum name="B_0x0" start="0x0" description="Fast conversion mode disabled" />
        <Enum name="B_0x1" start="0x1" description="Fast conversion mode enabled" />
      </BitField>
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode select">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog on data output value (after the digital filter). The comparison is done after offset correction and shift" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog on channel transceivers value (after watchdog filter)" />
      </BitField>
    </Register>
    <Register start="+0x184" size="0" name="DFSDM_FLT1CR2" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt enable Please see the explanation of JEOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt enable Please see the explanation of REOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt enable Please see the explanation of JOVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected data overrun interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt enable Please see the explanation of ROVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular data overrun interrupt is enabled" />
      </BitField>
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt enable Please see the explanation of AWDF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog interrupt is enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt enable Please see the explanation of SCDF[7:0] in DFSDM_FLTxISR. Note: SCDIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="short-circuit detector interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="short-circuit detector interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt enable Please see the explanation of CKABF[7:0] in DFSDM_FLTxISR. Note: CKABIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="Detection of channel input clock absence interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Detection of channel input clock absence interrupt is enabled" />
      </BitField>
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel selection These bits select the input channels to be taken by the Extremes detector. EXCH[y] = 0: Extremes detector does not accept data from channel y EXCH[y] = 1: Extremes detector accepts data from channel y" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel selection These bits select the input channel to be guarded continuously by the analog watchdog. AWDCH[y] = 0: Analog watchdog is disabled on channel y AWDCH[y] = 1: Analog watchdog is enabled on channel y" />
    </Register>
    <Register start="+0x188" size="0" name="DFSDM_FLT1ISR" access="Read/Write" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxJDATAR.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion has completed and its data may be read" />
      </BitField>
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxRDATAR.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion has completed and its data may be read" />
      </BitField>
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRJOVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion overrun has occurred, which means that an injected conversion finished while JEOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. JDATAR is not affected by overruns" />
      </BitField>
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRROVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion overrun has occurred, which means that a regular conversion finished while REOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. RDATAR is not affected by overruns" />
      </BitField>
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog This bit is set by hardware. It is cleared by software by clearing all source flag bits AWHTF[7:0] and AWLTF[7:0] in DFSDM_FLTxAWSR register (by writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; into the clear bits in DFSDM_FLTxAWCFR register).">
        <Enum name="B_0x0" start="0x0" description="No Analog watchdog event occurred" />
        <Enum name="B_0x1" start="0x1" description="The analog watchdog block detected voltage which crosses the value programmed in the DFSDM_FLTxAWLTR or DFSDM_FLTxAWHTR registers." />
      </BitField>
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress status A request to start an injected conversion is ignored when JCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the injected channel group (neither by software nor by trigger) has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the injected channel group is in progress or a request for a injected conversion is pending, due either to '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; being written to JSWSTART or to a trigger detection" />
      </BitField>
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress status A request to start a regular conversion is ignored when RCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the regular channel has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the regular channel is in progress or a request for a regular conversion is pending" />
      </BitField>
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag CKABF[y]=0: Clock signal on channel y is present. CKABF[y]=1: Clock signal on channel y is not present. Given y bit is set by hardware when clock absence is detected on channel y. It is held at CKABF[y]=1 state by hardware when CHEN=0 (see DFSDM_CHyCFGR1 register). It is held at CKABF[y]=1 state by hardware when the transceiver is not yet synchronized.It can be cleared by software using the corresponding CLRCKABF[y] bit in the DFSDM_FLTxICR register. Note: CKABF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector flag SDCF[y]=0: No short-circuit detector event occurred on channel y SDCF[y]=1: The short-circuit detector counter reaches, on channel y, the value programmed in the DFSDM_CHyAWSCDR registers This bit is set by hardware. It can be cleared by software using the corresponding CLRSCDF[y] bit in the DFSDM_FLTxICR register. SCDF[y] is cleared also by hardware when CHEN[y] = 0 (given channel is disabled). Note: SCDF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
    </Register>
    <Register start="+0x18C" size="0" name="DFSDM_FLT1ICR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the JOVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the ROVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence flag CLRCKABF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRCKABF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding CKABF[y] bit in the DFSDM_FLTxISR register. When the transceiver is not yet synchronized, the clock absence flag is set and cannot be cleared by CLRCKABF[y]. Note: CLRCKABF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector flag CLRSCDF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRSCDF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding SCDF[y] bit in the DFSDM_FLTxISR register Note: CLRSCDF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
    </Register>
    <Register start="+0x190" size="0" name="DFSDM_FLT1JCHGR" access="Read/Write" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group selection JCHG[y]=0: channel y is not part of the injected group JCHG[y]=1: channel y is part of the injected group If JSCAN=1, each of the selected channels is converted, one after another. The lowest channel (channel 0, if selected) is converted first and the sequence ends at the highest selected channel. If JSCAN=0, then only one channel is converted from the selected channels, and the channel selection is moved to the next channel. Writing JCHG, if JSCAN=0, resets the channel selection to the lowest selected channel. At least one channel must always be selected for the injected group. Writes causing all JCHG bits to be zero are ignored." />
    </Register>
    <Register start="+0x194" size="0" name="DFSDM_FLT1FCR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging length) from Sinc filter will be summed into one output data sample from the integrator. The output data rate from the integrator will be decreased by this number (additional data decimation ratio). This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If IOSR = 0, then the Integrator has no effect (Integrator bypass). 0- 255: The length of the Integrator in the range 1 - 256 (IOSR + 1). Defines how many samples" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio (decimation rate) number is also the decimation ratio of the output data rate from filter. This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If FOSR = 0, then the filter has no effect (filter bypass). 0 - 1023: Defines the length of the Sinc type filter in the range 1 - 1024 (FOSR = FOSR[9:0] +1). This" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order 2: Sinc2 filter type 3: Sinc3 filter type 4: Sinc4 filter type 5: Sinc5 filter type 6-7: Reserved Sincx filter type transfer function: FastSinc filter type transfer function: This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x198" size="0" name="DFSDM_FLT1JDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently converted When each conversion of a channel in the injected group finishes, JDATACH[2:0] is updated to indicate which channel was converted. Thus, JDATA[23:0] holds the data that corresponds to the channel indicated by JDATACH[2:0]." />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion data When each conversion of a channel in the injected group finishes, its resulting data is stored in this field. The data is valid when JEOCF=1. Reading this register clears the corresponding JEOCF." />
    </Register>
    <Register start="+0x19C" size="0" name="DFSDM_FLT1RDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently converted When each regular conversion finishes, RDATACH[2:0] is updated to indicate which channel was converted (because regular channel selection RCH[2:0] in DFSDM_FLTxCR1 register can be updated during regular conversion). Thus RDATA[23:0] holds the data that corresponds to the channel indicated by RDATACH[2:0]." />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending data Regular data in RDATA[23:0] was delayed due to an injected channel trigger during the conversion" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion data When each regular conversion finishes, its data is stored in this register. The data is valid when REOCF=1. Reading this register clears the corresponding REOCF." />
    </Register>
    <Register start="+0x1A0" size="0" name="DFSDM_FLT1AWHTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog watchdog high threshold event BKAWH[i] = 0: Break i signal is not assigned to an analog watchdog high threshold event BKAWH[i] = 1: Break i signal is assigned to an analog watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high threshold These bits are written by software to define the high threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), the higher 16 bits (AWHT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWHT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x1A4" size="0" name="DFSDM_FLT1AWLTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog watchdog low threshold event BKAWL[i] = 0: Break i signal is not assigned to an analog watchdog low threshold event BKAWL[i] = 1: Break i signal is assigned to an analog watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low threshold These bits are written by software to define the low threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), only the higher 16 bits (AWLT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWLT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x1A8" size="0" name="DFSDM_FLT1AWSR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold flag AWLTF[y]=1 indicates a low threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWLTF[y] bit in the DFSDM_FLTxAWCFR register." />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold flag AWHTF[y]=1 indicates a high threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWHTF[y] bit in the DFSDM_FLTxAWCFR register." />
    </Register>
    <Register start="+0x1AC" size="0" name="DFSDM_FLT1AWCFR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold flag CLRAWLTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWLTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWLTF[y] bit in the DFSDM_FLTxAWSR register" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold flag CLRAWHTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWHTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWHTF[y] bit in the DFSDM_FLTxAWSR register" />
    </Register>
    <Register start="+0x1B0" size="0" name="DFSDM_FLT1EXMAX" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data channel. These bits contains information about the channel on which the data is stored into EXMAX[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum value These bits are set by hardware and indicate the highest value converted by DFSDM_FLTx. EXMAX[23:0] bits are reset to value (0x800000) by reading of this register." />
    </Register>
    <Register start="+0x1B4" size="0" name="DFSDM_FLT1EXMIN" access="Read/Write" reset_value="0x7FFFFF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data channel These bits contain information about the channel on which the data is stored into EXMIN[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMIN" description="Extremes detector minimum value These bits are set by hardware and indicate the lowest value converted by DFSDM_FLTx. EXMIN[23:0] bits are reset to value (0x7FFFFF) by reading of this register." />
    </Register>
    <Register start="+0x1B8" size="0" name="DFSDM_FLT1CNVTIMR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDMCLK The timer has an input clock from DFSDM clock (system clock fDFSDMCLK). Conversion time measurement is started on each conversion start and stopped when conversion finishes (interval between first and last serial sample). Only in case of filter bypass (FOSR[9:0] = 0) is the conversion time measurement stopped and CNVCNT[27:0] = 0. The counted time is: if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): CNVCNT = 0 (counting is stopped, conversion time: t = IOSR / fCKIN) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input (from internal ADC or from CPU/DMA write) Note: When conversion is interrupted (e.g. by disable/enable selected channel) the timer counts also this interruption time." />
    </Register>
    <Register start="+0x200" size="0" name="DFSDM_FLT2CR1" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM_FLTx enable Data which are cleared by setting DFEN=0: register DFSDM_FLTxISR is set to the reset state register DFSDM_FLTxAWSR is set to the reset state">
        <Enum name="B_0x0" start="0x0" description="DFSDM_FLTx is disabled. All conversions of given DFSDM_FLTx are stopped immediately and all DFSDM_FLTx functions are stopped." />
        <Enum name="B_0x1" start="0x1" description="DFSDM_FLTx is enabled. If DFSDM_FLTx is enabled, then DFSDM_FLTx starts operating according to its setting." />
      </BitField>
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group of channels This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect." />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to convert the channels in the injected conversion group, causing JCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; at the same time. If JCIP=1 already, then writing to JSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if JSYNC=1." />
      </BitField>
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion synchronously with the DFSDM_FLT0 JSWSTART trigger This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch an injected conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch an injected conversion in this DFSDM_FLTx at the very moment when an injected conversion is launched in DFSDM_FLT0 by its JSWSTART trigger" />
      </BitField>
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Writing JCHG if JSCAN=0 resets the channel selection to the lowest selected channel.">
        <Enum name="B_0x0" start="0x0" description="One channel conversion is performed from the injected channel group and next the selected channel from this group is selected." />
        <Enum name="B_0x1" start="0x1" description="The series of conversions for the injected group channels is executed, starting over with the lowest selected channel." />
      </BitField>
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the injected channel group This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read injected data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read injected data" />
      </BitField>
      <BitField start="8" size="5" name="JEXTSEL" description="Trigger signal selection for launching injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Note: synchronous trigger has latency up to one fDFSDMCLK clock cycle (with deterministic jitter), asynchronous trigger has latency 2-3 fDFSDMCLK clock cycles (with jitter up to 1 cycle). DFSDM_FLTx 0x00 dfsdm_jtrg0 0x01 dfsdm_jtrg1 ... 0x1E dfsdm_jtrg30 0x1F dfsdm_jtrg31 Refer to . 0x0-0x1F: Trigger inputs selected by the following table (internal or external trigger)." />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge selection for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Trigger detection is disabled" />
        <Enum name="B_0x1" start="0x1" description="Each rising edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x2" start="0x2" description="Each falling edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x3" start="0x3" description="Both rising edges and falling edges on the selected trigger make requests to launch injected conversions" />
      </BitField>
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the regular channel This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to start a conversion on the regular channel and causes RCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. If RCIP=1 already, writing to RSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if RSYNC=1." />
      </BitField>
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular conversions Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to this bit while a continuous regular conversion is already in progress stops the continuous mode immediately.">
        <Enum name="B_0x0" start="0x0" description="The regular channel is converted just once for each conversion request" />
        <Enum name="B_0x1" start="0x1" description="The regular channel is converted repeatedly after each conversion request" />
      </BitField>
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously with DFSDM_FLT0 This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch a regular conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch a regular conversion in this DFSDM_FLTx at the very moment when a regular conversion is launched in DFSDM_FLT0" />
      </BitField>
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the regular conversion This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read regular data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read regular data" />
      </BitField>
      <BitField start="24" size="3" name="RCH" description="Regular channel selection ... 7: Channel 7 is selected as the regular channel Writing these bits when RCIP=1 takes effect when the next regular conversion begins. This is especially useful in continuous mode (when RCONT=1). It also affects regular conversions which are pending (due to ongoing injected conversion).">
        <Enum name="B_0x0" start="0x0" description="Channel 0 is selected as the regular channel" />
        <Enum name="B_0x1" start="0x1" description="Channel 1 is selected as the regular channel" />
      </BitField>
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for regular conversions When converting a regular conversion in continuous mode, having enabled the fast mode causes each conversion (except the first) to execute faster than in standard mode. This bit has no effect on conversions which are not continuous. This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): t = IOSR / fCKIN (... but CNVCNT=0) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input.">
        <Enum name="B_0x0" start="0x0" description="Fast conversion mode disabled" />
        <Enum name="B_0x1" start="0x1" description="Fast conversion mode enabled" />
      </BitField>
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode select">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog on data output value (after the digital filter). The comparison is done after offset correction and shift" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog on channel transceivers value (after watchdog filter)" />
      </BitField>
    </Register>
    <Register start="+0x204" size="0" name="DFSDM_FLT2CR2" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt enable Please see the explanation of JEOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt enable Please see the explanation of REOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt enable Please see the explanation of JOVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected data overrun interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt enable Please see the explanation of ROVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular data overrun interrupt is enabled" />
      </BitField>
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt enable Please see the explanation of AWDF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog interrupt is enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt enable Please see the explanation of SCDF[7:0] in DFSDM_FLTxISR. Note: SCDIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="short-circuit detector interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="short-circuit detector interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt enable Please see the explanation of CKABF[7:0] in DFSDM_FLTxISR. Note: CKABIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="Detection of channel input clock absence interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Detection of channel input clock absence interrupt is enabled" />
      </BitField>
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel selection These bits select the input channels to be taken by the Extremes detector. EXCH[y] = 0: Extremes detector does not accept data from channel y EXCH[y] = 1: Extremes detector accepts data from channel y" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel selection These bits select the input channel to be guarded continuously by the analog watchdog. AWDCH[y] = 0: Analog watchdog is disabled on channel y AWDCH[y] = 1: Analog watchdog is enabled on channel y" />
    </Register>
    <Register start="+0x208" size="0" name="DFSDM_FLT2ISR" access="Read/Write" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxJDATAR.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion has completed and its data may be read" />
      </BitField>
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxRDATAR.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion has completed and its data may be read" />
      </BitField>
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRJOVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion overrun has occurred, which means that an injected conversion finished while JEOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. JDATAR is not affected by overruns" />
      </BitField>
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRROVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion overrun has occurred, which means that a regular conversion finished while REOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. RDATAR is not affected by overruns" />
      </BitField>
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog This bit is set by hardware. It is cleared by software by clearing all source flag bits AWHTF[7:0] and AWLTF[7:0] in DFSDM_FLTxAWSR register (by writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; into the clear bits in DFSDM_FLTxAWCFR register).">
        <Enum name="B_0x0" start="0x0" description="No Analog watchdog event occurred" />
        <Enum name="B_0x1" start="0x1" description="The analog watchdog block detected voltage which crosses the value programmed in the DFSDM_FLTxAWLTR or DFSDM_FLTxAWHTR registers." />
      </BitField>
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress status A request to start an injected conversion is ignored when JCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the injected channel group (neither by software nor by trigger) has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the injected channel group is in progress or a request for a injected conversion is pending, due either to '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; being written to JSWSTART or to a trigger detection" />
      </BitField>
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress status A request to start a regular conversion is ignored when RCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the regular channel has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the regular channel is in progress or a request for a regular conversion is pending" />
      </BitField>
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag CKABF[y]=0: Clock signal on channel y is present. CKABF[y]=1: Clock signal on channel y is not present. Given y bit is set by hardware when clock absence is detected on channel y. It is held at CKABF[y]=1 state by hardware when CHEN=0 (see DFSDM_CHyCFGR1 register). It is held at CKABF[y]=1 state by hardware when the transceiver is not yet synchronized.It can be cleared by software using the corresponding CLRCKABF[y] bit in the DFSDM_FLTxICR register. Note: CKABF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector flag SDCF[y]=0: No short-circuit detector event occurred on channel y SDCF[y]=1: The short-circuit detector counter reaches, on channel y, the value programmed in the DFSDM_CHyAWSCDR registers This bit is set by hardware. It can be cleared by software using the corresponding CLRSCDF[y] bit in the DFSDM_FLTxICR register. SCDF[y] is cleared also by hardware when CHEN[y] = 0 (given channel is disabled). Note: SCDF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
    </Register>
    <Register start="+0x20C" size="0" name="DFSDM_FLT2ICR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the JOVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the ROVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence flag CLRCKABF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRCKABF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding CKABF[y] bit in the DFSDM_FLTxISR register. When the transceiver is not yet synchronized, the clock absence flag is set and cannot be cleared by CLRCKABF[y]. Note: CLRCKABF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector flag CLRSCDF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRSCDF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding SCDF[y] bit in the DFSDM_FLTxISR register Note: CLRSCDF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
    </Register>
    <Register start="+0x210" size="0" name="DFSDM_FLT2JCHGR" access="Read/Write" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group selection JCHG[y]=0: channel y is not part of the injected group JCHG[y]=1: channel y is part of the injected group If JSCAN=1, each of the selected channels is converted, one after another. The lowest channel (channel 0, if selected) is converted first and the sequence ends at the highest selected channel. If JSCAN=0, then only one channel is converted from the selected channels, and the channel selection is moved to the next channel. Writing JCHG, if JSCAN=0, resets the channel selection to the lowest selected channel. At least one channel must always be selected for the injected group. Writes causing all JCHG bits to be zero are ignored." />
    </Register>
    <Register start="+0x214" size="0" name="DFSDM_FLT2FCR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging length) from Sinc filter will be summed into one output data sample from the integrator. The output data rate from the integrator will be decreased by this number (additional data decimation ratio). This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If IOSR = 0, then the Integrator has no effect (Integrator bypass). 0- 255: The length of the Integrator in the range 1 - 256 (IOSR + 1). Defines how many samples" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio (decimation rate) number is also the decimation ratio of the output data rate from filter. This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If FOSR = 0, then the filter has no effect (filter bypass). 0 - 1023: Defines the length of the Sinc type filter in the range 1 - 1024 (FOSR = FOSR[9:0] +1). This" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order 2: Sinc2 filter type 3: Sinc3 filter type 4: Sinc4 filter type 5: Sinc5 filter type 6-7: Reserved Sincx filter type transfer function: FastSinc filter type transfer function: This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x218" size="0" name="DFSDM_FLT2JDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently converted When each conversion of a channel in the injected group finishes, JDATACH[2:0] is updated to indicate which channel was converted. Thus, JDATA[23:0] holds the data that corresponds to the channel indicated by JDATACH[2:0]." />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion data When each conversion of a channel in the injected group finishes, its resulting data is stored in this field. The data is valid when JEOCF=1. Reading this register clears the corresponding JEOCF." />
    </Register>
    <Register start="+0x21C" size="0" name="DFSDM_FLT2RDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently converted When each regular conversion finishes, RDATACH[2:0] is updated to indicate which channel was converted (because regular channel selection RCH[2:0] in DFSDM_FLTxCR1 register can be updated during regular conversion). Thus RDATA[23:0] holds the data that corresponds to the channel indicated by RDATACH[2:0]." />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending data Regular data in RDATA[23:0] was delayed due to an injected channel trigger during the conversion" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion data When each regular conversion finishes, its data is stored in this register. The data is valid when REOCF=1. Reading this register clears the corresponding REOCF." />
    </Register>
    <Register start="+0x220" size="0" name="DFSDM_FLT2AWHTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog watchdog high threshold event BKAWH[i] = 0: Break i signal is not assigned to an analog watchdog high threshold event BKAWH[i] = 1: Break i signal is assigned to an analog watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high threshold These bits are written by software to define the high threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), the higher 16 bits (AWHT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWHT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x224" size="0" name="DFSDM_FLT2AWLTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog watchdog low threshold event BKAWL[i] = 0: Break i signal is not assigned to an analog watchdog low threshold event BKAWL[i] = 1: Break i signal is assigned to an analog watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low threshold These bits are written by software to define the low threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), only the higher 16 bits (AWLT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWLT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x228" size="0" name="DFSDM_FLT2AWSR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold flag AWLTF[y]=1 indicates a low threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWLTF[y] bit in the DFSDM_FLTxAWCFR register." />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold flag AWHTF[y]=1 indicates a high threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWHTF[y] bit in the DFSDM_FLTxAWCFR register." />
    </Register>
    <Register start="+0x22C" size="0" name="DFSDM_FLT2AWCFR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold flag CLRAWLTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWLTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWLTF[y] bit in the DFSDM_FLTxAWSR register" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold flag CLRAWHTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWHTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWHTF[y] bit in the DFSDM_FLTxAWSR register" />
    </Register>
    <Register start="+0x230" size="0" name="DFSDM_FLT2EXMAX" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data channel. These bits contains information about the channel on which the data is stored into EXMAX[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum value These bits are set by hardware and indicate the highest value converted by DFSDM_FLTx. EXMAX[23:0] bits are reset to value (0x800000) by reading of this register." />
    </Register>
    <Register start="+0x234" size="0" name="DFSDM_FLT2EXMIN" access="Read/Write" reset_value="0x7FFFFF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data channel These bits contain information about the channel on which the data is stored into EXMIN[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMIN" description="Extremes detector minimum value These bits are set by hardware and indicate the lowest value converted by DFSDM_FLTx. EXMIN[23:0] bits are reset to value (0x7FFFFF) by reading of this register." />
    </Register>
    <Register start="+0x238" size="0" name="DFSDM_FLT2CNVTIMR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDMCLK The timer has an input clock from DFSDM clock (system clock fDFSDMCLK). Conversion time measurement is started on each conversion start and stopped when conversion finishes (interval between first and last serial sample). Only in case of filter bypass (FOSR[9:0] = 0) is the conversion time measurement stopped and CNVCNT[27:0] = 0. The counted time is: if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): CNVCNT = 0 (counting is stopped, conversion time: t = IOSR / fCKIN) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input (from internal ADC or from CPU/DMA write) Note: When conversion is interrupted (e.g. by disable/enable selected channel) the timer counts also this interruption time." />
    </Register>
    <Register start="+0x280" size="0" name="DFSDM_FLT3CR1" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM_FLTx enable Data which are cleared by setting DFEN=0: register DFSDM_FLTxISR is set to the reset state register DFSDM_FLTxAWSR is set to the reset state">
        <Enum name="B_0x0" start="0x0" description="DFSDM_FLTx is disabled. All conversions of given DFSDM_FLTx are stopped immediately and all DFSDM_FLTx functions are stopped." />
        <Enum name="B_0x1" start="0x1" description="DFSDM_FLTx is enabled. If DFSDM_FLTx is enabled, then DFSDM_FLTx starts operating according to its setting." />
      </BitField>
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group of channels This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect." />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to convert the channels in the injected conversion group, causing JCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; at the same time. If JCIP=1 already, then writing to JSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if JSYNC=1." />
      </BitField>
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion synchronously with the DFSDM_FLT0 JSWSTART trigger This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch an injected conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch an injected conversion in this DFSDM_FLTx at the very moment when an injected conversion is launched in DFSDM_FLT0 by its JSWSTART trigger" />
      </BitField>
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Writing JCHG if JSCAN=0 resets the channel selection to the lowest selected channel.">
        <Enum name="B_0x0" start="0x0" description="One channel conversion is performed from the injected channel group and next the selected channel from this group is selected." />
        <Enum name="B_0x1" start="0x1" description="The series of conversions for the injected group channels is executed, starting over with the lowest selected channel." />
      </BitField>
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the injected channel group This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read injected data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read injected data" />
      </BitField>
      <BitField start="8" size="5" name="JEXTSEL" description="Trigger signal selection for launching injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Note: synchronous trigger has latency up to one fDFSDMCLK clock cycle (with deterministic jitter), asynchronous trigger has latency 2-3 fDFSDMCLK clock cycles (with jitter up to 1 cycle). DFSDM_FLTx 0x00 dfsdm_jtrg0 0x01 dfsdm_jtrg1 ... 0x1E dfsdm_jtrg30 0x1F dfsdm_jtrg31 Refer to . 0x0-0x1F: Trigger inputs selected by the following table (internal or external trigger)." />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge selection for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Trigger detection is disabled" />
        <Enum name="B_0x1" start="0x1" description="Each rising edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x2" start="0x2" description="Each falling edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x3" start="0x3" description="Both rising edges and falling edges on the selected trigger make requests to launch injected conversions" />
      </BitField>
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the regular channel This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to start a conversion on the regular channel and causes RCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. If RCIP=1 already, writing to RSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if RSYNC=1." />
      </BitField>
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular conversions Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to this bit while a continuous regular conversion is already in progress stops the continuous mode immediately.">
        <Enum name="B_0x0" start="0x0" description="The regular channel is converted just once for each conversion request" />
        <Enum name="B_0x1" start="0x1" description="The regular channel is converted repeatedly after each conversion request" />
      </BitField>
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously with DFSDM_FLT0 This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch a regular conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch a regular conversion in this DFSDM_FLTx at the very moment when a regular conversion is launched in DFSDM_FLT0" />
      </BitField>
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the regular conversion This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read regular data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read regular data" />
      </BitField>
      <BitField start="24" size="3" name="RCH" description="Regular channel selection ... 7: Channel 7 is selected as the regular channel Writing these bits when RCIP=1 takes effect when the next regular conversion begins. This is especially useful in continuous mode (when RCONT=1). It also affects regular conversions which are pending (due to ongoing injected conversion).">
        <Enum name="B_0x0" start="0x0" description="Channel 0 is selected as the regular channel" />
        <Enum name="B_0x1" start="0x1" description="Channel 1 is selected as the regular channel" />
      </BitField>
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for regular conversions When converting a regular conversion in continuous mode, having enabled the fast mode causes each conversion (except the first) to execute faster than in standard mode. This bit has no effect on conversions which are not continuous. This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): t = IOSR / fCKIN (... but CNVCNT=0) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input.">
        <Enum name="B_0x0" start="0x0" description="Fast conversion mode disabled" />
        <Enum name="B_0x1" start="0x1" description="Fast conversion mode enabled" />
      </BitField>
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode select">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog on data output value (after the digital filter). The comparison is done after offset correction and shift" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog on channel transceivers value (after watchdog filter)" />
      </BitField>
    </Register>
    <Register start="+0x284" size="0" name="DFSDM_FLT3CR2" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt enable Please see the explanation of JEOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt enable Please see the explanation of REOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt enable Please see the explanation of JOVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected data overrun interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt enable Please see the explanation of ROVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular data overrun interrupt is enabled" />
      </BitField>
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt enable Please see the explanation of AWDF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog interrupt is enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt enable Please see the explanation of SCDF[7:0] in DFSDM_FLTxISR. Note: SCDIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="short-circuit detector interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="short-circuit detector interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt enable Please see the explanation of CKABF[7:0] in DFSDM_FLTxISR. Note: CKABIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="Detection of channel input clock absence interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Detection of channel input clock absence interrupt is enabled" />
      </BitField>
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel selection These bits select the input channels to be taken by the Extremes detector. EXCH[y] = 0: Extremes detector does not accept data from channel y EXCH[y] = 1: Extremes detector accepts data from channel y" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel selection These bits select the input channel to be guarded continuously by the analog watchdog. AWDCH[y] = 0: Analog watchdog is disabled on channel y AWDCH[y] = 1: Analog watchdog is enabled on channel y" />
    </Register>
    <Register start="+0x288" size="0" name="DFSDM_FLT3ISR" access="Read/Write" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxJDATAR.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion has completed and its data may be read" />
      </BitField>
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxRDATAR.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion has completed and its data may be read" />
      </BitField>
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRJOVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion overrun has occurred, which means that an injected conversion finished while JEOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. JDATAR is not affected by overruns" />
      </BitField>
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRROVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion overrun has occurred, which means that a regular conversion finished while REOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. RDATAR is not affected by overruns" />
      </BitField>
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog This bit is set by hardware. It is cleared by software by clearing all source flag bits AWHTF[7:0] and AWLTF[7:0] in DFSDM_FLTxAWSR register (by writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; into the clear bits in DFSDM_FLTxAWCFR register).">
        <Enum name="B_0x0" start="0x0" description="No Analog watchdog event occurred" />
        <Enum name="B_0x1" start="0x1" description="The analog watchdog block detected voltage which crosses the value programmed in the DFSDM_FLTxAWLTR or DFSDM_FLTxAWHTR registers." />
      </BitField>
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress status A request to start an injected conversion is ignored when JCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the injected channel group (neither by software nor by trigger) has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the injected channel group is in progress or a request for a injected conversion is pending, due either to '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; being written to JSWSTART or to a trigger detection" />
      </BitField>
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress status A request to start a regular conversion is ignored when RCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the regular channel has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the regular channel is in progress or a request for a regular conversion is pending" />
      </BitField>
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag CKABF[y]=0: Clock signal on channel y is present. CKABF[y]=1: Clock signal on channel y is not present. Given y bit is set by hardware when clock absence is detected on channel y. It is held at CKABF[y]=1 state by hardware when CHEN=0 (see DFSDM_CHyCFGR1 register). It is held at CKABF[y]=1 state by hardware when the transceiver is not yet synchronized.It can be cleared by software using the corresponding CLRCKABF[y] bit in the DFSDM_FLTxICR register. Note: CKABF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector flag SDCF[y]=0: No short-circuit detector event occurred on channel y SDCF[y]=1: The short-circuit detector counter reaches, on channel y, the value programmed in the DFSDM_CHyAWSCDR registers This bit is set by hardware. It can be cleared by software using the corresponding CLRSCDF[y] bit in the DFSDM_FLTxICR register. SCDF[y] is cleared also by hardware when CHEN[y] = 0 (given channel is disabled). Note: SCDF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
    </Register>
    <Register start="+0x28C" size="0" name="DFSDM_FLT3ICR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the JOVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the ROVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence flag CLRCKABF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRCKABF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding CKABF[y] bit in the DFSDM_FLTxISR register. When the transceiver is not yet synchronized, the clock absence flag is set and cannot be cleared by CLRCKABF[y]. Note: CLRCKABF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector flag CLRSCDF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRSCDF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding SCDF[y] bit in the DFSDM_FLTxISR register Note: CLRSCDF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
    </Register>
    <Register start="+0x290" size="0" name="DFSDM_FLT3JCHGR" access="Read/Write" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group selection JCHG[y]=0: channel y is not part of the injected group JCHG[y]=1: channel y is part of the injected group If JSCAN=1, each of the selected channels is converted, one after another. The lowest channel (channel 0, if selected) is converted first and the sequence ends at the highest selected channel. If JSCAN=0, then only one channel is converted from the selected channels, and the channel selection is moved to the next channel. Writing JCHG, if JSCAN=0, resets the channel selection to the lowest selected channel. At least one channel must always be selected for the injected group. Writes causing all JCHG bits to be zero are ignored." />
    </Register>
    <Register start="+0x294" size="0" name="DFSDM_FLT3FCR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging length) from Sinc filter will be summed into one output data sample from the integrator. The output data rate from the integrator will be decreased by this number (additional data decimation ratio). This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If IOSR = 0, then the Integrator has no effect (Integrator bypass). 0- 255: The length of the Integrator in the range 1 - 256 (IOSR + 1). Defines how many samples" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio (decimation rate) number is also the decimation ratio of the output data rate from filter. This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If FOSR = 0, then the filter has no effect (filter bypass). 0 - 1023: Defines the length of the Sinc type filter in the range 1 - 1024 (FOSR = FOSR[9:0] +1). This" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order 2: Sinc2 filter type 3: Sinc3 filter type 4: Sinc4 filter type 5: Sinc5 filter type 6-7: Reserved Sincx filter type transfer function: FastSinc filter type transfer function: This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x298" size="0" name="DFSDM_FLT3JDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently converted When each conversion of a channel in the injected group finishes, JDATACH[2:0] is updated to indicate which channel was converted. Thus, JDATA[23:0] holds the data that corresponds to the channel indicated by JDATACH[2:0]." />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion data When each conversion of a channel in the injected group finishes, its resulting data is stored in this field. The data is valid when JEOCF=1. Reading this register clears the corresponding JEOCF." />
    </Register>
    <Register start="+0x29C" size="0" name="DFSDM_FLT3RDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently converted When each regular conversion finishes, RDATACH[2:0] is updated to indicate which channel was converted (because regular channel selection RCH[2:0] in DFSDM_FLTxCR1 register can be updated during regular conversion). Thus RDATA[23:0] holds the data that corresponds to the channel indicated by RDATACH[2:0]." />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending data Regular data in RDATA[23:0] was delayed due to an injected channel trigger during the conversion" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion data When each regular conversion finishes, its data is stored in this register. The data is valid when REOCF=1. Reading this register clears the corresponding REOCF." />
    </Register>
    <Register start="+0x2A0" size="0" name="DFSDM_FLT3AWHTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog watchdog high threshold event BKAWH[i] = 0: Break i signal is not assigned to an analog watchdog high threshold event BKAWH[i] = 1: Break i signal is assigned to an analog watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high threshold These bits are written by software to define the high threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), the higher 16 bits (AWHT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWHT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x2A4" size="0" name="DFSDM_FLT3AWLTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog watchdog low threshold event BKAWL[i] = 0: Break i signal is not assigned to an analog watchdog low threshold event BKAWL[i] = 1: Break i signal is assigned to an analog watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low threshold These bits are written by software to define the low threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), only the higher 16 bits (AWLT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWLT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x2A8" size="0" name="DFSDM_FLT3AWSR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold flag AWLTF[y]=1 indicates a low threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWLTF[y] bit in the DFSDM_FLTxAWCFR register." />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold flag AWHTF[y]=1 indicates a high threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWHTF[y] bit in the DFSDM_FLTxAWCFR register." />
    </Register>
    <Register start="+0x2AC" size="0" name="DFSDM_FLT3AWCFR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold flag CLRAWLTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWLTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWLTF[y] bit in the DFSDM_FLTxAWSR register" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold flag CLRAWHTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWHTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWHTF[y] bit in the DFSDM_FLTxAWSR register" />
    </Register>
    <Register start="+0x2B0" size="0" name="DFSDM_FLT3EXMAX" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data channel. These bits contains information about the channel on which the data is stored into EXMAX[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum value These bits are set by hardware and indicate the highest value converted by DFSDM_FLTx. EXMAX[23:0] bits are reset to value (0x800000) by reading of this register." />
    </Register>
    <Register start="+0x2B4" size="0" name="DFSDM_FLT3EXMIN" access="Read/Write" reset_value="0x7FFFFF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data channel These bits contain information about the channel on which the data is stored into EXMIN[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMIN" description="Extremes detector minimum value These bits are set by hardware and indicate the lowest value converted by DFSDM_FLTx. EXMIN[23:0] bits are reset to value (0x7FFFFF) by reading of this register." />
    </Register>
    <Register start="+0x2B8" size="0" name="DFSDM_FLT3CNVTIMR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDMCLK The timer has an input clock from DFSDM clock (system clock fDFSDMCLK). Conversion time measurement is started on each conversion start and stopped when conversion finishes (interval between first and last serial sample). Only in case of filter bypass (FOSR[9:0] = 0) is the conversion time measurement stopped and CNVCNT[27:0] = 0. The counted time is: if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): CNVCNT = 0 (counting is stopped, conversion time: t = IOSR / fCKIN) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input (from internal ADC or from CPU/DMA write) Note: When conversion is interrupted (e.g. by disable/enable selected channel) the timer counts also this interruption time." />
    </Register>
    <Register start="+0x300" size="0" name="DFSDM_FLT4CR1" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM_FLTx enable Data which are cleared by setting DFEN=0: register DFSDM_FLTxISR is set to the reset state register DFSDM_FLTxAWSR is set to the reset state">
        <Enum name="B_0x0" start="0x0" description="DFSDM_FLTx is disabled. All conversions of given DFSDM_FLTx are stopped immediately and all DFSDM_FLTx functions are stopped." />
        <Enum name="B_0x1" start="0x1" description="DFSDM_FLTx is enabled. If DFSDM_FLTx is enabled, then DFSDM_FLTx starts operating according to its setting." />
      </BitField>
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group of channels This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect." />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to convert the channels in the injected conversion group, causing JCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; at the same time. If JCIP=1 already, then writing to JSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if JSYNC=1." />
      </BitField>
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion synchronously with the DFSDM_FLT0 JSWSTART trigger This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch an injected conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch an injected conversion in this DFSDM_FLTx at the very moment when an injected conversion is launched in DFSDM_FLT0 by its JSWSTART trigger" />
      </BitField>
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Writing JCHG if JSCAN=0 resets the channel selection to the lowest selected channel.">
        <Enum name="B_0x0" start="0x0" description="One channel conversion is performed from the injected channel group and next the selected channel from this group is selected." />
        <Enum name="B_0x1" start="0x1" description="The series of conversions for the injected group channels is executed, starting over with the lowest selected channel." />
      </BitField>
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the injected channel group This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read injected data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read injected data" />
      </BitField>
      <BitField start="8" size="5" name="JEXTSEL" description="Trigger signal selection for launching injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Note: synchronous trigger has latency up to one fDFSDMCLK clock cycle (with deterministic jitter), asynchronous trigger has latency 2-3 fDFSDMCLK clock cycles (with jitter up to 1 cycle). DFSDM_FLTx 0x00 dfsdm_jtrg0 0x01 dfsdm_jtrg1 ... 0x1E dfsdm_jtrg30 0x1F dfsdm_jtrg31 Refer to . 0x0-0x1F: Trigger inputs selected by the following table (internal or external trigger)." />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge selection for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Trigger detection is disabled" />
        <Enum name="B_0x1" start="0x1" description="Each rising edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x2" start="0x2" description="Each falling edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x3" start="0x3" description="Both rising edges and falling edges on the selected trigger make requests to launch injected conversions" />
      </BitField>
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the regular channel This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to start a conversion on the regular channel and causes RCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. If RCIP=1 already, writing to RSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if RSYNC=1." />
      </BitField>
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular conversions Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to this bit while a continuous regular conversion is already in progress stops the continuous mode immediately.">
        <Enum name="B_0x0" start="0x0" description="The regular channel is converted just once for each conversion request" />
        <Enum name="B_0x1" start="0x1" description="The regular channel is converted repeatedly after each conversion request" />
      </BitField>
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously with DFSDM_FLT0 This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch a regular conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch a regular conversion in this DFSDM_FLTx at the very moment when a regular conversion is launched in DFSDM_FLT0" />
      </BitField>
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the regular conversion This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read regular data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read regular data" />
      </BitField>
      <BitField start="24" size="3" name="RCH" description="Regular channel selection ... 7: Channel 7 is selected as the regular channel Writing these bits when RCIP=1 takes effect when the next regular conversion begins. This is especially useful in continuous mode (when RCONT=1). It also affects regular conversions which are pending (due to ongoing injected conversion).">
        <Enum name="B_0x0" start="0x0" description="Channel 0 is selected as the regular channel" />
        <Enum name="B_0x1" start="0x1" description="Channel 1 is selected as the regular channel" />
      </BitField>
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for regular conversions When converting a regular conversion in continuous mode, having enabled the fast mode causes each conversion (except the first) to execute faster than in standard mode. This bit has no effect on conversions which are not continuous. This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): t = IOSR / fCKIN (... but CNVCNT=0) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input.">
        <Enum name="B_0x0" start="0x0" description="Fast conversion mode disabled" />
        <Enum name="B_0x1" start="0x1" description="Fast conversion mode enabled" />
      </BitField>
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode select">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog on data output value (after the digital filter). The comparison is done after offset correction and shift" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog on channel transceivers value (after watchdog filter)" />
      </BitField>
    </Register>
    <Register start="+0x304" size="0" name="DFSDM_FLT4CR2" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt enable Please see the explanation of JEOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt enable Please see the explanation of REOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt enable Please see the explanation of JOVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected data overrun interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt enable Please see the explanation of ROVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular data overrun interrupt is enabled" />
      </BitField>
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt enable Please see the explanation of AWDF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog interrupt is enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt enable Please see the explanation of SCDF[7:0] in DFSDM_FLTxISR. Note: SCDIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="short-circuit detector interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="short-circuit detector interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt enable Please see the explanation of CKABF[7:0] in DFSDM_FLTxISR. Note: CKABIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="Detection of channel input clock absence interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Detection of channel input clock absence interrupt is enabled" />
      </BitField>
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel selection These bits select the input channels to be taken by the Extremes detector. EXCH[y] = 0: Extremes detector does not accept data from channel y EXCH[y] = 1: Extremes detector accepts data from channel y" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel selection These bits select the input channel to be guarded continuously by the analog watchdog. AWDCH[y] = 0: Analog watchdog is disabled on channel y AWDCH[y] = 1: Analog watchdog is enabled on channel y" />
    </Register>
    <Register start="+0x308" size="0" name="DFSDM_FLT4ISR" access="Read/Write" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxJDATAR.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion has completed and its data may be read" />
      </BitField>
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxRDATAR.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion has completed and its data may be read" />
      </BitField>
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRJOVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion overrun has occurred, which means that an injected conversion finished while JEOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. JDATAR is not affected by overruns" />
      </BitField>
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRROVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion overrun has occurred, which means that a regular conversion finished while REOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. RDATAR is not affected by overruns" />
      </BitField>
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog This bit is set by hardware. It is cleared by software by clearing all source flag bits AWHTF[7:0] and AWLTF[7:0] in DFSDM_FLTxAWSR register (by writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; into the clear bits in DFSDM_FLTxAWCFR register).">
        <Enum name="B_0x0" start="0x0" description="No Analog watchdog event occurred" />
        <Enum name="B_0x1" start="0x1" description="The analog watchdog block detected voltage which crosses the value programmed in the DFSDM_FLTxAWLTR or DFSDM_FLTxAWHTR registers." />
      </BitField>
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress status A request to start an injected conversion is ignored when JCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the injected channel group (neither by software nor by trigger) has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the injected channel group is in progress or a request for a injected conversion is pending, due either to '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; being written to JSWSTART or to a trigger detection" />
      </BitField>
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress status A request to start a regular conversion is ignored when RCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the regular channel has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the regular channel is in progress or a request for a regular conversion is pending" />
      </BitField>
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag CKABF[y]=0: Clock signal on channel y is present. CKABF[y]=1: Clock signal on channel y is not present. Given y bit is set by hardware when clock absence is detected on channel y. It is held at CKABF[y]=1 state by hardware when CHEN=0 (see DFSDM_CHyCFGR1 register). It is held at CKABF[y]=1 state by hardware when the transceiver is not yet synchronized.It can be cleared by software using the corresponding CLRCKABF[y] bit in the DFSDM_FLTxICR register. Note: CKABF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector flag SDCF[y]=0: No short-circuit detector event occurred on channel y SDCF[y]=1: The short-circuit detector counter reaches, on channel y, the value programmed in the DFSDM_CHyAWSCDR registers This bit is set by hardware. It can be cleared by software using the corresponding CLRSCDF[y] bit in the DFSDM_FLTxICR register. SCDF[y] is cleared also by hardware when CHEN[y] = 0 (given channel is disabled). Note: SCDF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
    </Register>
    <Register start="+0x30C" size="0" name="DFSDM_FLT4ICR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the JOVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the ROVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence flag CLRCKABF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRCKABF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding CKABF[y] bit in the DFSDM_FLTxISR register. When the transceiver is not yet synchronized, the clock absence flag is set and cannot be cleared by CLRCKABF[y]. Note: CLRCKABF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector flag CLRSCDF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRSCDF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding SCDF[y] bit in the DFSDM_FLTxISR register Note: CLRSCDF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
    </Register>
    <Register start="+0x310" size="0" name="DFSDM_FLT4JCHGR" access="Read/Write" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group selection JCHG[y]=0: channel y is not part of the injected group JCHG[y]=1: channel y is part of the injected group If JSCAN=1, each of the selected channels is converted, one after another. The lowest channel (channel 0, if selected) is converted first and the sequence ends at the highest selected channel. If JSCAN=0, then only one channel is converted from the selected channels, and the channel selection is moved to the next channel. Writing JCHG, if JSCAN=0, resets the channel selection to the lowest selected channel. At least one channel must always be selected for the injected group. Writes causing all JCHG bits to be zero are ignored." />
    </Register>
    <Register start="+0x314" size="0" name="DFSDM_FLT4FCR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging length) from Sinc filter will be summed into one output data sample from the integrator. The output data rate from the integrator will be decreased by this number (additional data decimation ratio). This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If IOSR = 0, then the Integrator has no effect (Integrator bypass). 0- 255: The length of the Integrator in the range 1 - 256 (IOSR + 1). Defines how many samples" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio (decimation rate) number is also the decimation ratio of the output data rate from filter. This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If FOSR = 0, then the filter has no effect (filter bypass). 0 - 1023: Defines the length of the Sinc type filter in the range 1 - 1024 (FOSR = FOSR[9:0] +1). This" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order 2: Sinc2 filter type 3: Sinc3 filter type 4: Sinc4 filter type 5: Sinc5 filter type 6-7: Reserved Sincx filter type transfer function: FastSinc filter type transfer function: This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x318" size="0" name="DFSDM_FLT4JDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently converted When each conversion of a channel in the injected group finishes, JDATACH[2:0] is updated to indicate which channel was converted. Thus, JDATA[23:0] holds the data that corresponds to the channel indicated by JDATACH[2:0]." />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion data When each conversion of a channel in the injected group finishes, its resulting data is stored in this field. The data is valid when JEOCF=1. Reading this register clears the corresponding JEOCF." />
    </Register>
    <Register start="+0x31C" size="0" name="DFSDM_FLT4RDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently converted When each regular conversion finishes, RDATACH[2:0] is updated to indicate which channel was converted (because regular channel selection RCH[2:0] in DFSDM_FLTxCR1 register can be updated during regular conversion). Thus RDATA[23:0] holds the data that corresponds to the channel indicated by RDATACH[2:0]." />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending data Regular data in RDATA[23:0] was delayed due to an injected channel trigger during the conversion" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion data When each regular conversion finishes, its data is stored in this register. The data is valid when REOCF=1. Reading this register clears the corresponding REOCF." />
    </Register>
    <Register start="+0x320" size="0" name="DFSDM_FLT4AWHTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog watchdog high threshold event BKAWH[i] = 0: Break i signal is not assigned to an analog watchdog high threshold event BKAWH[i] = 1: Break i signal is assigned to an analog watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high threshold These bits are written by software to define the high threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), the higher 16 bits (AWHT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWHT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x324" size="0" name="DFSDM_FLT4AWLTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog watchdog low threshold event BKAWL[i] = 0: Break i signal is not assigned to an analog watchdog low threshold event BKAWL[i] = 1: Break i signal is assigned to an analog watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low threshold These bits are written by software to define the low threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), only the higher 16 bits (AWLT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWLT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x328" size="0" name="DFSDM_FLT4AWSR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold flag AWLTF[y]=1 indicates a low threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWLTF[y] bit in the DFSDM_FLTxAWCFR register." />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold flag AWHTF[y]=1 indicates a high threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWHTF[y] bit in the DFSDM_FLTxAWCFR register." />
    </Register>
    <Register start="+0x32C" size="0" name="DFSDM_FLT4AWCFR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold flag CLRAWLTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWLTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWLTF[y] bit in the DFSDM_FLTxAWSR register" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold flag CLRAWHTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWHTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWHTF[y] bit in the DFSDM_FLTxAWSR register" />
    </Register>
    <Register start="+0x330" size="0" name="DFSDM_FLT4EXMAX" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data channel. These bits contains information about the channel on which the data is stored into EXMAX[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum value These bits are set by hardware and indicate the highest value converted by DFSDM_FLTx. EXMAX[23:0] bits are reset to value (0x800000) by reading of this register." />
    </Register>
    <Register start="+0x334" size="0" name="DFSDM_FLT4EXMIN" access="Read/Write" reset_value="0x7FFFFF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data channel These bits contain information about the channel on which the data is stored into EXMIN[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMIN" description="Extremes detector minimum value These bits are set by hardware and indicate the lowest value converted by DFSDM_FLTx. EXMIN[23:0] bits are reset to value (0x7FFFFF) by reading of this register." />
    </Register>
    <Register start="+0x338" size="0" name="DFSDM_FLT4CNVTIMR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDMCLK The timer has an input clock from DFSDM clock (system clock fDFSDMCLK). Conversion time measurement is started on each conversion start and stopped when conversion finishes (interval between first and last serial sample). Only in case of filter bypass (FOSR[9:0] = 0) is the conversion time measurement stopped and CNVCNT[27:0] = 0. The counted time is: if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): CNVCNT = 0 (counting is stopped, conversion time: t = IOSR / fCKIN) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input (from internal ADC or from CPU/DMA write) Note: When conversion is interrupted (e.g. by disable/enable selected channel) the timer counts also this interruption time." />
    </Register>
    <Register start="+0x380" size="0" name="DFSDM_FLT5CR1" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM_FLTx enable Data which are cleared by setting DFEN=0: register DFSDM_FLTxISR is set to the reset state register DFSDM_FLTxAWSR is set to the reset state">
        <Enum name="B_0x0" start="0x0" description="DFSDM_FLTx is disabled. All conversions of given DFSDM_FLTx are stopped immediately and all DFSDM_FLTx functions are stopped." />
        <Enum name="B_0x1" start="0x1" description="DFSDM_FLTx is enabled. If DFSDM_FLTx is enabled, then DFSDM_FLTx starts operating according to its setting." />
      </BitField>
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group of channels This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect." />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to convert the channels in the injected conversion group, causing JCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; at the same time. If JCIP=1 already, then writing to JSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if JSYNC=1." />
      </BitField>
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion synchronously with the DFSDM_FLT0 JSWSTART trigger This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch an injected conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch an injected conversion in this DFSDM_FLTx at the very moment when an injected conversion is launched in DFSDM_FLT0 by its JSWSTART trigger" />
      </BitField>
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Writing JCHG if JSCAN=0 resets the channel selection to the lowest selected channel.">
        <Enum name="B_0x0" start="0x0" description="One channel conversion is performed from the injected channel group and next the selected channel from this group is selected." />
        <Enum name="B_0x1" start="0x1" description="The series of conversions for the injected group channels is executed, starting over with the lowest selected channel." />
      </BitField>
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the injected channel group This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read injected data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read injected data" />
      </BitField>
      <BitField start="8" size="5" name="JEXTSEL" description="Trigger signal selection for launching injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Note: synchronous trigger has latency up to one fDFSDMCLK clock cycle (with deterministic jitter), asynchronous trigger has latency 2-3 fDFSDMCLK clock cycles (with jitter up to 1 cycle). DFSDM_FLTx 0x00 dfsdm_jtrg0 0x01 dfsdm_jtrg1 ... 0x1E dfsdm_jtrg30 0x1F dfsdm_jtrg31 Refer to . 0x0-0x1F: Trigger inputs selected by the following table (internal or external trigger)." />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge selection for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Trigger detection is disabled" />
        <Enum name="B_0x1" start="0x1" description="Each rising edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x2" start="0x2" description="Each falling edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x3" start="0x3" description="Both rising edges and falling edges on the selected trigger make requests to launch injected conversions" />
      </BitField>
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the regular channel This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to start a conversion on the regular channel and causes RCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. If RCIP=1 already, writing to RSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if RSYNC=1." />
      </BitField>
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular conversions Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to this bit while a continuous regular conversion is already in progress stops the continuous mode immediately.">
        <Enum name="B_0x0" start="0x0" description="The regular channel is converted just once for each conversion request" />
        <Enum name="B_0x1" start="0x1" description="The regular channel is converted repeatedly after each conversion request" />
      </BitField>
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously with DFSDM_FLT0 This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch a regular conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch a regular conversion in this DFSDM_FLTx at the very moment when a regular conversion is launched in DFSDM_FLT0" />
      </BitField>
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the regular conversion This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read regular data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read regular data" />
      </BitField>
      <BitField start="24" size="3" name="RCH" description="Regular channel selection ... 7: Channel 7 is selected as the regular channel Writing these bits when RCIP=1 takes effect when the next regular conversion begins. This is especially useful in continuous mode (when RCONT=1). It also affects regular conversions which are pending (due to ongoing injected conversion).">
        <Enum name="B_0x0" start="0x0" description="Channel 0 is selected as the regular channel" />
        <Enum name="B_0x1" start="0x1" description="Channel 1 is selected as the regular channel" />
      </BitField>
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for regular conversions When converting a regular conversion in continuous mode, having enabled the fast mode causes each conversion (except the first) to execute faster than in standard mode. This bit has no effect on conversions which are not continuous. This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): t = IOSR / fCKIN (... but CNVCNT=0) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input.">
        <Enum name="B_0x0" start="0x0" description="Fast conversion mode disabled" />
        <Enum name="B_0x1" start="0x1" description="Fast conversion mode enabled" />
      </BitField>
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode select">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog on data output value (after the digital filter). The comparison is done after offset correction and shift" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog on channel transceivers value (after watchdog filter)" />
      </BitField>
    </Register>
    <Register start="+0x384" size="0" name="DFSDM_FLT5CR2" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt enable Please see the explanation of JEOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt enable Please see the explanation of REOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt enable Please see the explanation of JOVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected data overrun interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt enable Please see the explanation of ROVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular data overrun interrupt is enabled" />
      </BitField>
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt enable Please see the explanation of AWDF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog interrupt is enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt enable Please see the explanation of SCDF[7:0] in DFSDM_FLTxISR. Note: SCDIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="short-circuit detector interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="short-circuit detector interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt enable Please see the explanation of CKABF[7:0] in DFSDM_FLTxISR. Note: CKABIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="Detection of channel input clock absence interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Detection of channel input clock absence interrupt is enabled" />
      </BitField>
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel selection These bits select the input channels to be taken by the Extremes detector. EXCH[y] = 0: Extremes detector does not accept data from channel y EXCH[y] = 1: Extremes detector accepts data from channel y" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel selection These bits select the input channel to be guarded continuously by the analog watchdog. AWDCH[y] = 0: Analog watchdog is disabled on channel y AWDCH[y] = 1: Analog watchdog is enabled on channel y" />
    </Register>
    <Register start="+0x388" size="0" name="DFSDM_FLT5ISR" access="Read/Write" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxJDATAR.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion has completed and its data may be read" />
      </BitField>
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxRDATAR.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion has completed and its data may be read" />
      </BitField>
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRJOVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion overrun has occurred, which means that an injected conversion finished while JEOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. JDATAR is not affected by overruns" />
      </BitField>
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRROVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion overrun has occurred, which means that a regular conversion finished while REOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. RDATAR is not affected by overruns" />
      </BitField>
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog This bit is set by hardware. It is cleared by software by clearing all source flag bits AWHTF[7:0] and AWLTF[7:0] in DFSDM_FLTxAWSR register (by writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; into the clear bits in DFSDM_FLTxAWCFR register).">
        <Enum name="B_0x0" start="0x0" description="No Analog watchdog event occurred" />
        <Enum name="B_0x1" start="0x1" description="The analog watchdog block detected voltage which crosses the value programmed in the DFSDM_FLTxAWLTR or DFSDM_FLTxAWHTR registers." />
      </BitField>
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress status A request to start an injected conversion is ignored when JCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the injected channel group (neither by software nor by trigger) has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the injected channel group is in progress or a request for a injected conversion is pending, due either to '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; being written to JSWSTART or to a trigger detection" />
      </BitField>
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress status A request to start a regular conversion is ignored when RCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the regular channel has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the regular channel is in progress or a request for a regular conversion is pending" />
      </BitField>
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag CKABF[y]=0: Clock signal on channel y is present. CKABF[y]=1: Clock signal on channel y is not present. Given y bit is set by hardware when clock absence is detected on channel y. It is held at CKABF[y]=1 state by hardware when CHEN=0 (see DFSDM_CHyCFGR1 register). It is held at CKABF[y]=1 state by hardware when the transceiver is not yet synchronized.It can be cleared by software using the corresponding CLRCKABF[y] bit in the DFSDM_FLTxICR register. Note: CKABF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector flag SDCF[y]=0: No short-circuit detector event occurred on channel y SDCF[y]=1: The short-circuit detector counter reaches, on channel y, the value programmed in the DFSDM_CHyAWSCDR registers This bit is set by hardware. It can be cleared by software using the corresponding CLRSCDF[y] bit in the DFSDM_FLTxICR register. SCDF[y] is cleared also by hardware when CHEN[y] = 0 (given channel is disabled). Note: SCDF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
    </Register>
    <Register start="+0x38C" size="0" name="DFSDM_FLT5ICR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the JOVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the ROVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence flag CLRCKABF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRCKABF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding CKABF[y] bit in the DFSDM_FLTxISR register. When the transceiver is not yet synchronized, the clock absence flag is set and cannot be cleared by CLRCKABF[y]. Note: CLRCKABF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector flag CLRSCDF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRSCDF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding SCDF[y] bit in the DFSDM_FLTxISR register Note: CLRSCDF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
    </Register>
    <Register start="+0x390" size="0" name="DFSDM_FLT5JCHGR" access="Read/Write" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group selection JCHG[y]=0: channel y is not part of the injected group JCHG[y]=1: channel y is part of the injected group If JSCAN=1, each of the selected channels is converted, one after another. The lowest channel (channel 0, if selected) is converted first and the sequence ends at the highest selected channel. If JSCAN=0, then only one channel is converted from the selected channels, and the channel selection is moved to the next channel. Writing JCHG, if JSCAN=0, resets the channel selection to the lowest selected channel. At least one channel must always be selected for the injected group. Writes causing all JCHG bits to be zero are ignored." />
    </Register>
    <Register start="+0x394" size="0" name="DFSDM_FLT5FCR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging length) from Sinc filter will be summed into one output data sample from the integrator. The output data rate from the integrator will be decreased by this number (additional data decimation ratio). This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If IOSR = 0, then the Integrator has no effect (Integrator bypass). 0- 255: The length of the Integrator in the range 1 - 256 (IOSR + 1). Defines how many samples" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio (decimation rate) number is also the decimation ratio of the output data rate from filter. This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If FOSR = 0, then the filter has no effect (filter bypass). 0 - 1023: Defines the length of the Sinc type filter in the range 1 - 1024 (FOSR = FOSR[9:0] +1). This" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order 2: Sinc2 filter type 3: Sinc3 filter type 4: Sinc4 filter type 5: Sinc5 filter type 6-7: Reserved Sincx filter type transfer function: FastSinc filter type transfer function: This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x398" size="0" name="DFSDM_FLT5JDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently converted When each conversion of a channel in the injected group finishes, JDATACH[2:0] is updated to indicate which channel was converted. Thus, JDATA[23:0] holds the data that corresponds to the channel indicated by JDATACH[2:0]." />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion data When each conversion of a channel in the injected group finishes, its resulting data is stored in this field. The data is valid when JEOCF=1. Reading this register clears the corresponding JEOCF." />
    </Register>
    <Register start="+0x39C" size="0" name="DFSDM_FLT5RDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently converted When each regular conversion finishes, RDATACH[2:0] is updated to indicate which channel was converted (because regular channel selection RCH[2:0] in DFSDM_FLTxCR1 register can be updated during regular conversion). Thus RDATA[23:0] holds the data that corresponds to the channel indicated by RDATACH[2:0]." />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending data Regular data in RDATA[23:0] was delayed due to an injected channel trigger during the conversion" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion data When each regular conversion finishes, its data is stored in this register. The data is valid when REOCF=1. Reading this register clears the corresponding REOCF." />
    </Register>
    <Register start="+0x3A0" size="0" name="DFSDM_FLT5AWHTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog watchdog high threshold event BKAWH[i] = 0: Break i signal is not assigned to an analog watchdog high threshold event BKAWH[i] = 1: Break i signal is assigned to an analog watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high threshold These bits are written by software to define the high threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), the higher 16 bits (AWHT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWHT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x3A4" size="0" name="DFSDM_FLT5AWLTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog watchdog low threshold event BKAWL[i] = 0: Break i signal is not assigned to an analog watchdog low threshold event BKAWL[i] = 1: Break i signal is assigned to an analog watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low threshold These bits are written by software to define the low threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), only the higher 16 bits (AWLT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWLT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x3A8" size="0" name="DFSDM_FLT5AWSR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold flag AWLTF[y]=1 indicates a low threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWLTF[y] bit in the DFSDM_FLTxAWCFR register." />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold flag AWHTF[y]=1 indicates a high threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWHTF[y] bit in the DFSDM_FLTxAWCFR register." />
    </Register>
    <Register start="+0x3AC" size="0" name="DFSDM_FLT5AWCFR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold flag CLRAWLTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWLTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWLTF[y] bit in the DFSDM_FLTxAWSR register" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold flag CLRAWHTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWHTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWHTF[y] bit in the DFSDM_FLTxAWSR register" />
    </Register>
    <Register start="+0x3B0" size="0" name="DFSDM_FLT5EXMAX" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data channel. These bits contains information about the channel on which the data is stored into EXMAX[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum value These bits are set by hardware and indicate the highest value converted by DFSDM_FLTx. EXMAX[23:0] bits are reset to value (0x800000) by reading of this register." />
    </Register>
    <Register start="+0x3B4" size="0" name="DFSDM_FLT5EXMIN" access="Read/Write" reset_value="0x7FFFFF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data channel These bits contain information about the channel on which the data is stored into EXMIN[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMIN" description="Extremes detector minimum value These bits are set by hardware and indicate the lowest value converted by DFSDM_FLTx. EXMIN[23:0] bits are reset to value (0x7FFFFF) by reading of this register." />
    </Register>
    <Register start="+0x3B8" size="0" name="DFSDM_FLT5CNVTIMR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDMCLK The timer has an input clock from DFSDM clock (system clock fDFSDMCLK). Conversion time measurement is started on each conversion start and stopped when conversion finishes (interval between first and last serial sample). Only in case of filter bypass (FOSR[9:0] = 0) is the conversion time measurement stopped and CNVCNT[27:0] = 0. The counted time is: if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): CNVCNT = 0 (counting is stopped, conversion time: t = IOSR / fCKIN) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input (from internal ADC or from CPU/DMA write) Note: When conversion is interrupted (e.g. by disable/enable selected channel) the timer counts also this interruption time." />
    </Register>
    <Register start="+0x400" size="0" name="DFSDM_FLT6CR1" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM_FLTx enable Data which are cleared by setting DFEN=0: register DFSDM_FLTxISR is set to the reset state register DFSDM_FLTxAWSR is set to the reset state">
        <Enum name="B_0x0" start="0x0" description="DFSDM_FLTx is disabled. All conversions of given DFSDM_FLTx are stopped immediately and all DFSDM_FLTx functions are stopped." />
        <Enum name="B_0x1" start="0x1" description="DFSDM_FLTx is enabled. If DFSDM_FLTx is enabled, then DFSDM_FLTx starts operating according to its setting." />
      </BitField>
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group of channels This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect." />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to convert the channels in the injected conversion group, causing JCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; at the same time. If JCIP=1 already, then writing to JSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if JSYNC=1." />
      </BitField>
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion synchronously with the DFSDM_FLT0 JSWSTART trigger This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch an injected conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch an injected conversion in this DFSDM_FLTx at the very moment when an injected conversion is launched in DFSDM_FLT0 by its JSWSTART trigger" />
      </BitField>
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Writing JCHG if JSCAN=0 resets the channel selection to the lowest selected channel.">
        <Enum name="B_0x0" start="0x0" description="One channel conversion is performed from the injected channel group and next the selected channel from this group is selected." />
        <Enum name="B_0x1" start="0x1" description="The series of conversions for the injected group channels is executed, starting over with the lowest selected channel." />
      </BitField>
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the injected channel group This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read injected data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read injected data" />
      </BitField>
      <BitField start="8" size="5" name="JEXTSEL" description="Trigger signal selection for launching injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Note: synchronous trigger has latency up to one fDFSDMCLK clock cycle (with deterministic jitter), asynchronous trigger has latency 2-3 fDFSDMCLK clock cycles (with jitter up to 1 cycle). DFSDM_FLTx 0x00 dfsdm_jtrg0 0x01 dfsdm_jtrg1 ... 0x1E dfsdm_jtrg30 0x1F dfsdm_jtrg31 Refer to . 0x0-0x1F: Trigger inputs selected by the following table (internal or external trigger)." />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge selection for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Trigger detection is disabled" />
        <Enum name="B_0x1" start="0x1" description="Each rising edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x2" start="0x2" description="Each falling edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x3" start="0x3" description="Both rising edges and falling edges on the selected trigger make requests to launch injected conversions" />
      </BitField>
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the regular channel This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to start a conversion on the regular channel and causes RCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. If RCIP=1 already, writing to RSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if RSYNC=1." />
      </BitField>
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular conversions Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to this bit while a continuous regular conversion is already in progress stops the continuous mode immediately.">
        <Enum name="B_0x0" start="0x0" description="The regular channel is converted just once for each conversion request" />
        <Enum name="B_0x1" start="0x1" description="The regular channel is converted repeatedly after each conversion request" />
      </BitField>
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously with DFSDM_FLT0 This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch a regular conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch a regular conversion in this DFSDM_FLTx at the very moment when a regular conversion is launched in DFSDM_FLT0" />
      </BitField>
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the regular conversion This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read regular data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read regular data" />
      </BitField>
      <BitField start="24" size="3" name="RCH" description="Regular channel selection ... 7: Channel 7 is selected as the regular channel Writing these bits when RCIP=1 takes effect when the next regular conversion begins. This is especially useful in continuous mode (when RCONT=1). It also affects regular conversions which are pending (due to ongoing injected conversion).">
        <Enum name="B_0x0" start="0x0" description="Channel 0 is selected as the regular channel" />
        <Enum name="B_0x1" start="0x1" description="Channel 1 is selected as the regular channel" />
      </BitField>
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for regular conversions When converting a regular conversion in continuous mode, having enabled the fast mode causes each conversion (except the first) to execute faster than in standard mode. This bit has no effect on conversions which are not continuous. This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): t = IOSR / fCKIN (... but CNVCNT=0) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input.">
        <Enum name="B_0x0" start="0x0" description="Fast conversion mode disabled" />
        <Enum name="B_0x1" start="0x1" description="Fast conversion mode enabled" />
      </BitField>
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode select">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog on data output value (after the digital filter). The comparison is done after offset correction and shift" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog on channel transceivers value (after watchdog filter)" />
      </BitField>
    </Register>
    <Register start="+0x404" size="0" name="DFSDM_FLT6CR2" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt enable Please see the explanation of JEOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt enable Please see the explanation of REOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt enable Please see the explanation of JOVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected data overrun interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt enable Please see the explanation of ROVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular data overrun interrupt is enabled" />
      </BitField>
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt enable Please see the explanation of AWDF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog interrupt is enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt enable Please see the explanation of SCDF[7:0] in DFSDM_FLTxISR. Note: SCDIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="short-circuit detector interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="short-circuit detector interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt enable Please see the explanation of CKABF[7:0] in DFSDM_FLTxISR. Note: CKABIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="Detection of channel input clock absence interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Detection of channel input clock absence interrupt is enabled" />
      </BitField>
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel selection These bits select the input channels to be taken by the Extremes detector. EXCH[y] = 0: Extremes detector does not accept data from channel y EXCH[y] = 1: Extremes detector accepts data from channel y" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel selection These bits select the input channel to be guarded continuously by the analog watchdog. AWDCH[y] = 0: Analog watchdog is disabled on channel y AWDCH[y] = 1: Analog watchdog is enabled on channel y" />
    </Register>
    <Register start="+0x408" size="0" name="DFSDM_FLT6ISR" access="Read/Write" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxJDATAR.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion has completed and its data may be read" />
      </BitField>
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxRDATAR.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion has completed and its data may be read" />
      </BitField>
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRJOVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion overrun has occurred, which means that an injected conversion finished while JEOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. JDATAR is not affected by overruns" />
      </BitField>
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRROVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion overrun has occurred, which means that a regular conversion finished while REOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. RDATAR is not affected by overruns" />
      </BitField>
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog This bit is set by hardware. It is cleared by software by clearing all source flag bits AWHTF[7:0] and AWLTF[7:0] in DFSDM_FLTxAWSR register (by writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; into the clear bits in DFSDM_FLTxAWCFR register).">
        <Enum name="B_0x0" start="0x0" description="No Analog watchdog event occurred" />
        <Enum name="B_0x1" start="0x1" description="The analog watchdog block detected voltage which crosses the value programmed in the DFSDM_FLTxAWLTR or DFSDM_FLTxAWHTR registers." />
      </BitField>
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress status A request to start an injected conversion is ignored when JCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the injected channel group (neither by software nor by trigger) has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the injected channel group is in progress or a request for a injected conversion is pending, due either to '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; being written to JSWSTART or to a trigger detection" />
      </BitField>
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress status A request to start a regular conversion is ignored when RCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the regular channel has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the regular channel is in progress or a request for a regular conversion is pending" />
      </BitField>
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag CKABF[y]=0: Clock signal on channel y is present. CKABF[y]=1: Clock signal on channel y is not present. Given y bit is set by hardware when clock absence is detected on channel y. It is held at CKABF[y]=1 state by hardware when CHEN=0 (see DFSDM_CHyCFGR1 register). It is held at CKABF[y]=1 state by hardware when the transceiver is not yet synchronized.It can be cleared by software using the corresponding CLRCKABF[y] bit in the DFSDM_FLTxICR register. Note: CKABF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector flag SDCF[y]=0: No short-circuit detector event occurred on channel y SDCF[y]=1: The short-circuit detector counter reaches, on channel y, the value programmed in the DFSDM_CHyAWSCDR registers This bit is set by hardware. It can be cleared by software using the corresponding CLRSCDF[y] bit in the DFSDM_FLTxICR register. SCDF[y] is cleared also by hardware when CHEN[y] = 0 (given channel is disabled). Note: SCDF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
    </Register>
    <Register start="+0x40C" size="0" name="DFSDM_FLT6ICR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the JOVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the ROVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence flag CLRCKABF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRCKABF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding CKABF[y] bit in the DFSDM_FLTxISR register. When the transceiver is not yet synchronized, the clock absence flag is set and cannot be cleared by CLRCKABF[y]. Note: CLRCKABF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector flag CLRSCDF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRSCDF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding SCDF[y] bit in the DFSDM_FLTxISR register Note: CLRSCDF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
    </Register>
    <Register start="+0x410" size="0" name="DFSDM_FLT6JCHGR" access="Read/Write" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group selection JCHG[y]=0: channel y is not part of the injected group JCHG[y]=1: channel y is part of the injected group If JSCAN=1, each of the selected channels is converted, one after another. The lowest channel (channel 0, if selected) is converted first and the sequence ends at the highest selected channel. If JSCAN=0, then only one channel is converted from the selected channels, and the channel selection is moved to the next channel. Writing JCHG, if JSCAN=0, resets the channel selection to the lowest selected channel. At least one channel must always be selected for the injected group. Writes causing all JCHG bits to be zero are ignored." />
    </Register>
    <Register start="+0x414" size="0" name="DFSDM_FLT6FCR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging length) from Sinc filter will be summed into one output data sample from the integrator. The output data rate from the integrator will be decreased by this number (additional data decimation ratio). This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If IOSR = 0, then the Integrator has no effect (Integrator bypass). 0- 255: The length of the Integrator in the range 1 - 256 (IOSR + 1). Defines how many samples" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio (decimation rate) number is also the decimation ratio of the output data rate from filter. This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If FOSR = 0, then the filter has no effect (filter bypass). 0 - 1023: Defines the length of the Sinc type filter in the range 1 - 1024 (FOSR = FOSR[9:0] +1). This" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order 2: Sinc2 filter type 3: Sinc3 filter type 4: Sinc4 filter type 5: Sinc5 filter type 6-7: Reserved Sincx filter type transfer function: FastSinc filter type transfer function: This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x418" size="0" name="DFSDM_FLT6JDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently converted When each conversion of a channel in the injected group finishes, JDATACH[2:0] is updated to indicate which channel was converted. Thus, JDATA[23:0] holds the data that corresponds to the channel indicated by JDATACH[2:0]." />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion data When each conversion of a channel in the injected group finishes, its resulting data is stored in this field. The data is valid when JEOCF=1. Reading this register clears the corresponding JEOCF." />
    </Register>
    <Register start="+0x41C" size="0" name="DFSDM_FLT6RDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently converted When each regular conversion finishes, RDATACH[2:0] is updated to indicate which channel was converted (because regular channel selection RCH[2:0] in DFSDM_FLTxCR1 register can be updated during regular conversion). Thus RDATA[23:0] holds the data that corresponds to the channel indicated by RDATACH[2:0]." />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending data Regular data in RDATA[23:0] was delayed due to an injected channel trigger during the conversion" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion data When each regular conversion finishes, its data is stored in this register. The data is valid when REOCF=1. Reading this register clears the corresponding REOCF." />
    </Register>
    <Register start="+0x420" size="0" name="DFSDM_FLT6AWHTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog watchdog high threshold event BKAWH[i] = 0: Break i signal is not assigned to an analog watchdog high threshold event BKAWH[i] = 1: Break i signal is assigned to an analog watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high threshold These bits are written by software to define the high threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), the higher 16 bits (AWHT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWHT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x424" size="0" name="DFSDM_FLT6AWLTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog watchdog low threshold event BKAWL[i] = 0: Break i signal is not assigned to an analog watchdog low threshold event BKAWL[i] = 1: Break i signal is assigned to an analog watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low threshold These bits are written by software to define the low threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), only the higher 16 bits (AWLT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWLT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x428" size="0" name="DFSDM_FLT6AWSR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold flag AWLTF[y]=1 indicates a low threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWLTF[y] bit in the DFSDM_FLTxAWCFR register." />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold flag AWHTF[y]=1 indicates a high threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWHTF[y] bit in the DFSDM_FLTxAWCFR register." />
    </Register>
    <Register start="+0x42C" size="0" name="DFSDM_FLT6AWCFR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold flag CLRAWLTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWLTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWLTF[y] bit in the DFSDM_FLTxAWSR register" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold flag CLRAWHTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWHTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWHTF[y] bit in the DFSDM_FLTxAWSR register" />
    </Register>
    <Register start="+0x430" size="0" name="DFSDM_FLT6EXMAX" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data channel. These bits contains information about the channel on which the data is stored into EXMAX[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum value These bits are set by hardware and indicate the highest value converted by DFSDM_FLTx. EXMAX[23:0] bits are reset to value (0x800000) by reading of this register." />
    </Register>
    <Register start="+0x434" size="0" name="DFSDM_FLT6EXMIN" access="Read/Write" reset_value="0x7FFFFF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data channel These bits contain information about the channel on which the data is stored into EXMIN[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMIN" description="Extremes detector minimum value These bits are set by hardware and indicate the lowest value converted by DFSDM_FLTx. EXMIN[23:0] bits are reset to value (0x7FFFFF) by reading of this register." />
    </Register>
    <Register start="+0x438" size="0" name="DFSDM_FLT6CNVTIMR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDMCLK The timer has an input clock from DFSDM clock (system clock fDFSDMCLK). Conversion time measurement is started on each conversion start and stopped when conversion finishes (interval between first and last serial sample). Only in case of filter bypass (FOSR[9:0] = 0) is the conversion time measurement stopped and CNVCNT[27:0] = 0. The counted time is: if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): CNVCNT = 0 (counting is stopped, conversion time: t = IOSR / fCKIN) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input (from internal ADC or from CPU/DMA write) Note: When conversion is interrupted (e.g. by disable/enable selected channel) the timer counts also this interruption time." />
    </Register>
    <Register start="+0x480" size="0" name="DFSDM_FLT7CR1" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM_FLTx enable Data which are cleared by setting DFEN=0: register DFSDM_FLTxISR is set to the reset state register DFSDM_FLTxAWSR is set to the reset state">
        <Enum name="B_0x0" start="0x0" description="DFSDM_FLTx is disabled. All conversions of given DFSDM_FLTx are stopped immediately and all DFSDM_FLTx functions are stopped." />
        <Enum name="B_0x1" start="0x1" description="DFSDM_FLTx is enabled. If DFSDM_FLTx is enabled, then DFSDM_FLTx starts operating according to its setting." />
      </BitField>
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group of channels This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect." />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to convert the channels in the injected conversion group, causing JCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; at the same time. If JCIP=1 already, then writing to JSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if JSYNC=1." />
      </BitField>
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion synchronously with the DFSDM_FLT0 JSWSTART trigger This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch an injected conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch an injected conversion in this DFSDM_FLTx at the very moment when an injected conversion is launched in DFSDM_FLT0 by its JSWSTART trigger" />
      </BitField>
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Writing JCHG if JSCAN=0 resets the channel selection to the lowest selected channel.">
        <Enum name="B_0x0" start="0x0" description="One channel conversion is performed from the injected channel group and next the selected channel from this group is selected." />
        <Enum name="B_0x1" start="0x1" description="The series of conversions for the injected group channels is executed, starting over with the lowest selected channel." />
      </BitField>
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the injected channel group This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read injected data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read injected data" />
      </BitField>
      <BitField start="8" size="5" name="JEXTSEL" description="Trigger signal selection for launching injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Note: synchronous trigger has latency up to one fDFSDMCLK clock cycle (with deterministic jitter), asynchronous trigger has latency 2-3 fDFSDMCLK clock cycles (with jitter up to 1 cycle). DFSDM_FLTx 0x00 dfsdm_jtrg0 0x01 dfsdm_jtrg1 ... 0x1E dfsdm_jtrg30 0x1F dfsdm_jtrg31 Refer to . 0x0-0x1F: Trigger inputs selected by the following table (internal or external trigger)." />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge selection for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Trigger detection is disabled" />
        <Enum name="B_0x1" start="0x1" description="Each rising edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x2" start="0x2" description="Each falling edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x3" start="0x3" description="Both rising edges and falling edges on the selected trigger make requests to launch injected conversions" />
      </BitField>
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the regular channel This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to start a conversion on the regular channel and causes RCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. If RCIP=1 already, writing to RSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if RSYNC=1." />
      </BitField>
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular conversions Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to this bit while a continuous regular conversion is already in progress stops the continuous mode immediately.">
        <Enum name="B_0x0" start="0x0" description="The regular channel is converted just once for each conversion request" />
        <Enum name="B_0x1" start="0x1" description="The regular channel is converted repeatedly after each conversion request" />
      </BitField>
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously with DFSDM_FLT0 This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch a regular conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch a regular conversion in this DFSDM_FLTx at the very moment when a regular conversion is launched in DFSDM_FLT0" />
      </BitField>
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the regular conversion This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read regular data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read regular data" />
      </BitField>
      <BitField start="24" size="3" name="RCH" description="Regular channel selection ... 7: Channel 7 is selected as the regular channel Writing these bits when RCIP=1 takes effect when the next regular conversion begins. This is especially useful in continuous mode (when RCONT=1). It also affects regular conversions which are pending (due to ongoing injected conversion).">
        <Enum name="B_0x0" start="0x0" description="Channel 0 is selected as the regular channel" />
        <Enum name="B_0x1" start="0x1" description="Channel 1 is selected as the regular channel" />
      </BitField>
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for regular conversions When converting a regular conversion in continuous mode, having enabled the fast mode causes each conversion (except the first) to execute faster than in standard mode. This bit has no effect on conversions which are not continuous. This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): t = IOSR / fCKIN (... but CNVCNT=0) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input.">
        <Enum name="B_0x0" start="0x0" description="Fast conversion mode disabled" />
        <Enum name="B_0x1" start="0x1" description="Fast conversion mode enabled" />
      </BitField>
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode select">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog on data output value (after the digital filter). The comparison is done after offset correction and shift" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog on channel transceivers value (after watchdog filter)" />
      </BitField>
    </Register>
    <Register start="+0x484" size="0" name="DFSDM_FLT7CR2" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt enable Please see the explanation of JEOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt enable Please see the explanation of REOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt enable Please see the explanation of JOVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected data overrun interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt enable Please see the explanation of ROVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular data overrun interrupt is enabled" />
      </BitField>
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt enable Please see the explanation of AWDF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog interrupt is enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt enable Please see the explanation of SCDF[7:0] in DFSDM_FLTxISR. Note: SCDIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="short-circuit detector interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="short-circuit detector interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt enable Please see the explanation of CKABF[7:0] in DFSDM_FLTxISR. Note: CKABIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="Detection of channel input clock absence interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Detection of channel input clock absence interrupt is enabled" />
      </BitField>
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel selection These bits select the input channels to be taken by the Extremes detector. EXCH[y] = 0: Extremes detector does not accept data from channel y EXCH[y] = 1: Extremes detector accepts data from channel y" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel selection These bits select the input channel to be guarded continuously by the analog watchdog. AWDCH[y] = 0: Analog watchdog is disabled on channel y AWDCH[y] = 1: Analog watchdog is enabled on channel y" />
    </Register>
    <Register start="+0x488" size="0" name="DFSDM_FLT7ISR" access="Read/Write" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxJDATAR.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion has completed and its data may be read" />
      </BitField>
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxRDATAR.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion has completed and its data may be read" />
      </BitField>
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRJOVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion overrun has occurred, which means that an injected conversion finished while JEOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. JDATAR is not affected by overruns" />
      </BitField>
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRROVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion overrun has occurred, which means that a regular conversion finished while REOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. RDATAR is not affected by overruns" />
      </BitField>
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog This bit is set by hardware. It is cleared by software by clearing all source flag bits AWHTF[7:0] and AWLTF[7:0] in DFSDM_FLTxAWSR register (by writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; into the clear bits in DFSDM_FLTxAWCFR register).">
        <Enum name="B_0x0" start="0x0" description="No Analog watchdog event occurred" />
        <Enum name="B_0x1" start="0x1" description="The analog watchdog block detected voltage which crosses the value programmed in the DFSDM_FLTxAWLTR or DFSDM_FLTxAWHTR registers." />
      </BitField>
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress status A request to start an injected conversion is ignored when JCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the injected channel group (neither by software nor by trigger) has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the injected channel group is in progress or a request for a injected conversion is pending, due either to '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; being written to JSWSTART or to a trigger detection" />
      </BitField>
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress status A request to start a regular conversion is ignored when RCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the regular channel has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the regular channel is in progress or a request for a regular conversion is pending" />
      </BitField>
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag CKABF[y]=0: Clock signal on channel y is present. CKABF[y]=1: Clock signal on channel y is not present. Given y bit is set by hardware when clock absence is detected on channel y. It is held at CKABF[y]=1 state by hardware when CHEN=0 (see DFSDM_CHyCFGR1 register). It is held at CKABF[y]=1 state by hardware when the transceiver is not yet synchronized.It can be cleared by software using the corresponding CLRCKABF[y] bit in the DFSDM_FLTxICR register. Note: CKABF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector flag SDCF[y]=0: No short-circuit detector event occurred on channel y SDCF[y]=1: The short-circuit detector counter reaches, on channel y, the value programmed in the DFSDM_CHyAWSCDR registers This bit is set by hardware. It can be cleared by software using the corresponding CLRSCDF[y] bit in the DFSDM_FLTxICR register. SCDF[y] is cleared also by hardware when CHEN[y] = 0 (given channel is disabled). Note: SCDF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
    </Register>
    <Register start="+0x48C" size="0" name="DFSDM_FLT7ICR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the JOVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the ROVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence flag CLRCKABF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRCKABF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding CKABF[y] bit in the DFSDM_FLTxISR register. When the transceiver is not yet synchronized, the clock absence flag is set and cannot be cleared by CLRCKABF[y]. Note: CLRCKABF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector flag CLRSCDF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRSCDF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding SCDF[y] bit in the DFSDM_FLTxISR register Note: CLRSCDF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
    </Register>
    <Register start="+0x490" size="0" name="DFSDM_FLT7JCHGR" access="Read/Write" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group selection JCHG[y]=0: channel y is not part of the injected group JCHG[y]=1: channel y is part of the injected group If JSCAN=1, each of the selected channels is converted, one after another. The lowest channel (channel 0, if selected) is converted first and the sequence ends at the highest selected channel. If JSCAN=0, then only one channel is converted from the selected channels, and the channel selection is moved to the next channel. Writing JCHG, if JSCAN=0, resets the channel selection to the lowest selected channel. At least one channel must always be selected for the injected group. Writes causing all JCHG bits to be zero are ignored." />
    </Register>
    <Register start="+0x494" size="0" name="DFSDM_FLT7FCR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging length) from Sinc filter will be summed into one output data sample from the integrator. The output data rate from the integrator will be decreased by this number (additional data decimation ratio). This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If IOSR = 0, then the Integrator has no effect (Integrator bypass). 0- 255: The length of the Integrator in the range 1 - 256 (IOSR + 1). Defines how many samples" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio (decimation rate) number is also the decimation ratio of the output data rate from filter. This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If FOSR = 0, then the filter has no effect (filter bypass). 0 - 1023: Defines the length of the Sinc type filter in the range 1 - 1024 (FOSR = FOSR[9:0] +1). This" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order 2: Sinc2 filter type 3: Sinc3 filter type 4: Sinc4 filter type 5: Sinc5 filter type 6-7: Reserved Sincx filter type transfer function: FastSinc filter type transfer function: This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x498" size="0" name="DFSDM_FLT7JDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently converted When each conversion of a channel in the injected group finishes, JDATACH[2:0] is updated to indicate which channel was converted. Thus, JDATA[23:0] holds the data that corresponds to the channel indicated by JDATACH[2:0]." />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion data When each conversion of a channel in the injected group finishes, its resulting data is stored in this field. The data is valid when JEOCF=1. Reading this register clears the corresponding JEOCF." />
    </Register>
    <Register start="+0x49C" size="0" name="DFSDM_FLT7RDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently converted When each regular conversion finishes, RDATACH[2:0] is updated to indicate which channel was converted (because regular channel selection RCH[2:0] in DFSDM_FLTxCR1 register can be updated during regular conversion). Thus RDATA[23:0] holds the data that corresponds to the channel indicated by RDATACH[2:0]." />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending data Regular data in RDATA[23:0] was delayed due to an injected channel trigger during the conversion" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion data When each regular conversion finishes, its data is stored in this register. The data is valid when REOCF=1. Reading this register clears the corresponding REOCF." />
    </Register>
    <Register start="+0x4A0" size="0" name="DFSDM_FLT7AWHTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog watchdog high threshold event BKAWH[i] = 0: Break i signal is not assigned to an analog watchdog high threshold event BKAWH[i] = 1: Break i signal is assigned to an analog watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high threshold These bits are written by software to define the high threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), the higher 16 bits (AWHT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWHT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x4A4" size="0" name="DFSDM_FLT7AWLTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog watchdog low threshold event BKAWL[i] = 0: Break i signal is not assigned to an analog watchdog low threshold event BKAWL[i] = 1: Break i signal is assigned to an analog watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low threshold These bits are written by software to define the low threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), only the higher 16 bits (AWLT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWLT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x4A8" size="0" name="DFSDM_FLT7AWSR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold flag AWLTF[y]=1 indicates a low threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWLTF[y] bit in the DFSDM_FLTxAWCFR register." />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold flag AWHTF[y]=1 indicates a high threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWHTF[y] bit in the DFSDM_FLTxAWCFR register." />
    </Register>
    <Register start="+0x4AC" size="0" name="DFSDM_FLT7AWCFR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold flag CLRAWLTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWLTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWLTF[y] bit in the DFSDM_FLTxAWSR register" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold flag CLRAWHTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWHTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWHTF[y] bit in the DFSDM_FLTxAWSR register" />
    </Register>
    <Register start="+0x4B0" size="0" name="DFSDM_FLT7EXMAX" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data channel. These bits contains information about the channel on which the data is stored into EXMAX[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum value These bits are set by hardware and indicate the highest value converted by DFSDM_FLTx. EXMAX[23:0] bits are reset to value (0x800000) by reading of this register." />
    </Register>
    <Register start="+0x4B4" size="0" name="DFSDM_FLT7EXMIN" access="Read/Write" reset_value="0x7FFFFF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data channel These bits contain information about the channel on which the data is stored into EXMIN[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMIN" description="Extremes detector minimum value These bits are set by hardware and indicate the lowest value converted by DFSDM_FLTx. EXMIN[23:0] bits are reset to value (0x7FFFFF) by reading of this register." />
    </Register>
    <Register start="+0x4B8" size="0" name="DFSDM_FLT7CNVTIMR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDMCLK The timer has an input clock from DFSDM clock (system clock fDFSDMCLK). Conversion time measurement is started on each conversion start and stopped when conversion finishes (interval between first and last serial sample). Only in case of filter bypass (FOSR[9:0] = 0) is the conversion time measurement stopped and CNVCNT[27:0] = 0. The counted time is: if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): CNVCNT = 0 (counting is stopped, conversion time: t = IOSR / fCKIN) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input (from internal ADC or from CPU/DMA write) Note: When conversion is interrupted (e.g. by disable/enable selected channel) the timer counts also this interruption time." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DFSDM2" start="0x58006C00" description="Digital filter for sigma delta modulators">
    <Register start="+0x0" size="0" name="DFSDM_CH0CFGR1" access="Read/Write" description="DFSDM channel 0 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel y This value can only be modified when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="SPI with rising edge to strobe data" />
        <Enum name="B_0x1" start="0x1" description="SPI with falling edge to strobe data" />
        <Enum name="B_0x2" start="0x2" description="Manchester coded input on DATINy pin: rising edge = logic 0, falling edge = logic 1" />
        <Enum name="B_0x3" start="0x3" description="Manchester coded input on DATINy pin: rising edge = logic 1, falling edge = logic 0" />
      </BitField>
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel y 2: clock coming from internal CKOUT - sampling point on each second CKOUT falling edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input rising edge). 3: clock coming from internal CKOUT output - sampling point on each second CKOUT rising edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input falling edge). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="clock coming from external CKINy input - sampling point according SITP[1:0]" />
        <Enum name="B_0x1" start="0x1" description="clock coming from internal CKOUT output - sampling point according SITP[1:0]" />
      </BitField>
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Input channel y will not be guarded by the short-circuit detector" />
        <Enum name="B_0x1" start="0x1" description="Input channel y will be continuously guarded by the short-circuit detector" />
      </BitField>
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Clock absence detector disabled on channel y" />
        <Enum name="B_0x1" start="0x1" description="Clock absence detector enabled on channel y" />
      </BitField>
      <BitField start="7" size="1" name="CHEN" description="Channel y enable If channel y is enabled, then serial data receiving is started according to the given channel setting.">
        <Enum name="B_0x0" start="0x0" description="Channel y disabled" />
        <Enum name="B_0x1" start="0x1" description="Channel y enabled" />
      </BitField>
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Channel inputs are taken from pins of the same channel y." />
        <Enum name="B_0x1" start="0x1" description="Channel inputs are taken from pins of the following channel (channel (y+1) modulo 8)." />
      </BitField>
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel y 2: Data to channel y are taken from internal DFSDM_CHyDATINR register by direct CPU/DMA write. There can be written one or two 16-bit data samples according DATPACK[1:0] bit field setting. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Data to channel y are taken from external serial inputs as 1-bit values. DFSDM_CHyDATINR register is write protected." />
        <Enum name="B_0x1" start="0x1" description="Data to channel y are taken from internal analog to digital converter ADCy+1 output register update as 16-bit values (if ADCy+1 is available). Data from ADCs are written into INDAT0[15:0] part of DFSDM_CHyDATINR register." />
      </BitField>
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHyDATINR register. first sample in INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y) To empty DFSDM_CHyDATINR register, two samples must be read by the digital filter from channel y (INDAT0[15:0] part is read as first sample and then INDAT1[15:0] part is read as next sample). 2: Dual: input data in DFSDM_CHyDATINR register are stored as two samples: first sample INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y+1) To empty DFSDM_CHyDATINR register first sample must be read by the digital filter from channel y and second sample must be read by another digital filter from channel y+1. Dual mode is available only on even channel numbers (y = 0, 2, 4, 6), for odd channel numbers (y = 1, 3, 5, 7) DFSDM_CHyDATINR is write protected. If an even channel is set to dual mode then the following odd channel must be set into standard mode (DATPACK[1:0]=0) for correct cooperation with even channel. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Standard: input data in DFSDM_CHyDATINR register are stored only in INDAT0[15:0]. To empty DFSDM_CHyDATINR register one sample must be read by the DFSDM filter from channel y." />
        <Enum name="B_0x1" start="0x1" description="Interleaved: input data in DFSDM_CHyDATINR register are stored as two samples:" />
      </BitField>
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock divider &#xc3;&#x82;&#xc2; 256 (Divider = CKOUTDIV+1). CKOUTDIV also defines the threshold for a clock absence detection. This value can only be modified when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). If DFSDMEN=0 (in DFSDM_CH0CFGR1 register) then CKOUT signal is set to low state (setting is performed one DFSDM clock cycle after DFSDMEN=0). Note: CKOUTDIV is present only in DFSDM_CH0CFGR1 register (channel y=0) 1- 255: Defines the division of system clock for the serial clock output for CKOUT signal in range 2&#xc3;&#x82;&#xc2; -">
        <Enum name="B_0x0" start="0x0" description="Output clock generation is disabled (CKOUT signal is set to low state)" />
      </BitField>
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source selection This value can be modified only when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). Note: CKOUTSRC is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="Source for output clock is from system clock" />
        <Enum name="B_0x1" start="0x1" description="Source for output clock is from audio clock" />
      </BitField>
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM interface If DFSDM interface is enabled, then it is started to operate according to enabled y channels and enabled x filters settings (CHEN bit in DFSDM_CHyCFGR1 and DFEN bit in DFSDM_FLTxCR1). Data cleared by setting DFSDMEN=0: all registers DFSDM_FLTxISR are set to reset state (x = 0..7) all registers DFSDM_FLTxAWSR are set to reset state (x = 0..7) Note: DFSDMEN is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="DFSDM interface disabled" />
        <Enum name="B_0x1" start="0x1" description="DFSDM interface enabled" />
      </BitField>
    </Register>
    <Register start="+0x4" size="0" name="DFSDM_CH0CFGR2" access="Read/Write" description="DFSDM channel 0 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel y will be performed to have final results. Bit-shift is performed before offset correction. The data shift is rounding the result to nearest integer value. The sign of shifted result is maintained (to have valid 24-bit signed format of result data). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). 0-31: Defines the shift of the data result coming from the integrator - how many bit shifts to the right" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel y For channel y, OFFSET is applied to the results of each conversion from this channel. This value is set by software." />
    </Register>
    <Register start="+0x8" size="0" name="DFSDM_CH0AWSCDR" access="Read/Write" description="DFSDM channel 0 analog watchdog and short-circuit detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for channel y These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given channel." />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for short-circuit detector on channel y BKSCD[i] = 0: Break i signal not assigned to short-circuit detector on channel y BKSCD[i] = 1: Break i signal assigned to short-circuit detector on channel y" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling ratio (decimation rate) on channel y also the decimation ratio of the analog data rate. This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). Note: If AWFOSR = 0 then the filter has no effect (filter bypass). 0 - 31: Defines the length of the Sinc type filter in the range 1 - 32 (AWFOSR + 1). This number is" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on channel y 2: Sinc2 filter type 3: Sinc3 filter type Sincx filter type transfer function: FastSinc filter type transfer function: This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0xC" size="0" name="DFSDM_CH0WDATR" access="Read/Write" description="DFSDM channel 0 watchdog filter data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog data Data converted by the analog watchdog filter for input channel y. This data is continuously converted (no trigger) for this channel, with a limited resolution (OSR=1..32/sinc order = 1..3)." />
    </Register>
    <Register start="+0x10" size="0" name="DFSDM_CH0DATINR" access="Read/Write" description="DFSDM channel 0 data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel y Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) Channel y data sample is stored into INDAT0[15:0]. If DATPACK[1:0]=1 (interleaved mode) First channel y data sample is stored into INDAT0[15:0]. Second channel y data sample is stored into INDAT1[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: Channel y data sample is stored into INDAT0[15:0]. For odd y channels: INDAT0[15:0] is write protected. See for more details. INDAT0[15:0] is in the16-bit signed format." />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel y or channel y+1 Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) INDAT0[15:0] is write protected (not used for input sample). If DATPACK[1:0]=1 (interleaved mode) Second channel y data sample is stored into INDAT1[15:0]. First channel y data sample is stored into INDAT0[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: sample in INDAT1[15:0] is automatically copied into INDAT0[15:0] of channel (y+1). For odd y channels: INDAT1[15:0] is write protected. See for more details. INDAT0[15:1] is in the16-bit signed format." />
    </Register>
    <Register start="+0x14" size="0" name="DFSDM_CH0DLYR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="Pulses to skip for input data skipping function immediately after writing to this field. Reading of PLSSKP[5:0] returns current value of pulses which will be skipped. If PLSSKP[5:0]=0 then all required data samples were already skipped. Note: User can update PLSSKP[5:0] also when PLSSKP[5:0] is not zero. 0-63: Defines the number of serial input samples that will be skipped. Skipping is applied" />
    </Register>
    <Register start="+0x20" size="0" name="DFSDM_CH1CFGR1" access="Read/Write" description="DFSDM channel 1 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel y This value can only be modified when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="SPI with rising edge to strobe data" />
        <Enum name="B_0x1" start="0x1" description="SPI with falling edge to strobe data" />
        <Enum name="B_0x2" start="0x2" description="Manchester coded input on DATINy pin: rising edge = logic 0, falling edge = logic 1" />
        <Enum name="B_0x3" start="0x3" description="Manchester coded input on DATINy pin: rising edge = logic 1, falling edge = logic 0" />
      </BitField>
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel y 2: clock coming from internal CKOUT - sampling point on each second CKOUT falling edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input rising edge). 3: clock coming from internal CKOUT output - sampling point on each second CKOUT rising edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input falling edge). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="clock coming from external CKINy input - sampling point according SITP[1:0]" />
        <Enum name="B_0x1" start="0x1" description="clock coming from internal CKOUT output - sampling point according SITP[1:0]" />
      </BitField>
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Input channel y will not be guarded by the short-circuit detector" />
        <Enum name="B_0x1" start="0x1" description="Input channel y will be continuously guarded by the short-circuit detector" />
      </BitField>
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Clock absence detector disabled on channel y" />
        <Enum name="B_0x1" start="0x1" description="Clock absence detector enabled on channel y" />
      </BitField>
      <BitField start="7" size="1" name="CHEN" description="Channel y enable If channel y is enabled, then serial data receiving is started according to the given channel setting.">
        <Enum name="B_0x0" start="0x0" description="Channel y disabled" />
        <Enum name="B_0x1" start="0x1" description="Channel y enabled" />
      </BitField>
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Channel inputs are taken from pins of the same channel y." />
        <Enum name="B_0x1" start="0x1" description="Channel inputs are taken from pins of the following channel (channel (y+1) modulo 8)." />
      </BitField>
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel y 2: Data to channel y are taken from internal DFSDM_CHyDATINR register by direct CPU/DMA write. There can be written one or two 16-bit data samples according DATPACK[1:0] bit field setting. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Data to channel y are taken from external serial inputs as 1-bit values. DFSDM_CHyDATINR register is write protected." />
        <Enum name="B_0x1" start="0x1" description="Data to channel y are taken from internal analog to digital converter ADCy+1 output register update as 16-bit values (if ADCy+1 is available). Data from ADCs are written into INDAT0[15:0] part of DFSDM_CHyDATINR register." />
      </BitField>
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHyDATINR register. first sample in INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y) To empty DFSDM_CHyDATINR register, two samples must be read by the digital filter from channel y (INDAT0[15:0] part is read as first sample and then INDAT1[15:0] part is read as next sample). 2: Dual: input data in DFSDM_CHyDATINR register are stored as two samples: first sample INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y+1) To empty DFSDM_CHyDATINR register first sample must be read by the digital filter from channel y and second sample must be read by another digital filter from channel y+1. Dual mode is available only on even channel numbers (y = 0, 2, 4, 6), for odd channel numbers (y = 1, 3, 5, 7) DFSDM_CHyDATINR is write protected. If an even channel is set to dual mode then the following odd channel must be set into standard mode (DATPACK[1:0]=0) for correct cooperation with even channel. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Standard: input data in DFSDM_CHyDATINR register are stored only in INDAT0[15:0]. To empty DFSDM_CHyDATINR register one sample must be read by the DFSDM filter from channel y." />
        <Enum name="B_0x1" start="0x1" description="Interleaved: input data in DFSDM_CHyDATINR register are stored as two samples:" />
      </BitField>
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock divider &#xc3;&#x82;&#xc2; 256 (Divider = CKOUTDIV+1). CKOUTDIV also defines the threshold for a clock absence detection. This value can only be modified when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). If DFSDMEN=0 (in DFSDM_CH0CFGR1 register) then CKOUT signal is set to low state (setting is performed one DFSDM clock cycle after DFSDMEN=0). Note: CKOUTDIV is present only in DFSDM_CH0CFGR1 register (channel y=0) 1- 255: Defines the division of system clock for the serial clock output for CKOUT signal in range 2&#xc3;&#x82;&#xc2; -">
        <Enum name="B_0x0" start="0x0" description="Output clock generation is disabled (CKOUT signal is set to low state)" />
      </BitField>
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source selection This value can be modified only when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). Note: CKOUTSRC is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="Source for output clock is from system clock" />
        <Enum name="B_0x1" start="0x1" description="Source for output clock is from audio clock" />
      </BitField>
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM interface If DFSDM interface is enabled, then it is started to operate according to enabled y channels and enabled x filters settings (CHEN bit in DFSDM_CHyCFGR1 and DFEN bit in DFSDM_FLTxCR1). Data cleared by setting DFSDMEN=0: all registers DFSDM_FLTxISR are set to reset state (x = 0..7) all registers DFSDM_FLTxAWSR are set to reset state (x = 0..7) Note: DFSDMEN is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="DFSDM interface disabled" />
        <Enum name="B_0x1" start="0x1" description="DFSDM interface enabled" />
      </BitField>
    </Register>
    <Register start="+0x24" size="0" name="DFSDM_CH1CFGR2" access="Read/Write" description="DFSDM channel 1 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel y will be performed to have final results. Bit-shift is performed before offset correction. The data shift is rounding the result to nearest integer value. The sign of shifted result is maintained (to have valid 24-bit signed format of result data). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). 0-31: Defines the shift of the data result coming from the integrator - how many bit shifts to the right" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel y For channel y, OFFSET is applied to the results of each conversion from this channel. This value is set by software." />
    </Register>
    <Register start="+0x28" size="0" name="DFSDM_CH1AWSCDR" access="Read/Write" description="DFSDM channel 1 analog watchdog and short-circuit detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for channel y These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given channel." />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for short-circuit detector on channel y BKSCD[i] = 0: Break i signal not assigned to short-circuit detector on channel y BKSCD[i] = 1: Break i signal assigned to short-circuit detector on channel y" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling ratio (decimation rate) on channel y also the decimation ratio of the analog data rate. This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). Note: If AWFOSR = 0 then the filter has no effect (filter bypass). 0 - 31: Defines the length of the Sinc type filter in the range 1 - 32 (AWFOSR + 1). This number is" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on channel y 2: Sinc2 filter type 3: Sinc3 filter type Sincx filter type transfer function: FastSinc filter type transfer function: This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="0" name="DFSDM_CH1WDATR" access="Read/Write" description="DFSDM channel 1 watchdog filter data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog data Data converted by the analog watchdog filter for input channel y. This data is continuously converted (no trigger) for this channel, with a limited resolution (OSR=1..32/sinc order = 1..3)." />
    </Register>
    <Register start="+0x30" size="0" name="DFSDM_CH1DATINR" access="Read/Write" description="DFSDM channel 1 data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel y Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) Channel y data sample is stored into INDAT0[15:0]. If DATPACK[1:0]=1 (interleaved mode) First channel y data sample is stored into INDAT0[15:0]. Second channel y data sample is stored into INDAT1[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: Channel y data sample is stored into INDAT0[15:0]. For odd y channels: INDAT0[15:0] is write protected. See for more details. INDAT0[15:0] is in the16-bit signed format." />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel y or channel y+1 Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) INDAT0[15:0] is write protected (not used for input sample). If DATPACK[1:0]=1 (interleaved mode) Second channel y data sample is stored into INDAT1[15:0]. First channel y data sample is stored into INDAT0[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: sample in INDAT1[15:0] is automatically copied into INDAT0[15:0] of channel (y+1). For odd y channels: INDAT1[15:0] is write protected. See for more details. INDAT0[15:1] is in the16-bit signed format." />
    </Register>
    <Register start="+0x34" size="0" name="DFSDM_CH1DLYR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="Pulses to skip for input data skipping function immediately after writing to this field. Reading of PLSSKP[5:0] returns current value of pulses which will be skipped. If PLSSKP[5:0]=0 then all required data samples were already skipped. Note: User can update PLSSKP[5:0] also when PLSSKP[5:0] is not zero. 0-63: Defines the number of serial input samples that will be skipped. Skipping is applied" />
    </Register>
    <Register start="+0x40" size="0" name="DFSDM_CH2CFGR1" access="Read/Write" description="DFSDM channel 2 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel y This value can only be modified when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="SPI with rising edge to strobe data" />
        <Enum name="B_0x1" start="0x1" description="SPI with falling edge to strobe data" />
        <Enum name="B_0x2" start="0x2" description="Manchester coded input on DATINy pin: rising edge = logic 0, falling edge = logic 1" />
        <Enum name="B_0x3" start="0x3" description="Manchester coded input on DATINy pin: rising edge = logic 1, falling edge = logic 0" />
      </BitField>
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel y 2: clock coming from internal CKOUT - sampling point on each second CKOUT falling edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input rising edge). 3: clock coming from internal CKOUT output - sampling point on each second CKOUT rising edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input falling edge). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="clock coming from external CKINy input - sampling point according SITP[1:0]" />
        <Enum name="B_0x1" start="0x1" description="clock coming from internal CKOUT output - sampling point according SITP[1:0]" />
      </BitField>
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Input channel y will not be guarded by the short-circuit detector" />
        <Enum name="B_0x1" start="0x1" description="Input channel y will be continuously guarded by the short-circuit detector" />
      </BitField>
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Clock absence detector disabled on channel y" />
        <Enum name="B_0x1" start="0x1" description="Clock absence detector enabled on channel y" />
      </BitField>
      <BitField start="7" size="1" name="CHEN" description="Channel y enable If channel y is enabled, then serial data receiving is started according to the given channel setting.">
        <Enum name="B_0x0" start="0x0" description="Channel y disabled" />
        <Enum name="B_0x1" start="0x1" description="Channel y enabled" />
      </BitField>
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Channel inputs are taken from pins of the same channel y." />
        <Enum name="B_0x1" start="0x1" description="Channel inputs are taken from pins of the following channel (channel (y+1) modulo 8)." />
      </BitField>
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel y 2: Data to channel y are taken from internal DFSDM_CHyDATINR register by direct CPU/DMA write. There can be written one or two 16-bit data samples according DATPACK[1:0] bit field setting. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Data to channel y are taken from external serial inputs as 1-bit values. DFSDM_CHyDATINR register is write protected." />
        <Enum name="B_0x1" start="0x1" description="Data to channel y are taken from internal analog to digital converter ADCy+1 output register update as 16-bit values (if ADCy+1 is available). Data from ADCs are written into INDAT0[15:0] part of DFSDM_CHyDATINR register." />
      </BitField>
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHyDATINR register. first sample in INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y) To empty DFSDM_CHyDATINR register, two samples must be read by the digital filter from channel y (INDAT0[15:0] part is read as first sample and then INDAT1[15:0] part is read as next sample). 2: Dual: input data in DFSDM_CHyDATINR register are stored as two samples: first sample INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y+1) To empty DFSDM_CHyDATINR register first sample must be read by the digital filter from channel y and second sample must be read by another digital filter from channel y+1. Dual mode is available only on even channel numbers (y = 0, 2, 4, 6), for odd channel numbers (y = 1, 3, 5, 7) DFSDM_CHyDATINR is write protected. If an even channel is set to dual mode then the following odd channel must be set into standard mode (DATPACK[1:0]=0) for correct cooperation with even channel. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Standard: input data in DFSDM_CHyDATINR register are stored only in INDAT0[15:0]. To empty DFSDM_CHyDATINR register one sample must be read by the DFSDM filter from channel y." />
        <Enum name="B_0x1" start="0x1" description="Interleaved: input data in DFSDM_CHyDATINR register are stored as two samples:" />
      </BitField>
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock divider &#xc3;&#x82;&#xc2; 256 (Divider = CKOUTDIV+1). CKOUTDIV also defines the threshold for a clock absence detection. This value can only be modified when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). If DFSDMEN=0 (in DFSDM_CH0CFGR1 register) then CKOUT signal is set to low state (setting is performed one DFSDM clock cycle after DFSDMEN=0). Note: CKOUTDIV is present only in DFSDM_CH0CFGR1 register (channel y=0) 1- 255: Defines the division of system clock for the serial clock output for CKOUT signal in range 2&#xc3;&#x82;&#xc2; -">
        <Enum name="B_0x0" start="0x0" description="Output clock generation is disabled (CKOUT signal is set to low state)" />
      </BitField>
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source selection This value can be modified only when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). Note: CKOUTSRC is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="Source for output clock is from system clock" />
        <Enum name="B_0x1" start="0x1" description="Source for output clock is from audio clock" />
      </BitField>
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM interface If DFSDM interface is enabled, then it is started to operate according to enabled y channels and enabled x filters settings (CHEN bit in DFSDM_CHyCFGR1 and DFEN bit in DFSDM_FLTxCR1). Data cleared by setting DFSDMEN=0: all registers DFSDM_FLTxISR are set to reset state (x = 0..7) all registers DFSDM_FLTxAWSR are set to reset state (x = 0..7) Note: DFSDMEN is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="DFSDM interface disabled" />
        <Enum name="B_0x1" start="0x1" description="DFSDM interface enabled" />
      </BitField>
    </Register>
    <Register start="+0x44" size="0" name="DFSDM_CH2CFGR2" access="Read/Write" description="DFSDM channel 2 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel y will be performed to have final results. Bit-shift is performed before offset correction. The data shift is rounding the result to nearest integer value. The sign of shifted result is maintained (to have valid 24-bit signed format of result data). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). 0-31: Defines the shift of the data result coming from the integrator - how many bit shifts to the right" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel y For channel y, OFFSET is applied to the results of each conversion from this channel. This value is set by software." />
    </Register>
    <Register start="+0x48" size="0" name="DFSDM_CH2AWSCDR" access="Read/Write" description="DFSDM channel 2 analog watchdog and short-circuit detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for channel y These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given channel." />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for short-circuit detector on channel y BKSCD[i] = 0: Break i signal not assigned to short-circuit detector on channel y BKSCD[i] = 1: Break i signal assigned to short-circuit detector on channel y" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling ratio (decimation rate) on channel y also the decimation ratio of the analog data rate. This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). Note: If AWFOSR = 0 then the filter has no effect (filter bypass). 0 - 31: Defines the length of the Sinc type filter in the range 1 - 32 (AWFOSR + 1). This number is" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on channel y 2: Sinc2 filter type 3: Sinc3 filter type Sincx filter type transfer function: FastSinc filter type transfer function: This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x4C" size="0" name="DFSDM_CH2WDATR" access="Read/Write" description="DFSDM channel 2 watchdog filter data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog data Data converted by the analog watchdog filter for input channel y. This data is continuously converted (no trigger) for this channel, with a limited resolution (OSR=1..32/sinc order = 1..3)." />
    </Register>
    <Register start="+0x50" size="0" name="DFSDM_CH2DATINR" access="Read/Write" description="DFSDM channel 2 data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel y Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) Channel y data sample is stored into INDAT0[15:0]. If DATPACK[1:0]=1 (interleaved mode) First channel y data sample is stored into INDAT0[15:0]. Second channel y data sample is stored into INDAT1[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: Channel y data sample is stored into INDAT0[15:0]. For odd y channels: INDAT0[15:0] is write protected. See for more details. INDAT0[15:0] is in the16-bit signed format." />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel y or channel y+1 Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) INDAT0[15:0] is write protected (not used for input sample). If DATPACK[1:0]=1 (interleaved mode) Second channel y data sample is stored into INDAT1[15:0]. First channel y data sample is stored into INDAT0[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: sample in INDAT1[15:0] is automatically copied into INDAT0[15:0] of channel (y+1). For odd y channels: INDAT1[15:0] is write protected. See for more details. INDAT0[15:1] is in the16-bit signed format." />
    </Register>
    <Register start="+0x54" size="0" name="DFSDM_CH2DLYR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="Pulses to skip for input data skipping function immediately after writing to this field. Reading of PLSSKP[5:0] returns current value of pulses which will be skipped. If PLSSKP[5:0]=0 then all required data samples were already skipped. Note: User can update PLSSKP[5:0] also when PLSSKP[5:0] is not zero. 0-63: Defines the number of serial input samples that will be skipped. Skipping is applied" />
    </Register>
    <Register start="+0x60" size="0" name="DFSDM_CH3CFGR1" access="Read/Write" description="DFSDM channel 3 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel y This value can only be modified when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="SPI with rising edge to strobe data" />
        <Enum name="B_0x1" start="0x1" description="SPI with falling edge to strobe data" />
        <Enum name="B_0x2" start="0x2" description="Manchester coded input on DATINy pin: rising edge = logic 0, falling edge = logic 1" />
        <Enum name="B_0x3" start="0x3" description="Manchester coded input on DATINy pin: rising edge = logic 1, falling edge = logic 0" />
      </BitField>
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel y 2: clock coming from internal CKOUT - sampling point on each second CKOUT falling edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input rising edge). 3: clock coming from internal CKOUT output - sampling point on each second CKOUT rising edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input falling edge). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="clock coming from external CKINy input - sampling point according SITP[1:0]" />
        <Enum name="B_0x1" start="0x1" description="clock coming from internal CKOUT output - sampling point according SITP[1:0]" />
      </BitField>
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Input channel y will not be guarded by the short-circuit detector" />
        <Enum name="B_0x1" start="0x1" description="Input channel y will be continuously guarded by the short-circuit detector" />
      </BitField>
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Clock absence detector disabled on channel y" />
        <Enum name="B_0x1" start="0x1" description="Clock absence detector enabled on channel y" />
      </BitField>
      <BitField start="7" size="1" name="CHEN" description="Channel y enable If channel y is enabled, then serial data receiving is started according to the given channel setting.">
        <Enum name="B_0x0" start="0x0" description="Channel y disabled" />
        <Enum name="B_0x1" start="0x1" description="Channel y enabled" />
      </BitField>
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Channel inputs are taken from pins of the same channel y." />
        <Enum name="B_0x1" start="0x1" description="Channel inputs are taken from pins of the following channel (channel (y+1) modulo 8)." />
      </BitField>
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel y 2: Data to channel y are taken from internal DFSDM_CHyDATINR register by direct CPU/DMA write. There can be written one or two 16-bit data samples according DATPACK[1:0] bit field setting. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Data to channel y are taken from external serial inputs as 1-bit values. DFSDM_CHyDATINR register is write protected." />
        <Enum name="B_0x1" start="0x1" description="Data to channel y are taken from internal analog to digital converter ADCy+1 output register update as 16-bit values (if ADCy+1 is available). Data from ADCs are written into INDAT0[15:0] part of DFSDM_CHyDATINR register." />
      </BitField>
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHyDATINR register. first sample in INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y) To empty DFSDM_CHyDATINR register, two samples must be read by the digital filter from channel y (INDAT0[15:0] part is read as first sample and then INDAT1[15:0] part is read as next sample). 2: Dual: input data in DFSDM_CHyDATINR register are stored as two samples: first sample INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y+1) To empty DFSDM_CHyDATINR register first sample must be read by the digital filter from channel y and second sample must be read by another digital filter from channel y+1. Dual mode is available only on even channel numbers (y = 0, 2, 4, 6), for odd channel numbers (y = 1, 3, 5, 7) DFSDM_CHyDATINR is write protected. If an even channel is set to dual mode then the following odd channel must be set into standard mode (DATPACK[1:0]=0) for correct cooperation with even channel. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Standard: input data in DFSDM_CHyDATINR register are stored only in INDAT0[15:0]. To empty DFSDM_CHyDATINR register one sample must be read by the DFSDM filter from channel y." />
        <Enum name="B_0x1" start="0x1" description="Interleaved: input data in DFSDM_CHyDATINR register are stored as two samples:" />
      </BitField>
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock divider &#xc3;&#x82;&#xc2; 256 (Divider = CKOUTDIV+1). CKOUTDIV also defines the threshold for a clock absence detection. This value can only be modified when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). If DFSDMEN=0 (in DFSDM_CH0CFGR1 register) then CKOUT signal is set to low state (setting is performed one DFSDM clock cycle after DFSDMEN=0). Note: CKOUTDIV is present only in DFSDM_CH0CFGR1 register (channel y=0) 1- 255: Defines the division of system clock for the serial clock output for CKOUT signal in range 2&#xc3;&#x82;&#xc2; -">
        <Enum name="B_0x0" start="0x0" description="Output clock generation is disabled (CKOUT signal is set to low state)" />
      </BitField>
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source selection This value can be modified only when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). Note: CKOUTSRC is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="Source for output clock is from system clock" />
        <Enum name="B_0x1" start="0x1" description="Source for output clock is from audio clock" />
      </BitField>
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM interface If DFSDM interface is enabled, then it is started to operate according to enabled y channels and enabled x filters settings (CHEN bit in DFSDM_CHyCFGR1 and DFEN bit in DFSDM_FLTxCR1). Data cleared by setting DFSDMEN=0: all registers DFSDM_FLTxISR are set to reset state (x = 0..7) all registers DFSDM_FLTxAWSR are set to reset state (x = 0..7) Note: DFSDMEN is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="DFSDM interface disabled" />
        <Enum name="B_0x1" start="0x1" description="DFSDM interface enabled" />
      </BitField>
    </Register>
    <Register start="+0x64" size="0" name="DFSDM_CH3CFGR2" access="Read/Write" description="DFSDM channel 3 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel y will be performed to have final results. Bit-shift is performed before offset correction. The data shift is rounding the result to nearest integer value. The sign of shifted result is maintained (to have valid 24-bit signed format of result data). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). 0-31: Defines the shift of the data result coming from the integrator - how many bit shifts to the right" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel y For channel y, OFFSET is applied to the results of each conversion from this channel. This value is set by software." />
    </Register>
    <Register start="+0x68" size="0" name="DFSDM_CH3AWSCDR" access="Read/Write" description="DFSDM channel 3 analog watchdog and short-circuit detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for channel y These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given channel." />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for short-circuit detector on channel y BKSCD[i] = 0: Break i signal not assigned to short-circuit detector on channel y BKSCD[i] = 1: Break i signal assigned to short-circuit detector on channel y" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling ratio (decimation rate) on channel y also the decimation ratio of the analog data rate. This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). Note: If AWFOSR = 0 then the filter has no effect (filter bypass). 0 - 31: Defines the length of the Sinc type filter in the range 1 - 32 (AWFOSR + 1). This number is" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on channel y 2: Sinc2 filter type 3: Sinc3 filter type Sincx filter type transfer function: FastSinc filter type transfer function: This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x6C" size="0" name="DFSDM_CH3WDATR" access="Read/Write" description="DFSDM channel 3 watchdog filter data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog data Data converted by the analog watchdog filter for input channel y. This data is continuously converted (no trigger) for this channel, with a limited resolution (OSR=1..32/sinc order = 1..3)." />
    </Register>
    <Register start="+0x70" size="0" name="DFSDM_CH3DATINR" access="Read/Write" description="DFSDM channel 3 data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel y Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) Channel y data sample is stored into INDAT0[15:0]. If DATPACK[1:0]=1 (interleaved mode) First channel y data sample is stored into INDAT0[15:0]. Second channel y data sample is stored into INDAT1[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: Channel y data sample is stored into INDAT0[15:0]. For odd y channels: INDAT0[15:0] is write protected. See for more details. INDAT0[15:0] is in the16-bit signed format." />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel y or channel y+1 Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) INDAT0[15:0] is write protected (not used for input sample). If DATPACK[1:0]=1 (interleaved mode) Second channel y data sample is stored into INDAT1[15:0]. First channel y data sample is stored into INDAT0[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: sample in INDAT1[15:0] is automatically copied into INDAT0[15:0] of channel (y+1). For odd y channels: INDAT1[15:0] is write protected. See for more details. INDAT0[15:1] is in the16-bit signed format." />
    </Register>
    <Register start="+0x74" size="0" name="DFSDM_CH3DLYR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="Pulses to skip for input data skipping function immediately after writing to this field. Reading of PLSSKP[5:0] returns current value of pulses which will be skipped. If PLSSKP[5:0]=0 then all required data samples were already skipped. Note: User can update PLSSKP[5:0] also when PLSSKP[5:0] is not zero. 0-63: Defines the number of serial input samples that will be skipped. Skipping is applied" />
    </Register>
    <Register start="+0x80" size="0" name="DFSDM_CH4CFGR1" access="Read/Write" description="DFSDM channel 4 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel y This value can only be modified when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="SPI with rising edge to strobe data" />
        <Enum name="B_0x1" start="0x1" description="SPI with falling edge to strobe data" />
        <Enum name="B_0x2" start="0x2" description="Manchester coded input on DATINy pin: rising edge = logic 0, falling edge = logic 1" />
        <Enum name="B_0x3" start="0x3" description="Manchester coded input on DATINy pin: rising edge = logic 1, falling edge = logic 0" />
      </BitField>
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel y 2: clock coming from internal CKOUT - sampling point on each second CKOUT falling edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input rising edge). 3: clock coming from internal CKOUT output - sampling point on each second CKOUT rising edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input falling edge). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="clock coming from external CKINy input - sampling point according SITP[1:0]" />
        <Enum name="B_0x1" start="0x1" description="clock coming from internal CKOUT output - sampling point according SITP[1:0]" />
      </BitField>
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Input channel y will not be guarded by the short-circuit detector" />
        <Enum name="B_0x1" start="0x1" description="Input channel y will be continuously guarded by the short-circuit detector" />
      </BitField>
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Clock absence detector disabled on channel y" />
        <Enum name="B_0x1" start="0x1" description="Clock absence detector enabled on channel y" />
      </BitField>
      <BitField start="7" size="1" name="CHEN" description="Channel y enable If channel y is enabled, then serial data receiving is started according to the given channel setting.">
        <Enum name="B_0x0" start="0x0" description="Channel y disabled" />
        <Enum name="B_0x1" start="0x1" description="Channel y enabled" />
      </BitField>
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Channel inputs are taken from pins of the same channel y." />
        <Enum name="B_0x1" start="0x1" description="Channel inputs are taken from pins of the following channel (channel (y+1) modulo 8)." />
      </BitField>
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel y 2: Data to channel y are taken from internal DFSDM_CHyDATINR register by direct CPU/DMA write. There can be written one or two 16-bit data samples according DATPACK[1:0] bit field setting. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Data to channel y are taken from external serial inputs as 1-bit values. DFSDM_CHyDATINR register is write protected." />
        <Enum name="B_0x1" start="0x1" description="Data to channel y are taken from internal analog to digital converter ADCy+1 output register update as 16-bit values (if ADCy+1 is available). Data from ADCs are written into INDAT0[15:0] part of DFSDM_CHyDATINR register." />
      </BitField>
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHyDATINR register. first sample in INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y) To empty DFSDM_CHyDATINR register, two samples must be read by the digital filter from channel y (INDAT0[15:0] part is read as first sample and then INDAT1[15:0] part is read as next sample). 2: Dual: input data in DFSDM_CHyDATINR register are stored as two samples: first sample INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y+1) To empty DFSDM_CHyDATINR register first sample must be read by the digital filter from channel y and second sample must be read by another digital filter from channel y+1. Dual mode is available only on even channel numbers (y = 0, 2, 4, 6), for odd channel numbers (y = 1, 3, 5, 7) DFSDM_CHyDATINR is write protected. If an even channel is set to dual mode then the following odd channel must be set into standard mode (DATPACK[1:0]=0) for correct cooperation with even channel. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Standard: input data in DFSDM_CHyDATINR register are stored only in INDAT0[15:0]. To empty DFSDM_CHyDATINR register one sample must be read by the DFSDM filter from channel y." />
        <Enum name="B_0x1" start="0x1" description="Interleaved: input data in DFSDM_CHyDATINR register are stored as two samples:" />
      </BitField>
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock divider &#xc3;&#x82;&#xc2; 256 (Divider = CKOUTDIV+1). CKOUTDIV also defines the threshold for a clock absence detection. This value can only be modified when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). If DFSDMEN=0 (in DFSDM_CH0CFGR1 register) then CKOUT signal is set to low state (setting is performed one DFSDM clock cycle after DFSDMEN=0). Note: CKOUTDIV is present only in DFSDM_CH0CFGR1 register (channel y=0) 1- 255: Defines the division of system clock for the serial clock output for CKOUT signal in range 2&#xc3;&#x82;&#xc2; -">
        <Enum name="B_0x0" start="0x0" description="Output clock generation is disabled (CKOUT signal is set to low state)" />
      </BitField>
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source selection This value can be modified only when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). Note: CKOUTSRC is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="Source for output clock is from system clock" />
        <Enum name="B_0x1" start="0x1" description="Source for output clock is from audio clock" />
      </BitField>
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM interface If DFSDM interface is enabled, then it is started to operate according to enabled y channels and enabled x filters settings (CHEN bit in DFSDM_CHyCFGR1 and DFEN bit in DFSDM_FLTxCR1). Data cleared by setting DFSDMEN=0: all registers DFSDM_FLTxISR are set to reset state (x = 0..7) all registers DFSDM_FLTxAWSR are set to reset state (x = 0..7) Note: DFSDMEN is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="DFSDM interface disabled" />
        <Enum name="B_0x1" start="0x1" description="DFSDM interface enabled" />
      </BitField>
    </Register>
    <Register start="+0x84" size="0" name="DFSDM_CH4CFGR2" access="Read/Write" description="DFSDM channel 4 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel y will be performed to have final results. Bit-shift is performed before offset correction. The data shift is rounding the result to nearest integer value. The sign of shifted result is maintained (to have valid 24-bit signed format of result data). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). 0-31: Defines the shift of the data result coming from the integrator - how many bit shifts to the right" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel y For channel y, OFFSET is applied to the results of each conversion from this channel. This value is set by software." />
    </Register>
    <Register start="+0x88" size="0" name="DFSDM_CH4AWSCDR" access="Read/Write" description="DFSDM channel 4 analog watchdog and short-circuit detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for channel y These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given channel." />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for short-circuit detector on channel y BKSCD[i] = 0: Break i signal not assigned to short-circuit detector on channel y BKSCD[i] = 1: Break i signal assigned to short-circuit detector on channel y" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling ratio (decimation rate) on channel y also the decimation ratio of the analog data rate. This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). Note: If AWFOSR = 0 then the filter has no effect (filter bypass). 0 - 31: Defines the length of the Sinc type filter in the range 1 - 32 (AWFOSR + 1). This number is" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on channel y 2: Sinc2 filter type 3: Sinc3 filter type Sincx filter type transfer function: FastSinc filter type transfer function: This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x8C" size="0" name="DFSDM_CH4WDATR" access="Read/Write" description="DFSDM channel 4 watchdog filter data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog data Data converted by the analog watchdog filter for input channel y. This data is continuously converted (no trigger) for this channel, with a limited resolution (OSR=1..32/sinc order = 1..3)." />
    </Register>
    <Register start="+0x90" size="0" name="DFSDM_CH4DATINR" access="Read/Write" description="DFSDM channel 4 data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel y Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) Channel y data sample is stored into INDAT0[15:0]. If DATPACK[1:0]=1 (interleaved mode) First channel y data sample is stored into INDAT0[15:0]. Second channel y data sample is stored into INDAT1[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: Channel y data sample is stored into INDAT0[15:0]. For odd y channels: INDAT0[15:0] is write protected. See for more details. INDAT0[15:0] is in the16-bit signed format." />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel y or channel y+1 Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) INDAT0[15:0] is write protected (not used for input sample). If DATPACK[1:0]=1 (interleaved mode) Second channel y data sample is stored into INDAT1[15:0]. First channel y data sample is stored into INDAT0[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: sample in INDAT1[15:0] is automatically copied into INDAT0[15:0] of channel (y+1). For odd y channels: INDAT1[15:0] is write protected. See for more details. INDAT0[15:1] is in the16-bit signed format." />
    </Register>
    <Register start="+0x94" size="0" name="DFSDM_CH4DLYR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="Pulses to skip for input data skipping function immediately after writing to this field. Reading of PLSSKP[5:0] returns current value of pulses which will be skipped. If PLSSKP[5:0]=0 then all required data samples were already skipped. Note: User can update PLSSKP[5:0] also when PLSSKP[5:0] is not zero. 0-63: Defines the number of serial input samples that will be skipped. Skipping is applied" />
    </Register>
    <Register start="+0xA0" size="0" name="DFSDM_CH5CFGR1" access="Read/Write" description="DFSDM channel 5 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel y This value can only be modified when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="SPI with rising edge to strobe data" />
        <Enum name="B_0x1" start="0x1" description="SPI with falling edge to strobe data" />
        <Enum name="B_0x2" start="0x2" description="Manchester coded input on DATINy pin: rising edge = logic 0, falling edge = logic 1" />
        <Enum name="B_0x3" start="0x3" description="Manchester coded input on DATINy pin: rising edge = logic 1, falling edge = logic 0" />
      </BitField>
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel y 2: clock coming from internal CKOUT - sampling point on each second CKOUT falling edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input rising edge). 3: clock coming from internal CKOUT output - sampling point on each second CKOUT rising edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input falling edge). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="clock coming from external CKINy input - sampling point according SITP[1:0]" />
        <Enum name="B_0x1" start="0x1" description="clock coming from internal CKOUT output - sampling point according SITP[1:0]" />
      </BitField>
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Input channel y will not be guarded by the short-circuit detector" />
        <Enum name="B_0x1" start="0x1" description="Input channel y will be continuously guarded by the short-circuit detector" />
      </BitField>
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Clock absence detector disabled on channel y" />
        <Enum name="B_0x1" start="0x1" description="Clock absence detector enabled on channel y" />
      </BitField>
      <BitField start="7" size="1" name="CHEN" description="Channel y enable If channel y is enabled, then serial data receiving is started according to the given channel setting.">
        <Enum name="B_0x0" start="0x0" description="Channel y disabled" />
        <Enum name="B_0x1" start="0x1" description="Channel y enabled" />
      </BitField>
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Channel inputs are taken from pins of the same channel y." />
        <Enum name="B_0x1" start="0x1" description="Channel inputs are taken from pins of the following channel (channel (y+1) modulo 8)." />
      </BitField>
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel y 2: Data to channel y are taken from internal DFSDM_CHyDATINR register by direct CPU/DMA write. There can be written one or two 16-bit data samples according DATPACK[1:0] bit field setting. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Data to channel y are taken from external serial inputs as 1-bit values. DFSDM_CHyDATINR register is write protected." />
        <Enum name="B_0x1" start="0x1" description="Data to channel y are taken from internal analog to digital converter ADCy+1 output register update as 16-bit values (if ADCy+1 is available). Data from ADCs are written into INDAT0[15:0] part of DFSDM_CHyDATINR register." />
      </BitField>
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHyDATINR register. first sample in INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y) To empty DFSDM_CHyDATINR register, two samples must be read by the digital filter from channel y (INDAT0[15:0] part is read as first sample and then INDAT1[15:0] part is read as next sample). 2: Dual: input data in DFSDM_CHyDATINR register are stored as two samples: first sample INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y+1) To empty DFSDM_CHyDATINR register first sample must be read by the digital filter from channel y and second sample must be read by another digital filter from channel y+1. Dual mode is available only on even channel numbers (y = 0, 2, 4, 6), for odd channel numbers (y = 1, 3, 5, 7) DFSDM_CHyDATINR is write protected. If an even channel is set to dual mode then the following odd channel must be set into standard mode (DATPACK[1:0]=0) for correct cooperation with even channel. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Standard: input data in DFSDM_CHyDATINR register are stored only in INDAT0[15:0]. To empty DFSDM_CHyDATINR register one sample must be read by the DFSDM filter from channel y." />
        <Enum name="B_0x1" start="0x1" description="Interleaved: input data in DFSDM_CHyDATINR register are stored as two samples:" />
      </BitField>
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock divider &#xc3;&#x82;&#xc2; 256 (Divider = CKOUTDIV+1). CKOUTDIV also defines the threshold for a clock absence detection. This value can only be modified when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). If DFSDMEN=0 (in DFSDM_CH0CFGR1 register) then CKOUT signal is set to low state (setting is performed one DFSDM clock cycle after DFSDMEN=0). Note: CKOUTDIV is present only in DFSDM_CH0CFGR1 register (channel y=0) 1- 255: Defines the division of system clock for the serial clock output for CKOUT signal in range 2&#xc3;&#x82;&#xc2; -">
        <Enum name="B_0x0" start="0x0" description="Output clock generation is disabled (CKOUT signal is set to low state)" />
      </BitField>
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source selection This value can be modified only when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). Note: CKOUTSRC is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="Source for output clock is from system clock" />
        <Enum name="B_0x1" start="0x1" description="Source for output clock is from audio clock" />
      </BitField>
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM interface If DFSDM interface is enabled, then it is started to operate according to enabled y channels and enabled x filters settings (CHEN bit in DFSDM_CHyCFGR1 and DFEN bit in DFSDM_FLTxCR1). Data cleared by setting DFSDMEN=0: all registers DFSDM_FLTxISR are set to reset state (x = 0..7) all registers DFSDM_FLTxAWSR are set to reset state (x = 0..7) Note: DFSDMEN is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="DFSDM interface disabled" />
        <Enum name="B_0x1" start="0x1" description="DFSDM interface enabled" />
      </BitField>
    </Register>
    <Register start="+0xA4" size="0" name="DFSDM_CH5CFGR2" access="Read/Write" description="DFSDM channel 5 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel y will be performed to have final results. Bit-shift is performed before offset correction. The data shift is rounding the result to nearest integer value. The sign of shifted result is maintained (to have valid 24-bit signed format of result data). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). 0-31: Defines the shift of the data result coming from the integrator - how many bit shifts to the right" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel y For channel y, OFFSET is applied to the results of each conversion from this channel. This value is set by software." />
    </Register>
    <Register start="+0xA8" size="0" name="DFSDM_CH5AWSCDR" access="Read/Write" description="DFSDM channel 5 analog watchdog and short-circuit detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for channel y These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given channel." />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for short-circuit detector on channel y BKSCD[i] = 0: Break i signal not assigned to short-circuit detector on channel y BKSCD[i] = 1: Break i signal assigned to short-circuit detector on channel y" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling ratio (decimation rate) on channel y also the decimation ratio of the analog data rate. This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). Note: If AWFOSR = 0 then the filter has no effect (filter bypass). 0 - 31: Defines the length of the Sinc type filter in the range 1 - 32 (AWFOSR + 1). This number is" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on channel y 2: Sinc2 filter type 3: Sinc3 filter type Sincx filter type transfer function: FastSinc filter type transfer function: This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0xAC" size="0" name="DFSDM_CH5WDATR" access="Read/Write" description="DFSDM channel 5 watchdog filter data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog data Data converted by the analog watchdog filter for input channel y. This data is continuously converted (no trigger) for this channel, with a limited resolution (OSR=1..32/sinc order = 1..3)." />
    </Register>
    <Register start="+0xB0" size="0" name="DFSDM_CH5DATINR" access="Read/Write" description="DFSDM channel 5 data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel y Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) Channel y data sample is stored into INDAT0[15:0]. If DATPACK[1:0]=1 (interleaved mode) First channel y data sample is stored into INDAT0[15:0]. Second channel y data sample is stored into INDAT1[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: Channel y data sample is stored into INDAT0[15:0]. For odd y channels: INDAT0[15:0] is write protected. See for more details. INDAT0[15:0] is in the16-bit signed format." />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel y or channel y+1 Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) INDAT0[15:0] is write protected (not used for input sample). If DATPACK[1:0]=1 (interleaved mode) Second channel y data sample is stored into INDAT1[15:0]. First channel y data sample is stored into INDAT0[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: sample in INDAT1[15:0] is automatically copied into INDAT0[15:0] of channel (y+1). For odd y channels: INDAT1[15:0] is write protected. See for more details. INDAT0[15:1] is in the16-bit signed format." />
    </Register>
    <Register start="+0xB4" size="0" name="DFSDM_CH5DLYR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="Pulses to skip for input data skipping function immediately after writing to this field. Reading of PLSSKP[5:0] returns current value of pulses which will be skipped. If PLSSKP[5:0]=0 then all required data samples were already skipped. Note: User can update PLSSKP[5:0] also when PLSSKP[5:0] is not zero. 0-63: Defines the number of serial input samples that will be skipped. Skipping is applied" />
    </Register>
    <Register start="+0xC0" size="0" name="DFSDM_CH6CFGR1" access="Read/Write" description="DFSDM channel 6 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel y This value can only be modified when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="SPI with rising edge to strobe data" />
        <Enum name="B_0x1" start="0x1" description="SPI with falling edge to strobe data" />
        <Enum name="B_0x2" start="0x2" description="Manchester coded input on DATINy pin: rising edge = logic 0, falling edge = logic 1" />
        <Enum name="B_0x3" start="0x3" description="Manchester coded input on DATINy pin: rising edge = logic 1, falling edge = logic 0" />
      </BitField>
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel y 2: clock coming from internal CKOUT - sampling point on each second CKOUT falling edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input rising edge). 3: clock coming from internal CKOUT output - sampling point on each second CKOUT rising edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input falling edge). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="clock coming from external CKINy input - sampling point according SITP[1:0]" />
        <Enum name="B_0x1" start="0x1" description="clock coming from internal CKOUT output - sampling point according SITP[1:0]" />
      </BitField>
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Input channel y will not be guarded by the short-circuit detector" />
        <Enum name="B_0x1" start="0x1" description="Input channel y will be continuously guarded by the short-circuit detector" />
      </BitField>
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Clock absence detector disabled on channel y" />
        <Enum name="B_0x1" start="0x1" description="Clock absence detector enabled on channel y" />
      </BitField>
      <BitField start="7" size="1" name="CHEN" description="Channel y enable If channel y is enabled, then serial data receiving is started according to the given channel setting.">
        <Enum name="B_0x0" start="0x0" description="Channel y disabled" />
        <Enum name="B_0x1" start="0x1" description="Channel y enabled" />
      </BitField>
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Channel inputs are taken from pins of the same channel y." />
        <Enum name="B_0x1" start="0x1" description="Channel inputs are taken from pins of the following channel (channel (y+1) modulo 8)." />
      </BitField>
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel y 2: Data to channel y are taken from internal DFSDM_CHyDATINR register by direct CPU/DMA write. There can be written one or two 16-bit data samples according DATPACK[1:0] bit field setting. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Data to channel y are taken from external serial inputs as 1-bit values. DFSDM_CHyDATINR register is write protected." />
        <Enum name="B_0x1" start="0x1" description="Data to channel y are taken from internal analog to digital converter ADCy+1 output register update as 16-bit values (if ADCy+1 is available). Data from ADCs are written into INDAT0[15:0] part of DFSDM_CHyDATINR register." />
      </BitField>
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHyDATINR register. first sample in INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y) To empty DFSDM_CHyDATINR register, two samples must be read by the digital filter from channel y (INDAT0[15:0] part is read as first sample and then INDAT1[15:0] part is read as next sample). 2: Dual: input data in DFSDM_CHyDATINR register are stored as two samples: first sample INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y+1) To empty DFSDM_CHyDATINR register first sample must be read by the digital filter from channel y and second sample must be read by another digital filter from channel y+1. Dual mode is available only on even channel numbers (y = 0, 2, 4, 6), for odd channel numbers (y = 1, 3, 5, 7) DFSDM_CHyDATINR is write protected. If an even channel is set to dual mode then the following odd channel must be set into standard mode (DATPACK[1:0]=0) for correct cooperation with even channel. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Standard: input data in DFSDM_CHyDATINR register are stored only in INDAT0[15:0]. To empty DFSDM_CHyDATINR register one sample must be read by the DFSDM filter from channel y." />
        <Enum name="B_0x1" start="0x1" description="Interleaved: input data in DFSDM_CHyDATINR register are stored as two samples:" />
      </BitField>
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock divider &#xc3;&#x82;&#xc2; 256 (Divider = CKOUTDIV+1). CKOUTDIV also defines the threshold for a clock absence detection. This value can only be modified when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). If DFSDMEN=0 (in DFSDM_CH0CFGR1 register) then CKOUT signal is set to low state (setting is performed one DFSDM clock cycle after DFSDMEN=0). Note: CKOUTDIV is present only in DFSDM_CH0CFGR1 register (channel y=0) 1- 255: Defines the division of system clock for the serial clock output for CKOUT signal in range 2&#xc3;&#x82;&#xc2; -">
        <Enum name="B_0x0" start="0x0" description="Output clock generation is disabled (CKOUT signal is set to low state)" />
      </BitField>
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source selection This value can be modified only when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). Note: CKOUTSRC is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="Source for output clock is from system clock" />
        <Enum name="B_0x1" start="0x1" description="Source for output clock is from audio clock" />
      </BitField>
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM interface If DFSDM interface is enabled, then it is started to operate according to enabled y channels and enabled x filters settings (CHEN bit in DFSDM_CHyCFGR1 and DFEN bit in DFSDM_FLTxCR1). Data cleared by setting DFSDMEN=0: all registers DFSDM_FLTxISR are set to reset state (x = 0..7) all registers DFSDM_FLTxAWSR are set to reset state (x = 0..7) Note: DFSDMEN is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="DFSDM interface disabled" />
        <Enum name="B_0x1" start="0x1" description="DFSDM interface enabled" />
      </BitField>
    </Register>
    <Register start="+0xC4" size="0" name="DFSDM_CH6CFGR2" access="Read/Write" description="DFSDM channel 6 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel y will be performed to have final results. Bit-shift is performed before offset correction. The data shift is rounding the result to nearest integer value. The sign of shifted result is maintained (to have valid 24-bit signed format of result data). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). 0-31: Defines the shift of the data result coming from the integrator - how many bit shifts to the right" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel y For channel y, OFFSET is applied to the results of each conversion from this channel. This value is set by software." />
    </Register>
    <Register start="+0xC8" size="0" name="DFSDM_CH6AWSCDR" access="Read/Write" description="DFSDM channel 6 analog watchdog and short-circuit detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for channel y These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given channel." />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for short-circuit detector on channel y BKSCD[i] = 0: Break i signal not assigned to short-circuit detector on channel y BKSCD[i] = 1: Break i signal assigned to short-circuit detector on channel y" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling ratio (decimation rate) on channel y also the decimation ratio of the analog data rate. This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). Note: If AWFOSR = 0 then the filter has no effect (filter bypass). 0 - 31: Defines the length of the Sinc type filter in the range 1 - 32 (AWFOSR + 1). This number is" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on channel y 2: Sinc2 filter type 3: Sinc3 filter type Sincx filter type transfer function: FastSinc filter type transfer function: This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0xCC" size="0" name="DFSDM_CH6WDATR" access="Read/Write" description="DFSDM channel 6 watchdog filter data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog data Data converted by the analog watchdog filter for input channel y. This data is continuously converted (no trigger) for this channel, with a limited resolution (OSR=1..32/sinc order = 1..3)." />
    </Register>
    <Register start="+0xD0" size="0" name="DFSDM_CH6DATINR" access="Read/Write" description="DFSDM channel 6 data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel y Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) Channel y data sample is stored into INDAT0[15:0]. If DATPACK[1:0]=1 (interleaved mode) First channel y data sample is stored into INDAT0[15:0]. Second channel y data sample is stored into INDAT1[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: Channel y data sample is stored into INDAT0[15:0]. For odd y channels: INDAT0[15:0] is write protected. See for more details. INDAT0[15:0] is in the16-bit signed format." />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel y or channel y+1 Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) INDAT0[15:0] is write protected (not used for input sample). If DATPACK[1:0]=1 (interleaved mode) Second channel y data sample is stored into INDAT1[15:0]. First channel y data sample is stored into INDAT0[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: sample in INDAT1[15:0] is automatically copied into INDAT0[15:0] of channel (y+1). For odd y channels: INDAT1[15:0] is write protected. See for more details. INDAT0[15:1] is in the16-bit signed format." />
    </Register>
    <Register start="+0xD4" size="0" name="DFSDM_CH6DLYR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="Pulses to skip for input data skipping function immediately after writing to this field. Reading of PLSSKP[5:0] returns current value of pulses which will be skipped. If PLSSKP[5:0]=0 then all required data samples were already skipped. Note: User can update PLSSKP[5:0] also when PLSSKP[5:0] is not zero. 0-63: Defines the number of serial input samples that will be skipped. Skipping is applied" />
    </Register>
    <Register start="+0xE0" size="0" name="DFSDM_CH7CFGR1" access="Read/Write" description="DFSDM channel 7 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel y This value can only be modified when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="SPI with rising edge to strobe data" />
        <Enum name="B_0x1" start="0x1" description="SPI with falling edge to strobe data" />
        <Enum name="B_0x2" start="0x2" description="Manchester coded input on DATINy pin: rising edge = logic 0, falling edge = logic 1" />
        <Enum name="B_0x3" start="0x3" description="Manchester coded input on DATINy pin: rising edge = logic 1, falling edge = logic 0" />
      </BitField>
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel y 2: clock coming from internal CKOUT - sampling point on each second CKOUT falling edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input rising edge). 3: clock coming from internal CKOUT output - sampling point on each second CKOUT rising edge. For connection to external &#xc3;&#x8e;&#xc2;&#xa3;&#xc3;&#xa2;&#xc2;&#x88;&#xc2;&#x86; modulator which divides its clock input (from CKOUT) by 2 to generate its output serial communication clock (and this output clock change is active on each clock input falling edge). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="clock coming from external CKINy input - sampling point according SITP[1:0]" />
        <Enum name="B_0x1" start="0x1" description="clock coming from internal CKOUT output - sampling point according SITP[1:0]" />
      </BitField>
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Input channel y will not be guarded by the short-circuit detector" />
        <Enum name="B_0x1" start="0x1" description="Input channel y will be continuously guarded by the short-circuit detector" />
      </BitField>
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel y">
        <Enum name="B_0x0" start="0x0" description="Clock absence detector disabled on channel y" />
        <Enum name="B_0x1" start="0x1" description="Clock absence detector enabled on channel y" />
      </BitField>
      <BitField start="7" size="1" name="CHEN" description="Channel y enable If channel y is enabled, then serial data receiving is started according to the given channel setting.">
        <Enum name="B_0x0" start="0x0" description="Channel y disabled" />
        <Enum name="B_0x1" start="0x1" description="Channel y enabled" />
      </BitField>
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Channel inputs are taken from pins of the same channel y." />
        <Enum name="B_0x1" start="0x1" description="Channel inputs are taken from pins of the following channel (channel (y+1) modulo 8)." />
      </BitField>
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel y 2: Data to channel y are taken from internal DFSDM_CHyDATINR register by direct CPU/DMA write. There can be written one or two 16-bit data samples according DATPACK[1:0] bit field setting. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Data to channel y are taken from external serial inputs as 1-bit values. DFSDM_CHyDATINR register is write protected." />
        <Enum name="B_0x1" start="0x1" description="Data to channel y are taken from internal analog to digital converter ADCy+1 output register update as 16-bit values (if ADCy+1 is available). Data from ADCs are written into INDAT0[15:0] part of DFSDM_CHyDATINR register." />
      </BitField>
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHyDATINR register. first sample in INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y) To empty DFSDM_CHyDATINR register, two samples must be read by the digital filter from channel y (INDAT0[15:0] part is read as first sample and then INDAT1[15:0] part is read as next sample). 2: Dual: input data in DFSDM_CHyDATINR register are stored as two samples: first sample INDAT0[15:0] (assigned to channel y) second sample INDAT1[15:0] (assigned to channel y+1) To empty DFSDM_CHyDATINR register first sample must be read by the digital filter from channel y and second sample must be read by another digital filter from channel y+1. Dual mode is available only on even channel numbers (y = 0, 2, 4, 6), for odd channel numbers (y = 1, 3, 5, 7) DFSDM_CHyDATINR is write protected. If an even channel is set to dual mode then the following odd channel must be set into standard mode (DATPACK[1:0]=0) for correct cooperation with even channel. 3: Reserved This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="Standard: input data in DFSDM_CHyDATINR register are stored only in INDAT0[15:0]. To empty DFSDM_CHyDATINR register one sample must be read by the DFSDM filter from channel y." />
        <Enum name="B_0x1" start="0x1" description="Interleaved: input data in DFSDM_CHyDATINR register are stored as two samples:" />
      </BitField>
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock divider &#xc3;&#x82;&#xc2; 256 (Divider = CKOUTDIV+1). CKOUTDIV also defines the threshold for a clock absence detection. This value can only be modified when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). If DFSDMEN=0 (in DFSDM_CH0CFGR1 register) then CKOUT signal is set to low state (setting is performed one DFSDM clock cycle after DFSDMEN=0). Note: CKOUTDIV is present only in DFSDM_CH0CFGR1 register (channel y=0) 1- 255: Defines the division of system clock for the serial clock output for CKOUT signal in range 2&#xc3;&#x82;&#xc2; -">
        <Enum name="B_0x0" start="0x0" description="Output clock generation is disabled (CKOUT signal is set to low state)" />
      </BitField>
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source selection This value can be modified only when DFSDMEN=0 (in DFSDM_CH0CFGR1 register). Note: CKOUTSRC is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="Source for output clock is from system clock" />
        <Enum name="B_0x1" start="0x1" description="Source for output clock is from audio clock" />
      </BitField>
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM interface If DFSDM interface is enabled, then it is started to operate according to enabled y channels and enabled x filters settings (CHEN bit in DFSDM_CHyCFGR1 and DFEN bit in DFSDM_FLTxCR1). Data cleared by setting DFSDMEN=0: all registers DFSDM_FLTxISR are set to reset state (x = 0..7) all registers DFSDM_FLTxAWSR are set to reset state (x = 0..7) Note: DFSDMEN is present only in DFSDM_CH0CFGR1 register (channel y=0)">
        <Enum name="B_0x0" start="0x0" description="DFSDM interface disabled" />
        <Enum name="B_0x1" start="0x1" description="DFSDM interface enabled" />
      </BitField>
    </Register>
    <Register start="+0xE4" size="0" name="DFSDM_CH7CFGR2" access="Read/Write" description="DFSDM channel 7 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel y will be performed to have final results. Bit-shift is performed before offset correction. The data shift is rounding the result to nearest integer value. The sign of shifted result is maintained (to have valid 24-bit signed format of result data). This value can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). 0-31: Defines the shift of the data result coming from the integrator - how many bit shifts to the right" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel y For channel y, OFFSET is applied to the results of each conversion from this channel. This value is set by software." />
    </Register>
    <Register start="+0xE8" size="0" name="DFSDM_CH7AWSCDR" access="Read/Write" description="DFSDM channel 7 analog watchdog and short-circuit detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for channel y These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given channel." />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for short-circuit detector on channel y BKSCD[i] = 0: Break i signal not assigned to short-circuit detector on channel y BKSCD[i] = 1: Break i signal assigned to short-circuit detector on channel y" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling ratio (decimation rate) on channel y also the decimation ratio of the analog data rate. This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register). Note: If AWFOSR = 0 then the filter has no effect (filter bypass). 0 - 31: Defines the length of the Sinc type filter in the range 1 - 32 (AWFOSR + 1). This number is" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on channel y 2: Sinc2 filter type 3: Sinc3 filter type Sincx filter type transfer function: FastSinc filter type transfer function: This bit can be modified only when CHEN=0 (in DFSDM_CHyCFGR1 register).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0xEC" size="0" name="DFSDM_CH7WDATR" access="Read/Write" description="DFSDM channel 7 watchdog filter data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog data Data converted by the analog watchdog filter for input channel y. This data is continuously converted (no trigger) for this channel, with a limited resolution (OSR=1..32/sinc order = 1..3)." />
    </Register>
    <Register start="+0xF0" size="0" name="DFSDM_CH7DATINR" access="Read/Write" description="DFSDM channel 7 data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel y Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) Channel y data sample is stored into INDAT0[15:0]. If DATPACK[1:0]=1 (interleaved mode) First channel y data sample is stored into INDAT0[15:0]. Second channel y data sample is stored into INDAT1[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: Channel y data sample is stored into INDAT0[15:0]. For odd y channels: INDAT0[15:0] is write protected. See for more details. INDAT0[15:0] is in the16-bit signed format." />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel y or channel y+1 Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2. Data can be written by CPU/DMA (if DATMPX[1:0]=2) or directly by internal ADC (if DATMPX[1:0]=1). If DATPACK[1:0]=0 (standard mode) INDAT0[15:0] is write protected (not used for input sample). If DATPACK[1:0]=1 (interleaved mode) Second channel y data sample is stored into INDAT1[15:0]. First channel y data sample is stored into INDAT0[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y data samples. If DATPACK[1:0]=2 (dual mode). For even y channels: sample in INDAT1[15:0] is automatically copied into INDAT0[15:0] of channel (y+1). For odd y channels: INDAT1[15:0] is write protected. See for more details. INDAT0[15:1] is in the16-bit signed format." />
    </Register>
    <Register start="+0xF4" size="0" name="DFSDM_CH7DLYR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="Pulses to skip for input data skipping function immediately after writing to this field. Reading of PLSSKP[5:0] returns current value of pulses which will be skipped. If PLSSKP[5:0]=0 then all required data samples were already skipped. Note: User can update PLSSKP[5:0] also when PLSSKP[5:0] is not zero. 0-63: Defines the number of serial input samples that will be skipped. Skipping is applied" />
    </Register>
    <Register start="+0x100" size="0" name="DFSDM_FLT0CR1" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM_FLTx enable Data which are cleared by setting DFEN=0: register DFSDM_FLTxISR is set to the reset state register DFSDM_FLTxAWSR is set to the reset state">
        <Enum name="B_0x0" start="0x0" description="DFSDM_FLTx is disabled. All conversions of given DFSDM_FLTx are stopped immediately and all DFSDM_FLTx functions are stopped." />
        <Enum name="B_0x1" start="0x1" description="DFSDM_FLTx is enabled. If DFSDM_FLTx is enabled, then DFSDM_FLTx starts operating according to its setting." />
      </BitField>
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group of channels This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect." />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to convert the channels in the injected conversion group, causing JCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; at the same time. If JCIP=1 already, then writing to JSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if JSYNC=1." />
      </BitField>
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion synchronously with the DFSDM_FLT0 JSWSTART trigger This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch an injected conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch an injected conversion in this DFSDM_FLTx at the very moment when an injected conversion is launched in DFSDM_FLT0 by its JSWSTART trigger" />
      </BitField>
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Writing JCHG if JSCAN=0 resets the channel selection to the lowest selected channel.">
        <Enum name="B_0x0" start="0x0" description="One channel conversion is performed from the injected channel group and next the selected channel from this group is selected." />
        <Enum name="B_0x1" start="0x1" description="The series of conversions for the injected group channels is executed, starting over with the lowest selected channel." />
      </BitField>
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the injected channel group This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read injected data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read injected data" />
      </BitField>
      <BitField start="8" size="5" name="JEXTSEL" description="Trigger signal selection for launching injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Note: synchronous trigger has latency up to one fDFSDMCLK clock cycle (with deterministic jitter), asynchronous trigger has latency 2-3 fDFSDMCLK clock cycles (with jitter up to 1 cycle). DFSDM_FLTx 0x00 dfsdm_jtrg0 0x01 dfsdm_jtrg1 ... 0x1E dfsdm_jtrg30 0x1F dfsdm_jtrg31 Refer to . 0x0-0x1F: Trigger inputs selected by the following table (internal or external trigger)." />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge selection for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Trigger detection is disabled" />
        <Enum name="B_0x1" start="0x1" description="Each rising edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x2" start="0x2" description="Each falling edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x3" start="0x3" description="Both rising edges and falling edges on the selected trigger make requests to launch injected conversions" />
      </BitField>
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the regular channel This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to start a conversion on the regular channel and causes RCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. If RCIP=1 already, writing to RSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if RSYNC=1." />
      </BitField>
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular conversions Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to this bit while a continuous regular conversion is already in progress stops the continuous mode immediately.">
        <Enum name="B_0x0" start="0x0" description="The regular channel is converted just once for each conversion request" />
        <Enum name="B_0x1" start="0x1" description="The regular channel is converted repeatedly after each conversion request" />
      </BitField>
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously with DFSDM_FLT0 This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch a regular conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch a regular conversion in this DFSDM_FLTx at the very moment when a regular conversion is launched in DFSDM_FLT0" />
      </BitField>
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the regular conversion This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read regular data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read regular data" />
      </BitField>
      <BitField start="24" size="3" name="RCH" description="Regular channel selection ... 7: Channel 7 is selected as the regular channel Writing these bits when RCIP=1 takes effect when the next regular conversion begins. This is especially useful in continuous mode (when RCONT=1). It also affects regular conversions which are pending (due to ongoing injected conversion).">
        <Enum name="B_0x0" start="0x0" description="Channel 0 is selected as the regular channel" />
        <Enum name="B_0x1" start="0x1" description="Channel 1 is selected as the regular channel" />
      </BitField>
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for regular conversions When converting a regular conversion in continuous mode, having enabled the fast mode causes each conversion (except the first) to execute faster than in standard mode. This bit has no effect on conversions which are not continuous. This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): t = IOSR / fCKIN (... but CNVCNT=0) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input.">
        <Enum name="B_0x0" start="0x0" description="Fast conversion mode disabled" />
        <Enum name="B_0x1" start="0x1" description="Fast conversion mode enabled" />
      </BitField>
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode select">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog on data output value (after the digital filter). The comparison is done after offset correction and shift" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog on channel transceivers value (after watchdog filter)" />
      </BitField>
    </Register>
    <Register start="+0x104" size="0" name="DFSDM_FLT0CR2" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt enable Please see the explanation of JEOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt enable Please see the explanation of REOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt enable Please see the explanation of JOVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected data overrun interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt enable Please see the explanation of ROVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular data overrun interrupt is enabled" />
      </BitField>
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt enable Please see the explanation of AWDF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog interrupt is enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt enable Please see the explanation of SCDF[7:0] in DFSDM_FLTxISR. Note: SCDIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="short-circuit detector interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="short-circuit detector interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt enable Please see the explanation of CKABF[7:0] in DFSDM_FLTxISR. Note: CKABIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="Detection of channel input clock absence interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Detection of channel input clock absence interrupt is enabled" />
      </BitField>
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel selection These bits select the input channels to be taken by the Extremes detector. EXCH[y] = 0: Extremes detector does not accept data from channel y EXCH[y] = 1: Extremes detector accepts data from channel y" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel selection These bits select the input channel to be guarded continuously by the analog watchdog. AWDCH[y] = 0: Analog watchdog is disabled on channel y AWDCH[y] = 1: Analog watchdog is enabled on channel y" />
    </Register>
    <Register start="+0x108" size="0" name="DFSDM_FLT0ISR" access="Read/Write" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxJDATAR.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion has completed and its data may be read" />
      </BitField>
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxRDATAR.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion has completed and its data may be read" />
      </BitField>
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRJOVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion overrun has occurred, which means that an injected conversion finished while JEOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. JDATAR is not affected by overruns" />
      </BitField>
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRROVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion overrun has occurred, which means that a regular conversion finished while REOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. RDATAR is not affected by overruns" />
      </BitField>
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog This bit is set by hardware. It is cleared by software by clearing all source flag bits AWHTF[7:0] and AWLTF[7:0] in DFSDM_FLTxAWSR register (by writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; into the clear bits in DFSDM_FLTxAWCFR register).">
        <Enum name="B_0x0" start="0x0" description="No Analog watchdog event occurred" />
        <Enum name="B_0x1" start="0x1" description="The analog watchdog block detected voltage which crosses the value programmed in the DFSDM_FLTxAWLTR or DFSDM_FLTxAWHTR registers." />
      </BitField>
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress status A request to start an injected conversion is ignored when JCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the injected channel group (neither by software nor by trigger) has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the injected channel group is in progress or a request for a injected conversion is pending, due either to '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; being written to JSWSTART or to a trigger detection" />
      </BitField>
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress status A request to start a regular conversion is ignored when RCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the regular channel has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the regular channel is in progress or a request for a regular conversion is pending" />
      </BitField>
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag CKABF[y]=0: Clock signal on channel y is present. CKABF[y]=1: Clock signal on channel y is not present. Given y bit is set by hardware when clock absence is detected on channel y. It is held at CKABF[y]=1 state by hardware when CHEN=0 (see DFSDM_CHyCFGR1 register). It is held at CKABF[y]=1 state by hardware when the transceiver is not yet synchronized.It can be cleared by software using the corresponding CLRCKABF[y] bit in the DFSDM_FLTxICR register. Note: CKABF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector flag SDCF[y]=0: No short-circuit detector event occurred on channel y SDCF[y]=1: The short-circuit detector counter reaches, on channel y, the value programmed in the DFSDM_CHyAWSCDR registers This bit is set by hardware. It can be cleared by software using the corresponding CLRSCDF[y] bit in the DFSDM_FLTxICR register. SCDF[y] is cleared also by hardware when CHEN[y] = 0 (given channel is disabled). Note: SCDF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
    </Register>
    <Register start="+0x10C" size="0" name="DFSDM_FLT0ICR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the JOVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the ROVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence flag CLRCKABF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRCKABF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding CKABF[y] bit in the DFSDM_FLTxISR register. When the transceiver is not yet synchronized, the clock absence flag is set and cannot be cleared by CLRCKABF[y]. Note: CLRCKABF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector flag CLRSCDF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRSCDF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding SCDF[y] bit in the DFSDM_FLTxISR register Note: CLRSCDF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
    </Register>
    <Register start="+0x110" size="0" name="DFSDM_FLT0JCHGR" access="Read/Write" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group selection JCHG[y]=0: channel y is not part of the injected group JCHG[y]=1: channel y is part of the injected group If JSCAN=1, each of the selected channels is converted, one after another. The lowest channel (channel 0, if selected) is converted first and the sequence ends at the highest selected channel. If JSCAN=0, then only one channel is converted from the selected channels, and the channel selection is moved to the next channel. Writing JCHG, if JSCAN=0, resets the channel selection to the lowest selected channel. At least one channel must always be selected for the injected group. Writes causing all JCHG bits to be zero are ignored." />
    </Register>
    <Register start="+0x114" size="0" name="DFSDM_FLT0FCR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging length) from Sinc filter will be summed into one output data sample from the integrator. The output data rate from the integrator will be decreased by this number (additional data decimation ratio). This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If IOSR = 0, then the Integrator has no effect (Integrator bypass). 0- 255: The length of the Integrator in the range 1 - 256 (IOSR + 1). Defines how many samples" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio (decimation rate) number is also the decimation ratio of the output data rate from filter. This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If FOSR = 0, then the filter has no effect (filter bypass). 0 - 1023: Defines the length of the Sinc type filter in the range 1 - 1024 (FOSR = FOSR[9:0] +1). This" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order 2: Sinc2 filter type 3: Sinc3 filter type 4: Sinc4 filter type 5: Sinc5 filter type 6-7: Reserved Sincx filter type transfer function: FastSinc filter type transfer function: This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x118" size="0" name="DFSDM_FLT0JDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently converted When each conversion of a channel in the injected group finishes, JDATACH[2:0] is updated to indicate which channel was converted. Thus, JDATA[23:0] holds the data that corresponds to the channel indicated by JDATACH[2:0]." />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion data When each conversion of a channel in the injected group finishes, its resulting data is stored in this field. The data is valid when JEOCF=1. Reading this register clears the corresponding JEOCF." />
    </Register>
    <Register start="+0x11C" size="0" name="DFSDM_FLT0RDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently converted When each regular conversion finishes, RDATACH[2:0] is updated to indicate which channel was converted (because regular channel selection RCH[2:0] in DFSDM_FLTxCR1 register can be updated during regular conversion). Thus RDATA[23:0] holds the data that corresponds to the channel indicated by RDATACH[2:0]." />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending data Regular data in RDATA[23:0] was delayed due to an injected channel trigger during the conversion" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion data When each regular conversion finishes, its data is stored in this register. The data is valid when REOCF=1. Reading this register clears the corresponding REOCF." />
    </Register>
    <Register start="+0x120" size="0" name="DFSDM_FLT0AWHTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog watchdog high threshold event BKAWH[i] = 0: Break i signal is not assigned to an analog watchdog high threshold event BKAWH[i] = 1: Break i signal is assigned to an analog watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high threshold These bits are written by software to define the high threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), the higher 16 bits (AWHT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWHT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x124" size="0" name="DFSDM_FLT0AWLTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog watchdog low threshold event BKAWL[i] = 0: Break i signal is not assigned to an analog watchdog low threshold event BKAWL[i] = 1: Break i signal is assigned to an analog watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low threshold These bits are written by software to define the low threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), only the higher 16 bits (AWLT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWLT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x128" size="0" name="DFSDM_FLT0AWSR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold flag AWLTF[y]=1 indicates a low threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWLTF[y] bit in the DFSDM_FLTxAWCFR register." />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold flag AWHTF[y]=1 indicates a high threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWHTF[y] bit in the DFSDM_FLTxAWCFR register." />
    </Register>
    <Register start="+0x12C" size="0" name="DFSDM_FLT0AWCFR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold flag CLRAWLTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWLTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWLTF[y] bit in the DFSDM_FLTxAWSR register" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold flag CLRAWHTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWHTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWHTF[y] bit in the DFSDM_FLTxAWSR register" />
    </Register>
    <Register start="+0x130" size="0" name="DFSDM_FLT0EXMAX" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data channel. These bits contains information about the channel on which the data is stored into EXMAX[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum value These bits are set by hardware and indicate the highest value converted by DFSDM_FLTx. EXMAX[23:0] bits are reset to value (0x800000) by reading of this register." />
    </Register>
    <Register start="+0x134" size="0" name="DFSDM_FLT0EXMIN" access="Read/Write" reset_value="0x7FFFFF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data channel These bits contain information about the channel on which the data is stored into EXMIN[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMIN" description="Extremes detector minimum value These bits are set by hardware and indicate the lowest value converted by DFSDM_FLTx. EXMIN[23:0] bits are reset to value (0x7FFFFF) by reading of this register." />
    </Register>
    <Register start="+0x138" size="0" name="DFSDM_FLT0CNVTIMR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDMCLK The timer has an input clock from DFSDM clock (system clock fDFSDMCLK). Conversion time measurement is started on each conversion start and stopped when conversion finishes (interval between first and last serial sample). Only in case of filter bypass (FOSR[9:0] = 0) is the conversion time measurement stopped and CNVCNT[27:0] = 0. The counted time is: if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): CNVCNT = 0 (counting is stopped, conversion time: t = IOSR / fCKIN) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input (from internal ADC or from CPU/DMA write) Note: When conversion is interrupted (e.g. by disable/enable selected channel) the timer counts also this interruption time." />
    </Register>
    <Register start="+0x180" size="0" name="DFSDM_FLT1CR1" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM_FLTx enable Data which are cleared by setting DFEN=0: register DFSDM_FLTxISR is set to the reset state register DFSDM_FLTxAWSR is set to the reset state">
        <Enum name="B_0x0" start="0x0" description="DFSDM_FLTx is disabled. All conversions of given DFSDM_FLTx are stopped immediately and all DFSDM_FLTx functions are stopped." />
        <Enum name="B_0x1" start="0x1" description="DFSDM_FLTx is enabled. If DFSDM_FLTx is enabled, then DFSDM_FLTx starts operating according to its setting." />
      </BitField>
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group of channels This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect." />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to convert the channels in the injected conversion group, causing JCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; at the same time. If JCIP=1 already, then writing to JSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if JSYNC=1." />
      </BitField>
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion synchronously with the DFSDM_FLT0 JSWSTART trigger This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch an injected conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch an injected conversion in this DFSDM_FLTx at the very moment when an injected conversion is launched in DFSDM_FLT0 by its JSWSTART trigger" />
      </BitField>
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Writing JCHG if JSCAN=0 resets the channel selection to the lowest selected channel.">
        <Enum name="B_0x0" start="0x0" description="One channel conversion is performed from the injected channel group and next the selected channel from this group is selected." />
        <Enum name="B_0x1" start="0x1" description="The series of conversions for the injected group channels is executed, starting over with the lowest selected channel." />
      </BitField>
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the injected channel group This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read injected data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read injected data" />
      </BitField>
      <BitField start="8" size="5" name="JEXTSEL" description="Trigger signal selection for launching injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Note: synchronous trigger has latency up to one fDFSDMCLK clock cycle (with deterministic jitter), asynchronous trigger has latency 2-3 fDFSDMCLK clock cycles (with jitter up to 1 cycle). DFSDM_FLTx 0x00 dfsdm_jtrg0 0x01 dfsdm_jtrg1 ... 0x1E dfsdm_jtrg30 0x1F dfsdm_jtrg31 Refer to . 0x0-0x1F: Trigger inputs selected by the following table (internal or external trigger)." />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge selection for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Trigger detection is disabled" />
        <Enum name="B_0x1" start="0x1" description="Each rising edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x2" start="0x2" description="Each falling edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x3" start="0x3" description="Both rising edges and falling edges on the selected trigger make requests to launch injected conversions" />
      </BitField>
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the regular channel This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to start a conversion on the regular channel and causes RCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. If RCIP=1 already, writing to RSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if RSYNC=1." />
      </BitField>
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular conversions Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to this bit while a continuous regular conversion is already in progress stops the continuous mode immediately.">
        <Enum name="B_0x0" start="0x0" description="The regular channel is converted just once for each conversion request" />
        <Enum name="B_0x1" start="0x1" description="The regular channel is converted repeatedly after each conversion request" />
      </BitField>
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously with DFSDM_FLT0 This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch a regular conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch a regular conversion in this DFSDM_FLTx at the very moment when a regular conversion is launched in DFSDM_FLT0" />
      </BitField>
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the regular conversion This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read regular data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read regular data" />
      </BitField>
      <BitField start="24" size="3" name="RCH" description="Regular channel selection ... 7: Channel 7 is selected as the regular channel Writing these bits when RCIP=1 takes effect when the next regular conversion begins. This is especially useful in continuous mode (when RCONT=1). It also affects regular conversions which are pending (due to ongoing injected conversion).">
        <Enum name="B_0x0" start="0x0" description="Channel 0 is selected as the regular channel" />
        <Enum name="B_0x1" start="0x1" description="Channel 1 is selected as the regular channel" />
      </BitField>
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for regular conversions When converting a regular conversion in continuous mode, having enabled the fast mode causes each conversion (except the first) to execute faster than in standard mode. This bit has no effect on conversions which are not continuous. This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): t = IOSR / fCKIN (... but CNVCNT=0) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input.">
        <Enum name="B_0x0" start="0x0" description="Fast conversion mode disabled" />
        <Enum name="B_0x1" start="0x1" description="Fast conversion mode enabled" />
      </BitField>
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode select">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog on data output value (after the digital filter). The comparison is done after offset correction and shift" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog on channel transceivers value (after watchdog filter)" />
      </BitField>
    </Register>
    <Register start="+0x184" size="0" name="DFSDM_FLT1CR2" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt enable Please see the explanation of JEOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt enable Please see the explanation of REOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt enable Please see the explanation of JOVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected data overrun interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt enable Please see the explanation of ROVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular data overrun interrupt is enabled" />
      </BitField>
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt enable Please see the explanation of AWDF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog interrupt is enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt enable Please see the explanation of SCDF[7:0] in DFSDM_FLTxISR. Note: SCDIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="short-circuit detector interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="short-circuit detector interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt enable Please see the explanation of CKABF[7:0] in DFSDM_FLTxISR. Note: CKABIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="Detection of channel input clock absence interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Detection of channel input clock absence interrupt is enabled" />
      </BitField>
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel selection These bits select the input channels to be taken by the Extremes detector. EXCH[y] = 0: Extremes detector does not accept data from channel y EXCH[y] = 1: Extremes detector accepts data from channel y" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel selection These bits select the input channel to be guarded continuously by the analog watchdog. AWDCH[y] = 0: Analog watchdog is disabled on channel y AWDCH[y] = 1: Analog watchdog is enabled on channel y" />
    </Register>
    <Register start="+0x188" size="0" name="DFSDM_FLT1ISR" access="Read/Write" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxJDATAR.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion has completed and its data may be read" />
      </BitField>
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxRDATAR.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion has completed and its data may be read" />
      </BitField>
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRJOVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion overrun has occurred, which means that an injected conversion finished while JEOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. JDATAR is not affected by overruns" />
      </BitField>
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRROVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion overrun has occurred, which means that a regular conversion finished while REOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. RDATAR is not affected by overruns" />
      </BitField>
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog This bit is set by hardware. It is cleared by software by clearing all source flag bits AWHTF[7:0] and AWLTF[7:0] in DFSDM_FLTxAWSR register (by writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; into the clear bits in DFSDM_FLTxAWCFR register).">
        <Enum name="B_0x0" start="0x0" description="No Analog watchdog event occurred" />
        <Enum name="B_0x1" start="0x1" description="The analog watchdog block detected voltage which crosses the value programmed in the DFSDM_FLTxAWLTR or DFSDM_FLTxAWHTR registers." />
      </BitField>
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress status A request to start an injected conversion is ignored when JCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the injected channel group (neither by software nor by trigger) has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the injected channel group is in progress or a request for a injected conversion is pending, due either to '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; being written to JSWSTART or to a trigger detection" />
      </BitField>
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress status A request to start a regular conversion is ignored when RCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the regular channel has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the regular channel is in progress or a request for a regular conversion is pending" />
      </BitField>
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag CKABF[y]=0: Clock signal on channel y is present. CKABF[y]=1: Clock signal on channel y is not present. Given y bit is set by hardware when clock absence is detected on channel y. It is held at CKABF[y]=1 state by hardware when CHEN=0 (see DFSDM_CHyCFGR1 register). It is held at CKABF[y]=1 state by hardware when the transceiver is not yet synchronized.It can be cleared by software using the corresponding CLRCKABF[y] bit in the DFSDM_FLTxICR register. Note: CKABF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector flag SDCF[y]=0: No short-circuit detector event occurred on channel y SDCF[y]=1: The short-circuit detector counter reaches, on channel y, the value programmed in the DFSDM_CHyAWSCDR registers This bit is set by hardware. It can be cleared by software using the corresponding CLRSCDF[y] bit in the DFSDM_FLTxICR register. SCDF[y] is cleared also by hardware when CHEN[y] = 0 (given channel is disabled). Note: SCDF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
    </Register>
    <Register start="+0x18C" size="0" name="DFSDM_FLT1ICR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the JOVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the ROVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence flag CLRCKABF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRCKABF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding CKABF[y] bit in the DFSDM_FLTxISR register. When the transceiver is not yet synchronized, the clock absence flag is set and cannot be cleared by CLRCKABF[y]. Note: CLRCKABF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector flag CLRSCDF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRSCDF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding SCDF[y] bit in the DFSDM_FLTxISR register Note: CLRSCDF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
    </Register>
    <Register start="+0x190" size="0" name="DFSDM_FLT1JCHGR" access="Read/Write" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group selection JCHG[y]=0: channel y is not part of the injected group JCHG[y]=1: channel y is part of the injected group If JSCAN=1, each of the selected channels is converted, one after another. The lowest channel (channel 0, if selected) is converted first and the sequence ends at the highest selected channel. If JSCAN=0, then only one channel is converted from the selected channels, and the channel selection is moved to the next channel. Writing JCHG, if JSCAN=0, resets the channel selection to the lowest selected channel. At least one channel must always be selected for the injected group. Writes causing all JCHG bits to be zero are ignored." />
    </Register>
    <Register start="+0x194" size="0" name="DFSDM_FLT1FCR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging length) from Sinc filter will be summed into one output data sample from the integrator. The output data rate from the integrator will be decreased by this number (additional data decimation ratio). This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If IOSR = 0, then the Integrator has no effect (Integrator bypass). 0- 255: The length of the Integrator in the range 1 - 256 (IOSR + 1). Defines how many samples" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio (decimation rate) number is also the decimation ratio of the output data rate from filter. This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If FOSR = 0, then the filter has no effect (filter bypass). 0 - 1023: Defines the length of the Sinc type filter in the range 1 - 1024 (FOSR = FOSR[9:0] +1). This" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order 2: Sinc2 filter type 3: Sinc3 filter type 4: Sinc4 filter type 5: Sinc5 filter type 6-7: Reserved Sincx filter type transfer function: FastSinc filter type transfer function: This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x198" size="0" name="DFSDM_FLT1JDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently converted When each conversion of a channel in the injected group finishes, JDATACH[2:0] is updated to indicate which channel was converted. Thus, JDATA[23:0] holds the data that corresponds to the channel indicated by JDATACH[2:0]." />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion data When each conversion of a channel in the injected group finishes, its resulting data is stored in this field. The data is valid when JEOCF=1. Reading this register clears the corresponding JEOCF." />
    </Register>
    <Register start="+0x19C" size="0" name="DFSDM_FLT1RDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently converted When each regular conversion finishes, RDATACH[2:0] is updated to indicate which channel was converted (because regular channel selection RCH[2:0] in DFSDM_FLTxCR1 register can be updated during regular conversion). Thus RDATA[23:0] holds the data that corresponds to the channel indicated by RDATACH[2:0]." />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending data Regular data in RDATA[23:0] was delayed due to an injected channel trigger during the conversion" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion data When each regular conversion finishes, its data is stored in this register. The data is valid when REOCF=1. Reading this register clears the corresponding REOCF." />
    </Register>
    <Register start="+0x1A0" size="0" name="DFSDM_FLT1AWHTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog watchdog high threshold event BKAWH[i] = 0: Break i signal is not assigned to an analog watchdog high threshold event BKAWH[i] = 1: Break i signal is assigned to an analog watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high threshold These bits are written by software to define the high threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), the higher 16 bits (AWHT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWHT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x1A4" size="0" name="DFSDM_FLT1AWLTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog watchdog low threshold event BKAWL[i] = 0: Break i signal is not assigned to an analog watchdog low threshold event BKAWL[i] = 1: Break i signal is assigned to an analog watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low threshold These bits are written by software to define the low threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), only the higher 16 bits (AWLT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWLT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x1A8" size="0" name="DFSDM_FLT1AWSR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold flag AWLTF[y]=1 indicates a low threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWLTF[y] bit in the DFSDM_FLTxAWCFR register." />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold flag AWHTF[y]=1 indicates a high threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWHTF[y] bit in the DFSDM_FLTxAWCFR register." />
    </Register>
    <Register start="+0x1AC" size="0" name="DFSDM_FLT1AWCFR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold flag CLRAWLTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWLTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWLTF[y] bit in the DFSDM_FLTxAWSR register" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold flag CLRAWHTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWHTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWHTF[y] bit in the DFSDM_FLTxAWSR register" />
    </Register>
    <Register start="+0x1B0" size="0" name="DFSDM_FLT1EXMAX" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data channel. These bits contains information about the channel on which the data is stored into EXMAX[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum value These bits are set by hardware and indicate the highest value converted by DFSDM_FLTx. EXMAX[23:0] bits are reset to value (0x800000) by reading of this register." />
    </Register>
    <Register start="+0x1B4" size="0" name="DFSDM_FLT1EXMIN" access="Read/Write" reset_value="0x7FFFFF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data channel These bits contain information about the channel on which the data is stored into EXMIN[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMIN" description="Extremes detector minimum value These bits are set by hardware and indicate the lowest value converted by DFSDM_FLTx. EXMIN[23:0] bits are reset to value (0x7FFFFF) by reading of this register." />
    </Register>
    <Register start="+0x1B8" size="0" name="DFSDM_FLT1CNVTIMR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDMCLK The timer has an input clock from DFSDM clock (system clock fDFSDMCLK). Conversion time measurement is started on each conversion start and stopped when conversion finishes (interval between first and last serial sample). Only in case of filter bypass (FOSR[9:0] = 0) is the conversion time measurement stopped and CNVCNT[27:0] = 0. The counted time is: if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): CNVCNT = 0 (counting is stopped, conversion time: t = IOSR / fCKIN) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input (from internal ADC or from CPU/DMA write) Note: When conversion is interrupted (e.g. by disable/enable selected channel) the timer counts also this interruption time." />
    </Register>
    <Register start="+0x200" size="0" name="DFSDM_FLT2CR1" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM_FLTx enable Data which are cleared by setting DFEN=0: register DFSDM_FLTxISR is set to the reset state register DFSDM_FLTxAWSR is set to the reset state">
        <Enum name="B_0x0" start="0x0" description="DFSDM_FLTx is disabled. All conversions of given DFSDM_FLTx are stopped immediately and all DFSDM_FLTx functions are stopped." />
        <Enum name="B_0x1" start="0x1" description="DFSDM_FLTx is enabled. If DFSDM_FLTx is enabled, then DFSDM_FLTx starts operating according to its setting." />
      </BitField>
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group of channels This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect." />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to convert the channels in the injected conversion group, causing JCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; at the same time. If JCIP=1 already, then writing to JSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if JSYNC=1." />
      </BitField>
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion synchronously with the DFSDM_FLT0 JSWSTART trigger This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch an injected conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch an injected conversion in this DFSDM_FLTx at the very moment when an injected conversion is launched in DFSDM_FLT0 by its JSWSTART trigger" />
      </BitField>
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Writing JCHG if JSCAN=0 resets the channel selection to the lowest selected channel.">
        <Enum name="B_0x0" start="0x0" description="One channel conversion is performed from the injected channel group and next the selected channel from this group is selected." />
        <Enum name="B_0x1" start="0x1" description="The series of conversions for the injected group channels is executed, starting over with the lowest selected channel." />
      </BitField>
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the injected channel group This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read injected data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read injected data" />
      </BitField>
      <BitField start="8" size="5" name="JEXTSEL" description="Trigger signal selection for launching injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Note: synchronous trigger has latency up to one fDFSDMCLK clock cycle (with deterministic jitter), asynchronous trigger has latency 2-3 fDFSDMCLK clock cycles (with jitter up to 1 cycle). DFSDM_FLTx 0x00 dfsdm_jtrg0 0x01 dfsdm_jtrg1 ... 0x1E dfsdm_jtrg30 0x1F dfsdm_jtrg31 Refer to . 0x0-0x1F: Trigger inputs selected by the following table (internal or external trigger)." />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge selection for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Trigger detection is disabled" />
        <Enum name="B_0x1" start="0x1" description="Each rising edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x2" start="0x2" description="Each falling edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x3" start="0x3" description="Both rising edges and falling edges on the selected trigger make requests to launch injected conversions" />
      </BitField>
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the regular channel This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to start a conversion on the regular channel and causes RCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. If RCIP=1 already, writing to RSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if RSYNC=1." />
      </BitField>
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular conversions Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to this bit while a continuous regular conversion is already in progress stops the continuous mode immediately.">
        <Enum name="B_0x0" start="0x0" description="The regular channel is converted just once for each conversion request" />
        <Enum name="B_0x1" start="0x1" description="The regular channel is converted repeatedly after each conversion request" />
      </BitField>
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously with DFSDM_FLT0 This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch a regular conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch a regular conversion in this DFSDM_FLTx at the very moment when a regular conversion is launched in DFSDM_FLT0" />
      </BitField>
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the regular conversion This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read regular data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read regular data" />
      </BitField>
      <BitField start="24" size="3" name="RCH" description="Regular channel selection ... 7: Channel 7 is selected as the regular channel Writing these bits when RCIP=1 takes effect when the next regular conversion begins. This is especially useful in continuous mode (when RCONT=1). It also affects regular conversions which are pending (due to ongoing injected conversion).">
        <Enum name="B_0x0" start="0x0" description="Channel 0 is selected as the regular channel" />
        <Enum name="B_0x1" start="0x1" description="Channel 1 is selected as the regular channel" />
      </BitField>
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for regular conversions When converting a regular conversion in continuous mode, having enabled the fast mode causes each conversion (except the first) to execute faster than in standard mode. This bit has no effect on conversions which are not continuous. This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): t = IOSR / fCKIN (... but CNVCNT=0) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input.">
        <Enum name="B_0x0" start="0x0" description="Fast conversion mode disabled" />
        <Enum name="B_0x1" start="0x1" description="Fast conversion mode enabled" />
      </BitField>
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode select">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog on data output value (after the digital filter). The comparison is done after offset correction and shift" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog on channel transceivers value (after watchdog filter)" />
      </BitField>
    </Register>
    <Register start="+0x204" size="0" name="DFSDM_FLT2CR2" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt enable Please see the explanation of JEOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt enable Please see the explanation of REOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt enable Please see the explanation of JOVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected data overrun interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt enable Please see the explanation of ROVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular data overrun interrupt is enabled" />
      </BitField>
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt enable Please see the explanation of AWDF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog interrupt is enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt enable Please see the explanation of SCDF[7:0] in DFSDM_FLTxISR. Note: SCDIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="short-circuit detector interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="short-circuit detector interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt enable Please see the explanation of CKABF[7:0] in DFSDM_FLTxISR. Note: CKABIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="Detection of channel input clock absence interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Detection of channel input clock absence interrupt is enabled" />
      </BitField>
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel selection These bits select the input channels to be taken by the Extremes detector. EXCH[y] = 0: Extremes detector does not accept data from channel y EXCH[y] = 1: Extremes detector accepts data from channel y" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel selection These bits select the input channel to be guarded continuously by the analog watchdog. AWDCH[y] = 0: Analog watchdog is disabled on channel y AWDCH[y] = 1: Analog watchdog is enabled on channel y" />
    </Register>
    <Register start="+0x208" size="0" name="DFSDM_FLT2ISR" access="Read/Write" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxJDATAR.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion has completed and its data may be read" />
      </BitField>
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxRDATAR.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion has completed and its data may be read" />
      </BitField>
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRJOVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion overrun has occurred, which means that an injected conversion finished while JEOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. JDATAR is not affected by overruns" />
      </BitField>
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRROVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion overrun has occurred, which means that a regular conversion finished while REOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. RDATAR is not affected by overruns" />
      </BitField>
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog This bit is set by hardware. It is cleared by software by clearing all source flag bits AWHTF[7:0] and AWLTF[7:0] in DFSDM_FLTxAWSR register (by writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; into the clear bits in DFSDM_FLTxAWCFR register).">
        <Enum name="B_0x0" start="0x0" description="No Analog watchdog event occurred" />
        <Enum name="B_0x1" start="0x1" description="The analog watchdog block detected voltage which crosses the value programmed in the DFSDM_FLTxAWLTR or DFSDM_FLTxAWHTR registers." />
      </BitField>
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress status A request to start an injected conversion is ignored when JCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the injected channel group (neither by software nor by trigger) has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the injected channel group is in progress or a request for a injected conversion is pending, due either to '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; being written to JSWSTART or to a trigger detection" />
      </BitField>
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress status A request to start a regular conversion is ignored when RCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the regular channel has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the regular channel is in progress or a request for a regular conversion is pending" />
      </BitField>
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag CKABF[y]=0: Clock signal on channel y is present. CKABF[y]=1: Clock signal on channel y is not present. Given y bit is set by hardware when clock absence is detected on channel y. It is held at CKABF[y]=1 state by hardware when CHEN=0 (see DFSDM_CHyCFGR1 register). It is held at CKABF[y]=1 state by hardware when the transceiver is not yet synchronized.It can be cleared by software using the corresponding CLRCKABF[y] bit in the DFSDM_FLTxICR register. Note: CKABF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector flag SDCF[y]=0: No short-circuit detector event occurred on channel y SDCF[y]=1: The short-circuit detector counter reaches, on channel y, the value programmed in the DFSDM_CHyAWSCDR registers This bit is set by hardware. It can be cleared by software using the corresponding CLRSCDF[y] bit in the DFSDM_FLTxICR register. SCDF[y] is cleared also by hardware when CHEN[y] = 0 (given channel is disabled). Note: SCDF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
    </Register>
    <Register start="+0x20C" size="0" name="DFSDM_FLT2ICR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the JOVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the ROVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence flag CLRCKABF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRCKABF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding CKABF[y] bit in the DFSDM_FLTxISR register. When the transceiver is not yet synchronized, the clock absence flag is set and cannot be cleared by CLRCKABF[y]. Note: CLRCKABF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector flag CLRSCDF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRSCDF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding SCDF[y] bit in the DFSDM_FLTxISR register Note: CLRSCDF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
    </Register>
    <Register start="+0x210" size="0" name="DFSDM_FLT2JCHGR" access="Read/Write" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group selection JCHG[y]=0: channel y is not part of the injected group JCHG[y]=1: channel y is part of the injected group If JSCAN=1, each of the selected channels is converted, one after another. The lowest channel (channel 0, if selected) is converted first and the sequence ends at the highest selected channel. If JSCAN=0, then only one channel is converted from the selected channels, and the channel selection is moved to the next channel. Writing JCHG, if JSCAN=0, resets the channel selection to the lowest selected channel. At least one channel must always be selected for the injected group. Writes causing all JCHG bits to be zero are ignored." />
    </Register>
    <Register start="+0x214" size="0" name="DFSDM_FLT2FCR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging length) from Sinc filter will be summed into one output data sample from the integrator. The output data rate from the integrator will be decreased by this number (additional data decimation ratio). This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If IOSR = 0, then the Integrator has no effect (Integrator bypass). 0- 255: The length of the Integrator in the range 1 - 256 (IOSR + 1). Defines how many samples" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio (decimation rate) number is also the decimation ratio of the output data rate from filter. This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If FOSR = 0, then the filter has no effect (filter bypass). 0 - 1023: Defines the length of the Sinc type filter in the range 1 - 1024 (FOSR = FOSR[9:0] +1). This" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order 2: Sinc2 filter type 3: Sinc3 filter type 4: Sinc4 filter type 5: Sinc5 filter type 6-7: Reserved Sincx filter type transfer function: FastSinc filter type transfer function: This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x218" size="0" name="DFSDM_FLT2JDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently converted When each conversion of a channel in the injected group finishes, JDATACH[2:0] is updated to indicate which channel was converted. Thus, JDATA[23:0] holds the data that corresponds to the channel indicated by JDATACH[2:0]." />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion data When each conversion of a channel in the injected group finishes, its resulting data is stored in this field. The data is valid when JEOCF=1. Reading this register clears the corresponding JEOCF." />
    </Register>
    <Register start="+0x21C" size="0" name="DFSDM_FLT2RDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently converted When each regular conversion finishes, RDATACH[2:0] is updated to indicate which channel was converted (because regular channel selection RCH[2:0] in DFSDM_FLTxCR1 register can be updated during regular conversion). Thus RDATA[23:0] holds the data that corresponds to the channel indicated by RDATACH[2:0]." />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending data Regular data in RDATA[23:0] was delayed due to an injected channel trigger during the conversion" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion data When each regular conversion finishes, its data is stored in this register. The data is valid when REOCF=1. Reading this register clears the corresponding REOCF." />
    </Register>
    <Register start="+0x220" size="0" name="DFSDM_FLT2AWHTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog watchdog high threshold event BKAWH[i] = 0: Break i signal is not assigned to an analog watchdog high threshold event BKAWH[i] = 1: Break i signal is assigned to an analog watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high threshold These bits are written by software to define the high threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), the higher 16 bits (AWHT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWHT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x224" size="0" name="DFSDM_FLT2AWLTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog watchdog low threshold event BKAWL[i] = 0: Break i signal is not assigned to an analog watchdog low threshold event BKAWL[i] = 1: Break i signal is assigned to an analog watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low threshold These bits are written by software to define the low threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), only the higher 16 bits (AWLT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWLT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x228" size="0" name="DFSDM_FLT2AWSR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold flag AWLTF[y]=1 indicates a low threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWLTF[y] bit in the DFSDM_FLTxAWCFR register." />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold flag AWHTF[y]=1 indicates a high threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWHTF[y] bit in the DFSDM_FLTxAWCFR register." />
    </Register>
    <Register start="+0x22C" size="0" name="DFSDM_FLT2AWCFR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold flag CLRAWLTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWLTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWLTF[y] bit in the DFSDM_FLTxAWSR register" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold flag CLRAWHTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWHTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWHTF[y] bit in the DFSDM_FLTxAWSR register" />
    </Register>
    <Register start="+0x230" size="0" name="DFSDM_FLT2EXMAX" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data channel. These bits contains information about the channel on which the data is stored into EXMAX[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum value These bits are set by hardware and indicate the highest value converted by DFSDM_FLTx. EXMAX[23:0] bits are reset to value (0x800000) by reading of this register." />
    </Register>
    <Register start="+0x234" size="0" name="DFSDM_FLT2EXMIN" access="Read/Write" reset_value="0x7FFFFF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data channel These bits contain information about the channel on which the data is stored into EXMIN[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMIN" description="Extremes detector minimum value These bits are set by hardware and indicate the lowest value converted by DFSDM_FLTx. EXMIN[23:0] bits are reset to value (0x7FFFFF) by reading of this register." />
    </Register>
    <Register start="+0x238" size="0" name="DFSDM_FLT2CNVTIMR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDMCLK The timer has an input clock from DFSDM clock (system clock fDFSDMCLK). Conversion time measurement is started on each conversion start and stopped when conversion finishes (interval between first and last serial sample). Only in case of filter bypass (FOSR[9:0] = 0) is the conversion time measurement stopped and CNVCNT[27:0] = 0. The counted time is: if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): CNVCNT = 0 (counting is stopped, conversion time: t = IOSR / fCKIN) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input (from internal ADC or from CPU/DMA write) Note: When conversion is interrupted (e.g. by disable/enable selected channel) the timer counts also this interruption time." />
    </Register>
    <Register start="+0x280" size="0" name="DFSDM_FLT3CR1" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM_FLTx enable Data which are cleared by setting DFEN=0: register DFSDM_FLTxISR is set to the reset state register DFSDM_FLTxAWSR is set to the reset state">
        <Enum name="B_0x0" start="0x0" description="DFSDM_FLTx is disabled. All conversions of given DFSDM_FLTx are stopped immediately and all DFSDM_FLTx functions are stopped." />
        <Enum name="B_0x1" start="0x1" description="DFSDM_FLTx is enabled. If DFSDM_FLTx is enabled, then DFSDM_FLTx starts operating according to its setting." />
      </BitField>
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group of channels This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect." />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to convert the channels in the injected conversion group, causing JCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; at the same time. If JCIP=1 already, then writing to JSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if JSYNC=1." />
      </BitField>
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion synchronously with the DFSDM_FLT0 JSWSTART trigger This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch an injected conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch an injected conversion in this DFSDM_FLTx at the very moment when an injected conversion is launched in DFSDM_FLT0 by its JSWSTART trigger" />
      </BitField>
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Writing JCHG if JSCAN=0 resets the channel selection to the lowest selected channel.">
        <Enum name="B_0x0" start="0x0" description="One channel conversion is performed from the injected channel group and next the selected channel from this group is selected." />
        <Enum name="B_0x1" start="0x1" description="The series of conversions for the injected group channels is executed, starting over with the lowest selected channel." />
      </BitField>
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the injected channel group This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read injected data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read injected data" />
      </BitField>
      <BitField start="8" size="5" name="JEXTSEL" description="Trigger signal selection for launching injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Note: synchronous trigger has latency up to one fDFSDMCLK clock cycle (with deterministic jitter), asynchronous trigger has latency 2-3 fDFSDMCLK clock cycles (with jitter up to 1 cycle). DFSDM_FLTx 0x00 dfsdm_jtrg0 0x01 dfsdm_jtrg1 ... 0x1E dfsdm_jtrg30 0x1F dfsdm_jtrg31 Refer to . 0x0-0x1F: Trigger inputs selected by the following table (internal or external trigger)." />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge selection for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Trigger detection is disabled" />
        <Enum name="B_0x1" start="0x1" description="Each rising edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x2" start="0x2" description="Each falling edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x3" start="0x3" description="Both rising edges and falling edges on the selected trigger make requests to launch injected conversions" />
      </BitField>
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the regular channel This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to start a conversion on the regular channel and causes RCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. If RCIP=1 already, writing to RSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if RSYNC=1." />
      </BitField>
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular conversions Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to this bit while a continuous regular conversion is already in progress stops the continuous mode immediately.">
        <Enum name="B_0x0" start="0x0" description="The regular channel is converted just once for each conversion request" />
        <Enum name="B_0x1" start="0x1" description="The regular channel is converted repeatedly after each conversion request" />
      </BitField>
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously with DFSDM_FLT0 This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch a regular conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch a regular conversion in this DFSDM_FLTx at the very moment when a regular conversion is launched in DFSDM_FLT0" />
      </BitField>
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the regular conversion This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read regular data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read regular data" />
      </BitField>
      <BitField start="24" size="3" name="RCH" description="Regular channel selection ... 7: Channel 7 is selected as the regular channel Writing these bits when RCIP=1 takes effect when the next regular conversion begins. This is especially useful in continuous mode (when RCONT=1). It also affects regular conversions which are pending (due to ongoing injected conversion).">
        <Enum name="B_0x0" start="0x0" description="Channel 0 is selected as the regular channel" />
        <Enum name="B_0x1" start="0x1" description="Channel 1 is selected as the regular channel" />
      </BitField>
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for regular conversions When converting a regular conversion in continuous mode, having enabled the fast mode causes each conversion (except the first) to execute faster than in standard mode. This bit has no effect on conversions which are not continuous. This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): t = IOSR / fCKIN (... but CNVCNT=0) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input.">
        <Enum name="B_0x0" start="0x0" description="Fast conversion mode disabled" />
        <Enum name="B_0x1" start="0x1" description="Fast conversion mode enabled" />
      </BitField>
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode select">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog on data output value (after the digital filter). The comparison is done after offset correction and shift" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog on channel transceivers value (after watchdog filter)" />
      </BitField>
    </Register>
    <Register start="+0x284" size="0" name="DFSDM_FLT3CR2" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt enable Please see the explanation of JEOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt enable Please see the explanation of REOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt enable Please see the explanation of JOVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected data overrun interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt enable Please see the explanation of ROVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular data overrun interrupt is enabled" />
      </BitField>
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt enable Please see the explanation of AWDF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog interrupt is enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt enable Please see the explanation of SCDF[7:0] in DFSDM_FLTxISR. Note: SCDIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="short-circuit detector interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="short-circuit detector interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt enable Please see the explanation of CKABF[7:0] in DFSDM_FLTxISR. Note: CKABIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="Detection of channel input clock absence interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Detection of channel input clock absence interrupt is enabled" />
      </BitField>
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel selection These bits select the input channels to be taken by the Extremes detector. EXCH[y] = 0: Extremes detector does not accept data from channel y EXCH[y] = 1: Extremes detector accepts data from channel y" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel selection These bits select the input channel to be guarded continuously by the analog watchdog. AWDCH[y] = 0: Analog watchdog is disabled on channel y AWDCH[y] = 1: Analog watchdog is enabled on channel y" />
    </Register>
    <Register start="+0x288" size="0" name="DFSDM_FLT3ISR" access="Read/Write" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxJDATAR.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion has completed and its data may be read" />
      </BitField>
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxRDATAR.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion has completed and its data may be read" />
      </BitField>
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRJOVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion overrun has occurred, which means that an injected conversion finished while JEOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. JDATAR is not affected by overruns" />
      </BitField>
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRROVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion overrun has occurred, which means that a regular conversion finished while REOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. RDATAR is not affected by overruns" />
      </BitField>
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog This bit is set by hardware. It is cleared by software by clearing all source flag bits AWHTF[7:0] and AWLTF[7:0] in DFSDM_FLTxAWSR register (by writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; into the clear bits in DFSDM_FLTxAWCFR register).">
        <Enum name="B_0x0" start="0x0" description="No Analog watchdog event occurred" />
        <Enum name="B_0x1" start="0x1" description="The analog watchdog block detected voltage which crosses the value programmed in the DFSDM_FLTxAWLTR or DFSDM_FLTxAWHTR registers." />
      </BitField>
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress status A request to start an injected conversion is ignored when JCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the injected channel group (neither by software nor by trigger) has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the injected channel group is in progress or a request for a injected conversion is pending, due either to '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; being written to JSWSTART or to a trigger detection" />
      </BitField>
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress status A request to start a regular conversion is ignored when RCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the regular channel has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the regular channel is in progress or a request for a regular conversion is pending" />
      </BitField>
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag CKABF[y]=0: Clock signal on channel y is present. CKABF[y]=1: Clock signal on channel y is not present. Given y bit is set by hardware when clock absence is detected on channel y. It is held at CKABF[y]=1 state by hardware when CHEN=0 (see DFSDM_CHyCFGR1 register). It is held at CKABF[y]=1 state by hardware when the transceiver is not yet synchronized.It can be cleared by software using the corresponding CLRCKABF[y] bit in the DFSDM_FLTxICR register. Note: CKABF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector flag SDCF[y]=0: No short-circuit detector event occurred on channel y SDCF[y]=1: The short-circuit detector counter reaches, on channel y, the value programmed in the DFSDM_CHyAWSCDR registers This bit is set by hardware. It can be cleared by software using the corresponding CLRSCDF[y] bit in the DFSDM_FLTxICR register. SCDF[y] is cleared also by hardware when CHEN[y] = 0 (given channel is disabled). Note: SCDF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
    </Register>
    <Register start="+0x28C" size="0" name="DFSDM_FLT3ICR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the JOVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the ROVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence flag CLRCKABF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRCKABF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding CKABF[y] bit in the DFSDM_FLTxISR register. When the transceiver is not yet synchronized, the clock absence flag is set and cannot be cleared by CLRCKABF[y]. Note: CLRCKABF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector flag CLRSCDF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRSCDF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding SCDF[y] bit in the DFSDM_FLTxISR register Note: CLRSCDF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
    </Register>
    <Register start="+0x290" size="0" name="DFSDM_FLT3JCHGR" access="Read/Write" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group selection JCHG[y]=0: channel y is not part of the injected group JCHG[y]=1: channel y is part of the injected group If JSCAN=1, each of the selected channels is converted, one after another. The lowest channel (channel 0, if selected) is converted first and the sequence ends at the highest selected channel. If JSCAN=0, then only one channel is converted from the selected channels, and the channel selection is moved to the next channel. Writing JCHG, if JSCAN=0, resets the channel selection to the lowest selected channel. At least one channel must always be selected for the injected group. Writes causing all JCHG bits to be zero are ignored." />
    </Register>
    <Register start="+0x294" size="0" name="DFSDM_FLT3FCR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging length) from Sinc filter will be summed into one output data sample from the integrator. The output data rate from the integrator will be decreased by this number (additional data decimation ratio). This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If IOSR = 0, then the Integrator has no effect (Integrator bypass). 0- 255: The length of the Integrator in the range 1 - 256 (IOSR + 1). Defines how many samples" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio (decimation rate) number is also the decimation ratio of the output data rate from filter. This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If FOSR = 0, then the filter has no effect (filter bypass). 0 - 1023: Defines the length of the Sinc type filter in the range 1 - 1024 (FOSR = FOSR[9:0] +1). This" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order 2: Sinc2 filter type 3: Sinc3 filter type 4: Sinc4 filter type 5: Sinc5 filter type 6-7: Reserved Sincx filter type transfer function: FastSinc filter type transfer function: This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x298" size="0" name="DFSDM_FLT3JDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently converted When each conversion of a channel in the injected group finishes, JDATACH[2:0] is updated to indicate which channel was converted. Thus, JDATA[23:0] holds the data that corresponds to the channel indicated by JDATACH[2:0]." />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion data When each conversion of a channel in the injected group finishes, its resulting data is stored in this field. The data is valid when JEOCF=1. Reading this register clears the corresponding JEOCF." />
    </Register>
    <Register start="+0x29C" size="0" name="DFSDM_FLT3RDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently converted When each regular conversion finishes, RDATACH[2:0] is updated to indicate which channel was converted (because regular channel selection RCH[2:0] in DFSDM_FLTxCR1 register can be updated during regular conversion). Thus RDATA[23:0] holds the data that corresponds to the channel indicated by RDATACH[2:0]." />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending data Regular data in RDATA[23:0] was delayed due to an injected channel trigger during the conversion" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion data When each regular conversion finishes, its data is stored in this register. The data is valid when REOCF=1. Reading this register clears the corresponding REOCF." />
    </Register>
    <Register start="+0x2A0" size="0" name="DFSDM_FLT3AWHTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog watchdog high threshold event BKAWH[i] = 0: Break i signal is not assigned to an analog watchdog high threshold event BKAWH[i] = 1: Break i signal is assigned to an analog watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high threshold These bits are written by software to define the high threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), the higher 16 bits (AWHT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWHT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x2A4" size="0" name="DFSDM_FLT3AWLTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog watchdog low threshold event BKAWL[i] = 0: Break i signal is not assigned to an analog watchdog low threshold event BKAWL[i] = 1: Break i signal is assigned to an analog watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low threshold These bits are written by software to define the low threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), only the higher 16 bits (AWLT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWLT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x2A8" size="0" name="DFSDM_FLT3AWSR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold flag AWLTF[y]=1 indicates a low threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWLTF[y] bit in the DFSDM_FLTxAWCFR register." />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold flag AWHTF[y]=1 indicates a high threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWHTF[y] bit in the DFSDM_FLTxAWCFR register." />
    </Register>
    <Register start="+0x2AC" size="0" name="DFSDM_FLT3AWCFR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold flag CLRAWLTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWLTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWLTF[y] bit in the DFSDM_FLTxAWSR register" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold flag CLRAWHTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWHTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWHTF[y] bit in the DFSDM_FLTxAWSR register" />
    </Register>
    <Register start="+0x2B0" size="0" name="DFSDM_FLT3EXMAX" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data channel. These bits contains information about the channel on which the data is stored into EXMAX[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum value These bits are set by hardware and indicate the highest value converted by DFSDM_FLTx. EXMAX[23:0] bits are reset to value (0x800000) by reading of this register." />
    </Register>
    <Register start="+0x2B4" size="0" name="DFSDM_FLT3EXMIN" access="Read/Write" reset_value="0x7FFFFF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data channel These bits contain information about the channel on which the data is stored into EXMIN[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMIN" description="Extremes detector minimum value These bits are set by hardware and indicate the lowest value converted by DFSDM_FLTx. EXMIN[23:0] bits are reset to value (0x7FFFFF) by reading of this register." />
    </Register>
    <Register start="+0x2B8" size="0" name="DFSDM_FLT3CNVTIMR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDMCLK The timer has an input clock from DFSDM clock (system clock fDFSDMCLK). Conversion time measurement is started on each conversion start and stopped when conversion finishes (interval between first and last serial sample). Only in case of filter bypass (FOSR[9:0] = 0) is the conversion time measurement stopped and CNVCNT[27:0] = 0. The counted time is: if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): CNVCNT = 0 (counting is stopped, conversion time: t = IOSR / fCKIN) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input (from internal ADC or from CPU/DMA write) Note: When conversion is interrupted (e.g. by disable/enable selected channel) the timer counts also this interruption time." />
    </Register>
    <Register start="+0x300" size="0" name="DFSDM_FLT4CR1" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM_FLTx enable Data which are cleared by setting DFEN=0: register DFSDM_FLTxISR is set to the reset state register DFSDM_FLTxAWSR is set to the reset state">
        <Enum name="B_0x0" start="0x0" description="DFSDM_FLTx is disabled. All conversions of given DFSDM_FLTx are stopped immediately and all DFSDM_FLTx functions are stopped." />
        <Enum name="B_0x1" start="0x1" description="DFSDM_FLTx is enabled. If DFSDM_FLTx is enabled, then DFSDM_FLTx starts operating according to its setting." />
      </BitField>
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group of channels This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect." />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to convert the channels in the injected conversion group, causing JCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; at the same time. If JCIP=1 already, then writing to JSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if JSYNC=1." />
      </BitField>
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion synchronously with the DFSDM_FLT0 JSWSTART trigger This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch an injected conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch an injected conversion in this DFSDM_FLTx at the very moment when an injected conversion is launched in DFSDM_FLT0 by its JSWSTART trigger" />
      </BitField>
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Writing JCHG if JSCAN=0 resets the channel selection to the lowest selected channel.">
        <Enum name="B_0x0" start="0x0" description="One channel conversion is performed from the injected channel group and next the selected channel from this group is selected." />
        <Enum name="B_0x1" start="0x1" description="The series of conversions for the injected group channels is executed, starting over with the lowest selected channel." />
      </BitField>
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the injected channel group This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read injected data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read injected data" />
      </BitField>
      <BitField start="8" size="5" name="JEXTSEL" description="Trigger signal selection for launching injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Note: synchronous trigger has latency up to one fDFSDMCLK clock cycle (with deterministic jitter), asynchronous trigger has latency 2-3 fDFSDMCLK clock cycles (with jitter up to 1 cycle). DFSDM_FLTx 0x00 dfsdm_jtrg0 0x01 dfsdm_jtrg1 ... 0x1E dfsdm_jtrg30 0x1F dfsdm_jtrg31 Refer to . 0x0-0x1F: Trigger inputs selected by the following table (internal or external trigger)." />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge selection for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Trigger detection is disabled" />
        <Enum name="B_0x1" start="0x1" description="Each rising edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x2" start="0x2" description="Each falling edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x3" start="0x3" description="Both rising edges and falling edges on the selected trigger make requests to launch injected conversions" />
      </BitField>
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the regular channel This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to start a conversion on the regular channel and causes RCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. If RCIP=1 already, writing to RSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if RSYNC=1." />
      </BitField>
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular conversions Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to this bit while a continuous regular conversion is already in progress stops the continuous mode immediately.">
        <Enum name="B_0x0" start="0x0" description="The regular channel is converted just once for each conversion request" />
        <Enum name="B_0x1" start="0x1" description="The regular channel is converted repeatedly after each conversion request" />
      </BitField>
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously with DFSDM_FLT0 This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch a regular conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch a regular conversion in this DFSDM_FLTx at the very moment when a regular conversion is launched in DFSDM_FLT0" />
      </BitField>
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the regular conversion This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read regular data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read regular data" />
      </BitField>
      <BitField start="24" size="3" name="RCH" description="Regular channel selection ... 7: Channel 7 is selected as the regular channel Writing these bits when RCIP=1 takes effect when the next regular conversion begins. This is especially useful in continuous mode (when RCONT=1). It also affects regular conversions which are pending (due to ongoing injected conversion).">
        <Enum name="B_0x0" start="0x0" description="Channel 0 is selected as the regular channel" />
        <Enum name="B_0x1" start="0x1" description="Channel 1 is selected as the regular channel" />
      </BitField>
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for regular conversions When converting a regular conversion in continuous mode, having enabled the fast mode causes each conversion (except the first) to execute faster than in standard mode. This bit has no effect on conversions which are not continuous. This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): t = IOSR / fCKIN (... but CNVCNT=0) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input.">
        <Enum name="B_0x0" start="0x0" description="Fast conversion mode disabled" />
        <Enum name="B_0x1" start="0x1" description="Fast conversion mode enabled" />
      </BitField>
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode select">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog on data output value (after the digital filter). The comparison is done after offset correction and shift" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog on channel transceivers value (after watchdog filter)" />
      </BitField>
    </Register>
    <Register start="+0x304" size="0" name="DFSDM_FLT4CR2" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt enable Please see the explanation of JEOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt enable Please see the explanation of REOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt enable Please see the explanation of JOVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected data overrun interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt enable Please see the explanation of ROVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular data overrun interrupt is enabled" />
      </BitField>
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt enable Please see the explanation of AWDF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog interrupt is enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt enable Please see the explanation of SCDF[7:0] in DFSDM_FLTxISR. Note: SCDIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="short-circuit detector interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="short-circuit detector interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt enable Please see the explanation of CKABF[7:0] in DFSDM_FLTxISR. Note: CKABIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="Detection of channel input clock absence interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Detection of channel input clock absence interrupt is enabled" />
      </BitField>
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel selection These bits select the input channels to be taken by the Extremes detector. EXCH[y] = 0: Extremes detector does not accept data from channel y EXCH[y] = 1: Extremes detector accepts data from channel y" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel selection These bits select the input channel to be guarded continuously by the analog watchdog. AWDCH[y] = 0: Analog watchdog is disabled on channel y AWDCH[y] = 1: Analog watchdog is enabled on channel y" />
    </Register>
    <Register start="+0x308" size="0" name="DFSDM_FLT4ISR" access="Read/Write" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxJDATAR.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion has completed and its data may be read" />
      </BitField>
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxRDATAR.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion has completed and its data may be read" />
      </BitField>
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRJOVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion overrun has occurred, which means that an injected conversion finished while JEOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. JDATAR is not affected by overruns" />
      </BitField>
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRROVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion overrun has occurred, which means that a regular conversion finished while REOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. RDATAR is not affected by overruns" />
      </BitField>
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog This bit is set by hardware. It is cleared by software by clearing all source flag bits AWHTF[7:0] and AWLTF[7:0] in DFSDM_FLTxAWSR register (by writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; into the clear bits in DFSDM_FLTxAWCFR register).">
        <Enum name="B_0x0" start="0x0" description="No Analog watchdog event occurred" />
        <Enum name="B_0x1" start="0x1" description="The analog watchdog block detected voltage which crosses the value programmed in the DFSDM_FLTxAWLTR or DFSDM_FLTxAWHTR registers." />
      </BitField>
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress status A request to start an injected conversion is ignored when JCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the injected channel group (neither by software nor by trigger) has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the injected channel group is in progress or a request for a injected conversion is pending, due either to '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; being written to JSWSTART or to a trigger detection" />
      </BitField>
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress status A request to start a regular conversion is ignored when RCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the regular channel has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the regular channel is in progress or a request for a regular conversion is pending" />
      </BitField>
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag CKABF[y]=0: Clock signal on channel y is present. CKABF[y]=1: Clock signal on channel y is not present. Given y bit is set by hardware when clock absence is detected on channel y. It is held at CKABF[y]=1 state by hardware when CHEN=0 (see DFSDM_CHyCFGR1 register). It is held at CKABF[y]=1 state by hardware when the transceiver is not yet synchronized.It can be cleared by software using the corresponding CLRCKABF[y] bit in the DFSDM_FLTxICR register. Note: CKABF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector flag SDCF[y]=0: No short-circuit detector event occurred on channel y SDCF[y]=1: The short-circuit detector counter reaches, on channel y, the value programmed in the DFSDM_CHyAWSCDR registers This bit is set by hardware. It can be cleared by software using the corresponding CLRSCDF[y] bit in the DFSDM_FLTxICR register. SCDF[y] is cleared also by hardware when CHEN[y] = 0 (given channel is disabled). Note: SCDF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
    </Register>
    <Register start="+0x30C" size="0" name="DFSDM_FLT4ICR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the JOVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the ROVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence flag CLRCKABF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRCKABF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding CKABF[y] bit in the DFSDM_FLTxISR register. When the transceiver is not yet synchronized, the clock absence flag is set and cannot be cleared by CLRCKABF[y]. Note: CLRCKABF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector flag CLRSCDF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRSCDF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding SCDF[y] bit in the DFSDM_FLTxISR register Note: CLRSCDF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
    </Register>
    <Register start="+0x310" size="0" name="DFSDM_FLT4JCHGR" access="Read/Write" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group selection JCHG[y]=0: channel y is not part of the injected group JCHG[y]=1: channel y is part of the injected group If JSCAN=1, each of the selected channels is converted, one after another. The lowest channel (channel 0, if selected) is converted first and the sequence ends at the highest selected channel. If JSCAN=0, then only one channel is converted from the selected channels, and the channel selection is moved to the next channel. Writing JCHG, if JSCAN=0, resets the channel selection to the lowest selected channel. At least one channel must always be selected for the injected group. Writes causing all JCHG bits to be zero are ignored." />
    </Register>
    <Register start="+0x314" size="0" name="DFSDM_FLT4FCR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging length) from Sinc filter will be summed into one output data sample from the integrator. The output data rate from the integrator will be decreased by this number (additional data decimation ratio). This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If IOSR = 0, then the Integrator has no effect (Integrator bypass). 0- 255: The length of the Integrator in the range 1 - 256 (IOSR + 1). Defines how many samples" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio (decimation rate) number is also the decimation ratio of the output data rate from filter. This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If FOSR = 0, then the filter has no effect (filter bypass). 0 - 1023: Defines the length of the Sinc type filter in the range 1 - 1024 (FOSR = FOSR[9:0] +1). This" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order 2: Sinc2 filter type 3: Sinc3 filter type 4: Sinc4 filter type 5: Sinc5 filter type 6-7: Reserved Sincx filter type transfer function: FastSinc filter type transfer function: This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x318" size="0" name="DFSDM_FLT4JDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently converted When each conversion of a channel in the injected group finishes, JDATACH[2:0] is updated to indicate which channel was converted. Thus, JDATA[23:0] holds the data that corresponds to the channel indicated by JDATACH[2:0]." />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion data When each conversion of a channel in the injected group finishes, its resulting data is stored in this field. The data is valid when JEOCF=1. Reading this register clears the corresponding JEOCF." />
    </Register>
    <Register start="+0x31C" size="0" name="DFSDM_FLT4RDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently converted When each regular conversion finishes, RDATACH[2:0] is updated to indicate which channel was converted (because regular channel selection RCH[2:0] in DFSDM_FLTxCR1 register can be updated during regular conversion). Thus RDATA[23:0] holds the data that corresponds to the channel indicated by RDATACH[2:0]." />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending data Regular data in RDATA[23:0] was delayed due to an injected channel trigger during the conversion" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion data When each regular conversion finishes, its data is stored in this register. The data is valid when REOCF=1. Reading this register clears the corresponding REOCF." />
    </Register>
    <Register start="+0x320" size="0" name="DFSDM_FLT4AWHTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog watchdog high threshold event BKAWH[i] = 0: Break i signal is not assigned to an analog watchdog high threshold event BKAWH[i] = 1: Break i signal is assigned to an analog watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high threshold These bits are written by software to define the high threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), the higher 16 bits (AWHT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWHT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x324" size="0" name="DFSDM_FLT4AWLTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog watchdog low threshold event BKAWL[i] = 0: Break i signal is not assigned to an analog watchdog low threshold event BKAWL[i] = 1: Break i signal is assigned to an analog watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low threshold These bits are written by software to define the low threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), only the higher 16 bits (AWLT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWLT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x328" size="0" name="DFSDM_FLT4AWSR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold flag AWLTF[y]=1 indicates a low threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWLTF[y] bit in the DFSDM_FLTxAWCFR register." />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold flag AWHTF[y]=1 indicates a high threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWHTF[y] bit in the DFSDM_FLTxAWCFR register." />
    </Register>
    <Register start="+0x32C" size="0" name="DFSDM_FLT4AWCFR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold flag CLRAWLTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWLTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWLTF[y] bit in the DFSDM_FLTxAWSR register" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold flag CLRAWHTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWHTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWHTF[y] bit in the DFSDM_FLTxAWSR register" />
    </Register>
    <Register start="+0x330" size="0" name="DFSDM_FLT4EXMAX" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data channel. These bits contains information about the channel on which the data is stored into EXMAX[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum value These bits are set by hardware and indicate the highest value converted by DFSDM_FLTx. EXMAX[23:0] bits are reset to value (0x800000) by reading of this register." />
    </Register>
    <Register start="+0x334" size="0" name="DFSDM_FLT4EXMIN" access="Read/Write" reset_value="0x7FFFFF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data channel These bits contain information about the channel on which the data is stored into EXMIN[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMIN" description="Extremes detector minimum value These bits are set by hardware and indicate the lowest value converted by DFSDM_FLTx. EXMIN[23:0] bits are reset to value (0x7FFFFF) by reading of this register." />
    </Register>
    <Register start="+0x338" size="0" name="DFSDM_FLT4CNVTIMR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDMCLK The timer has an input clock from DFSDM clock (system clock fDFSDMCLK). Conversion time measurement is started on each conversion start and stopped when conversion finishes (interval between first and last serial sample). Only in case of filter bypass (FOSR[9:0] = 0) is the conversion time measurement stopped and CNVCNT[27:0] = 0. The counted time is: if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): CNVCNT = 0 (counting is stopped, conversion time: t = IOSR / fCKIN) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input (from internal ADC or from CPU/DMA write) Note: When conversion is interrupted (e.g. by disable/enable selected channel) the timer counts also this interruption time." />
    </Register>
    <Register start="+0x380" size="0" name="DFSDM_FLT5CR1" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM_FLTx enable Data which are cleared by setting DFEN=0: register DFSDM_FLTxISR is set to the reset state register DFSDM_FLTxAWSR is set to the reset state">
        <Enum name="B_0x0" start="0x0" description="DFSDM_FLTx is disabled. All conversions of given DFSDM_FLTx are stopped immediately and all DFSDM_FLTx functions are stopped." />
        <Enum name="B_0x1" start="0x1" description="DFSDM_FLTx is enabled. If DFSDM_FLTx is enabled, then DFSDM_FLTx starts operating according to its setting." />
      </BitField>
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group of channels This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect." />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to convert the channels in the injected conversion group, causing JCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; at the same time. If JCIP=1 already, then writing to JSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if JSYNC=1." />
      </BitField>
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion synchronously with the DFSDM_FLT0 JSWSTART trigger This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch an injected conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch an injected conversion in this DFSDM_FLTx at the very moment when an injected conversion is launched in DFSDM_FLT0 by its JSWSTART trigger" />
      </BitField>
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Writing JCHG if JSCAN=0 resets the channel selection to the lowest selected channel.">
        <Enum name="B_0x0" start="0x0" description="One channel conversion is performed from the injected channel group and next the selected channel from this group is selected." />
        <Enum name="B_0x1" start="0x1" description="The series of conversions for the injected group channels is executed, starting over with the lowest selected channel." />
      </BitField>
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the injected channel group This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read injected data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read injected data" />
      </BitField>
      <BitField start="8" size="5" name="JEXTSEL" description="Trigger signal selection for launching injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Note: synchronous trigger has latency up to one fDFSDMCLK clock cycle (with deterministic jitter), asynchronous trigger has latency 2-3 fDFSDMCLK clock cycles (with jitter up to 1 cycle). DFSDM_FLTx 0x00 dfsdm_jtrg0 0x01 dfsdm_jtrg1 ... 0x1E dfsdm_jtrg30 0x1F dfsdm_jtrg31 Refer to . 0x0-0x1F: Trigger inputs selected by the following table (internal or external trigger)." />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge selection for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Trigger detection is disabled" />
        <Enum name="B_0x1" start="0x1" description="Each rising edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x2" start="0x2" description="Each falling edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x3" start="0x3" description="Both rising edges and falling edges on the selected trigger make requests to launch injected conversions" />
      </BitField>
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the regular channel This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to start a conversion on the regular channel and causes RCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. If RCIP=1 already, writing to RSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if RSYNC=1." />
      </BitField>
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular conversions Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to this bit while a continuous regular conversion is already in progress stops the continuous mode immediately.">
        <Enum name="B_0x0" start="0x0" description="The regular channel is converted just once for each conversion request" />
        <Enum name="B_0x1" start="0x1" description="The regular channel is converted repeatedly after each conversion request" />
      </BitField>
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously with DFSDM_FLT0 This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch a regular conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch a regular conversion in this DFSDM_FLTx at the very moment when a regular conversion is launched in DFSDM_FLT0" />
      </BitField>
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the regular conversion This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read regular data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read regular data" />
      </BitField>
      <BitField start="24" size="3" name="RCH" description="Regular channel selection ... 7: Channel 7 is selected as the regular channel Writing these bits when RCIP=1 takes effect when the next regular conversion begins. This is especially useful in continuous mode (when RCONT=1). It also affects regular conversions which are pending (due to ongoing injected conversion).">
        <Enum name="B_0x0" start="0x0" description="Channel 0 is selected as the regular channel" />
        <Enum name="B_0x1" start="0x1" description="Channel 1 is selected as the regular channel" />
      </BitField>
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for regular conversions When converting a regular conversion in continuous mode, having enabled the fast mode causes each conversion (except the first) to execute faster than in standard mode. This bit has no effect on conversions which are not continuous. This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): t = IOSR / fCKIN (... but CNVCNT=0) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input.">
        <Enum name="B_0x0" start="0x0" description="Fast conversion mode disabled" />
        <Enum name="B_0x1" start="0x1" description="Fast conversion mode enabled" />
      </BitField>
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode select">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog on data output value (after the digital filter). The comparison is done after offset correction and shift" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog on channel transceivers value (after watchdog filter)" />
      </BitField>
    </Register>
    <Register start="+0x384" size="0" name="DFSDM_FLT5CR2" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt enable Please see the explanation of JEOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt enable Please see the explanation of REOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt enable Please see the explanation of JOVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected data overrun interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt enable Please see the explanation of ROVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular data overrun interrupt is enabled" />
      </BitField>
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt enable Please see the explanation of AWDF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog interrupt is enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt enable Please see the explanation of SCDF[7:0] in DFSDM_FLTxISR. Note: SCDIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="short-circuit detector interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="short-circuit detector interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt enable Please see the explanation of CKABF[7:0] in DFSDM_FLTxISR. Note: CKABIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="Detection of channel input clock absence interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Detection of channel input clock absence interrupt is enabled" />
      </BitField>
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel selection These bits select the input channels to be taken by the Extremes detector. EXCH[y] = 0: Extremes detector does not accept data from channel y EXCH[y] = 1: Extremes detector accepts data from channel y" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel selection These bits select the input channel to be guarded continuously by the analog watchdog. AWDCH[y] = 0: Analog watchdog is disabled on channel y AWDCH[y] = 1: Analog watchdog is enabled on channel y" />
    </Register>
    <Register start="+0x388" size="0" name="DFSDM_FLT5ISR" access="Read/Write" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxJDATAR.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion has completed and its data may be read" />
      </BitField>
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxRDATAR.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion has completed and its data may be read" />
      </BitField>
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRJOVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion overrun has occurred, which means that an injected conversion finished while JEOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. JDATAR is not affected by overruns" />
      </BitField>
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRROVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion overrun has occurred, which means that a regular conversion finished while REOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. RDATAR is not affected by overruns" />
      </BitField>
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog This bit is set by hardware. It is cleared by software by clearing all source flag bits AWHTF[7:0] and AWLTF[7:0] in DFSDM_FLTxAWSR register (by writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; into the clear bits in DFSDM_FLTxAWCFR register).">
        <Enum name="B_0x0" start="0x0" description="No Analog watchdog event occurred" />
        <Enum name="B_0x1" start="0x1" description="The analog watchdog block detected voltage which crosses the value programmed in the DFSDM_FLTxAWLTR or DFSDM_FLTxAWHTR registers." />
      </BitField>
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress status A request to start an injected conversion is ignored when JCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the injected channel group (neither by software nor by trigger) has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the injected channel group is in progress or a request for a injected conversion is pending, due either to '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; being written to JSWSTART or to a trigger detection" />
      </BitField>
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress status A request to start a regular conversion is ignored when RCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the regular channel has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the regular channel is in progress or a request for a regular conversion is pending" />
      </BitField>
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag CKABF[y]=0: Clock signal on channel y is present. CKABF[y]=1: Clock signal on channel y is not present. Given y bit is set by hardware when clock absence is detected on channel y. It is held at CKABF[y]=1 state by hardware when CHEN=0 (see DFSDM_CHyCFGR1 register). It is held at CKABF[y]=1 state by hardware when the transceiver is not yet synchronized.It can be cleared by software using the corresponding CLRCKABF[y] bit in the DFSDM_FLTxICR register. Note: CKABF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector flag SDCF[y]=0: No short-circuit detector event occurred on channel y SDCF[y]=1: The short-circuit detector counter reaches, on channel y, the value programmed in the DFSDM_CHyAWSCDR registers This bit is set by hardware. It can be cleared by software using the corresponding CLRSCDF[y] bit in the DFSDM_FLTxICR register. SCDF[y] is cleared also by hardware when CHEN[y] = 0 (given channel is disabled). Note: SCDF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
    </Register>
    <Register start="+0x38C" size="0" name="DFSDM_FLT5ICR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the JOVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the ROVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence flag CLRCKABF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRCKABF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding CKABF[y] bit in the DFSDM_FLTxISR register. When the transceiver is not yet synchronized, the clock absence flag is set and cannot be cleared by CLRCKABF[y]. Note: CLRCKABF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector flag CLRSCDF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRSCDF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding SCDF[y] bit in the DFSDM_FLTxISR register Note: CLRSCDF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
    </Register>
    <Register start="+0x390" size="0" name="DFSDM_FLT5JCHGR" access="Read/Write" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group selection JCHG[y]=0: channel y is not part of the injected group JCHG[y]=1: channel y is part of the injected group If JSCAN=1, each of the selected channels is converted, one after another. The lowest channel (channel 0, if selected) is converted first and the sequence ends at the highest selected channel. If JSCAN=0, then only one channel is converted from the selected channels, and the channel selection is moved to the next channel. Writing JCHG, if JSCAN=0, resets the channel selection to the lowest selected channel. At least one channel must always be selected for the injected group. Writes causing all JCHG bits to be zero are ignored." />
    </Register>
    <Register start="+0x394" size="0" name="DFSDM_FLT5FCR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging length) from Sinc filter will be summed into one output data sample from the integrator. The output data rate from the integrator will be decreased by this number (additional data decimation ratio). This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If IOSR = 0, then the Integrator has no effect (Integrator bypass). 0- 255: The length of the Integrator in the range 1 - 256 (IOSR + 1). Defines how many samples" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio (decimation rate) number is also the decimation ratio of the output data rate from filter. This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If FOSR = 0, then the filter has no effect (filter bypass). 0 - 1023: Defines the length of the Sinc type filter in the range 1 - 1024 (FOSR = FOSR[9:0] +1). This" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order 2: Sinc2 filter type 3: Sinc3 filter type 4: Sinc4 filter type 5: Sinc5 filter type 6-7: Reserved Sincx filter type transfer function: FastSinc filter type transfer function: This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x398" size="0" name="DFSDM_FLT5JDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently converted When each conversion of a channel in the injected group finishes, JDATACH[2:0] is updated to indicate which channel was converted. Thus, JDATA[23:0] holds the data that corresponds to the channel indicated by JDATACH[2:0]." />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion data When each conversion of a channel in the injected group finishes, its resulting data is stored in this field. The data is valid when JEOCF=1. Reading this register clears the corresponding JEOCF." />
    </Register>
    <Register start="+0x39C" size="0" name="DFSDM_FLT5RDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently converted When each regular conversion finishes, RDATACH[2:0] is updated to indicate which channel was converted (because regular channel selection RCH[2:0] in DFSDM_FLTxCR1 register can be updated during regular conversion). Thus RDATA[23:0] holds the data that corresponds to the channel indicated by RDATACH[2:0]." />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending data Regular data in RDATA[23:0] was delayed due to an injected channel trigger during the conversion" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion data When each regular conversion finishes, its data is stored in this register. The data is valid when REOCF=1. Reading this register clears the corresponding REOCF." />
    </Register>
    <Register start="+0x3A0" size="0" name="DFSDM_FLT5AWHTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog watchdog high threshold event BKAWH[i] = 0: Break i signal is not assigned to an analog watchdog high threshold event BKAWH[i] = 1: Break i signal is assigned to an analog watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high threshold These bits are written by software to define the high threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), the higher 16 bits (AWHT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWHT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x3A4" size="0" name="DFSDM_FLT5AWLTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog watchdog low threshold event BKAWL[i] = 0: Break i signal is not assigned to an analog watchdog low threshold event BKAWL[i] = 1: Break i signal is assigned to an analog watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low threshold These bits are written by software to define the low threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), only the higher 16 bits (AWLT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWLT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x3A8" size="0" name="DFSDM_FLT5AWSR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold flag AWLTF[y]=1 indicates a low threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWLTF[y] bit in the DFSDM_FLTxAWCFR register." />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold flag AWHTF[y]=1 indicates a high threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWHTF[y] bit in the DFSDM_FLTxAWCFR register." />
    </Register>
    <Register start="+0x3AC" size="0" name="DFSDM_FLT5AWCFR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold flag CLRAWLTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWLTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWLTF[y] bit in the DFSDM_FLTxAWSR register" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold flag CLRAWHTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWHTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWHTF[y] bit in the DFSDM_FLTxAWSR register" />
    </Register>
    <Register start="+0x3B0" size="0" name="DFSDM_FLT5EXMAX" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data channel. These bits contains information about the channel on which the data is stored into EXMAX[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum value These bits are set by hardware and indicate the highest value converted by DFSDM_FLTx. EXMAX[23:0] bits are reset to value (0x800000) by reading of this register." />
    </Register>
    <Register start="+0x3B4" size="0" name="DFSDM_FLT5EXMIN" access="Read/Write" reset_value="0x7FFFFF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data channel These bits contain information about the channel on which the data is stored into EXMIN[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMIN" description="Extremes detector minimum value These bits are set by hardware and indicate the lowest value converted by DFSDM_FLTx. EXMIN[23:0] bits are reset to value (0x7FFFFF) by reading of this register." />
    </Register>
    <Register start="+0x3B8" size="0" name="DFSDM_FLT5CNVTIMR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDMCLK The timer has an input clock from DFSDM clock (system clock fDFSDMCLK). Conversion time measurement is started on each conversion start and stopped when conversion finishes (interval between first and last serial sample). Only in case of filter bypass (FOSR[9:0] = 0) is the conversion time measurement stopped and CNVCNT[27:0] = 0. The counted time is: if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): CNVCNT = 0 (counting is stopped, conversion time: t = IOSR / fCKIN) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input (from internal ADC or from CPU/DMA write) Note: When conversion is interrupted (e.g. by disable/enable selected channel) the timer counts also this interruption time." />
    </Register>
    <Register start="+0x400" size="0" name="DFSDM_FLT6CR1" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM_FLTx enable Data which are cleared by setting DFEN=0: register DFSDM_FLTxISR is set to the reset state register DFSDM_FLTxAWSR is set to the reset state">
        <Enum name="B_0x0" start="0x0" description="DFSDM_FLTx is disabled. All conversions of given DFSDM_FLTx are stopped immediately and all DFSDM_FLTx functions are stopped." />
        <Enum name="B_0x1" start="0x1" description="DFSDM_FLTx is enabled. If DFSDM_FLTx is enabled, then DFSDM_FLTx starts operating according to its setting." />
      </BitField>
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group of channels This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect." />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to convert the channels in the injected conversion group, causing JCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; at the same time. If JCIP=1 already, then writing to JSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if JSYNC=1." />
      </BitField>
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion synchronously with the DFSDM_FLT0 JSWSTART trigger This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch an injected conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch an injected conversion in this DFSDM_FLTx at the very moment when an injected conversion is launched in DFSDM_FLT0 by its JSWSTART trigger" />
      </BitField>
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Writing JCHG if JSCAN=0 resets the channel selection to the lowest selected channel.">
        <Enum name="B_0x0" start="0x0" description="One channel conversion is performed from the injected channel group and next the selected channel from this group is selected." />
        <Enum name="B_0x1" start="0x1" description="The series of conversions for the injected group channels is executed, starting over with the lowest selected channel." />
      </BitField>
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the injected channel group This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read injected data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read injected data" />
      </BitField>
      <BitField start="8" size="5" name="JEXTSEL" description="Trigger signal selection for launching injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Note: synchronous trigger has latency up to one fDFSDMCLK clock cycle (with deterministic jitter), asynchronous trigger has latency 2-3 fDFSDMCLK clock cycles (with jitter up to 1 cycle). DFSDM_FLTx 0x00 dfsdm_jtrg0 0x01 dfsdm_jtrg1 ... 0x1E dfsdm_jtrg30 0x1F dfsdm_jtrg31 Refer to . 0x0-0x1F: Trigger inputs selected by the following table (internal or external trigger)." />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge selection for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Trigger detection is disabled" />
        <Enum name="B_0x1" start="0x1" description="Each rising edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x2" start="0x2" description="Each falling edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x3" start="0x3" description="Both rising edges and falling edges on the selected trigger make requests to launch injected conversions" />
      </BitField>
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the regular channel This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to start a conversion on the regular channel and causes RCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. If RCIP=1 already, writing to RSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if RSYNC=1." />
      </BitField>
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular conversions Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to this bit while a continuous regular conversion is already in progress stops the continuous mode immediately.">
        <Enum name="B_0x0" start="0x0" description="The regular channel is converted just once for each conversion request" />
        <Enum name="B_0x1" start="0x1" description="The regular channel is converted repeatedly after each conversion request" />
      </BitField>
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously with DFSDM_FLT0 This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch a regular conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch a regular conversion in this DFSDM_FLTx at the very moment when a regular conversion is launched in DFSDM_FLT0" />
      </BitField>
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the regular conversion This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read regular data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read regular data" />
      </BitField>
      <BitField start="24" size="3" name="RCH" description="Regular channel selection ... 7: Channel 7 is selected as the regular channel Writing these bits when RCIP=1 takes effect when the next regular conversion begins. This is especially useful in continuous mode (when RCONT=1). It also affects regular conversions which are pending (due to ongoing injected conversion).">
        <Enum name="B_0x0" start="0x0" description="Channel 0 is selected as the regular channel" />
        <Enum name="B_0x1" start="0x1" description="Channel 1 is selected as the regular channel" />
      </BitField>
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for regular conversions When converting a regular conversion in continuous mode, having enabled the fast mode causes each conversion (except the first) to execute faster than in standard mode. This bit has no effect on conversions which are not continuous. This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): t = IOSR / fCKIN (... but CNVCNT=0) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input.">
        <Enum name="B_0x0" start="0x0" description="Fast conversion mode disabled" />
        <Enum name="B_0x1" start="0x1" description="Fast conversion mode enabled" />
      </BitField>
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode select">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog on data output value (after the digital filter). The comparison is done after offset correction and shift" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog on channel transceivers value (after watchdog filter)" />
      </BitField>
    </Register>
    <Register start="+0x404" size="0" name="DFSDM_FLT6CR2" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt enable Please see the explanation of JEOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt enable Please see the explanation of REOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt enable Please see the explanation of JOVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected data overrun interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt enable Please see the explanation of ROVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular data overrun interrupt is enabled" />
      </BitField>
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt enable Please see the explanation of AWDF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog interrupt is enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt enable Please see the explanation of SCDF[7:0] in DFSDM_FLTxISR. Note: SCDIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="short-circuit detector interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="short-circuit detector interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt enable Please see the explanation of CKABF[7:0] in DFSDM_FLTxISR. Note: CKABIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="Detection of channel input clock absence interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Detection of channel input clock absence interrupt is enabled" />
      </BitField>
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel selection These bits select the input channels to be taken by the Extremes detector. EXCH[y] = 0: Extremes detector does not accept data from channel y EXCH[y] = 1: Extremes detector accepts data from channel y" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel selection These bits select the input channel to be guarded continuously by the analog watchdog. AWDCH[y] = 0: Analog watchdog is disabled on channel y AWDCH[y] = 1: Analog watchdog is enabled on channel y" />
    </Register>
    <Register start="+0x408" size="0" name="DFSDM_FLT6ISR" access="Read/Write" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxJDATAR.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion has completed and its data may be read" />
      </BitField>
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxRDATAR.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion has completed and its data may be read" />
      </BitField>
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRJOVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion overrun has occurred, which means that an injected conversion finished while JEOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. JDATAR is not affected by overruns" />
      </BitField>
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRROVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion overrun has occurred, which means that a regular conversion finished while REOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. RDATAR is not affected by overruns" />
      </BitField>
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog This bit is set by hardware. It is cleared by software by clearing all source flag bits AWHTF[7:0] and AWLTF[7:0] in DFSDM_FLTxAWSR register (by writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; into the clear bits in DFSDM_FLTxAWCFR register).">
        <Enum name="B_0x0" start="0x0" description="No Analog watchdog event occurred" />
        <Enum name="B_0x1" start="0x1" description="The analog watchdog block detected voltage which crosses the value programmed in the DFSDM_FLTxAWLTR or DFSDM_FLTxAWHTR registers." />
      </BitField>
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress status A request to start an injected conversion is ignored when JCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the injected channel group (neither by software nor by trigger) has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the injected channel group is in progress or a request for a injected conversion is pending, due either to '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; being written to JSWSTART or to a trigger detection" />
      </BitField>
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress status A request to start a regular conversion is ignored when RCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the regular channel has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the regular channel is in progress or a request for a regular conversion is pending" />
      </BitField>
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag CKABF[y]=0: Clock signal on channel y is present. CKABF[y]=1: Clock signal on channel y is not present. Given y bit is set by hardware when clock absence is detected on channel y. It is held at CKABF[y]=1 state by hardware when CHEN=0 (see DFSDM_CHyCFGR1 register). It is held at CKABF[y]=1 state by hardware when the transceiver is not yet synchronized.It can be cleared by software using the corresponding CLRCKABF[y] bit in the DFSDM_FLTxICR register. Note: CKABF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector flag SDCF[y]=0: No short-circuit detector event occurred on channel y SDCF[y]=1: The short-circuit detector counter reaches, on channel y, the value programmed in the DFSDM_CHyAWSCDR registers This bit is set by hardware. It can be cleared by software using the corresponding CLRSCDF[y] bit in the DFSDM_FLTxICR register. SCDF[y] is cleared also by hardware when CHEN[y] = 0 (given channel is disabled). Note: SCDF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
    </Register>
    <Register start="+0x40C" size="0" name="DFSDM_FLT6ICR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the JOVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the ROVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence flag CLRCKABF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRCKABF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding CKABF[y] bit in the DFSDM_FLTxISR register. When the transceiver is not yet synchronized, the clock absence flag is set and cannot be cleared by CLRCKABF[y]. Note: CLRCKABF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector flag CLRSCDF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRSCDF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding SCDF[y] bit in the DFSDM_FLTxISR register Note: CLRSCDF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
    </Register>
    <Register start="+0x410" size="0" name="DFSDM_FLT6JCHGR" access="Read/Write" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group selection JCHG[y]=0: channel y is not part of the injected group JCHG[y]=1: channel y is part of the injected group If JSCAN=1, each of the selected channels is converted, one after another. The lowest channel (channel 0, if selected) is converted first and the sequence ends at the highest selected channel. If JSCAN=0, then only one channel is converted from the selected channels, and the channel selection is moved to the next channel. Writing JCHG, if JSCAN=0, resets the channel selection to the lowest selected channel. At least one channel must always be selected for the injected group. Writes causing all JCHG bits to be zero are ignored." />
    </Register>
    <Register start="+0x414" size="0" name="DFSDM_FLT6FCR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging length) from Sinc filter will be summed into one output data sample from the integrator. The output data rate from the integrator will be decreased by this number (additional data decimation ratio). This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If IOSR = 0, then the Integrator has no effect (Integrator bypass). 0- 255: The length of the Integrator in the range 1 - 256 (IOSR + 1). Defines how many samples" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio (decimation rate) number is also the decimation ratio of the output data rate from filter. This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If FOSR = 0, then the filter has no effect (filter bypass). 0 - 1023: Defines the length of the Sinc type filter in the range 1 - 1024 (FOSR = FOSR[9:0] +1). This" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order 2: Sinc2 filter type 3: Sinc3 filter type 4: Sinc4 filter type 5: Sinc5 filter type 6-7: Reserved Sincx filter type transfer function: FastSinc filter type transfer function: This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x418" size="0" name="DFSDM_FLT6JDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently converted When each conversion of a channel in the injected group finishes, JDATACH[2:0] is updated to indicate which channel was converted. Thus, JDATA[23:0] holds the data that corresponds to the channel indicated by JDATACH[2:0]." />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion data When each conversion of a channel in the injected group finishes, its resulting data is stored in this field. The data is valid when JEOCF=1. Reading this register clears the corresponding JEOCF." />
    </Register>
    <Register start="+0x41C" size="0" name="DFSDM_FLT6RDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently converted When each regular conversion finishes, RDATACH[2:0] is updated to indicate which channel was converted (because regular channel selection RCH[2:0] in DFSDM_FLTxCR1 register can be updated during regular conversion). Thus RDATA[23:0] holds the data that corresponds to the channel indicated by RDATACH[2:0]." />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending data Regular data in RDATA[23:0] was delayed due to an injected channel trigger during the conversion" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion data When each regular conversion finishes, its data is stored in this register. The data is valid when REOCF=1. Reading this register clears the corresponding REOCF." />
    </Register>
    <Register start="+0x420" size="0" name="DFSDM_FLT6AWHTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog watchdog high threshold event BKAWH[i] = 0: Break i signal is not assigned to an analog watchdog high threshold event BKAWH[i] = 1: Break i signal is assigned to an analog watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high threshold These bits are written by software to define the high threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), the higher 16 bits (AWHT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWHT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x424" size="0" name="DFSDM_FLT6AWLTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog watchdog low threshold event BKAWL[i] = 0: Break i signal is not assigned to an analog watchdog low threshold event BKAWL[i] = 1: Break i signal is assigned to an analog watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low threshold These bits are written by software to define the low threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), only the higher 16 bits (AWLT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWLT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x428" size="0" name="DFSDM_FLT6AWSR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold flag AWLTF[y]=1 indicates a low threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWLTF[y] bit in the DFSDM_FLTxAWCFR register." />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold flag AWHTF[y]=1 indicates a high threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWHTF[y] bit in the DFSDM_FLTxAWCFR register." />
    </Register>
    <Register start="+0x42C" size="0" name="DFSDM_FLT6AWCFR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold flag CLRAWLTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWLTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWLTF[y] bit in the DFSDM_FLTxAWSR register" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold flag CLRAWHTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWHTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWHTF[y] bit in the DFSDM_FLTxAWSR register" />
    </Register>
    <Register start="+0x430" size="0" name="DFSDM_FLT6EXMAX" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data channel. These bits contains information about the channel on which the data is stored into EXMAX[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum value These bits are set by hardware and indicate the highest value converted by DFSDM_FLTx. EXMAX[23:0] bits are reset to value (0x800000) by reading of this register." />
    </Register>
    <Register start="+0x434" size="0" name="DFSDM_FLT6EXMIN" access="Read/Write" reset_value="0x7FFFFF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data channel These bits contain information about the channel on which the data is stored into EXMIN[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMIN" description="Extremes detector minimum value These bits are set by hardware and indicate the lowest value converted by DFSDM_FLTx. EXMIN[23:0] bits are reset to value (0x7FFFFF) by reading of this register." />
    </Register>
    <Register start="+0x438" size="0" name="DFSDM_FLT6CNVTIMR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDMCLK The timer has an input clock from DFSDM clock (system clock fDFSDMCLK). Conversion time measurement is started on each conversion start and stopped when conversion finishes (interval between first and last serial sample). Only in case of filter bypass (FOSR[9:0] = 0) is the conversion time measurement stopped and CNVCNT[27:0] = 0. The counted time is: if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): CNVCNT = 0 (counting is stopped, conversion time: t = IOSR / fCKIN) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input (from internal ADC or from CPU/DMA write) Note: When conversion is interrupted (e.g. by disable/enable selected channel) the timer counts also this interruption time." />
    </Register>
    <Register start="+0x480" size="0" name="DFSDM_FLT7CR1" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM_FLTx enable Data which are cleared by setting DFEN=0: register DFSDM_FLTxISR is set to the reset state register DFSDM_FLTxAWSR is set to the reset state">
        <Enum name="B_0x0" start="0x0" description="DFSDM_FLTx is disabled. All conversions of given DFSDM_FLTx are stopped immediately and all DFSDM_FLTx functions are stopped." />
        <Enum name="B_0x1" start="0x1" description="DFSDM_FLTx is enabled. If DFSDM_FLTx is enabled, then DFSDM_FLTx starts operating according to its setting." />
      </BitField>
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group of channels This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect." />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to convert the channels in the injected conversion group, causing JCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; at the same time. If JCIP=1 already, then writing to JSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if JSYNC=1." />
      </BitField>
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion synchronously with the DFSDM_FLT0 JSWSTART trigger This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch an injected conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch an injected conversion in this DFSDM_FLTx at the very moment when an injected conversion is launched in DFSDM_FLT0 by its JSWSTART trigger" />
      </BitField>
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Writing JCHG if JSCAN=0 resets the channel selection to the lowest selected channel.">
        <Enum name="B_0x0" start="0x0" description="One channel conversion is performed from the injected channel group and next the selected channel from this group is selected." />
        <Enum name="B_0x1" start="0x1" description="The series of conversions for the injected group channels is executed, starting over with the lowest selected channel." />
      </BitField>
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the injected channel group This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read injected data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read injected data" />
      </BitField>
      <BitField start="8" size="5" name="JEXTSEL" description="Trigger signal selection for launching injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). Note: synchronous trigger has latency up to one fDFSDMCLK clock cycle (with deterministic jitter), asynchronous trigger has latency 2-3 fDFSDMCLK clock cycles (with jitter up to 1 cycle). DFSDM_FLTx 0x00 dfsdm_jtrg0 0x01 dfsdm_jtrg1 ... 0x1E dfsdm_jtrg30 0x1F dfsdm_jtrg31 Refer to . 0x0-0x1F: Trigger inputs selected by the following table (internal or external trigger)." />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge selection for injected conversions This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Trigger detection is disabled" />
        <Enum name="B_0x1" start="0x1" description="Each rising edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x2" start="0x2" description="Each falling edge on the selected trigger makes a request to launch an injected conversion" />
        <Enum name="B_0x3" start="0x3" description="Both rising edges and falling edges on the selected trigger make requests to launch injected conversions" />
      </BitField>
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the regular channel This bit is always read as '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; makes a request to start a conversion on the regular channel and causes RCIP to become '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. If RCIP=1 already, writing to RSWSTART has no effect. Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect if RSYNC=1." />
      </BitField>
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular conversions Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to this bit while a continuous regular conversion is already in progress stops the continuous mode immediately.">
        <Enum name="B_0x0" start="0x0" description="The regular channel is converted just once for each conversion request" />
        <Enum name="B_0x1" start="0x1" description="The regular channel is converted repeatedly after each conversion request" />
      </BitField>
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously with DFSDM_FLT0 This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="Do not launch a regular conversion synchronously with DFSDM_FLT0" />
        <Enum name="B_0x1" start="0x1" description="Launch a regular conversion in this DFSDM_FLTx at the very moment when a regular conversion is launched in DFSDM_FLT0" />
      </BitField>
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the regular conversion This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="The DMA channel is not enabled to read regular data" />
        <Enum name="B_0x1" start="0x1" description="The DMA channel is enabled to read regular data" />
      </BitField>
      <BitField start="24" size="3" name="RCH" description="Regular channel selection ... 7: Channel 7 is selected as the regular channel Writing these bits when RCIP=1 takes effect when the next regular conversion begins. This is especially useful in continuous mode (when RCONT=1). It also affects regular conversions which are pending (due to ongoing injected conversion).">
        <Enum name="B_0x0" start="0x0" description="Channel 0 is selected as the regular channel" />
        <Enum name="B_0x1" start="0x1" description="Channel 1 is selected as the regular channel" />
      </BitField>
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for regular conversions When converting a regular conversion in continuous mode, having enabled the fast mode causes each conversion (except the first) to execute faster than in standard mode. This bit has no effect on conversions which are not continuous. This bit can be modified only when DFEN=0 (DFSDM_FLTxCR1). if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): t = IOSR / fCKIN (... but CNVCNT=0) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input.">
        <Enum name="B_0x0" start="0x0" description="Fast conversion mode disabled" />
        <Enum name="B_0x1" start="0x1" description="Fast conversion mode enabled" />
      </BitField>
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode select">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog on data output value (after the digital filter). The comparison is done after offset correction and shift" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog on channel transceivers value (after watchdog filter)" />
      </BitField>
    </Register>
    <Register start="+0x484" size="0" name="DFSDM_FLT7CR2" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt enable Please see the explanation of JEOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt enable Please see the explanation of REOCF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular end of conversion interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular end of conversion interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt enable Please see the explanation of JOVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Injected data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected data overrun interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt enable Please see the explanation of ROVRF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Regular data overrun interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular data overrun interrupt is enabled" />
      </BitField>
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt enable Please see the explanation of AWDF in DFSDM_FLTxISR.">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog interrupt is enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt enable Please see the explanation of SCDF[7:0] in DFSDM_FLTxISR. Note: SCDIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="short-circuit detector interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="short-circuit detector interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt enable Please see the explanation of CKABF[7:0] in DFSDM_FLTxISR. Note: CKABIE is present only in DFSDM_FLT0CR2 register (filter x=0)">
        <Enum name="B_0x0" start="0x0" description="Detection of channel input clock absence interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="Detection of channel input clock absence interrupt is enabled" />
      </BitField>
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel selection These bits select the input channels to be taken by the Extremes detector. EXCH[y] = 0: Extremes detector does not accept data from channel y EXCH[y] = 1: Extremes detector accepts data from channel y" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel selection These bits select the input channel to be guarded continuously by the analog watchdog. AWDCH[y] = 0: Analog watchdog is disabled on channel y AWDCH[y] = 1: Analog watchdog is enabled on channel y" />
    </Register>
    <Register start="+0x488" size="0" name="DFSDM_FLT7ISR" access="Read/Write" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxJDATAR.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion has completed and its data may be read" />
      </BitField>
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion flag This bit is set by hardware. It is cleared when the software or DMA reads DFSDM_FLTxRDATAR.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion has completed" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion has completed and its data may be read" />
      </BitField>
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRJOVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No injected conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="An injected conversion overrun has occurred, which means that an injected conversion finished while JEOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. JDATAR is not affected by overruns" />
      </BitField>
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun flag This bit is set by hardware. It can be cleared by software using the CLRROVRF bit in the DFSDM_FLTxICR register.">
        <Enum name="B_0x0" start="0x0" description="No regular conversion overrun has occurred" />
        <Enum name="B_0x1" start="0x1" description="A regular conversion overrun has occurred, which means that a regular conversion finished while REOCF was already '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;. RDATAR is not affected by overruns" />
      </BitField>
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog This bit is set by hardware. It is cleared by software by clearing all source flag bits AWHTF[7:0] and AWLTF[7:0] in DFSDM_FLTxAWSR register (by writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; into the clear bits in DFSDM_FLTxAWCFR register).">
        <Enum name="B_0x0" start="0x0" description="No Analog watchdog event occurred" />
        <Enum name="B_0x1" start="0x1" description="The analog watchdog block detected voltage which crosses the value programmed in the DFSDM_FLTxAWLTR or DFSDM_FLTxAWHTR registers." />
      </BitField>
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress status A request to start an injected conversion is ignored when JCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the injected channel group (neither by software nor by trigger) has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the injected channel group is in progress or a request for a injected conversion is pending, due either to '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; being written to JSWSTART or to a trigger detection" />
      </BitField>
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress status A request to start a regular conversion is ignored when RCIP=1.">
        <Enum name="B_0x0" start="0x0" description="No request to convert the regular channel has been issued" />
        <Enum name="B_0x1" start="0x1" description="The conversion of the regular channel is in progress or a request for a regular conversion is pending" />
      </BitField>
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag CKABF[y]=0: Clock signal on channel y is present. CKABF[y]=1: Clock signal on channel y is not present. Given y bit is set by hardware when clock absence is detected on channel y. It is held at CKABF[y]=1 state by hardware when CHEN=0 (see DFSDM_CHyCFGR1 register). It is held at CKABF[y]=1 state by hardware when the transceiver is not yet synchronized.It can be cleared by software using the corresponding CLRCKABF[y] bit in the DFSDM_FLTxICR register. Note: CKABF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector flag SDCF[y]=0: No short-circuit detector event occurred on channel y SDCF[y]=1: The short-circuit detector counter reaches, on channel y, the value programmed in the DFSDM_CHyAWSCDR registers This bit is set by hardware. It can be cleared by software using the corresponding CLRSCDF[y] bit in the DFSDM_FLTxICR register. SCDF[y] is cleared also by hardware when CHEN[y] = 0 (given channel is disabled). Note: SCDF[7:0] is present only in DFSDM_FLT0ISR register (filter x=0)" />
    </Register>
    <Register start="+0x48C" size="0" name="DFSDM_FLT7ICR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the JOVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun flag">
        <Enum name="B_0x0" start="0x0" description="Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect" />
        <Enum name="B_0x1" start="0x1" description="Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; clears the ROVRF bit in the DFSDM_FLTxISR register" />
      </BitField>
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence flag CLRCKABF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRCKABF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding CKABF[y] bit in the DFSDM_FLTxISR register. When the transceiver is not yet synchronized, the clock absence flag is set and cannot be cleared by CLRCKABF[y]. Note: CLRCKABF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector flag CLRSCDF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRSCDF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding SCDF[y] bit in the DFSDM_FLTxISR register Note: CLRSCDF[7:0] is present only in DFSDM_FLT0ICR register (filter x=0)" />
    </Register>
    <Register start="+0x490" size="0" name="DFSDM_FLT7JCHGR" access="Read/Write" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group selection JCHG[y]=0: channel y is not part of the injected group JCHG[y]=1: channel y is part of the injected group If JSCAN=1, each of the selected channels is converted, one after another. The lowest channel (channel 0, if selected) is converted first and the sequence ends at the highest selected channel. If JSCAN=0, then only one channel is converted from the selected channels, and the channel selection is moved to the next channel. Writing JCHG, if JSCAN=0, resets the channel selection to the lowest selected channel. At least one channel must always be selected for the injected group. Writes causing all JCHG bits to be zero are ignored." />
    </Register>
    <Register start="+0x494" size="0" name="DFSDM_FLT7FCR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging length) from Sinc filter will be summed into one output data sample from the integrator. The output data rate from the integrator will be decreased by this number (additional data decimation ratio). This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If IOSR = 0, then the Integrator has no effect (Integrator bypass). 0- 255: The length of the Integrator in the range 1 - 256 (IOSR + 1). Defines how many samples" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio (decimation rate) number is also the decimation ratio of the output data rate from filter. This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1) Note: If FOSR = 0, then the filter has no effect (filter bypass). 0 - 1023: Defines the length of the Sinc type filter in the range 1 - 1024 (FOSR = FOSR[9:0] +1). This" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order 2: Sinc2 filter type 3: Sinc3 filter type 4: Sinc4 filter type 5: Sinc5 filter type 6-7: Reserved Sincx filter type transfer function: FastSinc filter type transfer function: This bit can only be modified when DFEN=0 (DFSDM_FLTxCR1).">
        <Enum name="B_0x0" start="0x0" description="FastSinc filter type" />
        <Enum name="B_0x1" start="0x1" description="Sinc1 filter type" />
      </BitField>
    </Register>
    <Register start="+0x498" size="0" name="DFSDM_FLT7JDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently converted When each conversion of a channel in the injected group finishes, JDATACH[2:0] is updated to indicate which channel was converted. Thus, JDATA[23:0] holds the data that corresponds to the channel indicated by JDATACH[2:0]." />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion data When each conversion of a channel in the injected group finishes, its resulting data is stored in this field. The data is valid when JEOCF=1. Reading this register clears the corresponding JEOCF." />
    </Register>
    <Register start="+0x49C" size="0" name="DFSDM_FLT7RDATAR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently converted When each regular conversion finishes, RDATACH[2:0] is updated to indicate which channel was converted (because regular channel selection RCH[2:0] in DFSDM_FLTxCR1 register can be updated during regular conversion). Thus RDATA[23:0] holds the data that corresponds to the channel indicated by RDATACH[2:0]." />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending data Regular data in RDATA[23:0] was delayed due to an injected channel trigger during the conversion" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion data When each regular conversion finishes, its data is stored in this register. The data is valid when REOCF=1. Reading this register clears the corresponding REOCF." />
    </Register>
    <Register start="+0x4A0" size="0" name="DFSDM_FLT7AWHTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog watchdog high threshold event BKAWH[i] = 0: Break i signal is not assigned to an analog watchdog high threshold event BKAWH[i] = 1: Break i signal is assigned to an analog watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high threshold These bits are written by software to define the high threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), the higher 16 bits (AWHT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWHT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x4A4" size="0" name="DFSDM_FLT7AWLTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog watchdog low threshold event BKAWL[i] = 0: Break i signal is not assigned to an analog watchdog low threshold event BKAWL[i] = 1: Break i signal is assigned to an analog watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low threshold These bits are written by software to define the low threshold for the analog watchdog. Note: In case channel transceivers monitor (AWFSEL=1), only the higher 16 bits (AWLT[23:8]) define the 16-bit threshold as compared with the analog watchdog filter output (because data coming from the analog watchdog filter are up to a 16-bit resolution). Bits AWLT[7:0] are not taken into comparison in this case." />
    </Register>
    <Register start="+0x4A8" size="0" name="DFSDM_FLT7AWSR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold flag AWLTF[y]=1 indicates a low threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWLTF[y] bit in the DFSDM_FLTxAWCFR register." />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold flag AWHTF[y]=1 indicates a high threshold error on channel y. It is set by hardware. It can be cleared by software using the corresponding CLRAWHTF[y] bit in the DFSDM_FLTxAWCFR register." />
    </Register>
    <Register start="+0x4AC" size="0" name="DFSDM_FLT7AWCFR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold flag CLRAWLTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWLTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWLTF[y] bit in the DFSDM_FLTxAWSR register" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold flag CLRAWHTF[y]=0: Writing '0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; has no effect CLRAWHTF[y]=1: Writing '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; to position y clears the corresponding AWHTF[y] bit in the DFSDM_FLTxAWSR register" />
    </Register>
    <Register start="+0x4B0" size="0" name="DFSDM_FLT7EXMAX" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data channel. These bits contains information about the channel on which the data is stored into EXMAX[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum value These bits are set by hardware and indicate the highest value converted by DFSDM_FLTx. EXMAX[23:0] bits are reset to value (0x800000) by reading of this register." />
    </Register>
    <Register start="+0x4B4" size="0" name="DFSDM_FLT7EXMIN" access="Read/Write" reset_value="0x7FFFFF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data channel These bits contain information about the channel on which the data is stored into EXMIN[23:0]. Bits are cleared by reading of this register." />
      <BitField start="8" size="24" name="EXMIN" description="Extremes detector minimum value These bits are set by hardware and indicate the lowest value converted by DFSDM_FLTx. EXMIN[23:0] bits are reset to value (0x7FFFFF) by reading of this register." />
    </Register>
    <Register start="+0x4B8" size="0" name="DFSDM_FLT7CNVTIMR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDMCLK The timer has an input clock from DFSDM clock (system clock fDFSDMCLK). Conversion time measurement is started on each conversion start and stopped when conversion finishes (interval between first and last serial sample). Only in case of filter bypass (FOSR[9:0] = 0) is the conversion time measurement stopped and CNVCNT[27:0] = 0. The counted time is: if FAST=0 (or first conversion in continuous mode if FAST=1): t = [FOSR * (IOSR-1 + FORD) + FORD] / fCKIN ..... for Sincx filters t = [FOSR * (IOSR-1 + 4) + 2] / fCKIN ..... for FastSinc filter if FAST=1 in continuous mode (except first conversion): t = [FOSR * IOSR] / fCKIN in case if FOSR = FOSR[9:0]+1 = 1 (filter bypassed, active only integrator): CNVCNT = 0 (counting is stopped, conversion time: t = IOSR / fCKIN) where: fCKIN is the channel input clock frequency (on given channel CKINy pin) or input data rate in case of parallel data input (from internal ADC or from CPU/DMA write) Note: When conversion is interrupted (e.g. by disable/enable selected channel) the timer counts also this interruption time." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA1" start="0x40020000" description="DMA controller">
    <Register start="+0x0" size="0" name="LISR" access="ReadOnly" description="low interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FEIF0" description="Stream x FIFO error interrupt flag (x=3..0)" />
      <BitField start="2" size="1" name="DMEIF0" description="Stream x direct mode error interrupt flag (x=3..0)" />
      <BitField start="3" size="1" name="TEIF0" description="Stream x transfer error interrupt flag (x=3..0)" />
      <BitField start="4" size="1" name="HTIF0" description="Stream x half transfer interrupt flag (x=3..0)" />
      <BitField start="5" size="1" name="TCIF0" description="Stream x transfer complete interrupt flag (x = 3..0)" />
      <BitField start="6" size="1" name="FEIF1" description="Stream x FIFO error interrupt flag (x=3..0)" />
      <BitField start="8" size="1" name="DMEIF1" description="Stream x direct mode error interrupt flag (x=3..0)" />
      <BitField start="9" size="1" name="TEIF1" description="Stream x transfer error interrupt flag (x=3..0)" />
      <BitField start="10" size="1" name="HTIF1" description="Stream x half transfer interrupt flag (x=3..0)" />
      <BitField start="11" size="1" name="TCIF1" description="Stream x transfer complete interrupt flag (x = 3..0)" />
      <BitField start="16" size="1" name="FEIF2" description="Stream x FIFO error interrupt flag (x=3..0)" />
      <BitField start="18" size="1" name="DMEIF2" description="Stream x direct mode error interrupt flag (x=3..0)" />
      <BitField start="19" size="1" name="TEIF2" description="Stream x transfer error interrupt flag (x=3..0)" />
      <BitField start="20" size="1" name="HTIF2" description="Stream x half transfer interrupt flag (x=3..0)" />
      <BitField start="21" size="1" name="TCIF2" description="Stream x transfer complete interrupt flag (x = 3..0)" />
      <BitField start="22" size="1" name="FEIF3" description="Stream x FIFO error interrupt flag (x=3..0)" />
      <BitField start="24" size="1" name="DMEIF3" description="Stream x direct mode error interrupt flag (x=3..0)" />
      <BitField start="25" size="1" name="TEIF3" description="Stream x transfer error interrupt flag (x=3..0)" />
      <BitField start="26" size="1" name="HTIF3" description="Stream x half transfer interrupt flag (x=3..0)" />
      <BitField start="27" size="1" name="TCIF3" description="Stream x transfer complete interrupt flag (x = 3..0)" />
    </Register>
    <Register start="+0x4" size="0" name="HISR" access="ReadOnly" description="high interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FEIF4" description="Stream x FIFO error interrupt flag (x=7..4)" />
      <BitField start="2" size="1" name="DMEIF4" description="Stream x direct mode error interrupt flag (x=7..4)" />
      <BitField start="3" size="1" name="TEIF4" description="Stream x transfer error interrupt flag (x=7..4)" />
      <BitField start="4" size="1" name="HTIF4" description="Stream x half transfer interrupt flag (x=7..4)" />
      <BitField start="5" size="1" name="TCIF4" description="Stream x transfer complete interrupt flag (x=7..4)" />
      <BitField start="6" size="1" name="FEIF5" description="Stream x FIFO error interrupt flag (x=7..4)" />
      <BitField start="8" size="1" name="DMEIF5" description="Stream x direct mode error interrupt flag (x=7..4)" />
      <BitField start="9" size="1" name="TEIF5" description="Stream x transfer error interrupt flag (x=7..4)" />
      <BitField start="10" size="1" name="HTIF5" description="Stream x half transfer interrupt flag (x=7..4)" />
      <BitField start="11" size="1" name="TCIF5" description="Stream x transfer complete interrupt flag (x=7..4)" />
      <BitField start="16" size="1" name="FEIF6" description="Stream x FIFO error interrupt flag (x=7..4)" />
      <BitField start="18" size="1" name="DMEIF6" description="Stream x direct mode error interrupt flag (x=7..4)" />
      <BitField start="19" size="1" name="TEIF6" description="Stream x transfer error interrupt flag (x=7..4)" />
      <BitField start="20" size="1" name="HTIF6" description="Stream x half transfer interrupt flag (x=7..4)" />
      <BitField start="21" size="1" name="TCIF6" description="Stream x transfer complete interrupt flag (x=7..4)" />
      <BitField start="22" size="1" name="FEIF7" description="Stream x FIFO error interrupt flag (x=7..4)" />
      <BitField start="24" size="1" name="DMEIF7" description="Stream x direct mode error interrupt flag (x=7..4)" />
      <BitField start="25" size="1" name="TEIF7" description="Stream x transfer error interrupt flag (x=7..4)" />
      <BitField start="26" size="1" name="HTIF7" description="Stream x half transfer interrupt flag (x=7..4)" />
      <BitField start="27" size="1" name="TCIF7" description="Stream x transfer complete interrupt flag (x=7..4)" />
    </Register>
    <Register start="+0x8" size="0" name="LIFCR" access="Read/Write" description="low interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CFEIF0" description="Stream x clear FIFO error interrupt flag (x = 3..0)" />
      <BitField start="2" size="1" name="CDMEIF0" description="Stream x clear direct mode error interrupt flag (x = 3..0)" />
      <BitField start="3" size="1" name="CTEIF0" description="Stream x clear transfer error interrupt flag (x = 3..0)" />
      <BitField start="4" size="1" name="CHTIF0" description="Stream x clear half transfer interrupt flag (x = 3..0)" />
      <BitField start="5" size="1" name="CTCIF0" description="Stream x clear transfer complete interrupt flag (x = 3..0)" />
      <BitField start="6" size="1" name="CFEIF1" description="Stream x clear FIFO error interrupt flag (x = 3..0)" />
      <BitField start="8" size="1" name="CDMEIF1" description="Stream x clear direct mode error interrupt flag (x = 3..0)" />
      <BitField start="9" size="1" name="CTEIF1" description="Stream x clear transfer error interrupt flag (x = 3..0)" />
      <BitField start="10" size="1" name="CHTIF1" description="Stream x clear half transfer interrupt flag (x = 3..0)" />
      <BitField start="11" size="1" name="CTCIF1" description="Stream x clear transfer complete interrupt flag (x = 3..0)" />
      <BitField start="16" size="1" name="CFEIF2" description="Stream x clear FIFO error interrupt flag (x = 3..0)" />
      <BitField start="18" size="1" name="CDMEIF2" description="Stream x clear direct mode error interrupt flag (x = 3..0)" />
      <BitField start="19" size="1" name="CTEIF2" description="Stream x clear transfer error interrupt flag (x = 3..0)" />
      <BitField start="20" size="1" name="CHTIF2" description="Stream x clear half transfer interrupt flag (x = 3..0)" />
      <BitField start="21" size="1" name="CTCIF2" description="Stream x clear transfer complete interrupt flag (x = 3..0)" />
      <BitField start="22" size="1" name="CFEIF3" description="Stream x clear FIFO error interrupt flag (x = 3..0)" />
      <BitField start="24" size="1" name="CDMEIF3" description="Stream x clear direct mode error interrupt flag (x = 3..0)" />
      <BitField start="25" size="1" name="CTEIF3" description="Stream x clear transfer error interrupt flag (x = 3..0)" />
      <BitField start="26" size="1" name="CHTIF3" description="Stream x clear half transfer interrupt flag (x = 3..0)" />
      <BitField start="27" size="1" name="CTCIF3" description="Stream x clear transfer complete interrupt flag (x = 3..0)" />
    </Register>
    <Register start="+0xC" size="0" name="HIFCR" access="Read/Write" description="high interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CFEIF4" description="Stream x clear FIFO error interrupt flag (x = 7..4)" />
      <BitField start="2" size="1" name="CDMEIF4" description="Stream x clear direct mode error interrupt flag (x = 7..4)" />
      <BitField start="3" size="1" name="CTEIF4" description="Stream x clear transfer error interrupt flag (x = 7..4)" />
      <BitField start="4" size="1" name="CHTIF4" description="Stream x clear half transfer interrupt flag (x = 7..4)" />
      <BitField start="5" size="1" name="CTCIF4" description="Stream x clear transfer complete interrupt flag (x = 7..4)" />
      <BitField start="6" size="1" name="CFEIF5" description="Stream x clear FIFO error interrupt flag (x = 7..4)" />
      <BitField start="8" size="1" name="CDMEIF5" description="Stream x clear direct mode error interrupt flag (x = 7..4)" />
      <BitField start="9" size="1" name="CTEIF5" description="Stream x clear transfer error interrupt flag (x = 7..4)" />
      <BitField start="10" size="1" name="CHTIF5" description="Stream x clear half transfer interrupt flag (x = 7..4)" />
      <BitField start="11" size="1" name="CTCIF5" description="Stream x clear transfer complete interrupt flag (x = 7..4)" />
      <BitField start="16" size="1" name="CFEIF6" description="Stream x clear FIFO error interrupt flag (x = 7..4)" />
      <BitField start="18" size="1" name="CDMEIF6" description="Stream x clear direct mode error interrupt flag (x = 7..4)" />
      <BitField start="19" size="1" name="CTEIF6" description="Stream x clear transfer error interrupt flag (x = 7..4)" />
      <BitField start="20" size="1" name="CHTIF6" description="Stream x clear half transfer interrupt flag (x = 7..4)" />
      <BitField start="21" size="1" name="CTCIF6" description="Stream x clear transfer complete interrupt flag (x = 7..4)" />
      <BitField start="22" size="1" name="CFEIF7" description="Stream x clear FIFO error interrupt flag (x = 7..4)" />
      <BitField start="24" size="1" name="CDMEIF7" description="Stream x clear direct mode error interrupt flag (x = 7..4)" />
      <BitField start="25" size="1" name="CTEIF7" description="Stream x clear transfer error interrupt flag (x = 7..4)" />
      <BitField start="26" size="1" name="CHTIF7" description="Stream x clear half transfer interrupt flag (x = 7..4)" />
      <BitField start="27" size="1" name="CTCIF7" description="Stream x clear transfer complete interrupt flag (x = 7..4)" />
    </Register>
    <Register start="+0x10" size="0" name="S0CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x14" size="0" name="S0NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x18" size="0" name="S0PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x1C" size="0" name="S0M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x20" size="0" name="S0M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x24" size="0" name="S0FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0x28" size="0" name="S1CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x2C" size="0" name="S1NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x30" size="0" name="S1PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x34" size="0" name="S1M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x38" size="0" name="S1M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x3C" size="0" name="S1FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0x40" size="0" name="S2CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x44" size="0" name="S2NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x48" size="0" name="S2PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x4C" size="0" name="S2M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x50" size="0" name="S2M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x54" size="0" name="S2FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0x58" size="0" name="S3CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x5C" size="0" name="S3NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x60" size="0" name="S3PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x64" size="0" name="S3M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x68" size="0" name="S3M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x6C" size="0" name="S3FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0x70" size="0" name="S4CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x74" size="0" name="S4NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x78" size="0" name="S4PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x7C" size="0" name="S4M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x80" size="0" name="S4M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x84" size="0" name="S4FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0x88" size="0" name="S5CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x8C" size="0" name="S5NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x90" size="0" name="S5PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x94" size="0" name="S5M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x98" size="0" name="S5M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x9C" size="0" name="S5FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0xA0" size="0" name="S6CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0xA4" size="0" name="S6NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0xA8" size="0" name="S6PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0xAC" size="0" name="S6M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0xB0" size="0" name="S6M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0xB4" size="0" name="S6FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0xB8" size="0" name="S7CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0xBC" size="0" name="S7NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0xC0" size="0" name="S7PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0xC4" size="0" name="S7M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0xC8" size="0" name="S7M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0xCC" size="0" name="S7FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA2" start="0x40020400" description="DMA controller">
    <Register start="+0x0" size="0" name="LISR" access="ReadOnly" description="low interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FEIF0" description="Stream x FIFO error interrupt flag (x=3..0)" />
      <BitField start="2" size="1" name="DMEIF0" description="Stream x direct mode error interrupt flag (x=3..0)" />
      <BitField start="3" size="1" name="TEIF0" description="Stream x transfer error interrupt flag (x=3..0)" />
      <BitField start="4" size="1" name="HTIF0" description="Stream x half transfer interrupt flag (x=3..0)" />
      <BitField start="5" size="1" name="TCIF0" description="Stream x transfer complete interrupt flag (x = 3..0)" />
      <BitField start="6" size="1" name="FEIF1" description="Stream x FIFO error interrupt flag (x=3..0)" />
      <BitField start="8" size="1" name="DMEIF1" description="Stream x direct mode error interrupt flag (x=3..0)" />
      <BitField start="9" size="1" name="TEIF1" description="Stream x transfer error interrupt flag (x=3..0)" />
      <BitField start="10" size="1" name="HTIF1" description="Stream x half transfer interrupt flag (x=3..0)" />
      <BitField start="11" size="1" name="TCIF1" description="Stream x transfer complete interrupt flag (x = 3..0)" />
      <BitField start="16" size="1" name="FEIF2" description="Stream x FIFO error interrupt flag (x=3..0)" />
      <BitField start="18" size="1" name="DMEIF2" description="Stream x direct mode error interrupt flag (x=3..0)" />
      <BitField start="19" size="1" name="TEIF2" description="Stream x transfer error interrupt flag (x=3..0)" />
      <BitField start="20" size="1" name="HTIF2" description="Stream x half transfer interrupt flag (x=3..0)" />
      <BitField start="21" size="1" name="TCIF2" description="Stream x transfer complete interrupt flag (x = 3..0)" />
      <BitField start="22" size="1" name="FEIF3" description="Stream x FIFO error interrupt flag (x=3..0)" />
      <BitField start="24" size="1" name="DMEIF3" description="Stream x direct mode error interrupt flag (x=3..0)" />
      <BitField start="25" size="1" name="TEIF3" description="Stream x transfer error interrupt flag (x=3..0)" />
      <BitField start="26" size="1" name="HTIF3" description="Stream x half transfer interrupt flag (x=3..0)" />
      <BitField start="27" size="1" name="TCIF3" description="Stream x transfer complete interrupt flag (x = 3..0)" />
    </Register>
    <Register start="+0x4" size="0" name="HISR" access="ReadOnly" description="high interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FEIF4" description="Stream x FIFO error interrupt flag (x=7..4)" />
      <BitField start="2" size="1" name="DMEIF4" description="Stream x direct mode error interrupt flag (x=7..4)" />
      <BitField start="3" size="1" name="TEIF4" description="Stream x transfer error interrupt flag (x=7..4)" />
      <BitField start="4" size="1" name="HTIF4" description="Stream x half transfer interrupt flag (x=7..4)" />
      <BitField start="5" size="1" name="TCIF4" description="Stream x transfer complete interrupt flag (x=7..4)" />
      <BitField start="6" size="1" name="FEIF5" description="Stream x FIFO error interrupt flag (x=7..4)" />
      <BitField start="8" size="1" name="DMEIF5" description="Stream x direct mode error interrupt flag (x=7..4)" />
      <BitField start="9" size="1" name="TEIF5" description="Stream x transfer error interrupt flag (x=7..4)" />
      <BitField start="10" size="1" name="HTIF5" description="Stream x half transfer interrupt flag (x=7..4)" />
      <BitField start="11" size="1" name="TCIF5" description="Stream x transfer complete interrupt flag (x=7..4)" />
      <BitField start="16" size="1" name="FEIF6" description="Stream x FIFO error interrupt flag (x=7..4)" />
      <BitField start="18" size="1" name="DMEIF6" description="Stream x direct mode error interrupt flag (x=7..4)" />
      <BitField start="19" size="1" name="TEIF6" description="Stream x transfer error interrupt flag (x=7..4)" />
      <BitField start="20" size="1" name="HTIF6" description="Stream x half transfer interrupt flag (x=7..4)" />
      <BitField start="21" size="1" name="TCIF6" description="Stream x transfer complete interrupt flag (x=7..4)" />
      <BitField start="22" size="1" name="FEIF7" description="Stream x FIFO error interrupt flag (x=7..4)" />
      <BitField start="24" size="1" name="DMEIF7" description="Stream x direct mode error interrupt flag (x=7..4)" />
      <BitField start="25" size="1" name="TEIF7" description="Stream x transfer error interrupt flag (x=7..4)" />
      <BitField start="26" size="1" name="HTIF7" description="Stream x half transfer interrupt flag (x=7..4)" />
      <BitField start="27" size="1" name="TCIF7" description="Stream x transfer complete interrupt flag (x=7..4)" />
    </Register>
    <Register start="+0x8" size="0" name="LIFCR" access="Read/Write" description="low interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CFEIF0" description="Stream x clear FIFO error interrupt flag (x = 3..0)" />
      <BitField start="2" size="1" name="CDMEIF0" description="Stream x clear direct mode error interrupt flag (x = 3..0)" />
      <BitField start="3" size="1" name="CTEIF0" description="Stream x clear transfer error interrupt flag (x = 3..0)" />
      <BitField start="4" size="1" name="CHTIF0" description="Stream x clear half transfer interrupt flag (x = 3..0)" />
      <BitField start="5" size="1" name="CTCIF0" description="Stream x clear transfer complete interrupt flag (x = 3..0)" />
      <BitField start="6" size="1" name="CFEIF1" description="Stream x clear FIFO error interrupt flag (x = 3..0)" />
      <BitField start="8" size="1" name="CDMEIF1" description="Stream x clear direct mode error interrupt flag (x = 3..0)" />
      <BitField start="9" size="1" name="CTEIF1" description="Stream x clear transfer error interrupt flag (x = 3..0)" />
      <BitField start="10" size="1" name="CHTIF1" description="Stream x clear half transfer interrupt flag (x = 3..0)" />
      <BitField start="11" size="1" name="CTCIF1" description="Stream x clear transfer complete interrupt flag (x = 3..0)" />
      <BitField start="16" size="1" name="CFEIF2" description="Stream x clear FIFO error interrupt flag (x = 3..0)" />
      <BitField start="18" size="1" name="CDMEIF2" description="Stream x clear direct mode error interrupt flag (x = 3..0)" />
      <BitField start="19" size="1" name="CTEIF2" description="Stream x clear transfer error interrupt flag (x = 3..0)" />
      <BitField start="20" size="1" name="CHTIF2" description="Stream x clear half transfer interrupt flag (x = 3..0)" />
      <BitField start="21" size="1" name="CTCIF2" description="Stream x clear transfer complete interrupt flag (x = 3..0)" />
      <BitField start="22" size="1" name="CFEIF3" description="Stream x clear FIFO error interrupt flag (x = 3..0)" />
      <BitField start="24" size="1" name="CDMEIF3" description="Stream x clear direct mode error interrupt flag (x = 3..0)" />
      <BitField start="25" size="1" name="CTEIF3" description="Stream x clear transfer error interrupt flag (x = 3..0)" />
      <BitField start="26" size="1" name="CHTIF3" description="Stream x clear half transfer interrupt flag (x = 3..0)" />
      <BitField start="27" size="1" name="CTCIF3" description="Stream x clear transfer complete interrupt flag (x = 3..0)" />
    </Register>
    <Register start="+0xC" size="0" name="HIFCR" access="Read/Write" description="high interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CFEIF4" description="Stream x clear FIFO error interrupt flag (x = 7..4)" />
      <BitField start="2" size="1" name="CDMEIF4" description="Stream x clear direct mode error interrupt flag (x = 7..4)" />
      <BitField start="3" size="1" name="CTEIF4" description="Stream x clear transfer error interrupt flag (x = 7..4)" />
      <BitField start="4" size="1" name="CHTIF4" description="Stream x clear half transfer interrupt flag (x = 7..4)" />
      <BitField start="5" size="1" name="CTCIF4" description="Stream x clear transfer complete interrupt flag (x = 7..4)" />
      <BitField start="6" size="1" name="CFEIF5" description="Stream x clear FIFO error interrupt flag (x = 7..4)" />
      <BitField start="8" size="1" name="CDMEIF5" description="Stream x clear direct mode error interrupt flag (x = 7..4)" />
      <BitField start="9" size="1" name="CTEIF5" description="Stream x clear transfer error interrupt flag (x = 7..4)" />
      <BitField start="10" size="1" name="CHTIF5" description="Stream x clear half transfer interrupt flag (x = 7..4)" />
      <BitField start="11" size="1" name="CTCIF5" description="Stream x clear transfer complete interrupt flag (x = 7..4)" />
      <BitField start="16" size="1" name="CFEIF6" description="Stream x clear FIFO error interrupt flag (x = 7..4)" />
      <BitField start="18" size="1" name="CDMEIF6" description="Stream x clear direct mode error interrupt flag (x = 7..4)" />
      <BitField start="19" size="1" name="CTEIF6" description="Stream x clear transfer error interrupt flag (x = 7..4)" />
      <BitField start="20" size="1" name="CHTIF6" description="Stream x clear half transfer interrupt flag (x = 7..4)" />
      <BitField start="21" size="1" name="CTCIF6" description="Stream x clear transfer complete interrupt flag (x = 7..4)" />
      <BitField start="22" size="1" name="CFEIF7" description="Stream x clear FIFO error interrupt flag (x = 7..4)" />
      <BitField start="24" size="1" name="CDMEIF7" description="Stream x clear direct mode error interrupt flag (x = 7..4)" />
      <BitField start="25" size="1" name="CTEIF7" description="Stream x clear transfer error interrupt flag (x = 7..4)" />
      <BitField start="26" size="1" name="CHTIF7" description="Stream x clear half transfer interrupt flag (x = 7..4)" />
      <BitField start="27" size="1" name="CTCIF7" description="Stream x clear transfer complete interrupt flag (x = 7..4)" />
    </Register>
    <Register start="+0x10" size="0" name="S0CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x14" size="0" name="S0NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x18" size="0" name="S0PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x1C" size="0" name="S0M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x20" size="0" name="S0M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x24" size="0" name="S0FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0x28" size="0" name="S1CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x2C" size="0" name="S1NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x30" size="0" name="S1PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x34" size="0" name="S1M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x38" size="0" name="S1M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x3C" size="0" name="S1FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0x40" size="0" name="S2CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x44" size="0" name="S2NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x48" size="0" name="S2PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x4C" size="0" name="S2M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x50" size="0" name="S2M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x54" size="0" name="S2FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0x58" size="0" name="S3CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x5C" size="0" name="S3NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x60" size="0" name="S3PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x64" size="0" name="S3M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x68" size="0" name="S3M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x6C" size="0" name="S3FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0x70" size="0" name="S4CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x74" size="0" name="S4NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x78" size="0" name="S4PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x7C" size="0" name="S4M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x80" size="0" name="S4M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x84" size="0" name="S4FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0x88" size="0" name="S5CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x8C" size="0" name="S5NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x90" size="0" name="S5PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x94" size="0" name="S5M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x98" size="0" name="S5M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x9C" size="0" name="S5FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0xA0" size="0" name="S6CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0xA4" size="0" name="S6NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0xA8" size="0" name="S6PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0xAC" size="0" name="S6M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0xB0" size="0" name="S6M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0xB4" size="0" name="S6FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0xB8" size="0" name="S7CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0xBC" size="0" name="S7NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0xC0" size="0" name="S7PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0xC4" size="0" name="S7M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0xC8" size="0" name="S7M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0xCC" size="0" name="S7FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA2D" start="0x52001000" description="DMA2D">
    <Register start="+0x0" size="0" name="DMA2D_CR" access="Read/Write" description="DMA2D control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="START" description="Start This bit can be used to launch the DMA2D according to the parameters loaded in the various configuration registers" />
      <BitField start="1" size="1" name="SUSP" description="Suspend This bit can be used to suspend the current transfer. This bit is set and reset by software. It is automatically reset by hardware when the START bit is reset." />
      <BitField start="2" size="1" name="ABORT" description="Abort This bit can be used to abort the current transfer. This bit is set by software and is automatically reset by hardware when the START bit is reset." />
      <BitField start="8" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="9" size="1" name="TCIE" description="Transfer complete interrupt enable This bit is set and cleared by software." />
      <BitField start="10" size="1" name="TWIE" description="Transfer watermark interrupt enable This bit is set and cleared by software." />
      <BitField start="11" size="1" name="CAEIE" description="CLUT access error interrupt enable This bit is set and cleared by software." />
      <BitField start="12" size="1" name="CTCIE" description="CLUT transfer complete interrupt enable This bit is set and cleared by software." />
      <BitField start="13" size="1" name="CEIE" description="Configuration Error Interrupt Enable This bit is set and cleared by software." />
      <BitField start="16" size="2" name="MODE" description="DMA2D mode This bit is set and cleared by software. It cannot be modified while a transfer is ongoing." />
    </Register>
    <Register start="+0x4" size="0" name="DMA2D_ISR" access="ReadOnly" description="DMA2D Interrupt Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF" description="Transfer error interrupt flag This bit is set when an error occurs during a DMA transfer (data transfer or automatic CLUT loading)." />
      <BitField start="1" size="1" name="TCIF" description="Transfer complete interrupt flag This bit is set when a DMA2D transfer operation is complete (data transfer only)." />
      <BitField start="2" size="1" name="TWIF" description="Transfer watermark interrupt flag This bit is set when the last pixel of the watermarked line has been transferred." />
      <BitField start="3" size="1" name="CAEIF" description="CLUT access error interrupt flag This bit is set when the CPU accesses the CLUT while the CLUT is being automatically copied from a system memory to the internal DMA2D." />
      <BitField start="4" size="1" name="CTCIF" description="CLUT transfer complete interrupt flag This bit is set when the CLUT copy from a system memory area to the internal DMA2D memory is complete." />
      <BitField start="5" size="1" name="CEIF" description="Configuration error interrupt flag This bit is set when the START bit of DMA2D_CR, DMA2DFGPFCCR or DMA2D_BGPFCCR is set and a wrong configuration has been programmed." />
    </Register>
    <Register start="+0x8" size="0" name="DMA2D_IFCR" access="Read/Write" description="DMA2D interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF" description="Clear Transfer error interrupt flag Programming this bit to 1 clears the TEIF flag in the DMA2D_ISR register" />
      <BitField start="1" size="1" name="CTCIF" description="Clear transfer complete interrupt flag Programming this bit to 1 clears the TCIF flag in the DMA2D_ISR register" />
      <BitField start="2" size="1" name="CTWIF" description="Clear transfer watermark interrupt flag Programming this bit to 1 clears the TWIF flag in the DMA2D_ISR register" />
      <BitField start="3" size="1" name="CAECIF" description="Clear CLUT access error interrupt flag Programming this bit to 1 clears the CAEIF flag in the DMA2D_ISR register" />
      <BitField start="4" size="1" name="CCTCIF" description="Clear CLUT transfer complete interrupt flag Programming this bit to 1 clears the CTCIF flag in the DMA2D_ISR register" />
      <BitField start="5" size="1" name="CCEIF" description="Clear configuration error interrupt flag Programming this bit to 1 clears the CEIF flag in the DMA2D_ISR register" />
    </Register>
    <Register start="+0xC" size="0" name="DMA2D_FGMAR" access="Read/Write" description="DMA2D foreground memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Address of the data used for the foreground image. This register can only be written when data transfers are disabled. Once the data transfer has started, this register is read-only. The address alignment must match the image format selected e.g. a 32-bit per pixel format must be 32-bit aligned, a 16-bit per pixel format must be 16-bit aligned and a 4-bit per pixel format must be 8-bit aligned." />
    </Register>
    <Register start="+0x10" size="0" name="DMA2D_FGOR" access="Read/Write" description="DMA2D foreground offset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="LO" description="Line offset Line offset used for the foreground expressed in pixel. This value is used to generate the address. It is added at the end of each line to determine the starting address of the next line. These bits can only be written when data transfers are disabled. Once a data transfer has started, they become read-only. If the image format is 4-bit per pixel, the line offset must be even." />
    </Register>
    <Register start="+0x14" size="0" name="DMA2D_BGMAR" access="Read/Write" description="DMA2D background memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Address of the data used for the background image. This register can only be written when data transfers are disabled. Once a data transfer has started, this register is read-only. The address alignment must match the image format selected e.g. a 32-bit per pixel format must be 32-bit aligned, a 16-bit per pixel format must be 16-bit aligned and a 4-bit per pixel format must be 8-bit aligned." />
    </Register>
    <Register start="+0x18" size="0" name="DMA2D_BGOR" access="Read/Write" description="DMA2D background offset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="LO" description="Line offset Line offset used for the background image (expressed in pixel). This value is used for the address generation. It is added at the end of each line to determine the starting address of the next line. These bits can only be written when data transfers are disabled. Once data transfer has started, they become read-only. If the image format is 4-bit per pixel, the line offset must be even." />
    </Register>
    <Register start="+0x1C" size="0" name="DMA2D_FGPFCCR" access="Read/Write" description="DMA2D foreground PFC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CM" description="Color mode These bits defines the color format of the foreground image. They can only be written when data transfers are disabled. Once the transfer has started, they are read-only. others: meaningless" />
      <BitField start="4" size="1" name="CCM" description="CLUT color mode This bit defines the color format of the CLUT. It can only be written when the transfer is disabled. Once the CLUT transfer has started, this bit is read-only." />
      <BitField start="5" size="1" name="START" description="Start This bit can be set to start the automatic loading of the CLUT. It is automatically reset: ** at the end of the transfer ** when the transfer is aborted by the user application by setting the ABORT bit in DMA2D_CR ** when a transfer error occurs ** when the transfer has not started due to a configuration error or another transfer operation already ongoing (data transfer or automatic background CLUT transfer)." />
      <BitField start="8" size="8" name="CS" description="CLUT size These bits define the size of the CLUT used for the foreground image. Once the CLUT transfer has started, this field is read-only. The number of CLUT entries is equal to CS[7:0] + 1." />
      <BitField start="16" size="2" name="AM" description="Alpha mode These bits select the alpha channel value to be used for the foreground image. They can only be written data the transfer are disabled. Once the transfer has started, they become read-only. other configurations are meaningless" />
      <BitField start="18" size="2" name="CSS" description="Chroma Sub-Sampling These bits define the chroma sub-sampling mode for YCbCr color mode. Once the transfer has started, these bits are read-only. others: meaningless" />
      <BitField start="20" size="1" name="AI" description="Alpha Inverted This bit inverts the alpha value. Once the transfer has started, this bit is read-only." />
      <BitField start="21" size="1" name="RBS" description="Red Blue Swap This bit allows to swap the R &amp;amp; B to support BGR or ABGR color formats. Once the transfer has started, this bit is read-only." />
      <BitField start="24" size="8" name="ALPHA" description="Alpha value These bits define a fixed alpha channel value which can replace the original alpha value or be multiplied by the original alpha value according to the alpha mode selected through the AM[1:0] bits. These bits can only be written when data transfers are disabled. Once a transfer has started, they become read-only." />
    </Register>
    <Register start="+0x20" size="0" name="DMA2D_FGCOLR" access="Read/Write" description="DMA2D foreground color register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BLUE" description="Blue Value These bits defines the blue value for the A4 or A8 mode of the foreground image. They can only be written when data transfers are disabled. Once the transfer has started, They are read-only." />
      <BitField start="8" size="8" name="GREEN" description="Green Value These bits defines the green value for the A4 or A8 mode of the foreground image. They can only be written when data transfers are disabled. Once the transfer has started, They are read-only." />
      <BitField start="16" size="8" name="RED" description="Red Value These bits defines the red value for the A4 or A8 mode of the foreground image. They can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
    </Register>
    <Register start="+0x24" size="0" name="DMA2D_BGPFCCR" access="Read/Write" description="DMA2D background PFC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CM" description="Color mode These bits define the color format of the foreground image. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only. others: meaningless" />
      <BitField start="4" size="1" name="CCM" description="CLUT Color mode These bits define the color format of the CLUT. This register can only be written when the transfer is disabled. Once the CLUT transfer has started, this bit is read-only." />
      <BitField start="5" size="1" name="START" description="Start This bit is set to start the automatic loading of the CLUT. This bit is automatically reset: ** at the end of the transfer ** when the transfer is aborted by the user application by setting the ABORT bit in the DMA2D_CR ** when a transfer error occurs ** when the transfer has not started due to a configuration error or another transfer operation already on going (data transfer or automatic BackGround CLUT transfer)." />
      <BitField start="8" size="8" name="CS" description="CLUT size These bits define the size of the CLUT used for the BG. Once the CLUT transfer has started, this field is read-only. The number of CLUT entries is equal to CS[7:0] + 1." />
      <BitField start="16" size="2" name="AM" description="Alpha mode These bits define which alpha channel value to be used for the background image. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only. others: meaningless" />
      <BitField start="20" size="1" name="AI" description="Alpha Inverted This bit inverts the alpha value. Once the transfer has started, this bit is read-only." />
      <BitField start="21" size="1" name="RBS" description="Red Blue Swap This bit allows to swap the R &amp;amp; B to support BGR or ABGR color formats. Once the transfer has started, this bit is read-only." />
      <BitField start="24" size="8" name="ALPHA" description="Alpha value These bits define a fixed alpha channel value which can replace the original alpha value or be multiplied with the original alpha value according to the alpha mode selected with bits AM[1: 0]. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
    </Register>
    <Register start="+0x28" size="0" name="DMA2D_BGCOLR" access="Read/Write" description="DMA2D background color register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BLUE" description="Blue Value These bits define the blue value for the A4 or A8 mode of the background. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
      <BitField start="8" size="8" name="GREEN" description="Green Value These bits define the green value for the A4 or A8 mode of the background. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
      <BitField start="16" size="8" name="RED" description="Red Value These bits define the red value for the A4 or A8 mode of the background. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
    </Register>
    <Register start="+0x2C" size="0" name="DMA2D_FGCMAR" access="Read/Write" description="DMA2D foreground CLUT memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory Address Address of the data used for the CLUT address dedicated to the foreground image. This register can only be written when no transfer is ongoing. Once the CLUT transfer has started, this register is read-only. If the foreground CLUT format is 32-bit, the address must be 32-bit aligned." />
    </Register>
    <Register start="+0x30" size="0" name="DMA2D_BGCMAR" access="Read/Write" description="DMA2D background CLUT memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Address of the data used for the CLUT address dedicated to the background image. This register can only be written when no transfer is on going. Once the CLUT transfer has started, this register is read-only. If the background CLUT format is 32-bit, the address must be 32-bit aligned." />
    </Register>
    <Register start="+0x34" size="0" name="DMA2D_OPFCCR" access="Read/Write" description="DMA2D output PFC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="CM" description="Color mode These bits define the color format of the output image. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only. others: meaningless" />
      <BitField start="20" size="1" name="AI" description="Alpha Inverted This bit inverts the alpha value. Once the transfer has started, this bit is read-only." />
      <BitField start="21" size="1" name="RBS" description="Red Blue Swap This bit allows to swap the R &amp;amp; B to support BGR or ABGR color formats. Once the transfer has started, this bit is read-only." />
    </Register>
    <Register start="+0x38" size="0" name="DMA2D_OCOLR" access="Read/Write" description="DMA2D output color register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BLUE" description="Blue Value These bits define the blue value of the output image. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
      <BitField start="8" size="8" name="GREEN" description="Green Value These bits define the green value of the output image. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
      <BitField start="16" size="8" name="RED" description="Red Value These bits define the red value of the output image. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
      <BitField start="24" size="8" name="ALPHA" description="Alpha Channel Value These bits define the alpha channel of the output color. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
    </Register>
    <Register start="+0x3C" size="0" name="DMA2D_OMAR" access="Read/Write" description="DMA2D output memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory Address Address of the data used for the output FIFO. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only. The address alignment must match the image format selected e.g. a 32-bit per pixel format must be 32-bit aligned and a 16-bit per pixel format must be 16-bit aligned." />
    </Register>
    <Register start="+0x40" size="0" name="DMA2D_OOR" access="Read/Write" description="DMA2D output offset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="LO" description="Line Offset Line offset used for the output (expressed in pixels). This value is used for the address generation. It is added at the end of each line to determine the starting address of the next line. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
    </Register>
    <Register start="+0x44" size="0" name="DMA2D_NLR" access="Read/Write" description="DMA2D number of line register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NL" description="Number of lines Number of lines of the area to be transferred. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
      <BitField start="16" size="14" name="PL" description="Pixel per lines Number of pixels per lines of the area to be transferred. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only. If any of the input image format is 4-bit per pixel, pixel per lines must be even." />
    </Register>
    <Register start="+0x48" size="0" name="DMA2D_LWR" access="Read/Write" description="DMA2D line watermark register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LW" description="Line watermark These bits allow to configure the line watermark for interrupt generation. An interrupt is raised when the last pixel of the watermarked line has been transferred. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
    </Register>
    <Register start="+0x4C" size="0" name="DMA2D_AMTCR" access="Read/Write" description="DMA2D AXI master timer configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Enable Enables the dead time functionality." />
      <BitField start="8" size="8" name="DT" description="Dead Time Dead time value in the AXI clock cycle inserted between two consecutive accesses on the AXI master port. These bits represent the minimum guaranteed number of cycles between two consecutive AXI accesses." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX1" start="0x40020800" description="DMAMUX">
    <Register start="+0x0" size="0" name="DMAMUX1_C0CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x4" size="0" name="DMAMUX1_C1CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x8" size="0" name="DMAMUX1_C2CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0xC" size="0" name="DMAMUX1_C3CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x10" size="0" name="DMAMUX1_C4CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x14" size="0" name="DMAMUX1_C5CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x18" size="0" name="DMAMUX1_C6CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x1C" size="0" name="DMAMUX1_C7CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x20" size="0" name="DMAMUX1_C8CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x24" size="0" name="DMAMUX1_C9CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x28" size="0" name="DMAMUX1_C10CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x2C" size="0" name="DMAMUX1_C11CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x30" size="0" name="DMAMUX1_C12CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x34" size="0" name="DMAMUX1_C13CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x38" size="0" name="DMAMUX1_C14CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x3C" size="0" name="DMAMUX1_C15CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x100" size="0" name="DMAMUX1_RG0CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x104" size="0" name="DMAMUX1_RG1CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x108" size="0" name="DMAMUX1_RG2CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x10C" size="0" name="DMAMUX1_RG3CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x110" size="0" name="DMAMUX1_RG4CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x114" size="0" name="DMAMUX1_RG5CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x118" size="0" name="DMAMUX1_RG6CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x11C" size="0" name="DMAMUX1_RG7CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x140" size="0" name="DMAMUX1_RGSR" access="ReadOnly" description="DMAMux - DMA request generator status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OF" description="Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register." />
    </Register>
    <Register start="+0x144" size="0" name="DMAMUX1_RGCFR" access="WriteOnly" description="DMAMux - DMA request generator clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="COF" description="Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register." />
    </Register>
    <Register start="+0x80" size="0" name="DMAMUX1_CSR" access="ReadOnly" description="DMAMUX request line multiplexer interrupt channel status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SOF" description="Synchronization overrun event flag" />
    </Register>
    <Register start="+0x84" size="0" name="DMAMUX1_CFR" access="WriteOnly" description="DMAMUX request line multiplexer interrupt clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CSOF" description="Clear synchronization overrun event flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX2" start="0x58025800" description="DMAMUX">
    <Register start="+0x0" size="0" name="DMAMUX2_C0CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x4" size="0" name="DMAMUX2_C1CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x8" size="0" name="DMAMUX2_C2CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0xC" size="0" name="DMAMUX2_C3CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x10" size="0" name="DMAMUX2_C4CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x14" size="0" name="DMAMUX2_C5CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x18" size="0" name="DMAMUX2_C6CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x1C" size="0" name="DMAMUX2_C7CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x100" size="0" name="DMAMUX2_RG0CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x104" size="0" name="DMAMUX2_RG1CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x108" size="0" name="DMAMUX2_RG2CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x10C" size="0" name="DMAMUX2_RG3CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x110" size="0" name="DMAMUX2_RG4CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x114" size="0" name="DMAMUX2_RG5CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x118" size="0" name="DMAMUX2_RG6CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x11C" size="0" name="DMAMUX2_RG7CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x140" size="0" name="DMAMUX2_RGSR" access="ReadOnly" description="DMAMux - DMA request generator status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OF" description="Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register." />
    </Register>
    <Register start="+0x144" size="0" name="DMAMUX2_RGCFR" access="WriteOnly" description="DMAMux - DMA request generator clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="COF" description="Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register." />
    </Register>
    <Register start="+0x80" size="0" name="DMAMUX2_CSR" access="ReadOnly" description="DMAMUX request line multiplexer interrupt channel status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SOF" description="Synchronization overrun event flag" />
    </Register>
    <Register start="+0x84" size="0" name="DMAMUX2_CFR" access="WriteOnly" description="DMAMUX request line multiplexer interrupt clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CSOF" description="Clear synchronization overrun event flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="Delay_Block_OCTOSPI1" start="0x52006000" description="DELAY_Block_SDMMC1">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="DLYB control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DEN" description="Delay block enable bit" />
      <BitField start="1" size="1" name="SEN" description="Sampler length enable bit" />
    </Register>
    <Register start="+0x4" size="0" name="CFGR" access="Read/Write" description="DLYB configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SEL" description="Select the phase for the Output clock" />
      <BitField start="8" size="7" name="UNIT" description="Delay Defines the delay of a Unit delay cell" />
      <BitField start="16" size="12" name="LNG" description="Delay line length value" />
      <BitField start="31" size="1" name="LNGF" description="Length valid flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="Delay_Block_OCTOSPI2" start="0x5200B000" description="DELAY_Block_SDMMC1">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="DLYB control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DEN" description="Delay block enable bit" />
      <BitField start="1" size="1" name="SEN" description="Sampler length enable bit" />
    </Register>
    <Register start="+0x4" size="0" name="CFGR" access="Read/Write" description="DLYB configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SEL" description="Select the phase for the Output clock" />
      <BitField start="8" size="7" name="UNIT" description="Delay Defines the delay of a Unit delay cell" />
      <BitField start="16" size="12" name="LNG" description="Delay line length value" />
      <BitField start="31" size="1" name="LNGF" description="Length valid flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EXTI" start="0x58000000" description="External interrupt/event controller">
    <Register start="+0x0" size="0" name="RTSR1" access="Read/Write" description="EXTI rising trigger selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TR0" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="1" size="1" name="TR1" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="2" size="1" name="TR2" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="3" size="1" name="TR3" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="4" size="1" name="TR4" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="5" size="1" name="TR5" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="6" size="1" name="TR6" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="7" size="1" name="TR7" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="8" size="1" name="TR8" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="9" size="1" name="TR9" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="10" size="1" name="TR10" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="11" size="1" name="TR11" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="12" size="1" name="TR12" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="13" size="1" name="TR13" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="14" size="1" name="TR14" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="15" size="1" name="TR15" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="16" size="1" name="TR16" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="17" size="1" name="TR17" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="18" size="1" name="TR18" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="19" size="1" name="TR19" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="20" size="1" name="TR20" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="21" size="1" name="TR21" description="Rising trigger event configuration bit of Configurable Event input" />
    </Register>
    <Register start="+0x4" size="0" name="FTSR1" access="Read/Write" description="EXTI falling trigger selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TR0" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="1" size="1" name="TR1" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="2" size="1" name="TR2" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="3" size="1" name="TR3" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="4" size="1" name="TR4" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="5" size="1" name="TR5" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="6" size="1" name="TR6" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="7" size="1" name="TR7" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="8" size="1" name="TR8" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="9" size="1" name="TR9" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="10" size="1" name="TR10" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="11" size="1" name="TR11" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="12" size="1" name="TR12" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="13" size="1" name="TR13" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="14" size="1" name="TR14" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="15" size="1" name="TR15" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="16" size="1" name="TR16" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="17" size="1" name="TR17" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="18" size="1" name="TR18" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="19" size="1" name="TR19" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="20" size="1" name="TR20" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="21" size="1" name="TR21" description="Rising trigger event configuration bit of Configurable Event input" />
    </Register>
    <Register start="+0x8" size="0" name="SWIER1" access="Read/Write" description="EXTI software interrupt event register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWIER0" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="1" size="1" name="SWIER1" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="2" size="1" name="SWIER2" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="3" size="1" name="SWIER3" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="4" size="1" name="SWIER4" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="5" size="1" name="SWIER5" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="6" size="1" name="SWIER6" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="7" size="1" name="SWIER7" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="8" size="1" name="SWIER8" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="9" size="1" name="SWIER9" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="10" size="1" name="SWIER10" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="11" size="1" name="SWIER11" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="12" size="1" name="SWIER12" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="13" size="1" name="SWIER13" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="14" size="1" name="SWIER14" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="15" size="1" name="SWIER15" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="16" size="1" name="SWIER16" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="17" size="1" name="SWIER17" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="18" size="1" name="SWIER18" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="19" size="1" name="SWIER19" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="20" size="1" name="SWIER20" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="21" size="1" name="SWIER21" description="Rising trigger event configuration bit of Configurable Event input" />
    </Register>
    <Register start="+0xC" size="0" name="D3PMR1" access="Read/Write" description="EXTI D3 pending mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MR0" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="1" size="1" name="MR1" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="2" size="1" name="MR2" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="3" size="1" name="MR3" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="4" size="1" name="MR4" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="5" size="1" name="MR5" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="6" size="1" name="MR6" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="7" size="1" name="MR7" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="8" size="1" name="MR8" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="9" size="1" name="MR9" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="10" size="1" name="MR10" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="11" size="1" name="MR11" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="12" size="1" name="MR12" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="13" size="1" name="MR13" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="14" size="1" name="MR14" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="15" size="1" name="MR15" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="19" size="1" name="MR19" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="20" size="1" name="MR20" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="21" size="1" name="MR21" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="25" size="1" name="MR25" description="Rising trigger event configuration bit of Configurable Event input" />
    </Register>
    <Register start="+0x10" size="0" name="D3PCR1L" access="Read/Write" description="EXTI D3 pending clear selection register low" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS0" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="2" size="2" name="PCS1" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="4" size="2" name="PCS2" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="6" size="2" name="PCS3" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="8" size="2" name="PCS4" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="10" size="2" name="PCS5" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="12" size="2" name="PCS6" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="14" size="2" name="PCS7" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="16" size="2" name="PCS8" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="18" size="2" name="PCS9" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="20" size="2" name="PCS10" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="22" size="2" name="PCS11" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="24" size="2" name="PCS12" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="26" size="2" name="PCS13" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="28" size="2" name="PCS14" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="30" size="2" name="PCS15" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
    </Register>
    <Register start="+0x14" size="0" name="D3PCR1H" access="Read/Write" description="EXTI D3 pending clear selection register high" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="2" name="PCS19" description="D3 Pending request clear input signal selection on Event input x = truncate ((n+32)/2)" />
      <BitField start="8" size="2" name="PCS20" description="D3 Pending request clear input signal selection on Event input x = truncate ((n+32)/2)" />
      <BitField start="10" size="2" name="PCS21" description="D3 Pending request clear input signal selection on Event input x = truncate ((n+32)/2)" />
      <BitField start="18" size="2" name="PCS25" description="D3 Pending request clear input signal selection on Event input x = truncate ((n+32)/2)" />
    </Register>
    <Register start="+0x20" size="0" name="RTSR2" access="Read/Write" description="EXTI rising trigger selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="17" size="1" name="TR49" description="Rising trigger event configuration bit of Configurable Event input x+32" />
      <BitField start="19" size="1" name="TR51" description="Rising trigger event configuration bit of Configurable Event input x+32" />
    </Register>
    <Register start="+0x24" size="0" name="FTSR2" access="Read/Write" description="EXTI falling trigger selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="17" size="1" name="TR49" description="Falling trigger event configuration bit of Configurable Event input x+32" />
      <BitField start="19" size="1" name="TR51" description="Falling trigger event configuration bit of Configurable Event input x+32" />
    </Register>
    <Register start="+0x28" size="0" name="SWIER2" access="Read/Write" description="EXTI software interrupt event register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="17" size="1" name="SWIER49" description="Software interrupt on line x+32" />
      <BitField start="19" size="1" name="SWIER51" description="Software interrupt on line x+32" />
    </Register>
    <Register start="+0x2C" size="0" name="D3PMR2" access="Read/Write" description="EXTI D3 pending mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="MR34" description="D3 Pending Mask on Event input x+32" />
      <BitField start="3" size="1" name="MR35" description="D3 Pending Mask on Event input x+32" />
      <BitField start="9" size="1" name="MR41" description="D3 Pending Mask on Event input x+32" />
      <BitField start="16" size="1" name="MR48" description="D3 Pending Mask on Event input x+32" />
      <BitField start="17" size="1" name="MR49" description="D3 Pending Mask on Event input x+32" />
      <BitField start="18" size="1" name="MR50" description="D3 Pending Mask on Event input x+32" />
      <BitField start="19" size="1" name="MR51" description="D3 Pending Mask on Event input x+32" />
      <BitField start="20" size="1" name="MR52" description="D3 Pending Mask on Event input x+32" />
      <BitField start="21" size="1" name="MR53" description="D3 Pending Mask on Event input x+32" />
    </Register>
    <Register start="+0x30" size="0" name="D3PCR2L" access="Read/Write" description="EXTI D3 pending clear selection register low" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="2" name="PCS34" description="D3 Pending request clear input signal selection on Event input x = truncate ((n+64)/2)" />
      <BitField start="6" size="2" name="PCS35" description="D3 Pending request clear input signal selection on Event input x = truncate ((n+64)/2)" />
      <BitField start="18" size="2" name="PCS41" description="D3 Pending request clear input signal selection on Event input x = truncate ((n+64)/2)" />
    </Register>
    <Register start="+0x34" size="0" name="D3PCR2H" access="Read/Write" description="EXTI D3 pending clear selection register high" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS48" description="Pending request clear input signal selection on Event input x= truncate ((n+96)/2)" />
      <BitField start="2" size="2" name="PCS49" description="Pending request clear input signal selection on Event input x= truncate ((n+96)/2)" />
      <BitField start="4" size="2" name="PCS50" description="Pending request clear input signal selection on Event input x= truncate ((n+96)/2)" />
      <BitField start="6" size="2" name="PCS51" description="Pending request clear input signal selection on Event input x= truncate ((n+96)/2)" />
      <BitField start="8" size="2" name="PCS52" description="Pending request clear input signal selection on Event input x= truncate ((n+96)/2)" />
      <BitField start="10" size="2" name="PCS53" description="Pending request clear input signal selection on Event input x= truncate ((n+96)/2)" />
    </Register>
    <Register start="+0x40" size="0" name="RTSR3" access="Read/Write" description="EXTI rising trigger selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="1" name="TR82" description="Rising trigger event configuration bit of Configurable Event input x+64" />
      <BitField start="20" size="1" name="TR84" description="Rising trigger event configuration bit of Configurable Event input x+64" />
      <BitField start="21" size="1" name="TR85" description="Rising trigger event configuration bit of Configurable Event input x+64" />
      <BitField start="22" size="1" name="TR86" description="Rising trigger event configuration bit of Configurable Event input x+64" />
    </Register>
    <Register start="+0x44" size="0" name="FTSR3" access="Read/Write" description="EXTI falling trigger selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="1" name="TR82" description="Falling trigger event configuration bit of Configurable Event input x+64" />
      <BitField start="20" size="1" name="TR84" description="Falling trigger event configuration bit of Configurable Event input x+64" />
      <BitField start="21" size="1" name="TR85" description="Falling trigger event configuration bit of Configurable Event input x+64" />
      <BitField start="22" size="1" name="TR86" description="Falling trigger event configuration bit of Configurable Event input x+64" />
    </Register>
    <Register start="+0x48" size="0" name="SWIER3" access="Read/Write" description="EXTI software interrupt event register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="1" name="SWIER82" description="Software interrupt on line x+64" />
      <BitField start="20" size="1" name="SWIER84" description="Software interrupt on line x+64" />
      <BitField start="21" size="1" name="SWIER85" description="Software interrupt on line x+64" />
      <BitField start="22" size="1" name="SWIER86" description="Software interrupt on line x+64" />
    </Register>
    <Register start="+0x4C" size="0" name="D3PMR3" access="Read/Write" description="EXTI D3 pending mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="MR88" description="D3 Pending Mask on Event input x+64" />
    </Register>
    <Register start="+0x54" size="0" name="D3PCR3H" access="Read/Write" description="EXTI D3 pending clear selection register high" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="2" name="PCS88" description="D3 Pending request clear input signal selection on Event input x= truncate N+160/2" />
    </Register>
    <Register start="+0x80" size="0" name="CPUIMR1" access="Read/Write" description="EXTI interrupt mask register" reset_value="0xFFC00000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MR0" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="1" size="1" name="MR1" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="2" size="1" name="MR2" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="3" size="1" name="MR3" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="4" size="1" name="MR4" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="5" size="1" name="MR5" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="6" size="1" name="MR6" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="7" size="1" name="MR7" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="8" size="1" name="MR8" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="9" size="1" name="MR9" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="10" size="1" name="MR10" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="11" size="1" name="MR11" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="12" size="1" name="MR12" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="13" size="1" name="MR13" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="14" size="1" name="MR14" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="15" size="1" name="MR15" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="16" size="1" name="MR16" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="17" size="1" name="MR17" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="18" size="1" name="MR18" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="19" size="1" name="MR19" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="20" size="1" name="MR20" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="21" size="1" name="MR21" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="22" size="1" name="MR22" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="23" size="1" name="MR23" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="24" size="1" name="MR24" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="25" size="1" name="MR25" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="26" size="1" name="MR26" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="27" size="1" name="MR27" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="28" size="1" name="MR28" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="29" size="1" name="MR29" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="30" size="1" name="MR30" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="31" size="1" name="MR31" description="Rising trigger event configuration bit of Configurable Event input" />
    </Register>
    <Register start="+0x84" size="0" name="CPUEMR1" access="Read/Write" description="EXTI event mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MR0" description="CPU Event mask on Event input x" />
      <BitField start="1" size="1" name="MR1" description="CPU Event mask on Event input x" />
      <BitField start="2" size="1" name="MR2" description="CPU Event mask on Event input x" />
      <BitField start="3" size="1" name="MR3" description="CPU Event mask on Event input x" />
      <BitField start="4" size="1" name="MR4" description="CPU Event mask on Event input x" />
      <BitField start="5" size="1" name="MR5" description="CPU Event mask on Event input x" />
      <BitField start="6" size="1" name="MR6" description="CPU Event mask on Event input x" />
      <BitField start="7" size="1" name="MR7" description="CPU Event mask on Event input x" />
      <BitField start="8" size="1" name="MR8" description="CPU Event mask on Event input x" />
      <BitField start="9" size="1" name="MR9" description="CPU Event mask on Event input x" />
      <BitField start="10" size="1" name="MR10" description="CPU Event mask on Event input x" />
      <BitField start="11" size="1" name="MR11" description="CPU Event mask on Event input x" />
      <BitField start="12" size="1" name="MR12" description="CPU Event mask on Event input x" />
      <BitField start="13" size="1" name="MR13" description="CPU Event mask on Event input x" />
      <BitField start="14" size="1" name="MR14" description="CPU Event mask on Event input x" />
      <BitField start="15" size="1" name="MR15" description="CPU Event mask on Event input x" />
      <BitField start="16" size="1" name="MR16" description="CPU Event mask on Event input x" />
      <BitField start="17" size="1" name="MR17" description="CPU Event mask on Event input x" />
      <BitField start="18" size="1" name="MR18" description="CPU Event mask on Event input x" />
      <BitField start="19" size="1" name="MR19" description="CPU Event mask on Event input x" />
      <BitField start="20" size="1" name="MR20" description="CPU Event mask on Event input x" />
      <BitField start="21" size="1" name="MR21" description="CPU Event mask on Event input x" />
      <BitField start="22" size="1" name="MR22" description="CPU Event mask on Event input x" />
      <BitField start="23" size="1" name="MR23" description="CPU Event mask on Event input x" />
      <BitField start="24" size="1" name="MR24" description="CPU Event mask on Event input x" />
      <BitField start="25" size="1" name="MR25" description="CPU Event mask on Event input x" />
      <BitField start="26" size="1" name="MR26" description="CPU Event mask on Event input x" />
      <BitField start="27" size="1" name="MR27" description="CPU Event mask on Event input x" />
      <BitField start="28" size="1" name="MR28" description="CPU Event mask on Event input x" />
      <BitField start="29" size="1" name="MR29" description="CPU Event mask on Event input x" />
      <BitField start="30" size="1" name="MR30" description="CPU Event mask on Event input x" />
      <BitField start="31" size="1" name="MR31" description="CPU Event mask on Event input x" />
    </Register>
    <Register start="+0x88" size="0" name="CPUPR1" access="Read/Write" description="EXTI pending register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PR0" description="CPU Event mask on Event input x" />
      <BitField start="1" size="1" name="PR1" description="CPU Event mask on Event input x" />
      <BitField start="2" size="1" name="PR2" description="CPU Event mask on Event input x" />
      <BitField start="3" size="1" name="PR3" description="CPU Event mask on Event input x" />
      <BitField start="4" size="1" name="PR4" description="CPU Event mask on Event input x" />
      <BitField start="5" size="1" name="PR5" description="CPU Event mask on Event input x" />
      <BitField start="6" size="1" name="PR6" description="CPU Event mask on Event input x" />
      <BitField start="7" size="1" name="PR7" description="CPU Event mask on Event input x" />
      <BitField start="8" size="1" name="PR8" description="CPU Event mask on Event input x" />
      <BitField start="9" size="1" name="PR9" description="CPU Event mask on Event input x" />
      <BitField start="10" size="1" name="PR10" description="CPU Event mask on Event input x" />
      <BitField start="11" size="1" name="PR11" description="CPU Event mask on Event input x" />
      <BitField start="12" size="1" name="PR12" description="CPU Event mask on Event input x" />
      <BitField start="13" size="1" name="PR13" description="CPU Event mask on Event input x" />
      <BitField start="14" size="1" name="PR14" description="CPU Event mask on Event input x" />
      <BitField start="15" size="1" name="PR15" description="CPU Event mask on Event input x" />
      <BitField start="16" size="1" name="PR16" description="CPU Event mask on Event input x" />
      <BitField start="17" size="1" name="PR17" description="CPU Event mask on Event input x" />
      <BitField start="18" size="1" name="PR18" description="CPU Event mask on Event input x" />
      <BitField start="19" size="1" name="PR19" description="CPU Event mask on Event input x" />
      <BitField start="20" size="1" name="PR20" description="CPU Event mask on Event input x" />
      <BitField start="21" size="1" name="PR21" description="CPU Event mask on Event input x" />
    </Register>
    <Register start="+0x90" size="0" name="CPUIMR2" access="Read/Write" description="EXTI interrupt mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MR0" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="1" size="1" name="MR1" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="2" size="1" name="MR2" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="3" size="1" name="MR3" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="4" size="1" name="MR4" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="5" size="1" name="MR5" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="6" size="1" name="MR6" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="7" size="1" name="MR7" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="8" size="1" name="MR8" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="9" size="1" name="MR9" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="10" size="1" name="MR10" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="11" size="1" name="MR11" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="12" size="1" name="MR12" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="14" size="1" name="MR14" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="15" size="1" name="MR15" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="16" size="1" name="MR16" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="17" size="1" name="MR17" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="18" size="1" name="MR18" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="19" size="1" name="MR19" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="20" size="1" name="MR20" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="21" size="1" name="MR21" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="22" size="1" name="MR22" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="23" size="1" name="MR23" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="24" size="1" name="MR24" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="25" size="1" name="MR25" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="26" size="1" name="MR26" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="27" size="1" name="MR27" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="28" size="1" name="MR28" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="29" size="1" name="MR29" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="30" size="1" name="MR30" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="31" size="1" name="MR31" description="CPU Interrupt Mask on Direct Event input x+32" />
    </Register>
    <Register start="+0x94" size="0" name="CPUEMR2" access="Read/Write" description="EXTI event mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MR32" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="1" size="1" name="MR33" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="2" size="1" name="MR34" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="3" size="1" name="MR35" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="4" size="1" name="MR36" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="5" size="1" name="MR37" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="6" size="1" name="MR38" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="7" size="1" name="MR39" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="8" size="1" name="MR40" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="9" size="1" name="MR41" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="10" size="1" name="MR42" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="11" size="1" name="MR43" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="12" size="1" name="MR44" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="14" size="1" name="MR46" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="15" size="1" name="MR47" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="16" size="1" name="MR48" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="17" size="1" name="MR49" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="18" size="1" name="MR50" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="19" size="1" name="MR51" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="20" size="1" name="MR52" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="21" size="1" name="MR53" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="22" size="1" name="MR54" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="23" size="1" name="MR55" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="24" size="1" name="MR56" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="25" size="1" name="MR57" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="26" size="1" name="MR58" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="27" size="1" name="MR59" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="28" size="1" name="MR60" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="29" size="1" name="MR61" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="30" size="1" name="MR62" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="31" size="1" name="MR63" description="CPU Interrupt Mask on Direct Event input x+32" />
    </Register>
    <Register start="+0x98" size="0" name="CPUPR2" access="ReadOnly" description="EXTI pending register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="17" size="1" name="PR49" description="Configurable event inputs x+32 Pending bit" />
      <BitField start="19" size="1" name="PR51" description="Configurable event inputs x+32 Pending bit" />
    </Register>
    <Register start="+0xA0" size="0" name="CPUIMR3" access="ReadOnly" description="EXTI interrupt mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MR64" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="1" size="1" name="MR65" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="2" size="1" name="MR66" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="3" size="1" name="MR67" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="4" size="1" name="MR68" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="5" size="1" name="MR69" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="6" size="1" name="MR70" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="7" size="1" name="MR71" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="8" size="1" name="MR72" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="9" size="1" name="MR73" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="10" size="1" name="MR74" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="11" size="1" name="MR75" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="12" size="1" name="MR76" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="13" size="1" name="MR77" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="14" size="1" name="MR78" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="15" size="1" name="MR79" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="16" size="1" name="MR80" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="18" size="1" name="MR82" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="20" size="1" name="MR84" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="21" size="1" name="MR85" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="22" size="1" name="MR86" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="23" size="1" name="MR87" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="24" size="1" name="MR88" description="CPU Interrupt Mask on Direct Event input x+64" />
    </Register>
    <Register start="+0xA4" size="0" name="CPUEMR3" access="ReadOnly" description="EXTI event mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MR64" description="CPU Event mask on Event input x+64" />
      <BitField start="1" size="1" name="MR65" description="CPU Event mask on Event input x+64" />
      <BitField start="2" size="1" name="MR66" description="CPU Event mask on Event input x+64" />
      <BitField start="3" size="1" name="MR67" description="CPU Event mask on Event input x+64" />
      <BitField start="4" size="1" name="MR68" description="CPU Event mask on Event input x+64" />
      <BitField start="5" size="1" name="MR69" description="CPU Event mask on Event input x+64" />
      <BitField start="6" size="1" name="MR70" description="CPU Event mask on Event input x+64" />
      <BitField start="7" size="1" name="MR71" description="CPU Event mask on Event input x+64" />
      <BitField start="8" size="1" name="MR72" description="CPU Event mask on Event input x+64" />
      <BitField start="9" size="1" name="MR73" description="CPU Event mask on Event input x+64" />
      <BitField start="10" size="1" name="MR74" description="CPU Event mask on Event input x+64" />
      <BitField start="11" size="1" name="MR75" description="CPU Event mask on Event input x+64" />
      <BitField start="12" size="1" name="MR76" description="CPU Event mask on Event input x+64" />
      <BitField start="13" size="1" name="MR77" description="CPU Event mask on Event input x+64" />
      <BitField start="14" size="1" name="MR78" description="CPU Event mask on Event input x+64" />
      <BitField start="15" size="1" name="MR79" description="CPU Event mask on Event input x+64" />
      <BitField start="16" size="1" name="MR80" description="CPU Event mask on Event input x+64" />
      <BitField start="18" size="1" name="MR82" description="CPU Event mask on Event input x+64" />
      <BitField start="20" size="1" name="MR84" description="CPU Event mask on Event input x+64" />
      <BitField start="21" size="1" name="MR85" description="CPU Event mask on Event input x+64" />
      <BitField start="22" size="1" name="MR86" description="CPU Event mask on Event input x+64" />
      <BitField start="23" size="1" name="MR87" description="CPU Event mask on Event input x+64" />
      <BitField start="24" size="1" name="MR88" description="CPU Event mask on Event input x+64" />
    </Register>
    <Register start="+0xA8" size="0" name="CPUPR3" access="ReadOnly" description="EXTI pending register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="1" name="PR82" description="Configurable event inputs x+64 Pending bit" />
      <BitField start="20" size="1" name="PR84" description="Configurable event inputs x+64 Pending bit" />
      <BitField start="21" size="1" name="PR85" description="Configurable event inputs x+64 Pending bit" />
      <BitField start="22" size="1" name="PR86" description="Configurable event inputs x+64 Pending bit" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FDCAN" start="0x4000A400" description="FDCAN1">
    <Register start="+0x0" size="0" name="FDCAN_CREL" access="ReadOnly" description="FDCAN Core Release Register" reset_value="0x32141218" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DAY" description="Timestamp Day" />
      <BitField start="8" size="8" name="MON" description="Timestamp Month" />
      <BitField start="16" size="4" name="YEAR" description="Timestamp Year" />
      <BitField start="20" size="4" name="SUBSTEP" description="Sub-step of Core release" />
      <BitField start="24" size="4" name="STEP" description="Step of Core release" />
      <BitField start="28" size="4" name="REL" description="Core release" />
    </Register>
    <Register start="+0x4" size="0" name="FDCAN_ENDN" access="ReadOnly" description="FDCAN Core Release Register" reset_value="0x87654321" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ETV" description="Endiannes Test Value" />
    </Register>
    <Register start="+0xC" size="0" name="FDCAN_DBTP" access="ReadOnly" description="FDCAN Data Bit Timing and Prescaler Register" reset_value="0x00000A33" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DSJW" description="Synchronization Jump Width" />
      <BitField start="4" size="4" name="DTSEG2" description="Data time segment after sample point" />
      <BitField start="8" size="5" name="DTSEG1" description="Data time segment after sample point" />
      <BitField start="16" size="5" name="DBRP" description="Data BIt Rate Prescaler" />
      <BitField start="23" size="1" name="TDC" description="Transceiver Delay Compensation" />
    </Register>
    <Register start="+0x10" size="0" name="FDCAN_TEST" access="ReadOnly" description="FDCAN Test Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="LBCK" description="Loop Back mode" />
      <BitField start="5" size="2" name="TX" description="Loop Back mode" />
      <BitField start="7" size="1" name="RX" description="Control of Transmit Pin" />
    </Register>
    <Register start="+0x14" size="0" name="FDCAN_RWD" access="ReadOnly" description="FDCAN RAM Watchdog Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WDC" description="Watchdog configuration" />
      <BitField start="8" size="8" name="WDV" description="Watchdog value" />
    </Register>
    <Register start="+0x18" size="0" name="FDCAN_CCCR" access="Read/Write" description="FDCAN CC Control Register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INIT" description="Initialization" />
      <BitField start="1" size="1" name="CCE" description="Configuration Change Enable" />
      <BitField start="2" size="1" name="ASM" description="ASM Restricted Operation Mode" />
      <BitField start="3" size="1" name="CSA" description="Clock Stop Acknowledge" />
      <BitField start="4" size="1" name="CSR" description="Clock Stop Request" />
      <BitField start="5" size="1" name="MON" description="Bus Monitoring Mode" />
      <BitField start="6" size="1" name="DAR" description="Disable Automatic Retransmission" />
      <BitField start="7" size="1" name="TEST" description="Test Mode Enable" />
      <BitField start="8" size="1" name="FDOE" description="FD Operation Enable" />
      <BitField start="9" size="1" name="BSE" description="FDCAN Bit Rate Switching" />
      <BitField start="12" size="1" name="PXHD" description="Protocol Exception Handling Disable" />
      <BitField start="13" size="1" name="EFBI" description="Edge Filtering during Bus Integration" />
      <BitField start="14" size="1" name="TXP" description="TXP" />
      <BitField start="15" size="1" name="NISO" description="Non ISO Operation" />
    </Register>
    <Register start="+0x1C" size="0" name="FDCAN_NBTP" access="Read/Write" description="FDCAN Nominal Bit Timing and Prescaler Register" reset_value="0x00000A33" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TSEG2" description="Nominal Time segment after sample point" />
      <BitField start="8" size="8" name="NTSEG1" description="Nominal Time segment before sample point" />
      <BitField start="16" size="9" name="NBRP" description="Bit Rate Prescaler" />
      <BitField start="25" size="7" name="NSJW" description="NSJW: Nominal (Re)Synchronization Jump Width" />
    </Register>
    <Register start="+0x20" size="0" name="FDCAN_TSCC" access="Read/Write" description="FDCAN Timestamp Counter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TSS" description="Timestamp Select" />
      <BitField start="16" size="4" name="TCP" description="Timestamp Counter Prescaler" />
    </Register>
    <Register start="+0x24" size="0" name="FDCAN_TSCV" access="Read/Write" description="FDCAN Timestamp Counter Value Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSC" description="Timestamp Counter" />
    </Register>
    <Register start="+0x28" size="0" name="FDCAN_TOCC" access="Read/Write" description="FDCAN Timeout Counter Configuration Register" reset_value="0xFFFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ETOC" description="Enable Timeout Counter" />
      <BitField start="1" size="2" name="TOS" description="Timeout Select" />
      <BitField start="16" size="16" name="TOP" description="Timeout Period" />
    </Register>
    <Register start="+0x2C" size="0" name="FDCAN_TOCV" access="Read/Write" description="FDCAN Timeout Counter Value Register" reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TOC" description="Timeout Counter" />
    </Register>
    <Register start="+0x40" size="0" name="FDCAN_ECR" access="Read/Write" description="FDCAN Error Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TEC" description="Transmit Error Counter" />
      <BitField start="8" size="7" name="TREC" description="Receive Error Counter" />
      <BitField start="15" size="1" name="RP" description="Receive Error Passive" />
      <BitField start="16" size="8" name="CEL" description="AN Error Logging" />
    </Register>
    <Register start="+0x44" size="0" name="FDCAN_PSR" access="Read/Write" description="FDCAN Protocol Status Register" reset_value="0x00000707" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LEC" description="Last Error Code" />
      <BitField start="3" size="2" name="ACT" description="Activity" />
      <BitField start="5" size="1" name="EP" description="Error Passive" />
      <BitField start="6" size="1" name="EW" description="Warning Status" />
      <BitField start="7" size="1" name="BO" description="Bus_Off Status" />
      <BitField start="8" size="3" name="DLEC" description="Data Last Error Code" />
      <BitField start="11" size="1" name="RESI" description="ESI flag of last received FDCAN Message" />
      <BitField start="12" size="1" name="RBRS" description="BRS flag of last received FDCAN Message" />
      <BitField start="13" size="1" name="REDL" description="Received FDCAN Message" />
      <BitField start="14" size="1" name="PXE" description="Protocol Exception Event" />
      <BitField start="16" size="7" name="TDCV" description="Transmitter Delay Compensation Value" />
    </Register>
    <Register start="+0x48" size="0" name="FDCAN_TDCR" access="ReadOnly" description="FDCAN Transmitter Delay Compensation Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TDCF" description="Transmitter Delay Compensation Filter Window Length" />
      <BitField start="8" size="7" name="TDCO" description="Transmitter Delay Compensation Offset" />
    </Register>
    <Register start="+0x50" size="0" name="FDCAN_IR" access="ReadOnly" description="FDCAN Interrupt Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0N" description="Rx FIFO 0 New Message" />
      <BitField start="1" size="1" name="RF0W" description="Rx FIFO 0 Full" />
      <BitField start="2" size="1" name="RF0F" description="Rx FIFO 0 Full" />
      <BitField start="3" size="1" name="RF0L" description="Rx FIFO 0 Message Lost" />
      <BitField start="4" size="1" name="RF1N" description="Rx FIFO 1 New Message" />
      <BitField start="5" size="1" name="RF1W" description="Rx FIFO 1 Watermark Reached" />
      <BitField start="6" size="1" name="RF1F" description="Rx FIFO 1 Watermark Reached" />
      <BitField start="7" size="1" name="RF1L" description="Rx FIFO 1 Message Lost" />
      <BitField start="8" size="1" name="HPM" description="High Priority Message" />
      <BitField start="9" size="1" name="TC" description="Transmission Completed" />
      <BitField start="10" size="1" name="TCF" description="Transmission Cancellation Finished" />
      <BitField start="11" size="1" name="TEF" description="Tx FIFO Empty" />
      <BitField start="12" size="1" name="TEFN" description="Tx Event FIFO New Entry" />
      <BitField start="13" size="1" name="TEFW" description="Tx Event FIFO Watermark Reached" />
      <BitField start="14" size="1" name="TEFF" description="Tx Event FIFO Full" />
      <BitField start="15" size="1" name="TEFL" description="Tx Event FIFO Element Lost" />
      <BitField start="16" size="1" name="TSW" description="Timestamp Wraparound" />
      <BitField start="17" size="1" name="MRAF" description="Message RAM Access Failure" />
      <BitField start="18" size="1" name="TOO" description="Timeout Occurred" />
      <BitField start="19" size="1" name="DRX" description="Message stored to Dedicated Rx Buffer" />
      <BitField start="22" size="1" name="ELO" description="Error Logging Overflow" />
      <BitField start="23" size="1" name="EP" description="Error Passive" />
      <BitField start="24" size="1" name="EW" description="Warning Status" />
      <BitField start="25" size="1" name="BO" description="Bus_Off Status" />
      <BitField start="26" size="1" name="WDI" description="Watchdog Interrupt" />
      <BitField start="27" size="1" name="PEA" description="Protocol Error in Arbitration Phase (Nominal Bit Time is used)" />
      <BitField start="28" size="1" name="PED" description="Protocol Error in Data Phase (Data Bit Time is used)" />
      <BitField start="29" size="1" name="ARA" description="Access to Reserved Address" />
    </Register>
    <Register start="+0x54" size="0" name="FDCAN_IE" access="Read/Write" description="FDCAN Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0NE" description="Rx FIFO 0 New Message Enable" />
      <BitField start="1" size="1" name="RF0WE" description="Rx FIFO 0 Full Enable" />
      <BitField start="2" size="1" name="RF0FE" description="Rx FIFO 0 Full Enable" />
      <BitField start="3" size="1" name="RF0LE" description="Rx FIFO 0 Message Lost Enable" />
      <BitField start="4" size="1" name="RF1NE" description="Rx FIFO 1 New Message Enable" />
      <BitField start="5" size="1" name="RF1WE" description="Rx FIFO 1 Watermark Reached Enable" />
      <BitField start="6" size="1" name="RF1FE" description="Rx FIFO 1 Watermark Reached Enable" />
      <BitField start="7" size="1" name="RF1LE" description="Rx FIFO 1 Message Lost Enable" />
      <BitField start="8" size="1" name="HPME" description="High Priority Message Enable" />
      <BitField start="9" size="1" name="TCE" description="Transmission Completed Enable" />
      <BitField start="10" size="1" name="TCFE" description="Transmission Cancellation Finished Enable" />
      <BitField start="11" size="1" name="TEFE" description="Tx FIFO Empty Enable" />
      <BitField start="12" size="1" name="TEFNE" description="Tx Event FIFO New Entry Enable" />
      <BitField start="13" size="1" name="TEFWE" description="Tx Event FIFO Watermark Reached Enable" />
      <BitField start="14" size="1" name="TEFFE" description="Tx Event FIFO Full Enable" />
      <BitField start="15" size="1" name="TEFLE" description="Tx Event FIFO Element Lost Enable" />
      <BitField start="16" size="1" name="TSWE" description="Timestamp Wraparound Enable" />
      <BitField start="17" size="1" name="MRAFE" description="Message RAM Access Failure Enable" />
      <BitField start="18" size="1" name="TOOE" description="Timeout Occurred Enable" />
      <BitField start="19" size="1" name="DRXE" description="Message stored to Dedicated Rx Buffer Enable" />
      <BitField start="20" size="1" name="BECE" description="Bit Error Corrected Interrupt Enable" />
      <BitField start="21" size="1" name="BEUE" description="Bit Error Uncorrected Interrupt Enable" />
      <BitField start="22" size="1" name="ELOE" description="Error Logging Overflow Enable" />
      <BitField start="23" size="1" name="EPE" description="Error Passive Enable" />
      <BitField start="24" size="1" name="EWE" description="Warning Status Enable" />
      <BitField start="25" size="1" name="BOE" description="Bus_Off Status Enable" />
      <BitField start="26" size="1" name="WDIE" description="Watchdog Interrupt Enable" />
      <BitField start="27" size="1" name="PEAE" description="Protocol Error in Arbitration Phase Enable" />
      <BitField start="28" size="1" name="PEDE" description="Protocol Error in Data Phase Enable" />
      <BitField start="29" size="1" name="ARAE" description="Access to Reserved Address Enable" />
    </Register>
    <Register start="+0x58" size="0" name="FDCAN_ILS" access="ReadOnly" description="FDCAN Interrupt Line Select Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0NL" description="Rx FIFO 0 New Message Interrupt Line" />
      <BitField start="1" size="1" name="RF0WL" description="Rx FIFO 0 Watermark Reached Interrupt Line" />
      <BitField start="2" size="1" name="RF0FL" description="Rx FIFO 0 Full Interrupt Line" />
      <BitField start="3" size="1" name="RF0LL" description="Rx FIFO 0 Message Lost Interrupt Line" />
      <BitField start="4" size="1" name="RF1NL" description="Rx FIFO 1 New Message Interrupt Line" />
      <BitField start="5" size="1" name="RF1WL" description="Rx FIFO 1 Watermark Reached Interrupt Line" />
      <BitField start="6" size="1" name="RF1FL" description="Rx FIFO 1 Full Interrupt Line" />
      <BitField start="7" size="1" name="RF1LL" description="Rx FIFO 1 Message Lost Interrupt Line" />
      <BitField start="8" size="1" name="HPML" description="High Priority Message Interrupt Line" />
      <BitField start="9" size="1" name="TCL" description="Transmission Completed Interrupt Line" />
      <BitField start="10" size="1" name="TCFL" description="Transmission Cancellation Finished Interrupt Line" />
      <BitField start="11" size="1" name="TEFL" description="Tx FIFO Empty Interrupt Line" />
      <BitField start="12" size="1" name="TEFNL" description="Tx Event FIFO New Entry Interrupt Line" />
      <BitField start="13" size="1" name="TEFWL" description="Tx Event FIFO Watermark Reached Interrupt Line" />
      <BitField start="14" size="1" name="TEFFL" description="Tx Event FIFO Full Interrupt Line" />
      <BitField start="15" size="1" name="TEFLL" description="Tx Event FIFO Element Lost Interrupt Line" />
      <BitField start="16" size="1" name="TSWL" description="Timestamp Wraparound Interrupt Line" />
      <BitField start="17" size="1" name="MRAFL" description="Message RAM Access Failure Interrupt Line" />
      <BitField start="18" size="1" name="TOOL" description="Timeout Occurred Interrupt Line" />
      <BitField start="19" size="1" name="DRXL" description="Message stored to Dedicated Rx Buffer Interrupt Line" />
      <BitField start="20" size="1" name="BECL" description="Bit Error Corrected Interrupt Line" />
      <BitField start="21" size="1" name="BEUL" description="Bit Error Uncorrected Interrupt Line" />
      <BitField start="22" size="1" name="ELOL" description="Error Logging Overflow Interrupt Line" />
      <BitField start="23" size="1" name="EPL" description="Error Passive Interrupt Line" />
      <BitField start="24" size="1" name="EWL" description="Warning Status Interrupt Line" />
      <BitField start="25" size="1" name="BOL" description="Bus_Off Status" />
      <BitField start="26" size="1" name="WDIL" description="Watchdog Interrupt Line" />
      <BitField start="27" size="1" name="PEAL" description="Protocol Error in Arbitration Phase Line" />
      <BitField start="28" size="1" name="PEDL" description="Protocol Error in Data Phase Line" />
      <BitField start="29" size="1" name="ARAL" description="Access to Reserved Address Line" />
    </Register>
    <Register start="+0x5C" size="0" name="FDCAN_ILE" access="Read/Write" description="FDCAN Interrupt Line Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EINT0" description="Enable Interrupt Line 0" />
      <BitField start="1" size="1" name="EINT1" description="Enable Interrupt Line 1" />
    </Register>
    <Register start="+0x80" size="0" name="FDCAN_GFC" access="Read/Write" description="FDCAN Global Filter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RRFE" description="Reject Remote Frames Extended" />
      <BitField start="1" size="1" name="RRFS" description="Reject Remote Frames Standard" />
      <BitField start="2" size="2" name="ANFE" description="Accept Non-matching Frames Extended" />
      <BitField start="4" size="2" name="ANFS" description="Accept Non-matching Frames Standard" />
    </Register>
    <Register start="+0x84" size="0" name="FDCAN_SIDFC" access="Read/Write" description="FDCAN Standard ID Filter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="FLSSA" description="Filter List Standard Start Address" />
      <BitField start="16" size="8" name="LSS" description="List Size Standard" />
    </Register>
    <Register start="+0x88" size="0" name="FDCAN_XIDFC" access="Read/Write" description="FDCAN Extended ID Filter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="FLESA" description="Filter List Standard Start Address" />
      <BitField start="16" size="8" name="LSE" description="List Size Extended" />
    </Register>
    <Register start="+0x90" size="0" name="FDCAN_XIDAM" access="Read/Write" description="FDCAN Extended ID and Mask Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="29" name="EIDM" description="Extended ID Mask" />
    </Register>
    <Register start="+0x94" size="0" name="FDCAN_HPMS" access="ReadOnly" description="FDCAN High Priority Message Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="BIDX" description="Buffer Index" />
      <BitField start="6" size="2" name="MSI" description="Message Storage Indicator" />
      <BitField start="8" size="7" name="FIDX" description="Filter Index" />
      <BitField start="15" size="1" name="FLST" description="Filter List" />
    </Register>
    <Register start="+0x98" size="0" name="FDCAN_NDAT1" access="ReadOnly" description="FDCAN New Data 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ND0" description="New data" />
      <BitField start="1" size="1" name="ND1" description="New data" />
      <BitField start="2" size="1" name="ND2" description="New data" />
      <BitField start="3" size="1" name="ND3" description="New data" />
      <BitField start="4" size="1" name="ND4" description="New data" />
      <BitField start="5" size="1" name="ND5" description="New data" />
      <BitField start="6" size="1" name="ND6" description="New data" />
      <BitField start="7" size="1" name="ND7" description="New data" />
      <BitField start="8" size="1" name="ND8" description="New data" />
      <BitField start="9" size="1" name="ND9" description="New data" />
      <BitField start="10" size="1" name="ND10" description="New data" />
      <BitField start="11" size="1" name="ND11" description="New data" />
      <BitField start="12" size="1" name="ND12" description="New data" />
      <BitField start="13" size="1" name="ND13" description="New data" />
      <BitField start="14" size="1" name="ND14" description="New data" />
      <BitField start="15" size="1" name="ND15" description="New data" />
      <BitField start="16" size="1" name="ND16" description="New data" />
      <BitField start="17" size="1" name="ND17" description="New data" />
      <BitField start="18" size="1" name="ND18" description="New data" />
      <BitField start="19" size="1" name="ND19" description="New data" />
      <BitField start="20" size="1" name="ND20" description="New data" />
      <BitField start="21" size="1" name="ND21" description="New data" />
      <BitField start="22" size="1" name="ND22" description="New data" />
      <BitField start="23" size="1" name="ND23" description="New data" />
      <BitField start="24" size="1" name="ND24" description="New data" />
      <BitField start="25" size="1" name="ND25" description="New data" />
      <BitField start="26" size="1" name="ND26" description="New data" />
      <BitField start="27" size="1" name="ND27" description="New data" />
      <BitField start="28" size="1" name="ND28" description="New data" />
      <BitField start="29" size="1" name="ND29" description="New data" />
      <BitField start="30" size="1" name="ND30" description="New data" />
      <BitField start="31" size="1" name="ND31" description="New data" />
    </Register>
    <Register start="+0x9C" size="0" name="FDCAN_NDAT2" access="ReadOnly" description="FDCAN New Data 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ND32" description="New data" />
      <BitField start="1" size="1" name="ND33" description="New data" />
      <BitField start="2" size="1" name="ND34" description="New data" />
      <BitField start="3" size="1" name="ND35" description="New data" />
      <BitField start="4" size="1" name="ND36" description="New data" />
      <BitField start="5" size="1" name="ND37" description="New data" />
      <BitField start="6" size="1" name="ND38" description="New data" />
      <BitField start="7" size="1" name="ND39" description="New data" />
      <BitField start="8" size="1" name="ND40" description="New data" />
      <BitField start="9" size="1" name="ND41" description="New data" />
      <BitField start="10" size="1" name="ND42" description="New data" />
      <BitField start="11" size="1" name="ND43" description="New data" />
      <BitField start="12" size="1" name="ND44" description="New data" />
      <BitField start="13" size="1" name="ND45" description="New data" />
      <BitField start="14" size="1" name="ND46" description="New data" />
      <BitField start="15" size="1" name="ND47" description="New data" />
      <BitField start="16" size="1" name="ND48" description="New data" />
      <BitField start="17" size="1" name="ND49" description="New data" />
      <BitField start="18" size="1" name="ND50" description="New data" />
      <BitField start="19" size="1" name="ND51" description="New data" />
      <BitField start="20" size="1" name="ND52" description="New data" />
      <BitField start="21" size="1" name="ND53" description="New data" />
      <BitField start="22" size="1" name="ND54" description="New data" />
      <BitField start="23" size="1" name="ND55" description="New data" />
      <BitField start="24" size="1" name="ND56" description="New data" />
      <BitField start="25" size="1" name="ND57" description="New data" />
      <BitField start="26" size="1" name="ND58" description="New data" />
      <BitField start="27" size="1" name="ND59" description="New data" />
      <BitField start="28" size="1" name="ND60" description="New data" />
      <BitField start="29" size="1" name="ND61" description="New data" />
      <BitField start="30" size="1" name="ND62" description="New data" />
      <BitField start="31" size="1" name="ND63" description="New data" />
    </Register>
    <Register start="+0xA0" size="0" name="FDCAN_RXF0C" access="Read/Write" description="FDCAN Rx FIFO 0 Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="F0SA" description="Rx FIFO 0 Start Address" />
      <BitField start="16" size="8" name="F0S" description="Rx FIFO 0 Size" />
      <BitField start="24" size="8" name="F0WM" description="FIFO 0 Watermark" />
    </Register>
    <Register start="+0xA4" size="0" name="FDCAN_RXF0S" access="Read/Write" description="FDCAN Rx FIFO 0 Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="F0FL" description="Rx FIFO 0 Fill Level" />
      <BitField start="8" size="6" name="F0G" description="Rx FIFO 0 Get Index" />
      <BitField start="16" size="6" name="F0P" description="Rx FIFO 0 Put Index" />
      <BitField start="24" size="1" name="F0F" description="Rx FIFO 0 Full" />
      <BitField start="25" size="1" name="RF0L" description="Rx FIFO 0 Message Lost" />
    </Register>
    <Register start="+0xA8" size="0" name="FDCAN_RXF0A" access="Read/Write" description="CAN Rx FIFO 0 Acknowledge Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="FA01" description="Rx FIFO 0 Acknowledge Index" />
    </Register>
    <Register start="+0xAC" size="0" name="FDCAN_RXBC" access="Read/Write" description="FDCAN Rx Buffer Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="RBSA" description="Rx Buffer Start Address" />
    </Register>
    <Register start="+0xB0" size="0" name="FDCAN_RXF1C" access="Read/Write" description="FDCAN Rx FIFO 1 Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="F1SA" description="Rx FIFO 1 Start Address" />
      <BitField start="16" size="7" name="F1S" description="Rx FIFO 1 Size" />
      <BitField start="24" size="7" name="F1WM" description="Rx FIFO 1 Watermark" />
    </Register>
    <Register start="+0xB4" size="0" name="FDCAN_RXF1S" access="Read/Write" description="FDCAN Rx FIFO 1 Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="F1FL" description="Rx FIFO 1 Fill Level" />
      <BitField start="8" size="7" name="F1GI" description="Rx FIFO 1 Get Index" />
      <BitField start="16" size="7" name="F1PI" description="Rx FIFO 1 Put Index" />
      <BitField start="24" size="1" name="F1F" description="Rx FIFO 1 Full" />
      <BitField start="25" size="1" name="RF1L" description="Rx FIFO 1 Message Lost" />
      <BitField start="30" size="2" name="DMS" description="Debug Message Status" />
    </Register>
    <Register start="+0xB8" size="0" name="FDCAN_RXF1A" access="Read/Write" description="FDCAN Rx FIFO 1 Acknowledge Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="F1AI" description="Rx FIFO 1 Acknowledge Index" />
    </Register>
    <Register start="+0xBC" size="0" name="FDCAN_RXESC" access="Read/Write" description="FDCAN Rx Buffer Element Size Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="F0DS" description="Rx FIFO 1 Data Field Size:" />
      <BitField start="4" size="3" name="F1DS" description="Rx FIFO 0 Data Field Size:" />
      <BitField start="8" size="3" name="RBDS" description="Rx Buffer Data Field Size:" />
    </Register>
    <Register start="+0xC0" size="0" name="FDCAN_TXBC" access="Read/Write" description="FDCAN Tx Buffer Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="TBSA" description="Tx Buffers Start Address" />
      <BitField start="16" size="6" name="NDTB" description="Number of Dedicated Transmit Buffers" />
      <BitField start="24" size="6" name="TFQS" description="Transmit FIFO/Queue Size" />
      <BitField start="30" size="1" name="TFQM" description="Tx FIFO/Queue Mode" />
    </Register>
    <Register start="+0xC4" size="0" name="FDCAN_TXFQS" access="ReadOnly" description="FDCAN Tx FIFO/Queue Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TFFL" description="Tx FIFO Free Level" />
      <BitField start="8" size="5" name="TFGI" description="TFGI" />
      <BitField start="16" size="5" name="TFQPI" description="Tx FIFO/Queue Put Index" />
      <BitField start="21" size="1" name="TFQF" description="Tx FIFO/Queue Full" />
    </Register>
    <Register start="+0xC8" size="0" name="FDCAN_TXESC" access="Read/Write" description="FDCAN Tx Buffer Element Size Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TBDS" description="Tx Buffer Data Field Size:" />
    </Register>
    <Register start="+0xCC" size="0" name="FDCAN_TXBRP" access="ReadOnly" description="FDCAN Tx Buffer Request Pending Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TRP" description="Transmission Request Pending" />
    </Register>
    <Register start="+0xD0" size="0" name="FDCAN_TXBAR" access="Read/Write" description="FDCAN Tx Buffer Add Request Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AR" description="Add Request" />
    </Register>
    <Register start="+0xD4" size="0" name="FDCAN_TXBCR" access="Read/Write" description="FDCAN Tx Buffer Cancellation Request Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CR" description="Cancellation Request" />
    </Register>
    <Register start="+0xD8" size="0" name="FDCAN_TXBTO" access="Read/Write" description="FDCAN Tx Buffer Transmission Occurred Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TO" description="Transmission Occurred." />
    </Register>
    <Register start="+0xDC" size="0" name="FDCAN_TXBCF" access="ReadOnly" description="FDCAN Tx Buffer Cancellation Finished Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CF" description="Cancellation Finished" />
    </Register>
    <Register start="+0xE0" size="0" name="FDCAN_TXBTIE" access="Read/Write" description="FDCAN Tx Buffer Transmission Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TIE" description="Transmission Interrupt Enable" />
    </Register>
    <Register start="+0xE4" size="0" name="FDCAN_TXBCIE" access="Read/Write" description="FDCAN Tx Buffer Cancellation Finished Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CF" description="Cancellation Finished Interrupt Enable" />
    </Register>
    <Register start="+0xF0" size="0" name="FDCAN_TXEFC" access="Read/Write" description="FDCAN Tx Event FIFO Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="EFSA" description="Event FIFO Start Address" />
      <BitField start="16" size="6" name="EFS" description="Event FIFO Size" />
      <BitField start="24" size="6" name="EFWM" description="Event FIFO Watermark" />
    </Register>
    <Register start="+0xF4" size="0" name="FDCAN_TXEFS" access="Read/Write" description="FDCAN Tx Event FIFO Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="EFFL" description="Event FIFO Fill Level" />
      <BitField start="8" size="5" name="EFGI" description="Event FIFO Get Index." />
      <BitField start="24" size="1" name="EFF" description="Event FIFO Full." />
      <BitField start="25" size="1" name="TEFL" description="Tx Event FIFO Element Lost." />
    </Register>
    <Register start="+0xF8" size="0" name="FDCAN_TXEFA" access="Read/Write" description="FDCAN Tx Event FIFO Acknowledge Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="EFAI" description="Event FIFO Acknowledge Index" />
    </Register>
    <Register start="+0x100" size="0" name="FDCAN_TTTMC" access="Read/Write" description="FDCAN TT Trigger Memory Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="TMSA" description="Trigger Memory Start Address" />
      <BitField start="16" size="7" name="TME" description="Trigger Memory Elements" />
    </Register>
    <Register start="+0x104" size="0" name="FDCAN_TTRMC" access="Read/Write" description="FDCAN TT Reference Message Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="29" name="RID" description="Reference Identifier." />
      <BitField start="30" size="1" name="XTD" description="Extended Identifier" />
      <BitField start="31" size="1" name="RMPS" description="Reference Message Payload Select" />
    </Register>
    <Register start="+0x108" size="0" name="FDCAN_TTOCF" access="Read/Write" description="FDCAN TT Operation Configuration Register" reset_value="0x00010000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OM" description="Operation Mode" />
      <BitField start="3" size="1" name="GEN" description="Gap Enable" />
      <BitField start="4" size="1" name="TM" description="Time Master" />
      <BitField start="5" size="3" name="LDSDL" description="LD of Synchronization Deviation Limit" />
      <BitField start="8" size="7" name="IRTO" description="Initial Reference Trigger Offset" />
      <BitField start="15" size="1" name="EECS" description="Enable External Clock Synchronization" />
      <BitField start="16" size="8" name="AWL" description="Application Watchdog Limit" />
      <BitField start="24" size="1" name="EGTF" description="Enable Global Time Filtering" />
      <BitField start="25" size="1" name="ECC" description="Enable Clock Calibration" />
      <BitField start="26" size="1" name="EVTP" description="Event Trigger Polarity" />
    </Register>
    <Register start="+0x10C" size="0" name="FDCAN_TTMLM" access="Read/Write" description="FDCAN TT Matrix Limits Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CCM" description="Cycle Count Max" />
      <BitField start="6" size="2" name="CSS" description="Cycle Start Synchronization" />
      <BitField start="8" size="4" name="TXEW" description="Tx Enable Window" />
      <BitField start="16" size="12" name="ENTT" description="Expected Number of Tx Triggers" />
    </Register>
    <Register start="+0x110" size="0" name="FDCAN_TURCF" access="Read/Write" description="FDCAN TUR Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NCL" description="Numerator Configuration Low." />
      <BitField start="16" size="14" name="DC" description="Denominator Configuration." />
      <BitField start="31" size="1" name="ELT" description="Enable Local Time" />
    </Register>
    <Register start="+0x114" size="0" name="FDCAN_TTOCN" access="Read/Write" description="FDCAN TT Operation Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SGT" description="Set Global time" />
      <BitField start="1" size="1" name="ECS" description="External Clock Synchronization" />
      <BitField start="2" size="1" name="SWP" description="Stop Watch Polarity" />
      <BitField start="3" size="2" name="SWS" description="Stop Watch Source." />
      <BitField start="5" size="1" name="RTIE" description="Register Time Mark Interrupt Pulse Enable" />
      <BitField start="6" size="2" name="TMC" description="Register Time Mark Compare" />
      <BitField start="8" size="1" name="TTIE" description="Trigger Time Mark Interrupt Pulse Enable" />
      <BitField start="9" size="1" name="GCS" description="Gap Control Select" />
      <BitField start="10" size="1" name="FGP" description="Finish Gap." />
      <BitField start="11" size="1" name="TMG" description="Time Mark Gap" />
      <BitField start="12" size="1" name="NIG" description="Next is Gap" />
      <BitField start="13" size="1" name="ESCN" description="External Synchronization Control" />
      <BitField start="15" size="1" name="LCKC" description="TT Operation Control Register Locked" />
    </Register>
    <Register start="+0x118" size="0" name="CAN_TTGTP" access="Read/Write" description="FDCAN TT Global Time Preset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NCL" description="Time Preset" />
      <BitField start="16" size="16" name="CTP" description="Cycle Time Target Phase" />
    </Register>
    <Register start="+0x11C" size="0" name="FDCAN_TTTMK" access="Read/Write" description="FDCAN TT Time Mark Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TM" description="Time Mark" />
      <BitField start="16" size="7" name="TICC" description="Time Mark Cycle Code" />
      <BitField start="31" size="1" name="LCKM" description="TT Time Mark Register Locked" />
    </Register>
    <Register start="+0x120" size="0" name="FDCAN_TTIR" access="Read/Write" description="FDCAN TT Interrupt Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBC" description="Start of Basic Cycle" />
      <BitField start="1" size="1" name="SMC" description="Start of Matrix Cycle" />
      <BitField start="2" size="1" name="CSM" description="Change of Synchronization Mode" />
      <BitField start="3" size="1" name="SOG" description="Start of Gap" />
      <BitField start="4" size="1" name="RTMI" description="Register Time Mark Interrupt." />
      <BitField start="5" size="1" name="TTMI" description="Trigger Time Mark Event Internal" />
      <BitField start="6" size="1" name="SWE" description="Stop Watch Event" />
      <BitField start="7" size="1" name="GTW" description="Global Time Wrap" />
      <BitField start="8" size="1" name="GTD" description="Global Time Discontinuity" />
      <BitField start="9" size="1" name="GTE" description="Global Time Error" />
      <BitField start="10" size="1" name="TXU" description="Tx Count Underflow" />
      <BitField start="11" size="1" name="TXO" description="Tx Count Overflow" />
      <BitField start="12" size="1" name="SE1" description="Scheduling Error 1" />
      <BitField start="13" size="1" name="SE2" description="Scheduling Error 2" />
      <BitField start="14" size="1" name="ELC" description="Error Level Changed." />
      <BitField start="15" size="1" name="IWTG" description="Initialization Watch Trigger" />
      <BitField start="16" size="1" name="WT" description="Watch Trigger" />
      <BitField start="17" size="1" name="AW" description="Application Watchdog" />
      <BitField start="18" size="1" name="CER" description="Configuration Error" />
    </Register>
    <Register start="+0x124" size="0" name="FDCAN_TTIE" access="Read/Write" description="FDCAN TT Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBCE" description="Start of Basic Cycle Interrupt Enable" />
      <BitField start="1" size="1" name="SMCE" description="Start of Matrix Cycle Interrupt Enable" />
      <BitField start="2" size="1" name="CSME" description="Change of Synchronization Mode Interrupt Enable" />
      <BitField start="3" size="1" name="SOGE" description="Start of Gap Interrupt Enable" />
      <BitField start="4" size="1" name="RTMIE" description="Register Time Mark Interrupt Enable" />
      <BitField start="5" size="1" name="TTMIE" description="Trigger Time Mark Event Internal Interrupt Enable" />
      <BitField start="6" size="1" name="SWEE" description="Stop Watch Event Interrupt Enable" />
      <BitField start="7" size="1" name="GTWE" description="Global Time Wrap Interrupt Enable" />
      <BitField start="8" size="1" name="GTDE" description="Global Time Discontinuity Interrupt Enable" />
      <BitField start="9" size="1" name="GTEE" description="Global Time Error Interrupt Enable" />
      <BitField start="10" size="1" name="TXUE" description="Tx Count Underflow Interrupt Enable" />
      <BitField start="11" size="1" name="TXOE" description="Tx Count Overflow Interrupt Enable" />
      <BitField start="12" size="1" name="SE1E" description="Scheduling Error 1 Interrupt Enable" />
      <BitField start="13" size="1" name="SE2E" description="Scheduling Error 2 Interrupt Enable" />
      <BitField start="14" size="1" name="ELCE" description="Change Error Level Interrupt Enable" />
      <BitField start="15" size="1" name="IWTGE" description="Initialization Watch Trigger Interrupt Enable" />
      <BitField start="16" size="1" name="WTE" description="Watch Trigger Interrupt Enable" />
      <BitField start="17" size="1" name="AWE" description="Application Watchdog Interrupt Enable" />
      <BitField start="18" size="1" name="CERE" description="Configuration Error Interrupt Enable" />
    </Register>
    <Register start="+0x128" size="0" name="FDCAN_TTILS" access="Read/Write" description="FDCAN TT Interrupt Line Select Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBCL" description="Start of Basic Cycle Interrupt Line" />
      <BitField start="1" size="1" name="SMCL" description="Start of Matrix Cycle Interrupt Line" />
      <BitField start="2" size="1" name="CSML" description="Change of Synchronization Mode Interrupt Line" />
      <BitField start="3" size="1" name="SOGL" description="Start of Gap Interrupt Line" />
      <BitField start="4" size="1" name="RTMIL" description="Register Time Mark Interrupt Line" />
      <BitField start="5" size="1" name="TTMIL" description="Trigger Time Mark Event Internal Interrupt Line" />
      <BitField start="6" size="1" name="SWEL" description="Stop Watch Event Interrupt Line" />
      <BitField start="7" size="1" name="GTWL" description="Global Time Wrap Interrupt Line" />
      <BitField start="8" size="1" name="GTDL" description="Global Time Discontinuity Interrupt Line" />
      <BitField start="9" size="1" name="GTEL" description="Global Time Error Interrupt Line" />
      <BitField start="10" size="1" name="TXUL" description="Tx Count Underflow Interrupt Line" />
      <BitField start="11" size="1" name="TXOL" description="Tx Count Overflow Interrupt Line" />
      <BitField start="12" size="1" name="SE1L" description="Scheduling Error 1 Interrupt Line" />
      <BitField start="13" size="1" name="SE2L" description="Scheduling Error 2 Interrupt Line" />
      <BitField start="14" size="1" name="ELCL" description="Change Error Level Interrupt Line" />
      <BitField start="15" size="1" name="IWTGL" description="Initialization Watch Trigger Interrupt Line" />
      <BitField start="16" size="1" name="WTL" description="Watch Trigger Interrupt Line" />
      <BitField start="17" size="1" name="AWL" description="Application Watchdog Interrupt Line" />
      <BitField start="18" size="1" name="CERL" description="Configuration Error Interrupt Line" />
    </Register>
    <Register start="+0x12C" size="0" name="FDCAN_TTOST" access="ReadOnly" description="FDCAN TT Operation Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="EL" description="Error Level" />
      <BitField start="2" size="2" name="MS" description="Master State." />
      <BitField start="4" size="2" name="SYS" description="Synchronization State" />
      <BitField start="6" size="1" name="GTP" description="Quality of Global Time Phase" />
      <BitField start="7" size="1" name="QCS" description="Quality of Clock Speed" />
      <BitField start="8" size="8" name="RTO" description="Reference Trigger Offset" />
      <BitField start="22" size="1" name="WGTD" description="Wait for Global Time Discontinuity" />
      <BitField start="23" size="1" name="GFI" description="Gap Finished Indicator." />
      <BitField start="24" size="3" name="TMP" description="Time Master Priority" />
      <BitField start="27" size="1" name="GSI" description="Gap Started Indicator." />
      <BitField start="28" size="1" name="WFE" description="Wait for Event" />
      <BitField start="29" size="1" name="AWE" description="Application Watchdog Event" />
      <BitField start="30" size="1" name="WECS" description="Wait for External Clock Synchronization" />
      <BitField start="31" size="1" name="SPL" description="Schedule Phase Lock" />
    </Register>
    <Register start="+0x130" size="0" name="FDCAN_TURNA" access="ReadOnly" description="FDCAN TUR Numerator Actual Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="NAV" description="Numerator Actual Value" />
    </Register>
    <Register start="+0x134" size="0" name="FDCAN_TTLGT" access="ReadOnly" description="FDCAN TT Local and Global Time Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LT" description="Local Time" />
      <BitField start="16" size="16" name="GT" description="Global Time" />
    </Register>
    <Register start="+0x138" size="0" name="FDCAN_TTCTC" access="ReadOnly" description="FDCAN TT Cycle Time and Count Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CT" description="Cycle Time" />
      <BitField start="16" size="6" name="CC" description="Cycle Count" />
    </Register>
    <Register start="+0x13C" size="0" name="FDCAN_TTCPT" access="ReadOnly" description="FDCAN TT Capture Time Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CT" description="Cycle Count Value" />
      <BitField start="16" size="16" name="SWV" description="Stop Watch Value" />
    </Register>
    <Register start="+0x140" size="0" name="FDCAN_TTCSM" access="ReadOnly" description="FDCAN TT Cycle Sync Mark Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CSM" description="Cycle Sync Mark" />
    </Register>
    <Register start="+0x300" size="0" name="FDCAN_TTTS" access="Read/Write" description="FDCAN TT Trigger Select Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SWTDEL" description="Stop watch trigger input selection" />
      <BitField start="4" size="2" name="EVTSEL" description="Event trigger input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FMC" start="0x52004000" description="FMC">
    <Register start="+0x0" size="0" name="FMC_BCR1" access="Read/Write" description="This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories." reset_value="0x000030DB" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MBKEN" description="Memory bank enable bit This bit enables the memory bank. After reset Bank1 is enabled, all others are disabled. Accessing a disabled bank causes an ERROR on AXI bus." />
      <BitField start="1" size="1" name="MUXEN" description="Address/data multiplexing enable bit When this bit is set, the address and data values are multiplexed on the data bus, valid only with NOR and PSRAM memories:" />
      <BitField start="2" size="2" name="MTYP" description="Memory type These bits define the type of external memory attached to the corresponding memory bank:" />
      <BitField start="4" size="2" name="MWID" description="Memory data bus width Defines the external memory device width, valid for all type of memories." />
      <BitField start="6" size="1" name="FACCEN" description="Flash access enable This bit enables NOR Flash memory access operations." />
      <BitField start="8" size="1" name="BURSTEN" description="Burst enable bit This bit enables/disables synchronous accesses during read operations. It is valid only for synchronous memories operating in Burst mode:" />
      <BitField start="9" size="1" name="WAITPOL" description="Wait signal polarity bit This bit defines the polarity of the wait signal from memory used for either in synchronous or asynchronous mode:" />
      <BitField start="11" size="1" name="WAITCFG" description="Wait timing configuration The NWAIT signal indicates whether the data from the memory are valid or if a wait state must be inserted when accessing the memory in synchronous mode. This configuration bit determines if NWAIT is asserted by the memory one clock cycle before the wait state or during the wait state:" />
      <BitField start="12" size="1" name="WREN" description="Write enable bit This bit indicates whether write operations are enabled/disabled in the bank by the FMC:" />
      <BitField start="13" size="1" name="WAITEN" description="Wait enable bit This bit enables/disables wait-state insertion via the NWAIT signal when accessing the memory in synchronous mode." />
      <BitField start="14" size="1" name="EXTMOD" description="Extended mode enable. This bit enables the FMC to program the write timings for asynchronous accesses inside the FMC_BWTR register, thus resulting in different timings for read and write operations. Note: When the extended mode is disabled, the FMC can operate in Mode1 or Mode2 as follows: ** Mode 1 is the default mode when the SRAM/PSRAM memory type is selected (MTYP =0x0 or 0x01) ** Mode 2 is the default mode when the NOR memory type is selected (MTYP = 0x10)." />
      <BitField start="15" size="1" name="ASYNCWAIT" description="Wait signal during asynchronous transfers This bit enables/disables the FMC to use the wait signal even during an asynchronous protocol." />
      <BitField start="16" size="3" name="CPSIZE" description="CRAM Page Size These are used for Cellular RAM 1.5 which does not allow burst access to cross the address boundaries between pages. When these bits are configured, the FMC controller splits automatically the burst access when the memory page size is reached (refer to memory datasheet for page size). Other configuration: reserved." />
      <BitField start="19" size="1" name="CBURSTRW" description="Write burst enable For PSRAM (CRAM) operating in Burst mode, the bit enables synchronous accesses during write operations. The enable bit for synchronous read accesses is the BURSTEN bit in the FMC_BCRx register." />
      <BitField start="20" size="1" name="CCLKEN" description="Continuous Clock Enable This bit enables the FMC_CLK clock output to external memory devices. Note: The CCLKEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register. Bank 1 must be configured in synchronous mode to generate the FMC_CLK continuous clock. If CCLKEN bit is set, the FMC_CLK clock ratio is specified by CLKDIV value in the FMC_BTR1 register. CLKDIV in FMC_BWTR1 is dont care. If the synchronous mode is used and CCLKEN bit is set, the synchronous memories connected to other banks than Bank 1 are clocked by the same clock (the CLKDIV value in the FMC_BTR2..4 and FMC_BWTR2..4 registers for other banks has no effect.)" />
      <BitField start="21" size="1" name="WFDIS" description="Write FIFO Disable This bit disables the Write FIFO used by the FMC controller. Note: The WFDIS bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register." />
      <BitField start="24" size="2" name="BMAP" description="FMC bank mapping These bits allows different to remap SDRAM bank2 or swap the FMC NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note: The BMAP bits of the FMC_BCR2..4 registers are dont care. It is only enabled through the FMC_BCR1 register." />
      <BitField start="31" size="1" name="FMCEN" description="FMC controller Enable This bit enables/disables the FMC controller. Note: The FMCEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register." />
    </Register>
    <Register start="+0x4" size="0" name="FMC_BTR1" access="Read/Write" description="This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories.If the EXTMOD bit is set in the FMC_BCRx register, then this register is partitioned for write and read access, that is, 2 registers are available: one to configure read accesses (this register) and one to configure write accesses (FMC_BWTRx registers)." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration These bits are written by software to define the duration of the address setup phase (refer to Figure81 to Figure93), used in SRAMs, ROMs and asynchronous NOR Flash: For each access mode address setup phase duration, please refer to the respective figure (refer to Figure81 to Figure93). Note: In synchronous accesses, this value is dont care. In Muxed mode or Mode D, the minimum value for ADDSET is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in mode D or multiplexed accesses: For each access mode address-hold phase duration, please refer to the respective figure (Figure81 to Figure93). Note: In synchronous accesses, this value is not used, the address hold phase is always 1 memory clock period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous accesses: For each memory type and access mode data-phase duration, please refer to the respective figure (Figure81 to Figure93). Example: Mode1, write access, DATAST=1: Data-phase duration= DATAST+1 = 2 KCK_FMC clock cycles. Note: In synchronous accesses, this value is dont care." />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits are written by software to add a delay at the end of a write-to-read or read-to write transaction. The programmed bus turnaround delay is inserted between an asynchronous read (in muxed or mode D) or write transaction and any other asynchronous /synchronous read/write from/to a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except in muxed mode and mode D. There is a bus turnaround delay of 1 FMC clock cycle between: Two consecutive asynchronous read transfers to the same static memory bank except for modes muxed and D. An asynchronous read to an asynchronous or synchronous write to any static bank or dynamic bank except in modes muxed and D mode. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank. A synchronous write (burst or single) access and an asynchronous write or read transfer to or from static memory bank (the bank can be the same or a different one in case of a read operation. Two consecutive synchronous read operations (in Burst or Single mode) followed by any synchronous/asynchronous read or write from/to another static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write access (in Burst or Single mode) and a synchronous read from the same or a different bank. The bus turnaround delay allows to match the minimum time between consecutive transactions (tEHEL from NEx high to NEx low) and the maximum time required by the memory to free the data bus after a read access (tEHQZ): (BUSTRUN + 1) KCK_FMC period &amp;#8805; tEHELmin and (BUSTRUN + 2)KCK_FMC period &amp;#8805; tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period &amp;#8805; max (tEHELmin, tEHQZmax) if EXTMOD = 126. ..." />
      <BitField start="20" size="4" name="CLKDIV" description="Clock divide ratio (for FMC_CLK signal) These bits define the period of FMC_CLK clock output signal, expressed in number of KCK_FMC cycles: In asynchronous NOR Flash, SRAM or PSRAM accesses, this value is dont care. Note: Refer to Section20.6.5: Synchronous transactions for FMC_CLK divider ratio formula)" />
      <BitField start="24" size="4" name="DATLAT" description="Data latency for synchronous memory For synchronous access with read write burst mode enabled these bits define the number of memory clock cycles" />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode These bits specify the asynchronous access modes as shown in the timing diagrams. They are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1." />
    </Register>
    <Register start="+0x8" size="0" name="FMC_BCR2" access="Read/Write" description="This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories." reset_value="0x000030D2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MBKEN" description="Memory bank enable bit This bit enables the memory bank. After reset Bank1 is enabled, all others are disabled. Accessing a disabled bank causes an ERROR on AXI bus." />
      <BitField start="1" size="1" name="MUXEN" description="Address/data multiplexing enable bit When this bit is set, the address and data values are multiplexed on the data bus, valid only with NOR and PSRAM memories:" />
      <BitField start="2" size="2" name="MTYP" description="Memory type These bits define the type of external memory attached to the corresponding memory bank:" />
      <BitField start="4" size="2" name="MWID" description="Memory data bus width Defines the external memory device width, valid for all type of memories." />
      <BitField start="6" size="1" name="FACCEN" description="Flash access enable This bit enables NOR Flash memory access operations." />
      <BitField start="8" size="1" name="BURSTEN" description="Burst enable bit This bit enables/disables synchronous accesses during read operations. It is valid only for synchronous memories operating in Burst mode:" />
      <BitField start="9" size="1" name="WAITPOL" description="Wait signal polarity bit This bit defines the polarity of the wait signal from memory used for either in synchronous or asynchronous mode:" />
      <BitField start="11" size="1" name="WAITCFG" description="Wait timing configuration The NWAIT signal indicates whether the data from the memory are valid or if a wait state must be inserted when accessing the memory in synchronous mode. This configuration bit determines if NWAIT is asserted by the memory one clock cycle before the wait state or during the wait state:" />
      <BitField start="12" size="1" name="WREN" description="Write enable bit This bit indicates whether write operations are enabled/disabled in the bank by the FMC:" />
      <BitField start="13" size="1" name="WAITEN" description="Wait enable bit This bit enables/disables wait-state insertion via the NWAIT signal when accessing the memory in synchronous mode." />
      <BitField start="14" size="1" name="EXTMOD" description="Extended mode enable. This bit enables the FMC to program the write timings for asynchronous accesses inside the FMC_BWTR register, thus resulting in different timings for read and write operations. Note: When the extended mode is disabled, the FMC can operate in Mode1 or Mode2 as follows: ** Mode 1 is the default mode when the SRAM/PSRAM memory type is selected (MTYP =0x0 or 0x01) ** Mode 2 is the default mode when the NOR memory type is selected (MTYP = 0x10)." />
      <BitField start="15" size="1" name="ASYNCWAIT" description="Wait signal during asynchronous transfers This bit enables/disables the FMC to use the wait signal even during an asynchronous protocol." />
      <BitField start="16" size="3" name="CPSIZE" description="CRAM Page Size These are used for Cellular RAM 1.5 which does not allow burst access to cross the address boundaries between pages. When these bits are configured, the FMC controller splits automatically the burst access when the memory page size is reached (refer to memory datasheet for page size). Other configuration: reserved." />
      <BitField start="19" size="1" name="CBURSTRW" description="Write burst enable For PSRAM (CRAM) operating in Burst mode, the bit enables synchronous accesses during write operations. The enable bit for synchronous read accesses is the BURSTEN bit in the FMC_BCRx register." />
      <BitField start="20" size="1" name="CCLKEN" description="Continuous Clock Enable This bit enables the FMC_CLK clock output to external memory devices. Note: The CCLKEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register. Bank 1 must be configured in synchronous mode to generate the FMC_CLK continuous clock. If CCLKEN bit is set, the FMC_CLK clock ratio is specified by CLKDIV value in the FMC_BTR1 register. CLKDIV in FMC_BWTR1 is dont care. If the synchronous mode is used and CCLKEN bit is set, the synchronous memories connected to other banks than Bank 1 are clocked by the same clock (the CLKDIV value in the FMC_BTR2..4 and FMC_BWTR2..4 registers for other banks has no effect.)" />
      <BitField start="21" size="1" name="WFDIS" description="Write FIFO Disable This bit disables the Write FIFO used by the FMC controller. Note: The WFDIS bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register." />
      <BitField start="24" size="2" name="BMAP" description="FMC bank mapping These bits allows different to remap SDRAM bank2 or swap the FMC NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note: The BMAP bits of the FMC_BCR2..4 registers are dont care. It is only enabled through the FMC_BCR1 register." />
      <BitField start="31" size="1" name="FMCEN" description="FMC controller Enable This bit enables/disables the FMC controller. Note: The FMCEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register." />
    </Register>
    <Register start="+0xC" size="0" name="FMC_BTR2" access="Read/Write" description="This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories.If the EXTMOD bit is set in the FMC_BCRx register, then this register is partitioned for write and read access, that is, 2 registers are available: one to configure read accesses (this register) and one to configure write accesses (FMC_BWTRx registers)." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration These bits are written by software to define the duration of the address setup phase (refer to Figure81 to Figure93), used in SRAMs, ROMs and asynchronous NOR Flash: For each access mode address setup phase duration, please refer to the respective figure (refer to Figure81 to Figure93). Note: In synchronous accesses, this value is dont care. In Muxed mode or Mode D, the minimum value for ADDSET is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in mode D or multiplexed accesses: For each access mode address-hold phase duration, please refer to the respective figure (Figure81 to Figure93). Note: In synchronous accesses, this value is not used, the address hold phase is always 1 memory clock period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous accesses: For each memory type and access mode data-phase duration, please refer to the respective figure (Figure81 to Figure93). Example: Mode1, write access, DATAST=1: Data-phase duration= DATAST+1 = 2 KCK_FMC clock cycles. Note: In synchronous accesses, this value is dont care." />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits are written by software to add a delay at the end of a write-to-read or read-to write transaction. The programmed bus turnaround delay is inserted between an asynchronous read (in muxed or mode D) or write transaction and any other asynchronous /synchronous read/write from/to a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except in muxed mode and mode D. There is a bus turnaround delay of 1 FMC clock cycle between: Two consecutive asynchronous read transfers to the same static memory bank except for modes muxed and D. An asynchronous read to an asynchronous or synchronous write to any static bank or dynamic bank except in modes muxed and D mode. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank. A synchronous write (burst or single) access and an asynchronous write or read transfer to or from static memory bank (the bank can be the same or a different one in case of a read operation. Two consecutive synchronous read operations (in Burst or Single mode) followed by any synchronous/asynchronous read or write from/to another static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write access (in Burst or Single mode) and a synchronous read from the same or a different bank. The bus turnaround delay allows to match the minimum time between consecutive transactions (tEHEL from NEx high to NEx low) and the maximum time required by the memory to free the data bus after a read access (tEHQZ): (BUSTRUN + 1) KCK_FMC period &amp;#8805; tEHELmin and (BUSTRUN + 2)KCK_FMC period &amp;#8805; tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period &amp;#8805; max (tEHELmin, tEHQZmax) if EXTMOD = 1. ..." />
      <BitField start="20" size="4" name="CLKDIV" description="Clock divide ratio (for FMC_CLK signal) These bits define the period of FMC_CLK clock output signal, expressed in number of KCK_FMC cycles: In asynchronous NOR Flash, SRAM or PSRAM accesses, this value is dont care. Note: Refer to Section20.6.5: Synchronous transactions for FMC_CLK divider ratio formula)" />
      <BitField start="24" size="4" name="DATLAT" description="Data latency for synchronous memory For synchronous access with read write burst mode enabled these bits define the number of memory clock cycles" />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode These bits specify the asynchronous access modes as shown in the timing diagrams. They are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1." />
    </Register>
    <Register start="+0x10" size="0" name="FMC_BCR3" access="Read/Write" description="This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories." reset_value="0x000030D2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MBKEN" description="Memory bank enable bit This bit enables the memory bank. After reset Bank1 is enabled, all others are disabled. Accessing a disabled bank causes an ERROR on AXI bus." />
      <BitField start="1" size="1" name="MUXEN" description="Address/data multiplexing enable bit When this bit is set, the address and data values are multiplexed on the data bus, valid only with NOR and PSRAM memories:" />
      <BitField start="2" size="2" name="MTYP" description="Memory type These bits define the type of external memory attached to the corresponding memory bank:" />
      <BitField start="4" size="2" name="MWID" description="Memory data bus width Defines the external memory device width, valid for all type of memories." />
      <BitField start="6" size="1" name="FACCEN" description="Flash access enable This bit enables NOR Flash memory access operations." />
      <BitField start="8" size="1" name="BURSTEN" description="Burst enable bit This bit enables/disables synchronous accesses during read operations. It is valid only for synchronous memories operating in Burst mode:" />
      <BitField start="9" size="1" name="WAITPOL" description="Wait signal polarity bit This bit defines the polarity of the wait signal from memory used for either in synchronous or asynchronous mode:" />
      <BitField start="11" size="1" name="WAITCFG" description="Wait timing configuration The NWAIT signal indicates whether the data from the memory are valid or if a wait state must be inserted when accessing the memory in synchronous mode. This configuration bit determines if NWAIT is asserted by the memory one clock cycle before the wait state or during the wait state:" />
      <BitField start="12" size="1" name="WREN" description="Write enable bit This bit indicates whether write operations are enabled/disabled in the bank by the FMC:" />
      <BitField start="13" size="1" name="WAITEN" description="Wait enable bit This bit enables/disables wait-state insertion via the NWAIT signal when accessing the memory in synchronous mode." />
      <BitField start="14" size="1" name="EXTMOD" description="Extended mode enable. This bit enables the FMC to program the write timings for asynchronous accesses inside the FMC_BWTR register, thus resulting in different timings for read and write operations. Note: When the extended mode is disabled, the FMC can operate in Mode1 or Mode2 as follows: ** Mode 1 is the default mode when the SRAM/PSRAM memory type is selected (MTYP =0x0 or 0x01) ** Mode 2 is the default mode when the NOR memory type is selected (MTYP = 0x10)." />
      <BitField start="15" size="1" name="ASYNCWAIT" description="Wait signal during asynchronous transfers This bit enables/disables the FMC to use the wait signal even during an asynchronous protocol." />
      <BitField start="16" size="3" name="CPSIZE" description="CRAM Page Size These are used for Cellular RAM 1.5 which does not allow burst access to cross the address boundaries between pages. When these bits are configured, the FMC controller splits automatically the burst access when the memory page size is reached (refer to memory datasheet for page size). Other configuration: reserved." />
      <BitField start="19" size="1" name="CBURSTRW" description="Write burst enable For PSRAM (CRAM) operating in Burst mode, the bit enables synchronous accesses during write operations. The enable bit for synchronous read accesses is the BURSTEN bit in the FMC_BCRx register." />
      <BitField start="20" size="1" name="CCLKEN" description="Continuous Clock Enable This bit enables the FMC_CLK clock output to external memory devices. Note: The CCLKEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register. Bank 1 must be configured in synchronous mode to generate the FMC_CLK continuous clock. If CCLKEN bit is set, the FMC_CLK clock ratio is specified by CLKDIV value in the FMC_BTR1 register. CLKDIV in FMC_BWTR1 is dont care. If the synchronous mode is used and CCLKEN bit is set, the synchronous memories connected to other banks than Bank 1 are clocked by the same clock (the CLKDIV value in the FMC_BTR2..4 and FMC_BWTR2..4 registers for other banks has no effect.)" />
      <BitField start="21" size="1" name="WFDIS" description="Write FIFO Disable This bit disables the Write FIFO used by the FMC controller. Note: The WFDIS bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register." />
      <BitField start="24" size="2" name="BMAP" description="FMC bank mapping These bits allows different to remap SDRAM bank2 or swap the FMC NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note: The BMAP bits of the FMC_BCR2..4 registers are dont care. It is only enabled through the FMC_BCR1 register." />
      <BitField start="31" size="1" name="FMCEN" description="FMC controller Enable This bit enables/disables the FMC controller. Note: The FMCEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register." />
    </Register>
    <Register start="+0x14" size="0" name="FMC_BTR3" access="Read/Write" description="This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories.If the EXTMOD bit is set in the FMC_BCRx register, then this register is partitioned for write and read access, that is, 2 registers are available: one to configure read accesses (this register) and one to configure write accesses (FMC_BWTRx registers)." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration These bits are written by software to define the duration of the address setup phase (refer to Figure81 to Figure93), used in SRAMs, ROMs and asynchronous NOR Flash: For each access mode address setup phase duration, please refer to the respective figure (refer to Figure81 to Figure93). Note: In synchronous accesses, this value is dont care. In Muxed mode or Mode D, the minimum value for ADDSET is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in mode D or multiplexed accesses: For each access mode address-hold phase duration, please refer to the respective figure (Figure81 to Figure93). Note: In synchronous accesses, this value is not used, the address hold phase is always 1 memory clock period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous accesses: For each memory type and access mode data-phase duration, please refer to the respective figure (Figure81 to Figure93). Example: Mode1, write access, DATAST=1: Data-phase duration= DATAST+1 = 2 KCK_FMC clock cycles. Note: In synchronous accesses, this value is dont care." />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits are written by software to add a delay at the end of a write-to-read or read-to write transaction. The programmed bus turnaround delay is inserted between an asynchronous read (in muxed or mode D) or write transaction and any other asynchronous /synchronous read/write from/to a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except in muxed mode and mode D. There is a bus turnaround delay of 1 FMC clock cycle between: Two consecutive asynchronous read transfers to the same static memory bank except for modes muxed and D. An asynchronous read to an asynchronous or synchronous write to any static bank or dynamic bank except in modes muxed and D mode. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank. A synchronous write (burst or single) access and an asynchronous write or read transfer to or from static memory bank (the bank can be the same or a different one in case of a read operation. Two consecutive synchronous read operations (in Burst or Single mode) followed by any synchronous/asynchronous read or write from/to another static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write access (in Burst or Single mode) and a synchronous read from the same or a different bank. The bus turnaround delay allows to match the minimum time between consecutive transactions (tEHEL from NEx high to NEx low) and the maximum time required by the memory to free the data bus after a read access (tEHQZ): (BUSTRUN + 1) KCK_FMC period &amp;#8805; tEHELmin and (BUSTRUN + 2)KCK_FMC period &amp;#8805; tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period &amp;#8805; max (tEHELmin, tEHQZmax) if EXTMOD =1. ..." />
      <BitField start="20" size="4" name="CLKDIV" description="Clock divide ratio (for FMC_CLK signal) These bits define the period of FMC_CLK clock output signal, expressed in number of KCK_FMC cycles: In asynchronous NOR Flash, SRAM or PSRAM accesses, this value is dont care. Note: Refer to Section20.6.5: Synchronous transactions for FMC_CLK divider ratio formula)" />
      <BitField start="24" size="4" name="DATLAT" description="Data latency for synchronous memory For synchronous access with read write burst mode enabled these bits define the number of memory clock cycles" />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode These bits specify the asynchronous access modes as shown in the timing diagrams. They are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1." />
    </Register>
    <Register start="+0x18" size="0" name="FMC_BCR4" access="Read/Write" description="This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories." reset_value="0x000030D2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MBKEN" description="Memory bank enable bit This bit enables the memory bank. After reset Bank1 is enabled, all others are disabled. Accessing a disabled bank causes an ERROR on AXI bus." />
      <BitField start="1" size="1" name="MUXEN" description="Address/data multiplexing enable bit When this bit is set, the address and data values are multiplexed on the data bus, valid only with NOR and PSRAM memories:" />
      <BitField start="2" size="2" name="MTYP" description="Memory type These bits define the type of external memory attached to the corresponding memory bank:" />
      <BitField start="4" size="2" name="MWID" description="Memory data bus width Defines the external memory device width, valid for all type of memories." />
      <BitField start="6" size="1" name="FACCEN" description="Flash access enable This bit enables NOR Flash memory access operations." />
      <BitField start="8" size="1" name="BURSTEN" description="Burst enable bit This bit enables/disables synchronous accesses during read operations. It is valid only for synchronous memories operating in Burst mode:" />
      <BitField start="9" size="1" name="WAITPOL" description="Wait signal polarity bit This bit defines the polarity of the wait signal from memory used for either in synchronous or asynchronous mode:" />
      <BitField start="11" size="1" name="WAITCFG" description="Wait timing configuration The NWAIT signal indicates whether the data from the memory are valid or if a wait state must be inserted when accessing the memory in synchronous mode. This configuration bit determines if NWAIT is asserted by the memory one clock cycle before the wait state or during the wait state:" />
      <BitField start="12" size="1" name="WREN" description="Write enable bit This bit indicates whether write operations are enabled/disabled in the bank by the FMC:" />
      <BitField start="13" size="1" name="WAITEN" description="Wait enable bit This bit enables/disables wait-state insertion via the NWAIT signal when accessing the memory in synchronous mode." />
      <BitField start="14" size="1" name="EXTMOD" description="Extended mode enable. This bit enables the FMC to program the write timings for asynchronous accesses inside the FMC_BWTR register, thus resulting in different timings for read and write operations. Note: When the extended mode is disabled, the FMC can operate in Mode1 or Mode2 as follows: ** Mode 1 is the default mode when the SRAM/PSRAM memory type is selected (MTYP =0x0 or 0x01) ** Mode 2 is the default mode when the NOR memory type is selected (MTYP = 0x10)." />
      <BitField start="15" size="1" name="ASYNCWAIT" description="Wait signal during asynchronous transfers This bit enables/disables the FMC to use the wait signal even during an asynchronous protocol." />
      <BitField start="16" size="3" name="CPSIZE" description="CRAM Page Size These are used for Cellular RAM 1.5 which does not allow burst access to cross the address boundaries between pages. When these bits are configured, the FMC controller splits automatically the burst access when the memory page size is reached (refer to memory datasheet for page size). Other configuration: reserved." />
      <BitField start="19" size="1" name="CBURSTRW" description="Write burst enable For PSRAM (CRAM) operating in Burst mode, the bit enables synchronous accesses during write operations. The enable bit for synchronous read accesses is the BURSTEN bit in the FMC_BCRx register." />
      <BitField start="20" size="1" name="CCLKEN" description="Continuous Clock Enable This bit enables the FMC_CLK clock output to external memory devices. Note: The CCLKEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register. Bank 1 must be configured in synchronous mode to generate the FMC_CLK continuous clock. If CCLKEN bit is set, the FMC_CLK clock ratio is specified by CLKDIV value in the FMC_BTR1 register. CLKDIV in FMC_BWTR1 is dont care. If the synchronous mode is used and CCLKEN bit is set, the synchronous memories connected to other banks than Bank 1 are clocked by the same clock (the CLKDIV value in the FMC_BTR2..4 and FMC_BWTR2..4 registers for other banks has no effect.)" />
      <BitField start="21" size="1" name="WFDIS" description="Write FIFO Disable This bit disables the Write FIFO used by the FMC controller. Note: The WFDIS bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register." />
      <BitField start="24" size="2" name="BMAP" description="FMC bank mapping These bits allows different to remap SDRAM bank2 or swap the FMC NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note: The BMAP bits of the FMC_BCR2..4 registers are dont care. It is only enabled through the FMC_BCR1 register." />
      <BitField start="31" size="1" name="FMCEN" description="FMC controller Enable This bit enables/disables the FMC controller. Note: The FMCEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register." />
    </Register>
    <Register start="+0x1C" size="0" name="FMC_BTR4" access="Read/Write" description="This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories.If the EXTMOD bit is set in the FMC_BCRx register, then this register is partitioned for write and read access, that is, 2 registers are available: one to configure read accesses (this register) and one to configure write accesses (FMC_BWTRx registers)." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration These bits are written by software to define the duration of the address setup phase (refer to Figure81 to Figure93), used in SRAMs, ROMs and asynchronous NOR Flash: For each access mode address setup phase duration, please refer to the respective figure (refer to Figure81 to Figure93). Note: In synchronous accesses, this value is dont care. In Muxed mode or Mode D, the minimum value for ADDSET is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in mode D or multiplexed accesses: For each access mode address-hold phase duration, please refer to the respective figure (Figure81 to Figure93). Note: In synchronous accesses, this value is not used, the address hold phase is always 1 memory clock period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous accesses: For each memory type and access mode data-phase duration, please refer to the respective figure (Figure81 to Figure93). Example: Mode1, write access, DATAST=1: Data-phase duration= DATAST+1 = 2 KCK_FMC clock cycles. Note: In synchronous accesses, this value is dont care." />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits are written by software to add a delay at the end of a write-to-read or read-to write transaction. The programmed bus turnaround delay is inserted between an asynchronous read (in muxed or mode D) or write transaction and any other asynchronous /synchronous read/write from/to a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except in muxed mode and mode D. There is a bus turnaround delay of 1 FMC clock cycle between: Two consecutive asynchronous read transfers to the same static memory bank except for modes muxed and D. An asynchronous read to an asynchronous or synchronous write to any static bank or dynamic bank except in modes muxed and D mode. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank. A synchronous write (burst or single) access and an asynchronous write or read transfer to or from static memory bank (the bank can be the same or a different one in case of a read operation. Two consecutive synchronous read operations (in Burst or Single mode) followed by any synchronous/asynchronous read or write from/to another static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write access (in Burst or Single mode) and a synchronous read from the same or a different bank. The bus turnaround delay allows to match the minimum time between consecutive transactions (tEHEL from NEx high to NEx low) and the maximum time required by the memory to free the data bus after a read access (tEHQZ): (BUSTRUN + 1) KCK_FMC period &amp;#8805; tEHELmin and (BUSTRUN + 2)KCK_FMC period &amp;#8805; tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period &amp;#8805; max (tEHELmin, tEHQZmax) if EXTMOD =1. ..." />
      <BitField start="20" size="4" name="CLKDIV" description="Clock divide ratio (for FMC_CLK signal) These bits define the period of FMC_CLK clock output signal, expressed in number of KCK_FMC cycles: In asynchronous NOR Flash, SRAM or PSRAM accesses, this value is dont care. Note: Refer to Section20.6.5: Synchronous transactions for FMC_CLK divider ratio formula)" />
      <BitField start="24" size="4" name="DATLAT" description="Data latency for synchronous memory For synchronous access with read write burst mode enabled these bits define the number of memory clock cycles" />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode These bits specify the asynchronous access modes as shown in the timing diagrams. They are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1." />
    </Register>
    <Register start="+0x80" size="0" name="FMC_PCR" access="Read/Write" description="NAND Flash control registers" reset_value="0x00000018" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="PWAITEN" description="Wait feature enable bit. This bit enables the Wait feature for the NAND Flash memory bank:" />
      <BitField start="2" size="1" name="PBKEN" description="NAND Flash memory bank enable bit. This bit enables the memory bank. Accessing a disabled memory bank causes an ERROR on AXI bus" />
      <BitField start="4" size="2" name="PWID" description="Data bus width. These bits define the external memory device width." />
      <BitField start="6" size="1" name="ECCEN" description="ECC computation logic enable bit" />
      <BitField start="9" size="4" name="TCLR" description="CLE to RE delay. These bits set time from CLE low to RE low in number of KCK_FMC clock cycles. The time is give by the following formula: t_clr = (TCLR + SET + 2) TKCK_FMC where TKCK_FMC is the KCK_FMC clock period Note: Set is MEMSET or ATTSET according to the addressed space." />
      <BitField start="13" size="4" name="TAR" description="ALE to RE delay. These bits set time from ALE low to RE low in number of KCK_FMC clock cycles. Time is: t_ar = (TAR + SET + 2) TKCK_FMC where TKCK_FMC is the FMC clock period Note: Set is MEMSET or ATTSET according to the addressed space." />
      <BitField start="17" size="3" name="ECCPS" description="ECC page size. These bits define the page size for the extended ECC:" />
    </Register>
    <Register start="+0x84" size="0" name="FMC_SR" access="Read/Write" description="This register contains information about the FIFO status and interrupt. The FMC features a FIFO that is used when writing to memories to transfer up to 16 words of data.This is used to quickly write to the FIFO and free the AXI bus for transactions to peripherals other than the FMC, while the FMC is draining its FIFO into the memory. One of these register bits indicates the status of the FIFO, for ECC purposes.The ECC is calculated while the data are written to the memory. To read the correct ECC, the software must consequently wait until the FIFO is empty." reset_value="0x00000040" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IRS" description="Interrupt rising edge status The flag is set by hardware and reset by software. Note: If this bit is written by software to 1 it will be set." />
      <BitField start="1" size="1" name="ILS" description="Interrupt high-level status The flag is set by hardware and reset by software." />
      <BitField start="2" size="1" name="IFS" description="Interrupt falling edge status The flag is set by hardware and reset by software. Note: If this bit is written by software to 1 it will be set." />
      <BitField start="3" size="1" name="IREN" description="Interrupt rising edge detection enable bit" />
      <BitField start="4" size="1" name="ILEN" description="Interrupt high-level detection enable bit" />
      <BitField start="5" size="1" name="IFEN" description="Interrupt falling edge detection enable bit" />
      <BitField start="6" size="1" name="FEMPT" description="FIFO empty. Read-only bit that provides the status of the FIFO" />
    </Register>
    <Register start="+0x88" size="0" name="FMC_PMEM" access="Read/Write" description="The FMC_PMEM read/write register contains the timing information for NAND Flash memory bank. This information is used to access either the common memory space of the NAND Flash for command, address write access and data read/write access." reset_value="0xFCFCFCFC" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MEMSET" description="Common memory x setup time These bits define the number of KCK_FMC (+1) clock cycles to set up the address before the command assertion (NWE, NOE), for NAND Flash read or write access to common memory space:" />
      <BitField start="8" size="8" name="MEMWAIT" description="Common memory wait time These bits define the minimum number of KCK_FMC (+1) clock cycles to assert the command (NWE, NOE), for NAND Flash read or write access to common memory space. The duration of command assertion is extended if the wait signal (NWAIT) is active (low) at the end of the programmed value of KCK_FMC:" />
      <BitField start="16" size="8" name="MEMHOLD" description="Common memory hold time These bits define the number of KCK_FMC clock cycles for write accesses and KCK_FMC+1 clock cycles for read accesses during which the address is held (and data for write accesses) after the command is de-asserted (NWE, NOE), for NAND Flash read or write access to common memory space:" />
      <BitField start="24" size="8" name="MEMHIZ" description="Common memory x data bus Hi-Z time These bits define the number of KCK_FMC clock cycles during which the data bus is kept Hi-Z after the start of a NAND Flash write access to common memory space. This is only valid for write transactions:" />
    </Register>
    <Register start="+0x8C" size="0" name="FMC_PATT" access="Read/Write" description="The FMC_PATT read/write register contains the timing information for NAND Flash memory bank. It is used for 8-bit accesses to the attribute memory space of the NAND Flash for the last address write access if the timing must differ from that of previous accesses (for Ready/Busy management, refer to Section20.8.5: NAND Flash prewait feature)." reset_value="0xFCFCFCFC" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ATTSET" description="Attribute memory setup time These bits define the number of KCK_FMC (+1) clock cycles to set up address before the command assertion (NWE, NOE), for NAND Flash read or write access to attribute memory space:" />
      <BitField start="8" size="8" name="ATTWAIT" description="Attribute memory wait time These bits define the minimum number of x KCK_FMC (+1) clock cycles to assert the command (NWE, NOE), for NAND Flash read or write access to attribute memory space. The duration for command assertion is extended if the wait signal (NWAIT) is active (low) at the end of the programmed value of KCK_FMC:" />
      <BitField start="16" size="8" name="ATTHOLD" description="Attribute memory hold time These bits define the number of KCK_FMC clock cycles during which the address is held (and data for write access) after the command de-assertion (NWE, NOE), for NAND Flash read or write access to attribute memory space:" />
      <BitField start="24" size="8" name="ATTHIZ" description="Attribute memory data bus Hi-Z time These bits define the number of KCK_FMC clock cycles during which the data bus is kept in Hi-Z after the start of a NAND Flash write access to attribute memory space on socket. Only valid for writ transaction:" />
    </Register>
    <Register start="+0x94" size="0" name="FMC_ECCR" access="ReadOnly" description="This register contain the current error correction code value computed by the ECC computation modules of the FMC NAND controller. When the CPU reads/writes the data from a NAND Flash memory page at the correct address (refer to Section20.8.6: Computation of the error correction code (ECC) in NAND Flash memory), the data read/written from/to the NAND Flash memory are processed automatically by the ECC computation module. When X bytes have been read (according to the ECCPS field in the FMC_PCR registers), the CPU must read the computed ECC value from the FMC_ECC registers. It then verifies if these computed parity data are the same as the parity value recorded in the spare area, to determine whether a page is valid, and, to correct it otherwise. The FMC_ECCR register should be cleared after being read by setting the ECCEN bit to 0. To compute a new data block, the ECCEN bit must be set to 1." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ECC" description="ECC result This field contains the value computed by the ECC computation logic. Table167 describes the contents of these bit fields." />
    </Register>
    <Register start="+0x104" size="0" name="FMC_BWTR1" access="Read/Write" description="This register contains the control information of each memory bank. It is used for SRAMs, PSRAMs and NOR Flash memories. When the EXTMOD bit is set in the FMC_BCRx register, then this register is active for write access." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration. These bits are written by software to define the duration of the address setup phase in KCK_FMC cycles (refer to Figure81 to Figure93), used in asynchronous accesses: ... Note: In synchronous accesses, this value is not used, the address setup phase is always 1 Flash clock period duration. In muxed mode, the minimum ADDSET value is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration. These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in asynchronous multiplexed accesses: ... Note: In synchronous NOR Flash accesses, this value is not used, the address hold phase is always 1 Flash clock period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration. These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous SRAM, PSRAM and NOR Flash memory accesses:" />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits are written by software to add a delay at the end of a write transaction to match the minimum time between consecutive transactions (tEHEL from ENx high to ENx low): (BUSTRUN + 1) KCK_FMC period &amp;#8805; tEHELmin. The programmed bus turnaround delay is inserted between a an asynchronous write transfer and any other asynchronous /synchronous read or write transfer to or from a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except for muxed mode and mode D. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank A synchronous write transfer ((in Burst or Single mode) and an asynchronous write or read transfer to or from static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write transfer (in Burst or Single mode) and a synchronous read from the same or a different bank. ..." />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode. These bits specify the asynchronous access modes as shown in the next timing diagrams.These bits are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1." />
    </Register>
    <Register start="+0x10C" size="0" name="FMC_BWTR2" access="Read/Write" description="This register contains the control information of each memory bank. It is used for SRAMs, PSRAMs and NOR Flash memories. When the EXTMOD bit is set in the FMC_BCRx register, then this register is active for write access." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration. These bits are written by software to define the duration of the address setup phase in KCK_FMC cycles (refer to Figure81 to Figure93), used in asynchronous accesses: ... Note: In synchronous accesses, this value is not used, the address setup phase is always 1 Flash clock period duration. In muxed mode, the minimum ADDSET value is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration. These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in asynchronous multiplexed accesses: ... Note: In synchronous NOR Flash accesses, this value is not used, the address hold phase is always 1 Flash clock period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration. These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous SRAM, PSRAM and NOR Flash memory accesses:" />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits are written by software to add a delay at the end of a write transaction to match the minimum time between consecutive transactions (tEHEL from ENx high to ENx low): (BUSTRUN + 1) KCK_FMC period &amp;#8805; tEHELmin. The programmed bus turnaround delay is inserted between a an asynchronous write transfer and any other asynchronous /synchronous read or write transfer to or from a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except for muxed mode and mode D. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank A synchronous write transfer ((in Burst or Single mode) and an asynchronous write or read transfer to or from static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write transfer (in Burst or Single mode) and a synchronous read from the same or a different bank. ..." />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode. These bits specify the asynchronous access modes as shown in the next timing diagrams.These bits are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1." />
    </Register>
    <Register start="+0x114" size="0" name="FMC_BWTR3" access="Read/Write" description="This register contains the control information of each memory bank. It is used for SRAMs, PSRAMs and NOR Flash memories. When the EXTMOD bit is set in the FMC_BCRx register, then this register is active for write access." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration. These bits are written by software to define the duration of the address setup phase in KCK_FMC cycles (refer to Figure81 to Figure93), used in asynchronous accesses: ... Note: In synchronous accesses, this value is not used, the address setup phase is always 1 Flash clock period duration. In muxed mode, the minimum ADDSET value is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration. These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in asynchronous multiplexed accesses: ... Note: In synchronous NOR Flash accesses, this value is not used, the address hold phase is always 1 Flash clock period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration. These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous SRAM, PSRAM and NOR Flash memory accesses:" />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits are written by software to add a delay at the end of a write transaction to match the minimum time between consecutive transactions (tEHEL from ENx high to ENx low): (BUSTRUN + 1) KCK_FMC period &amp;#8805; tEHELmin. The programmed bus turnaround delay is inserted between a an asynchronous write transfer and any other asynchronous /synchronous read or write transfer to or from a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except for muxed mode and mode D. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank A synchronous write transfer ((in Burst or Single mode) and an asynchronous write or read transfer to or from static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write transfer (in Burst or Single mode) and a synchronous read from the same or a different bank. ..." />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode. These bits specify the asynchronous access modes as shown in the next timing diagrams.These bits are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1." />
    </Register>
    <Register start="+0x11C" size="0" name="FMC_BWTR4" access="Read/Write" description="This register contains the control information of each memory bank. It is used for SRAMs, PSRAMs and NOR Flash memories. When the EXTMOD bit is set in the FMC_BCRx register, then this register is active for write access." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration. These bits are written by software to define the duration of the address setup phase in KCK_FMC cycles (refer to Figure81 to Figure93), used in asynchronous accesses: ... Note: In synchronous accesses, this value is not used, the address setup phase is always 1 Flash clock period duration. In muxed mode, the minimum ADDSET value is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration. These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in asynchronous multiplexed accesses: ... Note: In synchronous NOR Flash accesses, this value is not used, the address hold phase is always 1 Flash clock period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration. These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous SRAM, PSRAM and NOR Flash memory accesses:" />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits are written by software to add a delay at the end of a write transaction to match the minimum time between consecutive transactions (tEHEL from ENx high to ENx low): (BUSTRUN + 1) KCK_FMC period &amp;#8805; tEHELmin. The programmed bus turnaround delay is inserted between a an asynchronous write transfer and any other asynchronous /synchronous read or write transfer to or from a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except for muxed mode and mode D. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank A synchronous write transfer ((in Burst or Single mode) and an asynchronous write or read transfer to or from static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write transfer (in Burst or Single mode) and a synchronous read from the same or a different bank. ..." />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode. These bits specify the asynchronous access modes as shown in the next timing diagrams.These bits are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1." />
    </Register>
    <Register start="+0x140" size="0" name="FMC_SDCR1" access="Read/Write" description="This register contains the control parameters for each SDRAM memory bank" reset_value="0x000002D0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="NC" description="Number of column address bits These bits define the number of bits of a column address." />
      <BitField start="2" size="2" name="NR" description="Number of row address bits These bits define the number of bits of a row address." />
      <BitField start="4" size="2" name="MWID" description="Memory data bus width. These bits define the memory device width." />
      <BitField start="6" size="1" name="NB" description="Number of internal banks This bit sets the number of internal banks." />
      <BitField start="7" size="2" name="CAS" description="CAS Latency This bits sets the SDRAM CAS latency in number of memory clock cycles" />
      <BitField start="9" size="1" name="WP" description="Write protection This bit enables write mode access to the SDRAM bank." />
      <BitField start="10" size="2" name="SDCLK" description="SDRAM clock configuration These bits define the SDRAM clock period for both SDRAM banks and allow disabling the clock before changing the frequency. In this case the SDRAM must be re-initialized. Note: The corresponding bits in the FMC_SDCR2 register is read only." />
      <BitField start="12" size="1" name="RBURST" description="Burst read This bit enables burst read mode. The SDRAM controller anticipates the next read commands during the CAS latency and stores data in the Read FIFO. Note: The corresponding bit in the FMC_SDCR2 register is read only." />
      <BitField start="13" size="2" name="RPIPE" description="Read pipe These bits define the delay, in KCK_FMC clock cycles, for reading data after CAS latency. Note: The corresponding bits in the FMC_SDCR2 register is read only." />
    </Register>
    <Register start="+0x144" size="0" name="FMC_SDCR2" access="Read/Write" description="This register contains the control parameters for each SDRAM memory bank" reset_value="0x000002D0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="NC" description="Number of column address bits These bits define the number of bits of a column address." />
      <BitField start="2" size="2" name="NR" description="Number of row address bits These bits define the number of bits of a row address." />
      <BitField start="4" size="2" name="MWID" description="Memory data bus width. These bits define the memory device width." />
      <BitField start="6" size="1" name="NB" description="Number of internal banks This bit sets the number of internal banks." />
      <BitField start="7" size="2" name="CAS" description="CAS Latency This bits sets the SDRAM CAS latency in number of memory clock cycles" />
      <BitField start="9" size="1" name="WP" description="Write protection This bit enables write mode access to the SDRAM bank." />
      <BitField start="10" size="2" name="SDCLK" description="SDRAM clock configuration These bits define the SDRAM clock period for both SDRAM banks and allow disabling the clock before changing the frequency. In this case the SDRAM must be re-initialized. Note: The corresponding bits in the FMC_SDCR2 register is read only." />
      <BitField start="12" size="1" name="RBURST" description="Burst read This bit enables burst read mode. The SDRAM controller anticipates the next read commands during the CAS latency and stores data in the Read FIFO. Note: The corresponding bit in the FMC_SDCR2 register is read only." />
      <BitField start="13" size="2" name="RPIPE" description="Read pipe These bits define the delay, in KCK_FMC clock cycles, for reading data after CAS latency. Note: The corresponding bits in the FMC_SDCR2 register is read only." />
    </Register>
    <Register start="+0x148" size="0" name="FMC_SDTR1" access="Read/Write" description="This register contains the timing parameters of each SDRAM bank" reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TMRD" description="Load Mode Register to Active These bits define the delay between a Load Mode Register command and an Active or Refresh command in number of memory clock cycles. ...." />
      <BitField start="4" size="4" name="TXSR" description="Exit Self-refresh delay These bits define the delay from releasing the Self-refresh command to issuing the Activate command in number of memory clock cycles. .... Note: If two SDRAM devices are used, the FMC_SDTR1 and FMC_SDTR2 must be programmed with the same TXSR timing corresponding to the slowest SDRAM device." />
      <BitField start="8" size="4" name="TRAS" description="Self refresh time These bits define the minimum Self-refresh period in number of memory clock cycles. ...." />
      <BitField start="12" size="4" name="TRC" description="Row cycle delay These bits define the delay between the Refresh command and the Activate command, as well as the delay between two consecutive Refresh commands. It is expressed in number of memory clock cycles. The TRC timing is only configured in the FMC_SDTR1 register. If two SDRAM devices are used, the TRC must be programmed with the timings of the slowest device. .... Note: TRC must match the TRC and TRFC (Auto Refresh period) timings defined in the SDRAM device datasheet. Note: The corresponding bits in the FMC_SDTR2 register are dont care." />
      <BitField start="16" size="4" name="TWR" description="Recovery delay These bits define the delay between a Write and a Precharge command in number of memory clock cycles. .... Note: TWR must be programmed to match the write recovery time (tWR) defined in the SDRAM datasheet, and to guarantee that: TWR &amp;#8805; TRAS - TRCD and TWR &amp;#8805;TRC - TRCD - TRP Example: TRAS= 4 cycles, TRCD= 2 cycles. So, TWR &amp;gt;= 2 cycles. TWR must be programmed to 0x1. If two SDRAM devices are used, the FMC_SDTR1 and FMC_SDTR2 must be programmed with the same TWR timing corresponding to the slowest SDRAM device." />
      <BitField start="20" size="4" name="TRP" description="Row precharge delay These bits define the delay between a Precharge command and another command in number of memory clock cycles. The TRP timing is only configured in the FMC_SDTR1 register. If two SDRAM devices are used, the TRP must be programmed with the timing of the slowest device. .... Note: The corresponding bits in the FMC_SDTR2 register are dont care." />
      <BitField start="24" size="4" name="TRCD" description="Row to column delay These bits define the delay between the Activate command and a Read/Write command in number of memory clock cycles. ...." />
    </Register>
    <Register start="+0x14C" size="0" name="FMC_SDTR2" access="Read/Write" description="This register contains the timing parameters of each SDRAM bank" reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TMRD" description="Load Mode Register to Active These bits define the delay between a Load Mode Register command and an Active or Refresh command in number of memory clock cycles. ...." />
      <BitField start="4" size="4" name="TXSR" description="Exit Self-refresh delay These bits define the delay from releasing the Self-refresh command to issuing the Activate command in number of memory clock cycles. .... Note: If two SDRAM devices are used, the FMC_SDTR1 and FMC_SDTR2 must be programmed with the same TXSR timing corresponding to the slowest SDRAM device." />
      <BitField start="8" size="4" name="TRAS" description="Self refresh time These bits define the minimum Self-refresh period in number of memory clock cycles. ...." />
      <BitField start="12" size="4" name="TRC" description="Row cycle delay These bits define the delay between the Refresh command and the Activate command, as well as the delay between two consecutive Refresh commands. It is expressed in number of memory clock cycles. The TRC timing is only configured in the FMC_SDTR1 register. If two SDRAM devices are used, the TRC must be programmed with the timings of the slowest device. .... Note: TRC must match the TRC and TRFC (Auto Refresh period) timings defined in the SDRAM device datasheet. Note: The corresponding bits in the FMC_SDTR2 register are dont care." />
      <BitField start="16" size="4" name="TWR" description="Recovery delay These bits define the delay between a Write and a Precharge command in number of memory clock cycles. .... Note: TWR must be programmed to match the write recovery time (tWR) defined in the SDRAM datasheet, and to guarantee that: TWR &amp;#8805; TRAS - TRCD and TWR &amp;#8805;TRC - TRCD - TRP Example: TRAS= 4 cycles, TRCD= 2 cycles. So, TWR &amp;gt;= 2 cycles. TWR must be programmed to 0x1. If two SDRAM devices are used, the FMC_SDTR1 and FMC_SDTR2 must be programmed with the same TWR timing corresponding to the slowest SDRAM device." />
      <BitField start="20" size="4" name="TRP" description="Row precharge delay These bits define the delay between a Precharge command and another command in number of memory clock cycles. The TRP timing is only configured in the FMC_SDTR1 register. If two SDRAM devices are used, the TRP must be programmed with the timing of the slowest device. .... Note: The corresponding bits in the FMC_SDTR2 register are dont care." />
      <BitField start="24" size="4" name="TRCD" description="Row to column delay These bits define the delay between the Activate command and a Read/Write command in number of memory clock cycles. ...." />
    </Register>
    <Register start="+0x150" size="0" name="FMC_SDCMR" access="Read/Write" description="This register contains the command issued when the SDRAM device is accessed. This register is used to initialize the SDRAM device, and to activate the Self-refresh and the Power-down modes. As soon as the MODE field is written, the command will be issued only to one or to both SDRAM banks according to CTB1 and CTB2 command bits. This register is the same for both SDRAM banks." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MODE" description="Command mode These bits define the command issued to the SDRAM device. Note: When a command is issued, at least one Command Target Bank bit ( CTB1 or CTB2) must be set otherwise the command will be ignored. Note: If two SDRAM banks are used, the Auto-refresh and PALL command must be issued simultaneously to the two devices with CTB1 and CTB2 bits set otherwise the command will be ignored. Note: If only one SDRAM bank is used and a command is issued with its associated CTB bit set, the other CTB bit of the unused bank must be kept to 0." />
      <BitField start="3" size="1" name="CTB2" description="Command Target Bank 2 This bit indicates whether the command will be issued to SDRAM Bank 2 or not." />
      <BitField start="4" size="1" name="CTB1" description="Command Target Bank 1 This bit indicates whether the command will be issued to SDRAM Bank 1 or not." />
      <BitField start="5" size="4" name="NRFS" description="Number of Auto-refresh These bits define the number of consecutive Auto-refresh commands issued when MODE = 011. ...." />
      <BitField start="9" size="14" name="MRD" description="Mode Register definition This 14-bit field defines the SDRAM Mode Register content. The Mode Register is programmed using the Load Mode Register command. The MRD[13:0] bits are also used to program the extended mode register for mobile SDRAM." />
    </Register>
    <Register start="+0x154" size="0" name="FMC_SDRTR" access="Read/Write" description="This register sets the refresh rate in number of SDCLK clock cycles between the refresh cycles by configuring the Refresh Timer Count value.Examplewhere 64 ms is the SDRAM refresh period.The refresh rate must be increased by 20 SDRAM clock cycles (as in the above example) to obtain a safe margin if an internal refresh request occurs when a read request has been accepted. It corresponds to a COUNT value of 0000111000000 (448). This 13-bit field is loaded into a timer which is decremented using the SDRAM clock. This timer generates a refresh pulse when zero is reached. The COUNT value must be set at least to 41 SDRAM clock cycles.As soon as the FMC_SDRTR register is programmed, the timer starts counting. If the value programmed in the register is 0, no refresh is carried out. This register must not be reprogrammed after the initialization procedure to avoid modifying the refresh rate.Each time a refresh pulse is generated, this 13-bit COUNT field is reloaded into the counter.If a memory access is in progress, the Auto-refresh request is delayed. However, if the memory access and Auto-refresh requests are generated simultaneously, the Auto-refresh takes precedence. If the memory access occurs during a refresh operation, the request is buffered to be processed when the refresh is complete.This register is common to SDRAM bank 1 and bank 2." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CRE" description="Clear Refresh error flag This bit is used to clear the Refresh Error Flag (RE) in the Status Register." />
      <BitField start="1" size="13" name="COUNT" description="Refresh Timer Count This 13-bit field defines the refresh rate of the SDRAM device. It is expressed in number of memory clock cycles. It must be set at least to 41 SDRAM clock cycles (0x29). Refresh rate = (COUNT + 1) x SDRAM frequency clock COUNT = (SDRAM refresh period / Number of rows) - 20" />
      <BitField start="14" size="1" name="REIE" description="RES Interrupt Enable" />
    </Register>
    <Register start="+0x158" size="0" name="FMC_SDSR" access="ReadOnly" description="SDRAM Status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RE" description="Refresh error flag An interrupt is generated if REIE = 1 and RE = 1" />
      <BitField start="1" size="2" name="MODES1" description="Status Mode for Bank 1 These bits define the Status Mode of SDRAM Bank 1." />
      <BitField start="3" size="2" name="MODES2" description="Status Mode for Bank 2 These bits define the Status Mode of SDRAM Bank 2." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FPU" start="0xE000EF34" description="Floting point unit">
    <Register start="+0x0" size="0" name="FPCCR" access="Read/Write" description="Floating-point context control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSPACT" description="LSPACT" />
      <BitField start="1" size="1" name="USER" description="USER" />
      <BitField start="3" size="1" name="THREAD" description="THREAD" />
      <BitField start="4" size="1" name="HFRDY" description="HFRDY" />
      <BitField start="5" size="1" name="MMRDY" description="MMRDY" />
      <BitField start="6" size="1" name="BFRDY" description="BFRDY" />
      <BitField start="8" size="1" name="MONRDY" description="MONRDY" />
      <BitField start="30" size="1" name="LSPEN" description="LSPEN" />
      <BitField start="31" size="1" name="ASPEN" description="ASPEN" />
    </Register>
    <Register start="+0x4" size="0" name="FPCAR" access="Read/Write" description="Floating-point context address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="29" name="ADDRESS" description="Location of unpopulated floating-point" />
    </Register>
    <Register start="+0x8" size="0" name="FPSCR" access="Read/Write" description="Floating-point status control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IOC" description="Invalid operation cumulative exception bit" />
      <BitField start="1" size="1" name="DZC" description="Division by zero cumulative exception bit." />
      <BitField start="2" size="1" name="OFC" description="Overflow cumulative exception bit" />
      <BitField start="3" size="1" name="UFC" description="Underflow cumulative exception bit" />
      <BitField start="4" size="1" name="IXC" description="Inexact cumulative exception bit" />
      <BitField start="7" size="1" name="IDC" description="Input denormal cumulative exception bit." />
      <BitField start="22" size="2" name="RMode" description="Rounding Mode control field" />
      <BitField start="24" size="1" name="FZ" description="Flush-to-zero mode control bit:" />
      <BitField start="25" size="1" name="DN" description="Default NaN mode control bit" />
      <BitField start="26" size="1" name="AHP" description="Alternative half-precision control bit" />
      <BitField start="28" size="1" name="V" description="Overflow condition code flag" />
      <BitField start="29" size="1" name="C" description="Carry condition code flag" />
      <BitField start="30" size="1" name="Z" description="Zero condition code flag" />
      <BitField start="31" size="1" name="N" description="Negative condition code flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FPU_CPACR" start="0xE000ED88" description="Floating point unit CPACR">
    <Register start="+0x0" size="0" name="CPACR" access="Read/Write" description="Coprocessor access control register" reset_value="0x0000000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="4" name="CP" description="CP" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="Flash" start="0x52002000" description="Flash">
    <Register start="+0x0" size="0" name="ACR" access="Read/Write" description="Access control register" reset_value="0x00000600" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LATENCY" description="Read latency" />
      <BitField start="4" size="2" name="WRHIGHFREQ" description="Flash signal delay" />
    </Register>
    <Register start="+0x100" size="0" name="ACR_" access="Read/Write" description="Access control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LATENCY" description="Read latency" />
      <BitField start="4" size="2" name="WRHIGHFREQ" description="Flash signal delay" />
    </Register>
    <Register start="+0x4" size="0" name="KEYR1" access="Read/Write" description="FLASH key register for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEYR1" description="Bank 1 access configuration unlock key" />
    </Register>
    <Register start="+0x8" size="0" name="OPTKEYR" access="Read/Write" description="FLASH option key register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="OPTKEYR" description="Unlock key option bytes" />
    </Register>
    <Register start="+0x108" size="0" name="OPTKEYR_" access="Read/Write" description="FLASH option key register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="OPTKEYR" description="Unlock key option bytes" />
    </Register>
    <Register start="+0xC" size="0" name="CR1" access="Read/Write" description="FLASH control register for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LOCK1" description="Bank 1 configuration lock bit" />
      <BitField start="1" size="1" name="PG1" description="Bank 1 program enable bit" />
      <BitField start="2" size="1" name="SER1" description="Bank 1 sector erase request" />
      <BitField start="3" size="1" name="BER1" description="Bank 1 erase request" />
      <BitField start="4" size="2" name="PSIZE1" description="Bank 1 program size" />
      <BitField start="6" size="1" name="FW1" description="Bank 1 write forcing control bit" />
      <BitField start="7" size="1" name="START1" description="Bank 1 bank or sector erase start control bit" />
      <BitField start="8" size="3" name="SNB1" description="Bank 1 sector erase selection number" />
      <BitField start="15" size="1" name="CRC_EN" description="Bank 1 CRC control bit" />
      <BitField start="16" size="1" name="EOPIE1" description="Bank 1 end-of-program interrupt control bit" />
      <BitField start="17" size="1" name="WRPERRIE1" description="Bank 1 write protection error interrupt enable bit" />
      <BitField start="18" size="1" name="PGSERRIE1" description="Bank 1 programming sequence error interrupt enable bit" />
      <BitField start="19" size="1" name="STRBERRIE1" description="Bank 1 strobe error interrupt enable bit" />
      <BitField start="21" size="1" name="INCERRIE1" description="Bank 1 inconsistency error interrupt enable bit" />
      <BitField start="22" size="1" name="OPERRIE1" description="Bank 1 write/erase error interrupt enable bit" />
      <BitField start="23" size="1" name="RDPERRIE1" description="Bank 1 read protection error interrupt enable bit" />
      <BitField start="24" size="1" name="RDSERRIE1" description="Bank 1 secure error interrupt enable bit" />
      <BitField start="25" size="1" name="SNECCERRIE1" description="Bank 1 ECC single correction error interrupt enable bit" />
      <BitField start="26" size="1" name="DBECCERRIE1" description="Bank 1 ECC double detection error interrupt enable bit" />
      <BitField start="27" size="1" name="CRCENDIE1" description="Bank 1 end of CRC calculation interrupt enable bit" />
    </Register>
    <Register start="+0x10" size="0" name="SR1" access="Read/Write" description="FLASH status register for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BSY1" description="Bank 1 ongoing program flag" />
      <BitField start="1" size="1" name="WBNE1" description="Bank 1 write buffer not empty flag" />
      <BitField start="2" size="1" name="QW1" description="Bank 1 wait queue flag" />
      <BitField start="3" size="1" name="CRC_BUSY1" description="Bank 1 CRC busy flag" />
      <BitField start="16" size="1" name="EOP1" description="Bank 1 end-of-program flag" />
      <BitField start="17" size="1" name="WRPERR1" description="Bank 1 write protection error flag" />
      <BitField start="18" size="1" name="PGSERR1" description="Bank 1 programming sequence error flag" />
      <BitField start="19" size="1" name="STRBERR1" description="Bank 1 strobe error flag" />
      <BitField start="21" size="1" name="INCERR1" description="Bank 1 inconsistency error flag" />
      <BitField start="22" size="1" name="OPERR1" description="Bank 1 write/erase error flag" />
      <BitField start="23" size="1" name="RDPERR1" description="Bank 1 read protection error flag" />
      <BitField start="24" size="1" name="RDSERR1" description="Bank 1 secure error flag" />
      <BitField start="25" size="1" name="SNECCERR11" description="Bank 1 single correction error flag" />
      <BitField start="26" size="1" name="DBECCERR1" description="Bank 1 ECC double detection error flag" />
      <BitField start="27" size="1" name="CRCEND1" description="Bank 1 CRC-complete flag" />
    </Register>
    <Register start="+0x14" size="0" name="CCR1" access="Read/Write" description="FLASH clear control register for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="CLR_EOP1" description="Bank 1 EOP1 flag clear bit" />
      <BitField start="17" size="1" name="CLR_WRPERR1" description="Bank 1 WRPERR1 flag clear bit" />
      <BitField start="18" size="1" name="CLR_PGSERR1" description="Bank 1 PGSERR1 flag clear bi" />
      <BitField start="19" size="1" name="CLR_STRBERR1" description="Bank 1 STRBERR1 flag clear bit" />
      <BitField start="21" size="1" name="CLR_INCERR1" description="Bank 1 INCERR1 flag clear bit" />
      <BitField start="22" size="1" name="CLR_OPERR1" description="Bank 1 OPERR1 flag clear bit" />
      <BitField start="23" size="1" name="CLR_RDPERR1" description="Bank 1 RDPERR1 flag clear bit" />
      <BitField start="24" size="1" name="CLR_RDSERR1" description="Bank 1 RDSERR1 flag clear bit" />
      <BitField start="25" size="1" name="CLR_SNECCERR1" description="Bank 1 SNECCERR1 flag clear bit" />
      <BitField start="26" size="1" name="CLR_DBECCERR1" description="Bank 1 DBECCERR1 flag clear bit" />
      <BitField start="27" size="1" name="CLR_CRCEND1" description="Bank 1 CRCEND1 flag clear bit" />
    </Register>
    <Register start="+0x18" size="0" name="OPTCR" access="Read/Write" description="FLASH option control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OPTLOCK" description="FLASH_OPTCR lock option configuration bit" />
      <BitField start="1" size="1" name="OPTSTART" description="Option byte start change option configuration bit" />
      <BitField start="4" size="1" name="MER" description="Flash mass erase enable bit" />
      <BitField start="30" size="1" name="OPTCHANGEERRIE" description="Option byte change error interrupt enable bit" />
      <BitField start="31" size="1" name="SWAP_BANK" description="Bank swapping configuration bit" />
    </Register>
    <Register start="+0x118" size="0" name="OPTCR_" access="Read/Write" description="FLASH option control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OPTLOCK" description="FLASH_OPTCR lock option configuration bit" />
      <BitField start="1" size="1" name="OPTSTART" description="Option byte start change option configuration bit" />
      <BitField start="4" size="1" name="MER" description="Flash mass erase enable bit" />
      <BitField start="30" size="1" name="OPTCHANGEERRIE" description="Option byte change error interrupt enable bit" />
      <BitField start="31" size="1" name="SWAP_BANK" description="Bank swapping configuration bit" />
    </Register>
    <Register start="+0x11C" size="0" name="OPTSR_CUR_" access="Read/Write" description="FLASH option status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OPT_BUSY" description="Option byte change ongoing flag" />
      <BitField start="2" size="2" name="BOR_LEV" description="Brownout level option status bit" />
      <BitField start="4" size="1" name="IWDG1_HW" description="IWDG1 control option status bit" />
      <BitField start="6" size="1" name="nRST_STOP_D1" description="D1 DStop entry reset option status bit" />
      <BitField start="7" size="1" name="nRST_STBY_D1" description="D1 DStandby entry reset option status bit" />
      <BitField start="8" size="8" name="RDP" description="Readout protection level option status byte" />
      <BitField start="17" size="1" name="FZ_IWDG_STOP" description="IWDG Stop mode freeze option status bit" />
      <BitField start="18" size="1" name="FZ_IWDG_SDBY" description="IWDG Standby mode freeze option status bit" />
      <BitField start="19" size="2" name="ST_RAM_SIZE" description="DTCM RAM size option status" />
      <BitField start="21" size="1" name="SECURITY" description="Security enable option status bit" />
      <BitField start="26" size="1" name="RSS1" description="User option bit 1" />
      <BitField start="28" size="1" name="PERSO_OK" description="Device personalization status bit" />
      <BitField start="29" size="1" name="IO_HSLV" description="I/O high-speed at low-voltage status bit (PRODUCT_BELOW_25V)" />
      <BitField start="30" size="1" name="OPTCHANGEERR" description="Option byte change error flag" />
      <BitField start="31" size="1" name="SWAP_BANK_OPT" description="Bank swapping option status bit" />
    </Register>
    <Register start="+0x1C" size="0" name="OPTSR_CUR" access="Read/Write" description="FLASH option status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OPT_BUSY" description="Option byte change ongoing flag" />
      <BitField start="2" size="2" name="BOR_LEV" description="Brownout level option status bit" />
      <BitField start="4" size="1" name="IWDG1_HW" description="IWDG1 control option status bit" />
      <BitField start="6" size="1" name="nRST_STOP_D1" description="D1 DStop entry reset option status bit" />
      <BitField start="7" size="1" name="nRST_STBY_D1" description="D1 DStandby entry reset option status bit" />
      <BitField start="8" size="8" name="RDP" description="Readout protection level option status byte" />
      <BitField start="17" size="1" name="FZ_IWDG_STOP" description="IWDG Stop mode freeze option status bit" />
      <BitField start="18" size="1" name="FZ_IWDG_SDBY" description="IWDG Standby mode freeze option status bit" />
      <BitField start="19" size="2" name="ST_RAM_SIZE" description="DTCM RAM size option status" />
      <BitField start="21" size="1" name="SECURITY" description="Security enable option status bit" />
      <BitField start="26" size="1" name="RSS1" description="User option bit 1" />
      <BitField start="28" size="1" name="PERSO_OK" description="Device personalization status bit" />
      <BitField start="29" size="1" name="IO_HSLV" description="I/O high-speed at low-voltage status bit (PRODUCT_BELOW_25V)" />
      <BitField start="30" size="1" name="OPTCHANGEERR" description="Option byte change error flag" />
      <BitField start="31" size="1" name="SWAP_BANK_OPT" description="Bank swapping option status bit" />
    </Register>
    <Register start="+0x20" size="0" name="OPTSR_PRG" access="Read/Write" description="FLASH option status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="2" name="BOR_LEV" description="BOR reset level option configuration bits" />
      <BitField start="4" size="1" name="IWDG1_HW" description="IWDG1 option configuration bit" />
      <BitField start="6" size="1" name="nRST_STOP_D1" description="Option byte erase after D1 DStop option configuration bit" />
      <BitField start="7" size="1" name="nRST_STBY_D1" description="Option byte erase after D1 DStandby option configuration bit" />
      <BitField start="8" size="8" name="RDP" description="Readout protection level option configuration byte" />
      <BitField start="17" size="1" name="FZ_IWDG_STOP" description="IWDG Stop mode freeze option configuration bit" />
      <BitField start="18" size="1" name="FZ_IWDG_SDBY" description="IWDG Standby mode freeze option configuration bit" />
      <BitField start="19" size="2" name="ST_RAM_SIZE" description="DTCM size select option configuration bits" />
      <BitField start="21" size="1" name="SECURITY" description="Security option configuration bit" />
      <BitField start="26" size="1" name="RSS1" description="User option configuration bit 1" />
      <BitField start="27" size="1" name="RSS2" description="User option configuration bit 2" />
      <BitField start="29" size="1" name="IO_HSLV" description="I/O high-speed at low-voltage (PRODUCT_BELOW_25V)" />
      <BitField start="31" size="1" name="SWAP_BANK_OPT" description="Bank swapping option configuration bit" />
    </Register>
    <Register start="+0x120" size="0" name="OPTSR_PRG_" access="Read/Write" description="FLASH option status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="2" name="BOR_LEV" description="BOR reset level option configuration bits" />
      <BitField start="4" size="1" name="IWDG1_HW" description="IWDG1 option configuration bit" />
      <BitField start="6" size="1" name="nRST_STOP_D1" description="Option byte erase after D1 DStop option configuration bit" />
      <BitField start="7" size="1" name="nRST_STBY_D1" description="Option byte erase after D1 DStandby option configuration bit" />
      <BitField start="8" size="8" name="RDP" description="Readout protection level option configuration byte" />
      <BitField start="17" size="1" name="FZ_IWDG_STOP" description="IWDG Stop mode freeze option configuration bit" />
      <BitField start="18" size="1" name="FZ_IWDG_SDBY" description="IWDG Standby mode freeze option configuration bit" />
      <BitField start="19" size="2" name="ST_RAM_SIZE" description="DTCM size select option configuration bits" />
      <BitField start="21" size="1" name="SECURITY" description="Security option configuration bit" />
      <BitField start="26" size="1" name="RSS1" description="User option configuration bit 1" />
      <BitField start="27" size="1" name="RSS2" description="User option configuration bit 2" />
      <BitField start="29" size="1" name="IO_HSLV" description="I/O high-speed at low-voltage (PRODUCT_BELOW_25V)" />
      <BitField start="31" size="1" name="SWAP_BANK_OPT" description="Bank swapping option configuration bit" />
    </Register>
    <Register start="+0x124" size="0" name="OPTCCR_" access="WriteOnly" description="FLASH option clear control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="1" name="CLR_OPTCHANGEERR" description="OPTCHANGEERR reset bit" />
    </Register>
    <Register start="+0x24" size="0" name="OPTCCR" access="WriteOnly" description="FLASH option clear control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="1" name="CLR_OPTCHANGEERR" description="OPTCHANGEERR reset bit" />
    </Register>
    <Register start="+0x28" size="0" name="PRAR_CUR1" access="ReadOnly" description="FLASH protection address for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="PROT_AREA_START1" description="Bank 1 lowest PCROP protected address" />
      <BitField start="16" size="12" name="PROT_AREA_END1" description="Bank 1 highest PCROP protected address" />
      <BitField start="31" size="1" name="DMEP1" description="Bank 1 PCROP protected erase enable option status bit" />
    </Register>
    <Register start="+0x2C" size="0" name="PRAR_PRG1" access="Read/Write" description="FLASH protection address for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="PROT_AREA_START1" description="Bank 1 lowest PCROP protected address configuration" />
      <BitField start="16" size="12" name="PROT_AREA_END1" description="Bank 1 highest PCROP protected address configuration" />
      <BitField start="31" size="1" name="DMEP1" description="Bank 1 PCROP protected erase enable option configuration bit" />
    </Register>
    <Register start="+0x30" size="0" name="SCAR_CUR1" access="Read/Write" description="FLASH secure address for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="SEC_AREA_START1" description="Bank 1 lowest secure protected address" />
      <BitField start="16" size="12" name="SEC_AREA_END1" description="Bank 1 highest secure protected address" />
      <BitField start="31" size="1" name="DMES1" description="Bank 1 secure protected erase enable option status bit" />
    </Register>
    <Register start="+0x34" size="0" name="SCAR_PRG1" access="Read/Write" description="FLASH secure address for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="SEC_AREA_START1" description="Bank 1 lowest secure protected address configuration" />
      <BitField start="16" size="12" name="SEC_AREA_END1" description="Bank 1 highest secure protected address configuration" />
      <BitField start="31" size="1" name="DMES1" description="Bank 1 secure protected erase enable option configuration bit" />
    </Register>
    <Register start="+0x38" size="0" name="WPSN_CUR1R" access="ReadOnly" description="FLASH write sector protection for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WRPSn1" description="Bank 1 sector write protection option status byte" />
    </Register>
    <Register start="+0x3C" size="0" name="WPSN_PRG1R" access="Read/Write" description="FLASH write sector protection for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WRPSn1" description="Bank 1 sector write protection configuration byte" />
    </Register>
    <Register start="+0x40" size="0" name="BOOT_CURR" access="ReadOnly" description="FLASH register with boot address" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="BOOT_ADD0" description="Boot address 0" />
      <BitField start="16" size="16" name="BOOT_ADD1" description="Boot address 1" />
    </Register>
    <Register start="+0x44" size="0" name="BOOT_PRGR" access="ReadOnly" description="FLASH register with boot address" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="BOOT_ADD0" description="Boot address 0" />
      <BitField start="16" size="16" name="BOOT_ADD1" description="Boot address 1" />
    </Register>
    <Register start="+0x50" size="0" name="CRCCR1" access="Read/Write" description="FLASH CRC control register for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="CRC_SECT" description="Bank 1 CRC sector number" />
      <BitField start="7" size="1" name="ALL_BANK" description="Bank 1 CRC select bit" />
      <BitField start="8" size="1" name="CRC_BY_SECT" description="Bank 1 CRC sector mode select bit" />
      <BitField start="9" size="1" name="ADD_SECT" description="Bank 1 CRC sector select bit" />
      <BitField start="10" size="1" name="CLEAN_SECT" description="Bank 1 CRC sector list clear bit" />
      <BitField start="16" size="1" name="START_CRC" description="Bank 1 CRC start bit" />
      <BitField start="17" size="1" name="CLEAN_CRC" description="Bank 1 CRC clear bit" />
      <BitField start="20" size="2" name="CRC_BURST" description="Bank 1 CRC burst size" />
    </Register>
    <Register start="+0x54" size="0" name="CRCSADD1R" access="Read/Write" description="FLASH CRC start address register for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRC_START_ADDR" description="CRC start address on bank 1" />
    </Register>
    <Register start="+0x58" size="0" name="CRCEADD1R" access="Read/Write" description="FLASH CRC end address register for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRC_END_ADDR" description="CRC end address on bank 1" />
    </Register>
    <Register start="+0x5C" size="0" name="CRCDATAR" access="Read/Write" description="FLASH CRC data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRC_DATA" description="CRC result" />
    </Register>
    <Register start="+0x60" size="0" name="ECC_FA1R" access="ReadOnly" description="FLASH ECC fail address for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="FAIL_ECC_ADDR1" description="Bank 1 ECC error address" />
    </Register>
    <Register start="+0x104" size="0" name="KEYR2" access="ReadOnly" description="FLASH key register for bank 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEYR2" description="Bank 2 access configuration unlock key" />
    </Register>
    <Register start="+0x10C" size="0" name="CR2" access="Read/Write" description="FLASH control register for bank 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LOCK2" description="Bank 2 configuration lock bit" />
      <BitField start="1" size="1" name="PG2" description="Bank 2 program enable bit" />
      <BitField start="2" size="1" name="SER2" description="Bank 2 sector erase request" />
      <BitField start="3" size="1" name="BER2" description="Bank 2 erase request" />
      <BitField start="4" size="2" name="PSIZE2" description="Bank 2 program size" />
      <BitField start="6" size="1" name="FW2" description="Bank 2 write forcing control bit" />
      <BitField start="7" size="1" name="START2" description="Bank 2 bank or sector erase start control bit" />
      <BitField start="8" size="3" name="SNB2" description="Bank 2 sector erase selection number" />
      <BitField start="15" size="1" name="CRC_EN" description="Bank 2 CRC control bit" />
      <BitField start="16" size="1" name="EOPIE2" description="Bank 2 end-of-program interrupt control bit" />
      <BitField start="17" size="1" name="WRPERRIE2" description="Bank 2 write protection error interrupt enable bit" />
      <BitField start="18" size="1" name="PGSERRIE2" description="Bank 2 programming sequence error interrupt enable bit" />
      <BitField start="19" size="1" name="STRBERRIE2" description="Bank 2 strobe error interrupt enable bit" />
      <BitField start="21" size="1" name="INCERRIE2" description="Bank 2 inconsistency error interrupt enable bit" />
      <BitField start="22" size="1" name="OPERRIE2" description="Bank 2 write/erase error interrupt enable bit" />
      <BitField start="23" size="1" name="RDPERRIE2" description="Bank 2 read protection error interrupt enable bit" />
      <BitField start="24" size="1" name="RDSERRIE2" description="Bank 2 secure error interrupt enable bit" />
      <BitField start="25" size="1" name="SNECCERRIE2" description="Bank 2 ECC single correction error interrupt enable bit" />
      <BitField start="26" size="1" name="DBECCERRIE2" description="Bank 2 ECC double detection error interrupt enable bit" />
      <BitField start="27" size="1" name="CRCENDIE2" description="Bank 2 end of CRC calculation interrupt enable bit" />
    </Register>
    <Register start="+0x110" size="0" name="SR2" access="Read/Write" description="FLASH status register for bank 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BSY2" description="Bank 2 ongoing program flag" />
      <BitField start="1" size="1" name="WBNE2" description="Bank 2 write buffer not empty flag" />
      <BitField start="2" size="1" name="QW2" description="Bank 2 wait queue flag" />
      <BitField start="3" size="1" name="CRC_BUSY2" description="Bank 2 CRC busy flag" />
      <BitField start="16" size="1" name="EOP2" description="Bank 2 end-of-program flag" />
      <BitField start="17" size="1" name="WRPERR2" description="Bank 2 write protection error flag" />
      <BitField start="18" size="1" name="PGSERR2" description="Bank 2 programming sequence error flag" />
      <BitField start="19" size="1" name="STRBERR2" description="Bank 2 strobe error flag" />
      <BitField start="21" size="1" name="INCERR2" description="Bank 2 inconsistency error flag" />
      <BitField start="22" size="1" name="OPERR2" description="Bank 2 write/erase error flag" />
      <BitField start="23" size="1" name="RDPERR2" description="Bank 2 read protection error flag" />
      <BitField start="24" size="1" name="RDSERR2" description="Bank 2 secure error flag" />
      <BitField start="25" size="1" name="SNECCERR2" description="Bank 2 single correction error flag" />
      <BitField start="26" size="1" name="DBECCERR2" description="Bank 2 ECC double detection error flag" />
      <BitField start="27" size="1" name="CRCEND2" description="Bank 2 CRC-complete flag" />
    </Register>
    <Register start="+0x114" size="0" name="CCR2" access="Read/Write" description="FLASH clear control register for bank 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="CLR_EOP2" description="Bank 1 EOP1 flag clear bit" />
      <BitField start="17" size="1" name="CLR_WRPERR2" description="Bank 2 WRPERR1 flag clear bit" />
      <BitField start="18" size="1" name="CLR_PGSERR2" description="Bank 2 PGSERR1 flag clear bi" />
      <BitField start="19" size="1" name="CLR_STRBERR2" description="Bank 2 STRBERR1 flag clear bit" />
      <BitField start="21" size="1" name="CLR_INCERR2" description="Bank 2 INCERR1 flag clear bit" />
      <BitField start="22" size="1" name="CLR_OPERR2" description="Bank 2 OPERR1 flag clear bit" />
      <BitField start="23" size="1" name="CLR_RDPERR2" description="Bank 2 RDPERR1 flag clear bit" />
      <BitField start="24" size="1" name="CLR_RDSERR1" description="Bank 1 RDSERR1 flag clear bit" />
      <BitField start="25" size="1" name="CLR_SNECCERR2" description="Bank 2 SNECCERR1 flag clear bit" />
      <BitField start="26" size="1" name="CLR_DBECCERR1" description="Bank 1 DBECCERR1 flag clear bit" />
      <BitField start="27" size="1" name="CLR_CRCEND2" description="Bank 2 CRCEND1 flag clear bit" />
    </Register>
    <Register start="+0x128" size="0" name="PRAR_CUR2" access="ReadOnly" description="FLASH protection address for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="PROT_AREA_START2" description="Bank 2 lowest PCROP protected address" />
      <BitField start="16" size="12" name="PROT_AREA_END2" description="Bank 2 highest PCROP protected address" />
      <BitField start="31" size="1" name="DMEP2" description="Bank 2 PCROP protected erase enable option status bit" />
    </Register>
    <Register start="+0x2C" size="0" name="PRAR_PRG2" access="Read/Write" description="FLASH protection address for bank 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="PROT_AREA_START2" description="Bank 2 lowest PCROP protected address configuration" />
      <BitField start="16" size="12" name="PROT_AREA_END2" description="Bank 2 highest PCROP protected address configuration" />
      <BitField start="31" size="1" name="DMEP2" description="Bank 2 PCROP protected erase enable option configuration bit" />
    </Register>
    <Register start="+0x130" size="0" name="SCAR_CUR2" access="Read/Write" description="FLASH secure address for bank 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="SEC_AREA_START2" description="Bank 2 lowest secure protected address" />
      <BitField start="16" size="12" name="SEC_AREA_END2" description="Bank 2 highest secure protected address" />
      <BitField start="31" size="1" name="DMES2" description="Bank 2 secure protected erase enable option status bit" />
    </Register>
    <Register start="+0x134" size="0" name="SCAR_PRG2" access="Read/Write" description="FLASH secure address for bank 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="SEC_AREA_START2" description="Bank 2 lowest secure protected address configuration" />
      <BitField start="16" size="12" name="SEC_AREA_END2" description="Bank 2 highest secure protected address configuration" />
      <BitField start="31" size="1" name="DMES2" description="Bank 2 secure protected erase enable option configuration bit" />
    </Register>
    <Register start="+0x138" size="0" name="WPSN_CUR2R" access="ReadOnly" description="FLASH write sector protection for bank 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WRPSn2" description="Bank 2 sector write protection option status byte" />
    </Register>
    <Register start="+0x13C" size="0" name="WPSN_PRG2R" access="Read/Write" description="FLASH write sector protection for bank 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WRPSn2" description="Bank 2 sector write protection configuration byte" />
    </Register>
    <Register start="+0x150" size="0" name="CRCCR2" access="Read/Write" description="FLASH CRC control register for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="CRC_SECT" description="Bank 2 CRC sector number" />
      <BitField start="7" size="1" name="ALL_BANK" description="Bank 2 CRC select bit" />
      <BitField start="8" size="1" name="CRC_BY_SECT" description="Bank 2 CRC sector mode select bit" />
      <BitField start="9" size="1" name="ADD_SECT" description="Bank 2 CRC sector select bit" />
      <BitField start="10" size="1" name="CLEAN_SECT" description="Bank 2 CRC sector list clear bit" />
      <BitField start="16" size="1" name="START_CRC" description="Bank 2 CRC start bit" />
      <BitField start="17" size="1" name="CLEAN_CRC" description="Bank 2 CRC clear bit" />
      <BitField start="20" size="2" name="CRC_BURST" description="Bank 2 CRC burst size" />
    </Register>
    <Register start="+0x154" size="0" name="CRCSADD2R" access="Read/Write" description="FLASH CRC start address register for bank 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRC_START_ADDR" description="CRC start address on bank 2" />
    </Register>
    <Register start="+0x158" size="0" name="CRCEADD2R" access="Read/Write" description="FLASH CRC end address register for bank 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRC_END_ADDR" description="CRC end address on bank 2" />
    </Register>
    <Register start="+0x160" size="0" name="ECC_FA2R" access="ReadOnly" description="FLASH ECC fail address for bank 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="FAIL_ECC_ADDR2" description="Bank 2 ECC error address" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOA" start="0x58020000" description="GPIO">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOB" start="0x58020400" description="GPIO">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOC" start="0x58020800" description="GPIO">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOD" start="0x58020C00" description="GPIO">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOE" start="0x58021000" description="GPIO">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOF" start="0x58021400" description="GPIO">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOG" start="0x58021800" description="GPIO">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOH" start="0x58021C00" description="GPIO">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOI" start="0x58022000" description="GPIO">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOJ" start="0x58022400" description="GPIO">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOK" start="0x58022800" description="GPIO">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="HASH" start="0x48021400" description="Hash processor">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="INIT" description="Initialize message digest calculation" />
      <BitField start="3" size="1" name="DMAE" description="DMA enable" />
      <BitField start="4" size="2" name="DATATYPE" description="Data type selection" />
      <BitField start="6" size="1" name="MODE" description="Mode selection" />
      <BitField start="7" size="1" name="ALGO0" description="Algorithm selection" />
      <BitField start="8" size="4" name="NBW" description="Number of words already pushed" />
      <BitField start="12" size="1" name="DINNE" description="DIN not empty" />
      <BitField start="13" size="1" name="MDMAT" description="Multiple DMA Transfers" />
      <BitField start="16" size="1" name="LKEY" description="Long key selection" />
      <BitField start="18" size="1" name="ALGO1" description="ALGO" />
    </Register>
    <Register start="+0x4" size="0" name="DIN" access="Read/Write" description="data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATAIN" description="Data input" />
    </Register>
    <Register start="+0x8" size="0" name="STR" access="Read/Write" description="start register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="NBLW" description="Number of valid bits in the last word of the message" />
      <BitField start="8" size="1" name="DCAL" description="Digest calculation" />
    </Register>
    <Register start="+0xC" size="0" name="HR0" access="ReadOnly" description="digest registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H0" description="H0" />
    </Register>
    <Register start="+0x10" size="0" name="HR1" access="ReadOnly" description="digest registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H1" description="H1" />
    </Register>
    <Register start="+0x14" size="0" name="HR2" access="ReadOnly" description="digest registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H2" description="H2" />
    </Register>
    <Register start="+0x18" size="0" name="HR3" access="ReadOnly" description="digest registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H3" description="H3" />
    </Register>
    <Register start="+0x1C" size="0" name="HR4" access="ReadOnly" description="digest registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H4" description="H4" />
    </Register>
    <Register start="+0x20" size="0" name="IMR" access="Read/Write" description="interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DINIE" description="Data input interrupt enable" />
      <BitField start="1" size="1" name="DCIE" description="Digest calculation completion interrupt enable" />
    </Register>
    <Register start="+0x24" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DINIS" description="Data input interrupt status" />
      <BitField start="1" size="1" name="DCIS" description="Digest calculation completion interrupt status" />
      <BitField start="2" size="1" name="DMAS" description="DMA Status" />
      <BitField start="3" size="1" name="BUSY" description="Busy bit" />
    </Register>
    <Register start="+0xF8" size="0" name="CSR0" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR0" description="CSR0" />
    </Register>
    <Register start="+0xFC" size="0" name="CSR1" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR1" description="CSR1" />
    </Register>
    <Register start="+0x100" size="0" name="CSR2" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR2" description="CSR2" />
    </Register>
    <Register start="+0x104" size="0" name="CSR3" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR3" description="CSR3" />
    </Register>
    <Register start="+0x108" size="0" name="CSR4" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR4" description="CSR4" />
    </Register>
    <Register start="+0x10C" size="0" name="CSR5" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR5" description="CSR5" />
    </Register>
    <Register start="+0x110" size="0" name="CSR6" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR6" description="CSR6" />
    </Register>
    <Register start="+0x114" size="0" name="CSR7" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR7" description="CSR7" />
    </Register>
    <Register start="+0x118" size="0" name="CSR8" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR8" description="CSR8" />
    </Register>
    <Register start="+0x11C" size="0" name="CSR9" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR9" description="CSR9" />
    </Register>
    <Register start="+0x120" size="0" name="CSR10" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR10" description="CSR10" />
    </Register>
    <Register start="+0x124" size="0" name="CSR11" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR11" description="CSR11" />
    </Register>
    <Register start="+0x128" size="0" name="CSR12" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR12" description="CSR12" />
    </Register>
    <Register start="+0x12C" size="0" name="CSR13" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR13" description="CSR13" />
    </Register>
    <Register start="+0x130" size="0" name="CSR14" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR14" description="CSR14" />
    </Register>
    <Register start="+0x134" size="0" name="CSR15" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR15" description="CSR15" />
    </Register>
    <Register start="+0x138" size="0" name="CSR16" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR16" description="CSR16" />
    </Register>
    <Register start="+0x13C" size="0" name="CSR17" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR17" description="CSR17" />
    </Register>
    <Register start="+0x140" size="0" name="CSR18" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR18" description="CSR18" />
    </Register>
    <Register start="+0x144" size="0" name="CSR19" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR19" description="CSR19" />
    </Register>
    <Register start="+0x148" size="0" name="CSR20" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR20" description="CSR20" />
    </Register>
    <Register start="+0x14C" size="0" name="CSR21" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR21" description="CSR21" />
    </Register>
    <Register start="+0x150" size="0" name="CSR22" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR22" description="CSR22" />
    </Register>
    <Register start="+0x154" size="0" name="CSR23" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR23" description="CSR23" />
    </Register>
    <Register start="+0x158" size="0" name="CSR24" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR24" description="CSR24" />
    </Register>
    <Register start="+0x15C" size="0" name="CSR25" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR25" description="CSR25" />
    </Register>
    <Register start="+0x160" size="0" name="CSR26" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR26" description="CSR26" />
    </Register>
    <Register start="+0x164" size="0" name="CSR27" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR27" description="CSR27" />
    </Register>
    <Register start="+0x168" size="0" name="CSR28" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR28" description="CSR28" />
    </Register>
    <Register start="+0x16C" size="0" name="CSR29" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR29" description="CSR29" />
    </Register>
    <Register start="+0x170" size="0" name="CSR30" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR30" description="CSR30" />
    </Register>
    <Register start="+0x174" size="0" name="CSR31" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR31" description="CSR31" />
    </Register>
    <Register start="+0x178" size="0" name="CSR32" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR32" description="CSR32" />
    </Register>
    <Register start="+0x17C" size="0" name="CSR33" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR33" description="CSR33" />
    </Register>
    <Register start="+0x180" size="0" name="CSR34" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR34" description="CSR34" />
    </Register>
    <Register start="+0x184" size="0" name="CSR35" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR35" description="CSR35" />
    </Register>
    <Register start="+0x188" size="0" name="CSR36" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR36" description="CSR36" />
    </Register>
    <Register start="+0x18C" size="0" name="CSR37" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR37" description="CSR37" />
    </Register>
    <Register start="+0x190" size="0" name="CSR38" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR38" description="CSR38" />
    </Register>
    <Register start="+0x194" size="0" name="CSR39" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR39" description="CSR39" />
    </Register>
    <Register start="+0x198" size="0" name="CSR40" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR40" description="CSR40" />
    </Register>
    <Register start="+0x19C" size="0" name="CSR41" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR41" description="CSR41" />
    </Register>
    <Register start="+0x1A0" size="0" name="CSR42" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR42" description="CSR42" />
    </Register>
    <Register start="+0x1A4" size="0" name="CSR43" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR43" description="CSR43" />
    </Register>
    <Register start="+0x1A8" size="0" name="CSR44" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR44" description="CSR44" />
    </Register>
    <Register start="+0x1AC" size="0" name="CSR45" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR45" description="CSR45" />
    </Register>
    <Register start="+0x1B0" size="0" name="CSR46" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR46" description="CSR46" />
    </Register>
    <Register start="+0x1B4" size="0" name="CSR47" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR47" description="CSR47" />
    </Register>
    <Register start="+0x1B8" size="0" name="CSR48" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR48" description="CSR48" />
    </Register>
    <Register start="+0x1BC" size="0" name="CSR49" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR49" description="CSR49" />
    </Register>
    <Register start="+0x1C0" size="0" name="CSR50" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR50" description="CSR50" />
    </Register>
    <Register start="+0x1C4" size="0" name="CSR51" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR51" description="CSR51" />
    </Register>
    <Register start="+0x1C8" size="0" name="CSR52" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR52" description="CSR52" />
    </Register>
    <Register start="+0x1CC" size="0" name="CSR53" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR53" description="CSR53" />
    </Register>
    <Register start="+0x310" size="0" name="HASH_HR0" access="ReadOnly" description="HASH digest register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H0" description="H0" />
    </Register>
    <Register start="+0x314" size="0" name="HASH_HR1" access="ReadOnly" description="read-only" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H1" description="H1" />
    </Register>
    <Register start="+0x318" size="0" name="HASH_HR2" access="ReadOnly" description="read-only" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H2" description="H2" />
    </Register>
    <Register start="+0x31C" size="0" name="HASH_HR3" access="ReadOnly" description="read-only" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H3" description="H3" />
    </Register>
    <Register start="+0x320" size="0" name="HASH_HR4" access="ReadOnly" description="read-only" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H4" description="H4" />
    </Register>
    <Register start="+0x324" size="0" name="HASH_HR5" access="ReadOnly" description="read-only" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H5" description="H5" />
    </Register>
    <Register start="+0x328" size="0" name="HASH_HR6" access="ReadOnly" description="read-only" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H6" description="H6" />
    </Register>
    <Register start="+0x32C" size="0" name="HASH_HR7" access="ReadOnly" description="read-only" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H7" description="H7" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="HRTIM_Common" start="0x40017780" description="High Resolution Timer: Common functions">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control Register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MUDIS" description="Master Update Disable" />
      <BitField start="1" size="1" name="TAUDIS" description="Timer A Update Disable" />
      <BitField start="2" size="1" name="TBUDIS" description="Timer B Update Disable" />
      <BitField start="3" size="1" name="TCUDIS" description="Timer C Update Disable" />
      <BitField start="4" size="1" name="TDUDIS" description="Timer D Update Disable" />
      <BitField start="5" size="1" name="TEUDIS" description="Timer E Update Disable" />
      <BitField start="16" size="3" name="AD1USRC" description="ADC Trigger 1 Update Source" />
      <BitField start="19" size="3" name="AD2USRC" description="ADC Trigger 2 Update Source" />
      <BitField start="22" size="3" name="AD3USRC" description="ADC Trigger 3 Update Source" />
      <BitField start="25" size="3" name="AD4USRC" description="ADC Trigger 4 Update Source" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control Register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MSWU" description="Master Timer Software update" />
      <BitField start="1" size="1" name="TASWU" description="Timer A Software update" />
      <BitField start="2" size="1" name="TBSWU" description="Timer B Software Update" />
      <BitField start="3" size="1" name="TCSWU" description="Timer C Software Update" />
      <BitField start="4" size="1" name="TDSWU" description="Timer D Software Update" />
      <BitField start="5" size="1" name="TESWU" description="Timer E Software Update" />
      <BitField start="8" size="1" name="MRST" description="Master Counter software reset" />
      <BitField start="9" size="1" name="TARST" description="Timer A counter software reset" />
      <BitField start="10" size="1" name="TBRST" description="Timer B counter software reset" />
      <BitField start="11" size="1" name="TCRST" description="Timer C counter software reset" />
      <BitField start="12" size="1" name="TDRST" description="Timer D counter software reset" />
      <BitField start="13" size="1" name="TERST" description="Timer E counter software reset" />
    </Register>
    <Register start="+0x8" size="0" name="ISR" access="Read/Write" description="Interrupt Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT1" description="Fault 1 Interrupt Flag" />
      <BitField start="1" size="1" name="FLT2" description="Fault 2 Interrupt Flag" />
      <BitField start="2" size="1" name="FLT3" description="Fault 3 Interrupt Flag" />
      <BitField start="3" size="1" name="FLT4" description="Fault 4 Interrupt Flag" />
      <BitField start="4" size="1" name="FLT5" description="Fault 5 Interrupt Flag" />
      <BitField start="5" size="1" name="SYSFLT" description="System Fault Interrupt Flag" />
      <BitField start="16" size="1" name="DLLRDY" description="DLL Ready Interrupt Flag" />
      <BitField start="17" size="1" name="BMPER" description="Burst mode Period Interrupt Flag" />
    </Register>
    <Register start="+0xC" size="0" name="ICR" access="Read/Write" description="Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT1C" description="Fault 1 Interrupt Flag Clear" />
      <BitField start="1" size="1" name="FLT2C" description="Fault 2 Interrupt Flag Clear" />
      <BitField start="2" size="1" name="FLT3C" description="Fault 3 Interrupt Flag Clear" />
      <BitField start="3" size="1" name="FLT4C" description="Fault 4 Interrupt Flag Clear" />
      <BitField start="4" size="1" name="FLT5C" description="Fault 5 Interrupt Flag Clear" />
      <BitField start="5" size="1" name="SYSFLTC" description="System Fault Interrupt Flag Clear" />
      <BitField start="16" size="1" name="DLLRDYC" description="DLL Ready Interrupt flag Clear" />
      <BitField start="17" size="1" name="BMPERC" description="Burst mode period flag Clear" />
    </Register>
    <Register start="+0x10" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT1IE" description="Fault 1 Interrupt Enable" />
      <BitField start="1" size="1" name="FLT2IE" description="Fault 2 Interrupt Enable" />
      <BitField start="2" size="1" name="FLT3IE" description="Fault 3 Interrupt Enable" />
      <BitField start="3" size="1" name="FLT4IE" description="Fault 4 Interrupt Enable" />
      <BitField start="4" size="1" name="FLT5IE" description="Fault 5 Interrupt Enable" />
      <BitField start="5" size="1" name="SYSFLTE" description="System Fault Interrupt Enable" />
      <BitField start="16" size="1" name="DLLRDYIE" description="DLL Ready Interrupt Enable" />
      <BitField start="17" size="1" name="BMPERIE" description="Burst mode period Interrupt Enable" />
    </Register>
    <Register start="+0x14" size="0" name="OENR" access="WriteOnly" description="Output Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TA1OEN" description="Timer A Output 1 Enable" />
      <BitField start="1" size="1" name="TA2OEN" description="Timer A Output 2 Enable" />
      <BitField start="2" size="1" name="TB1OEN" description="Timer B Output 1 Enable" />
      <BitField start="3" size="1" name="TB2OEN" description="Timer B Output 2 Enable" />
      <BitField start="4" size="1" name="TC1OEN" description="Timer C Output 1 Enable" />
      <BitField start="5" size="1" name="TC2OEN" description="Timer C Output 2 Enable" />
      <BitField start="6" size="1" name="TD1OEN" description="Timer D Output 1 Enable" />
      <BitField start="7" size="1" name="TD2OEN" description="Timer D Output 2 Enable" />
      <BitField start="8" size="1" name="TE1OEN" description="Timer E Output 1 Enable" />
      <BitField start="9" size="1" name="TE2OEN" description="Timer E Output 2 Enable" />
    </Register>
    <Register start="+0x18" size="0" name="DISR" access="Read/Write" description="DISR" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TA1ODIS" description="TA1ODIS" />
      <BitField start="1" size="1" name="TA2ODIS" description="TA2ODIS" />
      <BitField start="2" size="1" name="TB1ODIS" description="TB1ODIS" />
      <BitField start="3" size="1" name="TB2ODIS" description="TB2ODIS" />
      <BitField start="4" size="1" name="TC1ODIS" description="TC1ODIS" />
      <BitField start="5" size="1" name="TC2ODIS" description="TC2ODIS" />
      <BitField start="6" size="1" name="TD1ODIS" description="TD1ODIS" />
      <BitField start="7" size="1" name="TD2ODIS" description="TD2ODIS" />
      <BitField start="8" size="1" name="TE1ODIS" description="TE1ODIS" />
      <BitField start="9" size="1" name="TE2ODIS" description="TE2ODIS" />
    </Register>
    <Register start="+0x1C" size="0" name="ODSR" access="ReadOnly" description="Output Disable Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TA1ODS" description="Timer A Output 1 disable status" />
      <BitField start="1" size="1" name="TA2ODS" description="Timer A Output 2 disable status" />
      <BitField start="2" size="1" name="TB1ODS" description="Timer B Output 1 disable status" />
      <BitField start="3" size="1" name="TB2ODS" description="Timer B Output 2 disable status" />
      <BitField start="4" size="1" name="TC1ODS" description="Timer C Output 1 disable status" />
      <BitField start="5" size="1" name="TC2ODS" description="Timer C Output 2 disable status" />
      <BitField start="6" size="1" name="TD1ODS" description="Timer D Output 1 disable status" />
      <BitField start="7" size="1" name="TD2ODS" description="Timer D Output 2 disable status" />
      <BitField start="8" size="1" name="TE1ODS" description="Timer E Output 1 disable status" />
      <BitField start="9" size="1" name="TE2ODS" description="Timer E Output 2 disable status" />
    </Register>
    <Register start="+0x20" size="0" name="BMCR" access="Read/Write" description="Burst Mode Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BME" description="Burst Mode enable" />
      <BitField start="1" size="1" name="BMOM" description="Burst Mode operating mode" />
      <BitField start="2" size="4" name="BMCLK" description="Burst Mode Clock source" />
      <BitField start="6" size="4" name="BMPRSC" description="Burst Mode Prescaler" />
      <BitField start="10" size="1" name="BMPREN" description="Burst Mode Preload Enable" />
      <BitField start="16" size="1" name="MTBM" description="Master Timer Burst Mode" />
      <BitField start="17" size="1" name="TABM" description="Timer A Burst Mode" />
      <BitField start="18" size="1" name="TBBM" description="Timer B Burst Mode" />
      <BitField start="19" size="1" name="TCBM" description="Timer C Burst Mode" />
      <BitField start="20" size="1" name="TDBM" description="Timer D Burst Mode" />
      <BitField start="21" size="1" name="TEBM" description="Timer E Burst Mode" />
      <BitField start="31" size="1" name="BMSTAT" description="Burst Mode Status" />
    </Register>
    <Register start="+0x24" size="0" name="BMTRG" access="Read/Write" description="BMTRG" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SW" description="SW" />
      <BitField start="1" size="1" name="MSTRST" description="MSTRST" />
      <BitField start="2" size="1" name="MSTREP" description="MSTREP" />
      <BitField start="3" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="4" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="5" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="6" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="7" size="1" name="TARST" description="TARST" />
      <BitField start="8" size="1" name="TAREP" description="TAREP" />
      <BitField start="9" size="1" name="TACMP1" description="TACMP1" />
      <BitField start="10" size="1" name="TACMP2" description="TACMP2" />
      <BitField start="11" size="1" name="TBRST" description="TBRST" />
      <BitField start="12" size="1" name="TBREP" description="TBREP" />
      <BitField start="13" size="1" name="TBCMP1" description="TBCMP1" />
      <BitField start="14" size="1" name="TBCMP2" description="TBCMP2" />
      <BitField start="15" size="1" name="TCRST" description="TCRST" />
      <BitField start="16" size="1" name="TCREP" description="TCREP" />
      <BitField start="17" size="1" name="TCCMP1" description="TCCMP1" />
      <BitField start="18" size="1" name="TCCMP2" description="TCCMP2" />
      <BitField start="19" size="1" name="TDRST" description="TDRST" />
      <BitField start="20" size="1" name="TDREP" description="TDREP" />
      <BitField start="21" size="1" name="TDCMP1" description="TDCMP1" />
      <BitField start="22" size="1" name="TDCMP2" description="TDCMP2" />
      <BitField start="23" size="1" name="TERST" description="TERST" />
      <BitField start="24" size="1" name="TEREP" description="TEREP" />
      <BitField start="25" size="1" name="TECMP1" description="TECMP1" />
      <BitField start="26" size="1" name="TECMP2" description="TECMP2" />
      <BitField start="31" size="1" name="OCHPEV" description="OCHPEV" />
    </Register>
    <Register start="+0x28" size="0" name="BMCMPR6" access="Read/Write" description="BMCMPR6" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="BMCMP" description="BMCMP" />
    </Register>
    <Register start="+0x2C" size="0" name="BMPER" access="Read/Write" description="Burst Mode Period Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="BMPER" description="Burst mode Period" />
    </Register>
    <Register start="+0x30" size="0" name="EECR1" access="Read/Write" description="Timer External Event Control Register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="EE1SRC" description="External Event 1 Source" />
      <BitField start="2" size="1" name="EE1POL" description="External Event 1 Polarity" />
      <BitField start="3" size="2" name="EE1SNS" description="External Event 1 Sensitivity" />
      <BitField start="5" size="1" name="EE1FAST" description="External Event 1 Fast mode" />
      <BitField start="6" size="2" name="EE2SRC" description="External Event 2 Source" />
      <BitField start="8" size="1" name="EE2POL" description="External Event 2 Polarity" />
      <BitField start="9" size="2" name="EE2SNS" description="External Event 2 Sensitivity" />
      <BitField start="11" size="1" name="EE2FAST" description="External Event 2 Fast mode" />
      <BitField start="12" size="2" name="EE3SRC" description="External Event 3 Source" />
      <BitField start="14" size="1" name="EE3POL" description="External Event 3 Polarity" />
      <BitField start="15" size="2" name="EE3SNS" description="External Event 3 Sensitivity" />
      <BitField start="17" size="1" name="EE3FAST" description="External Event 3 Fast mode" />
      <BitField start="18" size="2" name="EE4SRC" description="External Event 4 Source" />
      <BitField start="20" size="1" name="EE4POL" description="External Event 4 Polarity" />
      <BitField start="21" size="2" name="EE4SNS" description="External Event 4 Sensitivity" />
      <BitField start="23" size="1" name="EE4FAST" description="External Event 4 Fast mode" />
      <BitField start="24" size="2" name="EE5SRC" description="External Event 5 Source" />
      <BitField start="26" size="1" name="EE5POL" description="External Event 5 Polarity" />
      <BitField start="27" size="2" name="EE5SNS" description="External Event 5 Sensitivity" />
      <BitField start="29" size="1" name="EE5FAST" description="External Event 5 Fast mode" />
    </Register>
    <Register start="+0x34" size="0" name="EECR2" access="Read/Write" description="Timer External Event Control Register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="EE6SRC" description="External Event 6 Source" />
      <BitField start="2" size="1" name="EE6POL" description="External Event 6 Polarity" />
      <BitField start="3" size="2" name="EE6SNS" description="External Event 6 Sensitivity" />
      <BitField start="6" size="2" name="EE7SRC" description="External Event 7 Source" />
      <BitField start="8" size="1" name="EE7POL" description="External Event 7 Polarity" />
      <BitField start="9" size="2" name="EE7SNS" description="External Event 7 Sensitivity" />
      <BitField start="12" size="2" name="EE8SRC" description="External Event 8 Source" />
      <BitField start="14" size="1" name="EE8POL" description="External Event 8 Polarity" />
      <BitField start="15" size="2" name="EE8SNS" description="External Event 8 Sensitivity" />
      <BitField start="18" size="2" name="EE9SRC" description="External Event 9 Source" />
      <BitField start="20" size="1" name="EE9POL" description="External Event 9 Polarity" />
      <BitField start="21" size="2" name="EE9SNS" description="External Event 9 Sensitivity" />
      <BitField start="24" size="2" name="EE10SRC" description="External Event 10 Source" />
      <BitField start="26" size="1" name="EE10POL" description="External Event 10 Polarity" />
      <BitField start="27" size="2" name="EE10SNS" description="External Event 10 Sensitivity" />
    </Register>
    <Register start="+0x38" size="0" name="EECR3" access="Read/Write" description="Timer External Event Control Register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="EE6SRC" description="EE6SRC" />
      <BitField start="2" size="1" name="EE6POL" description="EE6POL" />
      <BitField start="3" size="2" name="EE6SNS" description="EE6SNS" />
      <BitField start="6" size="2" name="EE7SRC" description="EE7SRC" />
      <BitField start="8" size="1" name="EE7POL" description="EE7POL" />
      <BitField start="9" size="2" name="EE7SNS" description="EE7SNS" />
      <BitField start="12" size="2" name="EE8SRC" description="EE8SRC" />
      <BitField start="14" size="1" name="EE8POL" description="EE8POL" />
      <BitField start="15" size="2" name="EE8SNS" description="EE8SNS" />
      <BitField start="18" size="2" name="EE9SRC" description="EE9SRC" />
      <BitField start="20" size="1" name="EE9POL" description="EE9POL" />
      <BitField start="21" size="2" name="EE9SNS" description="EE9SNS" />
      <BitField start="24" size="2" name="EE10SRC" description="EE10SRC" />
      <BitField start="26" size="1" name="EE10POL" description="EE10POL" />
      <BitField start="27" size="2" name="EE10SNS" description="EE10SNS" />
    </Register>
    <Register start="+0x3C" size="0" name="ADC1R" access="Read/Write" description="ADC Trigger 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="AD1MC1" description="ADC trigger 1 on Master Compare 1" />
      <BitField start="1" size="1" name="AD1MC2" description="ADC trigger 1 on Master Compare 2" />
      <BitField start="2" size="1" name="AD1MC3" description="ADC trigger 1 on Master Compare 3" />
      <BitField start="3" size="1" name="AD1MC4" description="ADC trigger 1 on Master Compare 4" />
      <BitField start="4" size="1" name="AD1MPER" description="ADC trigger 1 on Master Period" />
      <BitField start="5" size="1" name="AD1EEV1" description="ADC trigger 1 on External Event 1" />
      <BitField start="6" size="1" name="AD1EEV2" description="ADC trigger 1 on External Event 2" />
      <BitField start="7" size="1" name="AD1EEV3" description="ADC trigger 1 on External Event 3" />
      <BitField start="8" size="1" name="AD1EEV4" description="ADC trigger 1 on External Event 4" />
      <BitField start="9" size="1" name="AD1EEV5" description="ADC trigger 1 on External Event 5" />
      <BitField start="10" size="1" name="AD1TAC2" description="ADC trigger 1 on Timer A compare 2" />
      <BitField start="11" size="1" name="AD1TAC3" description="ADC trigger 1 on Timer A compare 3" />
      <BitField start="12" size="1" name="AD1TAC4" description="ADC trigger 1 on Timer A compare 4" />
      <BitField start="13" size="1" name="AD1TAPER" description="ADC trigger 1 on Timer A Period" />
      <BitField start="14" size="1" name="AD1TARST" description="ADC trigger 1 on Timer A Reset" />
      <BitField start="15" size="1" name="AD1TBC2" description="ADC trigger 1 on Timer B compare 2" />
      <BitField start="16" size="1" name="AD1TBC3" description="ADC trigger 1 on Timer B compare 3" />
      <BitField start="17" size="1" name="AD1TBC4" description="ADC trigger 1 on Timer B compare 4" />
      <BitField start="18" size="1" name="AD1TBPER" description="ADC trigger 1 on Timer B Period" />
      <BitField start="19" size="1" name="AD1TBRST" description="ADC trigger 1 on Timer B Reset" />
      <BitField start="20" size="1" name="AD1TCC2" description="ADC trigger 1 on Timer C compare 2" />
      <BitField start="21" size="1" name="AD1TCC3" description="ADC trigger 1 on Timer C compare 3" />
      <BitField start="22" size="1" name="AD1TCC4" description="ADC trigger 1 on Timer C compare 4" />
      <BitField start="23" size="1" name="AD1TCPER" description="ADC trigger 1 on Timer C Period" />
      <BitField start="24" size="1" name="AD1TDC2" description="ADC trigger 1 on Timer D compare 2" />
      <BitField start="25" size="1" name="AD1TDC3" description="ADC trigger 1 on Timer D compare 3" />
      <BitField start="26" size="1" name="AD1TDC4" description="ADC trigger 1 on Timer D compare 4" />
      <BitField start="27" size="1" name="AD1TDPER" description="ADC trigger 1 on Timer D Period" />
      <BitField start="28" size="1" name="AD1TEC2" description="ADC trigger 1 on Timer E compare 2" />
      <BitField start="29" size="1" name="AD1TEC3" description="ADC trigger 1 on Timer E compare 3" />
      <BitField start="30" size="1" name="AD1TEC4" description="ADC trigger 1 on Timer E compare 4" />
      <BitField start="31" size="1" name="AD1TEPER" description="ADC trigger 1 on Timer E Period" />
    </Register>
    <Register start="+0x40" size="0" name="ADC2R" access="Read/Write" description="ADC Trigger 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="AD2MC1" description="ADC trigger 2 on Master Compare 1" />
      <BitField start="1" size="1" name="AD2MC2" description="ADC trigger 2 on Master Compare 2" />
      <BitField start="2" size="1" name="AD2MC3" description="ADC trigger 2 on Master Compare 3" />
      <BitField start="3" size="1" name="AD2MC4" description="ADC trigger 2 on Master Compare 4" />
      <BitField start="4" size="1" name="AD2MPER" description="ADC trigger 2 on Master Period" />
      <BitField start="5" size="1" name="AD2EEV6" description="ADC trigger 2 on External Event 6" />
      <BitField start="6" size="1" name="AD2EEV7" description="ADC trigger 2 on External Event 7" />
      <BitField start="7" size="1" name="AD2EEV8" description="ADC trigger 2 on External Event 8" />
      <BitField start="8" size="1" name="AD2EEV9" description="ADC trigger 2 on External Event 9" />
      <BitField start="9" size="1" name="AD2EEV10" description="ADC trigger 2 on External Event 10" />
      <BitField start="10" size="1" name="AD2TAC2" description="ADC trigger 2 on Timer A compare 2" />
      <BitField start="11" size="1" name="AD2TAC3" description="ADC trigger 2 on Timer A compare 3" />
      <BitField start="12" size="1" name="AD2TAC4" description="ADC trigger 2 on Timer A compare 4" />
      <BitField start="13" size="1" name="AD2TAPER" description="ADC trigger 2 on Timer A Period" />
      <BitField start="14" size="1" name="AD2TBC2" description="ADC trigger 2 on Timer B compare 2" />
      <BitField start="15" size="1" name="AD2TBC3" description="ADC trigger 2 on Timer B compare 3" />
      <BitField start="16" size="1" name="AD2TBC4" description="ADC trigger 2 on Timer B compare 4" />
      <BitField start="17" size="1" name="AD2TBPER" description="ADC trigger 2 on Timer B Period" />
      <BitField start="18" size="1" name="AD2TCC2" description="ADC trigger 2 on Timer C compare 2" />
      <BitField start="19" size="1" name="AD2TCC3" description="ADC trigger 2 on Timer C compare 3" />
      <BitField start="20" size="1" name="AD2TCC4" description="ADC trigger 2 on Timer C compare 4" />
      <BitField start="21" size="1" name="AD2TCPER" description="ADC trigger 2 on Timer C Period" />
      <BitField start="22" size="1" name="AD2TCRST" description="ADC trigger 2 on Timer C Reset" />
      <BitField start="23" size="1" name="AD2TDC2" description="ADC trigger 2 on Timer D compare 2" />
      <BitField start="24" size="1" name="AD2TDC3" description="ADC trigger 2 on Timer D compare 3" />
      <BitField start="25" size="1" name="AD2TDC4" description="ADC trigger 2 on Timer D compare 4" />
      <BitField start="26" size="1" name="AD2TDPER" description="ADC trigger 2 on Timer D Period" />
      <BitField start="27" size="1" name="AD2TDRST" description="ADC trigger 2 on Timer D Reset" />
      <BitField start="28" size="1" name="AD2TEC2" description="ADC trigger 2 on Timer E compare 2" />
      <BitField start="29" size="1" name="AD2TEC3" description="ADC trigger 2 on Timer E compare 3" />
      <BitField start="30" size="1" name="AD2TEC4" description="ADC trigger 2 on Timer E compare 4" />
      <BitField start="31" size="1" name="AD2TERST" description="ADC trigger 2 on Timer E Reset" />
    </Register>
    <Register start="+0x44" size="0" name="ADC3R" access="Read/Write" description="ADC Trigger 3 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="AD1MC1" description="AD1MC1" />
      <BitField start="1" size="1" name="AD1MC2" description="AD1MC2" />
      <BitField start="2" size="1" name="AD1MC3" description="AD1MC3" />
      <BitField start="3" size="1" name="AD1MC4" description="AD1MC4" />
      <BitField start="4" size="1" name="AD1MPER" description="AD1MPER" />
      <BitField start="5" size="1" name="AD1EEV1" description="AD1EEV1" />
      <BitField start="6" size="1" name="AD1EEV2" description="AD1EEV2" />
      <BitField start="7" size="1" name="AD1EEV3" description="AD1EEV3" />
      <BitField start="8" size="1" name="AD1EEV4" description="AD1EEV4" />
      <BitField start="9" size="1" name="AD1EEV5" description="AD1EEV5" />
      <BitField start="10" size="1" name="AD1TAC2" description="AD1TAC2" />
      <BitField start="11" size="1" name="AD1TAC3" description="AD1TAC3" />
      <BitField start="12" size="1" name="AD1TAC4" description="AD1TAC4" />
      <BitField start="13" size="1" name="AD1TAPER" description="AD1TAPER" />
      <BitField start="14" size="1" name="AD1TARST" description="AD1TARST" />
      <BitField start="15" size="1" name="AD1TBC2" description="AD1TBC2" />
      <BitField start="16" size="1" name="AD1TBC3" description="AD1TBC3" />
      <BitField start="17" size="1" name="AD1TBC4" description="AD1TBC4" />
      <BitField start="18" size="1" name="AD1TBPER" description="AD1TBPER" />
      <BitField start="19" size="1" name="AD1TBRST" description="AD1TBRST" />
      <BitField start="20" size="1" name="AD1TCC2" description="AD1TCC2" />
      <BitField start="21" size="1" name="AD1TCC3" description="AD1TCC3" />
      <BitField start="22" size="1" name="AD1TCC4" description="AD1TCC4" />
      <BitField start="23" size="1" name="AD1TCPER" description="AD1TCPER" />
      <BitField start="24" size="1" name="AD1TDC2" description="AD1TDC2" />
      <BitField start="25" size="1" name="AD1TDC3" description="AD1TDC3" />
      <BitField start="26" size="1" name="AD1TDC4" description="AD1TDC4" />
      <BitField start="27" size="1" name="AD1TDPER" description="AD1TDPER" />
      <BitField start="28" size="1" name="AD1TEC2" description="AD1TEC2" />
      <BitField start="29" size="1" name="AD1TEC3" description="AD1TEC3" />
      <BitField start="30" size="1" name="AD1TEC4" description="AD1TEC4" />
      <BitField start="31" size="1" name="AD1TEPER" description="AD1TEPER" />
    </Register>
    <Register start="+0x48" size="0" name="ADC4R" access="Read/Write" description="ADC Trigger 4 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="AD2MC1" description="AD2MC1" />
      <BitField start="1" size="1" name="AD2MC2" description="AD2MC2" />
      <BitField start="2" size="1" name="AD2MC3" description="AD2MC3" />
      <BitField start="3" size="1" name="AD2MC4" description="AD2MC4" />
      <BitField start="4" size="1" name="AD2MPER" description="AD2MPER" />
      <BitField start="5" size="1" name="AD2EEV6" description="AD2EEV6" />
      <BitField start="6" size="1" name="AD2EEV7" description="AD2EEV7" />
      <BitField start="7" size="1" name="AD2EEV8" description="AD2EEV8" />
      <BitField start="8" size="1" name="AD2EEV9" description="AD2EEV9" />
      <BitField start="9" size="1" name="AD2EEV10" description="AD2EEV10" />
      <BitField start="10" size="1" name="AD2TAC2" description="AD2TAC2" />
      <BitField start="11" size="1" name="AD2TAC3" description="AD2TAC3" />
      <BitField start="12" size="1" name="AD2TAC4" description="AD2TAC4" />
      <BitField start="13" size="1" name="AD2TAPER" description="AD2TAPER" />
      <BitField start="14" size="1" name="AD2TBC2" description="AD2TBC2" />
      <BitField start="15" size="1" name="AD2TBC3" description="AD2TBC3" />
      <BitField start="16" size="1" name="AD2TBC4" description="AD2TBC4" />
      <BitField start="17" size="1" name="AD2TBPER" description="AD2TBPER" />
      <BitField start="18" size="1" name="AD2TCC2" description="AD2TCC2" />
      <BitField start="19" size="1" name="AD2TCC3" description="AD2TCC3" />
      <BitField start="20" size="1" name="AD2TCC4" description="AD2TCC4" />
      <BitField start="21" size="1" name="AD2TCPER" description="AD2TCPER" />
      <BitField start="22" size="1" name="AD2TCRST" description="AD2TCRST" />
      <BitField start="23" size="1" name="AD2TDC2" description="AD2TDC2" />
      <BitField start="24" size="1" name="AD2TDC3" description="AD2TDC3" />
      <BitField start="25" size="1" name="AD2TDC4" description="AD2TDC4" />
      <BitField start="26" size="1" name="AD2TDPER" description="AD2TDPER" />
      <BitField start="27" size="1" name="AD2TDRST" description="AD2TDRST" />
      <BitField start="28" size="1" name="AD2TEC2" description="AD2TEC2" />
      <BitField start="29" size="1" name="AD2TEC3" description="AD2TEC3" />
      <BitField start="30" size="1" name="AD2TEC4" description="AD2TEC4" />
      <BitField start="31" size="1" name="AD2TERST" description="AD2TERST" />
    </Register>
    <Register start="+0x4C" size="0" name="DLLCR" access="Read/Write" description="DLL Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CAL" description="DLL Calibration Start" />
      <BitField start="1" size="1" name="CALEN" description="DLL Calibration Enable" />
      <BitField start="2" size="2" name="CALRTE" description="DLL Calibration rate" />
    </Register>
    <Register start="+0x50" size="0" name="FLTINR1" access="Read/Write" description="HRTIM Fault Input Register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT1E" description="FLT1E" />
      <BitField start="1" size="1" name="FLT1P" description="FLT1P" />
      <BitField start="2" size="1" name="FLT1SRC" description="FLT1SRC" />
      <BitField start="3" size="4" name="FLT1F" description="FLT1F" />
      <BitField start="7" size="1" name="FLT1LCK" description="FLT1LCK" />
      <BitField start="8" size="1" name="FLT2E" description="FLT2E" />
      <BitField start="9" size="1" name="FLT2P" description="FLT2P" />
      <BitField start="10" size="1" name="FLT2SRC" description="FLT2SRC" />
      <BitField start="11" size="4" name="FLT2F" description="FLT2F" />
      <BitField start="15" size="1" name="FLT2LCK" description="FLT2LCK" />
      <BitField start="16" size="1" name="FLT3E" description="FLT3E" />
      <BitField start="17" size="1" name="FLT3P" description="FLT3P" />
      <BitField start="18" size="1" name="FLT3SRC" description="FLT3SRC" />
      <BitField start="19" size="4" name="FLT3F" description="FLT3F" />
      <BitField start="23" size="1" name="FLT3LCK" description="FLT3LCK" />
      <BitField start="24" size="1" name="FLT4E" description="FLT4E" />
      <BitField start="25" size="1" name="FLT4P" description="FLT4P" />
      <BitField start="26" size="1" name="FLT4SRC" description="FLT4SRC" />
      <BitField start="27" size="4" name="FLT4F" description="FLT4F" />
      <BitField start="31" size="1" name="FLT4LCK" description="FLT4LCK" />
    </Register>
    <Register start="+0x54" size="0" name="FLTINR2" access="Read/Write" description="HRTIM Fault Input Register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT5E" description="FLT5E" />
      <BitField start="1" size="1" name="FLT5P" description="FLT5P" />
      <BitField start="2" size="1" name="FLT5SRC" description="FLT5SRC" />
      <BitField start="3" size="4" name="FLT5F" description="FLT5F" />
      <BitField start="7" size="1" name="FLT5LCK" description="FLT5LCK" />
      <BitField start="24" size="2" name="FLTSD" description="FLTSD" />
    </Register>
    <Register start="+0x58" size="0" name="BDMUPDR" access="Read/Write" description="BDMUPDR" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MCR" description="MCR" />
      <BitField start="1" size="1" name="MICR" description="MICR" />
      <BitField start="2" size="1" name="MDIER" description="MDIER" />
      <BitField start="3" size="1" name="MCNT" description="MCNT" />
      <BitField start="4" size="1" name="MPER" description="MPER" />
      <BitField start="5" size="1" name="MREP" description="MREP" />
      <BitField start="6" size="1" name="MCMP1" description="MCMP1" />
      <BitField start="7" size="1" name="MCMP2" description="MCMP2" />
      <BitField start="8" size="1" name="MCMP3" description="MCMP3" />
      <BitField start="9" size="1" name="MCMP4" description="MCMP4" />
    </Register>
    <Register start="+0x5C" size="0" name="BDTxUPR" access="Read/Write" description="Burst DMA Timerx update Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIMxCR" description="HRTIM_TIMxCR register update enable" />
      <BitField start="1" size="1" name="TIMxICR" description="HRTIM_TIMxICR register update enable" />
      <BitField start="2" size="1" name="TIMxDIER" description="HRTIM_TIMxDIER register update enable" />
      <BitField start="3" size="1" name="TIMxCNT" description="HRTIM_CNTxR register update enable" />
      <BitField start="4" size="1" name="TIMxPER" description="HRTIM_PERxR register update enable" />
      <BitField start="5" size="1" name="TIMxREP" description="HRTIM_REPxR register update enable" />
      <BitField start="6" size="1" name="TIMxCMP1" description="HRTIM_CMP1xR register update enable" />
      <BitField start="7" size="1" name="TIMxCMP2" description="HRTIM_CMP2xR register update enable" />
      <BitField start="8" size="1" name="TIMxCMP3" description="HRTIM_CMP3xR register update enable" />
      <BitField start="9" size="1" name="TIMxCMP4" description="HRTIM_CMP4xR register update enable" />
      <BitField start="10" size="1" name="TIMx_DTxR" description="HRTIM_DTxR register update enable" />
      <BitField start="11" size="1" name="TIMxSET1R" description="HRTIM_SET1xR register update enable" />
      <BitField start="12" size="1" name="TIMxRST1R" description="HRTIM_RST1xR register update enable" />
      <BitField start="13" size="1" name="TIMxSET2R" description="HRTIM_SET2xR register update enable" />
      <BitField start="14" size="1" name="TIMxRST2R" description="HRTIM_RST2xR register update enable" />
      <BitField start="15" size="1" name="TIMxEEFR1" description="HRTIM_EEFxR1 register update enable" />
      <BitField start="16" size="1" name="TIMxEEFR2" description="HRTIM_EEFxR2 register update enable" />
      <BitField start="17" size="1" name="TIMxRSTR" description="HRTIM_RSTxR register update enable" />
      <BitField start="18" size="1" name="TIMxCHPR" description="HRTIM_CHPxR register update enable" />
      <BitField start="19" size="1" name="TIMxOUTR" description="HRTIM_OUTxR register update enable" />
      <BitField start="20" size="1" name="TIMxFLTR" description="HRTIM_FLTxR register update enable" />
    </Register>
    <Register start="+0x60" size="0" name="BDMADR" access="Read/Write" description="Burst DMA Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BDMADR" description="Burst DMA Data register" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="HRTIM_Master" start="0x40017400" description="High Resolution Timer: Master Timers">
    <Register start="+0x0" size="0" name="MCR" access="Read/Write" description="Master Timer Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="CK_PSC" description="HRTIM Master Clock prescaler" />
      <BitField start="3" size="1" name="CONT" description="Master Continuous mode" />
      <BitField start="4" size="1" name="RETRIG" description="Master Re-triggerable mode" />
      <BitField start="5" size="1" name="HALF" description="Half mode enable" />
      <BitField start="8" size="2" name="SYNC_IN" description="ynchronization input" />
      <BitField start="10" size="1" name="SYNCRSTM" description="Synchronization Resets Master" />
      <BitField start="11" size="1" name="SYNCSTRTM" description="Synchronization Starts Master" />
      <BitField start="12" size="2" name="SYNC_OUT" description="Synchronization output" />
      <BitField start="14" size="2" name="SYNC_SRC" description="Synchronization source" />
      <BitField start="16" size="1" name="MCEN" description="Master Counter enable" />
      <BitField start="17" size="1" name="TACEN" description="Timer A counter enable" />
      <BitField start="18" size="1" name="TBCEN" description="Timer B counter enable" />
      <BitField start="19" size="1" name="TCCEN" description="Timer C counter enable" />
      <BitField start="20" size="1" name="TDCEN" description="Timer D counter enable" />
      <BitField start="21" size="1" name="TECEN" description="Timer E counter enable" />
      <BitField start="25" size="2" name="DACSYNC" description="AC Synchronization" />
      <BitField start="27" size="1" name="PREEN" description="Preload enable" />
      <BitField start="29" size="1" name="MREPU" description="Master Timer Repetition update" />
      <BitField start="30" size="2" name="BRSTDMA" description="Burst DMA Update" />
    </Register>
    <Register start="+0x4" size="0" name="MISR" access="ReadOnly" description="Master Timer Interrupt Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MCMP1" description="Master Compare 1 Interrupt Flag" />
      <BitField start="1" size="1" name="MCMP2" description="Master Compare 2 Interrupt Flag" />
      <BitField start="2" size="1" name="MCMP3" description="Master Compare 3 Interrupt Flag" />
      <BitField start="3" size="1" name="MCMP4" description="Master Compare 4 Interrupt Flag" />
      <BitField start="4" size="1" name="MREP" description="Master Repetition Interrupt Flag" />
      <BitField start="5" size="1" name="SYNC" description="Sync Input Interrupt Flag" />
      <BitField start="6" size="1" name="MUPD" description="Master Update Interrupt Flag" />
    </Register>
    <Register start="+0x8" size="0" name="MICR" access="WriteOnly" description="Master Timer Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MCMP1C" description="Master Compare 1 Interrupt flag clear" />
      <BitField start="1" size="1" name="MCMP2C" description="Master Compare 2 Interrupt flag clear" />
      <BitField start="2" size="1" name="MCMP3C" description="Master Compare 3 Interrupt flag clear" />
      <BitField start="3" size="1" name="MCMP4C" description="Master Compare 4 Interrupt flag clear" />
      <BitField start="4" size="1" name="MREPC" description="Repetition Interrupt flag clear" />
      <BitField start="5" size="1" name="SYNCC" description="Sync Input Interrupt flag clear" />
      <BitField start="6" size="1" name="MUPDC" description="Master update Interrupt flag clear" />
    </Register>
    <Register start="+0xC" size="0" name="MDIER4" access="Read/Write" description="MDIER4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MCMP1IE" description="MCMP1IE" />
      <BitField start="1" size="1" name="MCMP2IE" description="MCMP2IE" />
      <BitField start="2" size="1" name="MCMP3IE" description="MCMP3IE" />
      <BitField start="3" size="1" name="MCMP4IE" description="MCMP4IE" />
      <BitField start="4" size="1" name="MREPIE" description="MREPIE" />
      <BitField start="5" size="1" name="SYNCIE" description="SYNCIE" />
      <BitField start="6" size="1" name="MUPDIE" description="MUPDIE" />
      <BitField start="16" size="1" name="MCMP1DE" description="MCMP1DE" />
      <BitField start="17" size="1" name="MCMP2DE" description="MCMP2DE" />
      <BitField start="18" size="1" name="MCMP3DE" description="MCMP3DE" />
      <BitField start="19" size="1" name="MCMP4DE" description="MCMP4DE" />
      <BitField start="20" size="1" name="MREPDE" description="MREPDE" />
      <BitField start="21" size="1" name="SYNCDE" description="SYNCDE" />
      <BitField start="22" size="1" name="MUPDDE" description="MUPDDE" />
    </Register>
    <Register start="+0x10" size="0" name="MCNTR" access="Read/Write" description="Master Timer Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MCNT" description="Counter value" />
    </Register>
    <Register start="+0x14" size="0" name="MPER" access="Read/Write" description="Master Timer Period Register" reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MPER" description="Master Timer Period value" />
    </Register>
    <Register start="+0x18" size="0" name="MREP" access="Read/Write" description="Master Timer Repetition Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MREP" description="Master Timer Repetition counter value" />
    </Register>
    <Register start="+0x1C" size="0" name="MCMP1R" access="Read/Write" description="Master Timer Compare 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MCMP1" description="Master Timer Compare 1 value" />
    </Register>
    <Register start="+0x24" size="0" name="MCMP2R" access="Read/Write" description="Master Timer Compare 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MCMP2" description="Master Timer Compare 2 value" />
    </Register>
    <Register start="+0x28" size="0" name="MCMP3R" access="Read/Write" description="Master Timer Compare 3 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MCMP3" description="Master Timer Compare 3 value" />
    </Register>
    <Register start="+0x2C" size="0" name="MCMP4R" access="Read/Write" description="Master Timer Compare 4 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MCMP4" description="Master Timer Compare 4 value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="HRTIM_TIMA" start="0x40017480" description="High Resolution Timer: TIMA">
    <Register start="+0x0" size="0" name="TIMACR" access="Read/Write" description="Timerx Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="CK_PSCx" description="HRTIM Timer x Clock prescaler" />
      <BitField start="3" size="1" name="CONT" description="Continuous mode" />
      <BitField start="4" size="1" name="RETRIG" description="Re-triggerable mode" />
      <BitField start="5" size="1" name="HALF" description="Half mode enable" />
      <BitField start="6" size="1" name="PSHPLL" description="Push-Pull mode enable" />
      <BitField start="10" size="1" name="SYNCRSTx" description="Synchronization Resets Timer x" />
      <BitField start="11" size="1" name="SYNCSTRTx" description="Synchronization Starts Timer x" />
      <BitField start="12" size="2" name="DELCMP2" description="Delayed CMP2 mode" />
      <BitField start="14" size="2" name="DELCMP4" description="Delayed CMP4 mode" />
      <BitField start="17" size="1" name="TxREPU" description="Timer x Repetition update" />
      <BitField start="18" size="1" name="TxRSTU" description="Timerx reset update" />
      <BitField start="20" size="1" name="TBU" description="TBU" />
      <BitField start="21" size="1" name="TCU" description="TCU" />
      <BitField start="22" size="1" name="TDU" description="TDU" />
      <BitField start="23" size="1" name="TEU" description="TEU" />
      <BitField start="24" size="1" name="MSTU" description="Master Timer update" />
      <BitField start="25" size="2" name="DACSYNC" description="AC Synchronization" />
      <BitField start="27" size="1" name="PREEN" description="Preload enable" />
      <BitField start="28" size="4" name="UPDGAT" description="Update Gating" />
    </Register>
    <Register start="+0x4" size="0" name="TIMAISR" access="ReadOnly" description="Timerx Interrupt Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMP1" description="Compare 1 Interrupt Flag" />
      <BitField start="1" size="1" name="CMP2" description="Compare 2 Interrupt Flag" />
      <BitField start="2" size="1" name="CMP3" description="Compare 3 Interrupt Flag" />
      <BitField start="3" size="1" name="CMP4" description="Compare 4 Interrupt Flag" />
      <BitField start="4" size="1" name="REP" description="Repetition Interrupt Flag" />
      <BitField start="6" size="1" name="UPD" description="Update Interrupt Flag" />
      <BitField start="7" size="1" name="CPT1" description="Capture1 Interrupt Flag" />
      <BitField start="8" size="1" name="CPT2" description="Capture2 Interrupt Flag" />
      <BitField start="9" size="1" name="SETx1" description="Output 1 Set Interrupt Flag" />
      <BitField start="10" size="1" name="RSTx1" description="Output 1 Reset Interrupt Flag" />
      <BitField start="11" size="1" name="SETx2" description="Output 2 Set Interrupt Flag" />
      <BitField start="12" size="1" name="RSTx2" description="Output 2 Reset Interrupt Flag" />
      <BitField start="13" size="1" name="RST" description="Reset Interrupt Flag" />
      <BitField start="14" size="1" name="DLYPRT" description="Delayed Protection Flag" />
      <BitField start="16" size="1" name="CPPSTAT" description="Current Push Pull Status" />
      <BitField start="17" size="1" name="IPPSTAT" description="Idle Push Pull Status" />
      <BitField start="18" size="1" name="O1STAT" description="Output 1 State" />
      <BitField start="19" size="1" name="O2STAT" description="Output 2 State" />
    </Register>
    <Register start="+0x8" size="0" name="TIMAICR" access="WriteOnly" description="Timerx Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMP1C" description="Compare 1 Interrupt flag Clear" />
      <BitField start="1" size="1" name="CMP2C" description="Compare 2 Interrupt flag Clear" />
      <BitField start="2" size="1" name="CMP3C" description="Compare 3 Interrupt flag Clear" />
      <BitField start="3" size="1" name="CMP4C" description="Compare 4 Interrupt flag Clear" />
      <BitField start="4" size="1" name="REPC" description="Repetition Interrupt flag Clear" />
      <BitField start="6" size="1" name="UPDC" description="Update Interrupt flag Clear" />
      <BitField start="7" size="1" name="CPT1C" description="Capture1 Interrupt flag Clear" />
      <BitField start="8" size="1" name="CPT2C" description="Capture2 Interrupt flag Clear" />
      <BitField start="9" size="1" name="SET1xC" description="Output 1 Set flag Clear" />
      <BitField start="10" size="1" name="RSTx1C" description="Output 1 Reset flag Clear" />
      <BitField start="11" size="1" name="SET2xC" description="Output 2 Set flag Clear" />
      <BitField start="12" size="1" name="RSTx2C" description="Output 2 Reset flag Clear" />
      <BitField start="13" size="1" name="RSTC" description="Reset Interrupt flag Clear" />
      <BitField start="14" size="1" name="DLYPRTC" description="Delayed Protection Flag Clear" />
    </Register>
    <Register start="+0xC" size="0" name="TIMADIER5" access="Read/Write" description="TIMxDIER5" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMP1IE" description="CMP1IE" />
      <BitField start="1" size="1" name="CMP2IE" description="CMP2IE" />
      <BitField start="2" size="1" name="CMP3IE" description="CMP3IE" />
      <BitField start="3" size="1" name="CMP4IE" description="CMP4IE" />
      <BitField start="4" size="1" name="REPIE" description="REPIE" />
      <BitField start="6" size="1" name="UPDIE" description="UPDIE" />
      <BitField start="7" size="1" name="CPT1IE" description="CPT1IE" />
      <BitField start="8" size="1" name="CPT2IE" description="CPT2IE" />
      <BitField start="9" size="1" name="SET1xIE" description="SET1xIE" />
      <BitField start="10" size="1" name="RSTx1IE" description="RSTx1IE" />
      <BitField start="11" size="1" name="SETx2IE" description="SETx2IE" />
      <BitField start="12" size="1" name="RSTx2IE" description="RSTx2IE" />
      <BitField start="13" size="1" name="RSTIE" description="RSTIE" />
      <BitField start="14" size="1" name="DLYPRTIE" description="DLYPRTIE" />
      <BitField start="16" size="1" name="CMP1DE" description="CMP1DE" />
      <BitField start="17" size="1" name="CMP2DE" description="CMP2DE" />
      <BitField start="18" size="1" name="CMP3DE" description="CMP3DE" />
      <BitField start="19" size="1" name="CMP4DE" description="CMP4DE" />
      <BitField start="20" size="1" name="REPDE" description="REPDE" />
      <BitField start="22" size="1" name="UPDDE" description="UPDDE" />
      <BitField start="23" size="1" name="CPT1DE" description="CPT1DE" />
      <BitField start="24" size="1" name="CPT2DE" description="CPT2DE" />
      <BitField start="25" size="1" name="SET1xDE" description="SET1xDE" />
      <BitField start="26" size="1" name="RSTx1DE" description="RSTx1DE" />
      <BitField start="27" size="1" name="SETx2DE" description="SETx2DE" />
      <BitField start="28" size="1" name="RSTx2DE" description="RSTx2DE" />
      <BitField start="29" size="1" name="RSTDE" description="RSTDE" />
      <BitField start="30" size="1" name="DLYPRTDE" description="DLYPRTDE" />
    </Register>
    <Register start="+0x10" size="0" name="CNTAR" access="Read/Write" description="Timerx Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNTx" description="Timerx Counter value" />
    </Register>
    <Register start="+0x14" size="0" name="PERAR" access="Read/Write" description="Timerx Period Register" reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PERx" description="Timerx Period value" />
    </Register>
    <Register start="+0x18" size="0" name="REPAR" access="Read/Write" description="Timerx Repetition Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REPx" description="Timerx Repetition counter value" />
    </Register>
    <Register start="+0x1C" size="0" name="CMP1AR" access="Read/Write" description="Timerx Compare 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP1x" description="Timerx Compare 1 value" />
    </Register>
    <Register start="+0x20" size="0" name="CMP1CAR" access="Read/Write" description="Timerx Compare 1 Compound Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP1x" description="Timerx Compare 1 value" />
      <BitField start="16" size="8" name="REPx" description="Timerx Repetition value (aliased from HRTIM_REPx register)" />
    </Register>
    <Register start="+0x24" size="0" name="CMP2AR" access="Read/Write" description="Timerx Compare 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP2x" description="Timerx Compare 2 value" />
    </Register>
    <Register start="+0x28" size="0" name="CMP3AR" access="Read/Write" description="Timerx Compare 3 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP3x" description="Timerx Compare 3 value" />
    </Register>
    <Register start="+0x2C" size="0" name="CMP4AR" access="Read/Write" description="Timerx Compare 4 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP4x" description="Timerx Compare 4 value" />
    </Register>
    <Register start="+0x30" size="0" name="CPT1AR" access="ReadOnly" description="Timerx Capture 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CPT1x" description="Timerx Capture 1 value" />
    </Register>
    <Register start="+0x34" size="0" name="CPT2AR" access="ReadOnly" description="Timerx Capture 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CPT2x" description="Timerx Capture 2 value" />
    </Register>
    <Register start="+0x38" size="0" name="DTAR" access="Read/Write" description="Timerx Deadtime Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="DTRx" description="Deadtime Rising value" />
      <BitField start="9" size="1" name="SDTRx" description="Sign Deadtime Rising value" />
      <BitField start="10" size="3" name="DTPRSC" description="Deadtime Prescaler" />
      <BitField start="14" size="1" name="DTRSLKx" description="Deadtime Rising Sign Lock" />
      <BitField start="15" size="1" name="DTRLKx" description="Deadtime Rising Lock" />
      <BitField start="16" size="9" name="DTFx" description="Deadtime Falling value" />
      <BitField start="25" size="1" name="SDTFx" description="Sign Deadtime Falling value" />
      <BitField start="30" size="1" name="DTFSLKx" description="Deadtime Falling Sign Lock" />
      <BitField start="31" size="1" name="DTFLKx" description="Deadtime Falling Lock" />
    </Register>
    <Register start="+0x3C" size="0" name="SETA1R" access="Read/Write" description="Timerx Output1 Set Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SST" description="Software Set trigger" />
      <BitField start="1" size="1" name="RESYNC" description="Timer A resynchronizaton" />
      <BitField start="2" size="1" name="PER" description="Timer A Period" />
      <BitField start="3" size="1" name="CMP1" description="Timer A compare 1" />
      <BitField start="4" size="1" name="CMP2" description="Timer A compare 2" />
      <BitField start="5" size="1" name="CMP3" description="Timer A compare 3" />
      <BitField start="6" size="1" name="CMP4" description="Timer A compare 4" />
      <BitField start="7" size="1" name="MSTPER" description="Master Period" />
      <BitField start="8" size="1" name="MSTCMP1" description="Master Compare 1" />
      <BitField start="9" size="1" name="MSTCMP2" description="Master Compare 2" />
      <BitField start="10" size="1" name="MSTCMP3" description="Master Compare 3" />
      <BitField start="11" size="1" name="MSTCMP4" description="Master Compare 4" />
      <BitField start="12" size="1" name="TIMEVNT1" description="Timer Event 1" />
      <BitField start="13" size="1" name="TIMEVNT2" description="Timer Event 2" />
      <BitField start="14" size="1" name="TIMEVNT3" description="Timer Event 3" />
      <BitField start="15" size="1" name="TIMEVNT4" description="Timer Event 4" />
      <BitField start="16" size="1" name="TIMEVNT5" description="Timer Event 5" />
      <BitField start="17" size="1" name="TIMEVNT6" description="Timer Event 6" />
      <BitField start="18" size="1" name="TIMEVNT7" description="Timer Event 7" />
      <BitField start="19" size="1" name="TIMEVNT8" description="Timer Event 8" />
      <BitField start="20" size="1" name="TIMEVNT9" description="Timer Event 9" />
      <BitField start="21" size="1" name="EXTEVNT1" description="External Event 1" />
      <BitField start="22" size="1" name="EXTEVNT2" description="External Event 2" />
      <BitField start="23" size="1" name="EXTEVNT3" description="External Event 3" />
      <BitField start="24" size="1" name="EXTEVNT4" description="External Event 4" />
      <BitField start="25" size="1" name="EXTEVNT5" description="External Event 5" />
      <BitField start="26" size="1" name="EXTEVNT6" description="External Event 6" />
      <BitField start="27" size="1" name="EXTEVNT7" description="External Event 7" />
      <BitField start="28" size="1" name="EXTEVNT8" description="External Event 8" />
      <BitField start="29" size="1" name="EXTEVNT9" description="External Event 9" />
      <BitField start="30" size="1" name="EXTEVNT10" description="External Event 10" />
      <BitField start="31" size="1" name="UPDATE" description="Registers update (transfer preload to active)" />
    </Register>
    <Register start="+0x40" size="0" name="RSTA1R" access="Read/Write" description="Timerx Output1 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRT" description="SRT" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
    </Register>
    <Register start="+0x44" size="0" name="SETA2R" access="Read/Write" description="Timerx Output2 Set Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SST" description="SST" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
    </Register>
    <Register start="+0x48" size="0" name="RSTA2R" access="Read/Write" description="Timerx Output2 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRT" description="SRT" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
    </Register>
    <Register start="+0x4C" size="0" name="EEFAR1" access="Read/Write" description="Timerx External Event Filtering Register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EE1LTCH" description="External Event 1 latch" />
      <BitField start="1" size="4" name="EE1FLTR" description="External Event 1 filter" />
      <BitField start="6" size="1" name="EE2LTCH" description="External Event 2 latch" />
      <BitField start="7" size="4" name="EE2FLTR" description="External Event 2 filter" />
      <BitField start="12" size="1" name="EE3LTCH" description="External Event 3 latch" />
      <BitField start="13" size="4" name="EE3FLTR" description="External Event 3 filter" />
      <BitField start="18" size="1" name="EE4LTCH" description="External Event 4 latch" />
      <BitField start="19" size="4" name="EE4FLTR" description="External Event 4 filter" />
      <BitField start="24" size="1" name="EE5LTCH" description="External Event 5 latch" />
      <BitField start="25" size="4" name="EE5FLTR" description="External Event 5 filter" />
    </Register>
    <Register start="+0x50" size="0" name="EEFAR2" access="Read/Write" description="Timerx External Event Filtering Register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EE6LTCH" description="External Event 6 latch" />
      <BitField start="1" size="4" name="EE6FLTR" description="External Event 6 filter" />
      <BitField start="6" size="1" name="EE7LTCH" description="External Event 7 latch" />
      <BitField start="7" size="4" name="EE7FLTR" description="External Event 7 filter" />
      <BitField start="12" size="1" name="EE8LTCH" description="External Event 8 latch" />
      <BitField start="13" size="4" name="EE8FLTR" description="External Event 8 filter" />
      <BitField start="18" size="1" name="EE9LTCH" description="External Event 9 latch" />
      <BitField start="19" size="4" name="EE9FLTR" description="External Event 9 filter" />
      <BitField start="24" size="1" name="EE10LTCH" description="External Event 10 latch" />
      <BitField start="25" size="4" name="EE10FLTR" description="External Event 10 filter" />
    </Register>
    <Register start="+0x54" size="0" name="RSTAR" access="Read/Write" description="TimerA Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="UPDT" description="Timer A Update reset" />
      <BitField start="2" size="1" name="CMP2" description="Timer A compare 2 reset" />
      <BitField start="3" size="1" name="CMP4" description="Timer A compare 4 reset" />
      <BitField start="4" size="1" name="MSTPER" description="Master timer Period" />
      <BitField start="5" size="1" name="MSTCMP1" description="Master compare 1" />
      <BitField start="6" size="1" name="MSTCMP2" description="Master compare 2" />
      <BitField start="7" size="1" name="MSTCMP3" description="Master compare 3" />
      <BitField start="8" size="1" name="MSTCMP4" description="Master compare 4" />
      <BitField start="9" size="1" name="EXTEVNT1" description="External Event 1" />
      <BitField start="10" size="1" name="EXTEVNT2" description="External Event 2" />
      <BitField start="11" size="1" name="EXTEVNT3" description="External Event 3" />
      <BitField start="12" size="1" name="EXTEVNT4" description="External Event 4" />
      <BitField start="13" size="1" name="EXTEVNT5" description="External Event 5" />
      <BitField start="14" size="1" name="EXTEVNT6" description="External Event 6" />
      <BitField start="15" size="1" name="EXTEVNT7" description="External Event 7" />
      <BitField start="16" size="1" name="EXTEVNT8" description="External Event 8" />
      <BitField start="17" size="1" name="EXTEVNT9" description="External Event 9" />
      <BitField start="18" size="1" name="EXTEVNT10" description="External Event 10" />
      <BitField start="19" size="1" name="TIMBCMP1" description="Timer B Compare 1" />
      <BitField start="20" size="1" name="TIMBCMP2" description="Timer B Compare 2" />
      <BitField start="21" size="1" name="TIMBCMP4" description="Timer B Compare 4" />
      <BitField start="22" size="1" name="TIMCCMP1" description="Timer C Compare 1" />
      <BitField start="23" size="1" name="TIMCCMP2" description="Timer C Compare 2" />
      <BitField start="24" size="1" name="TIMCCMP4" description="Timer C Compare 4" />
      <BitField start="25" size="1" name="TIMDCMP1" description="Timer D Compare 1" />
      <BitField start="26" size="1" name="TIMDCMP2" description="Timer D Compare 2" />
      <BitField start="27" size="1" name="TIMDCMP4" description="Timer D Compare 4" />
      <BitField start="28" size="1" name="TIMECMP1" description="Timer E Compare 1" />
      <BitField start="29" size="1" name="TIMECMP2" description="Timer E Compare 2" />
      <BitField start="30" size="1" name="TIMECMP4" description="Timer E Compare 4" />
    </Register>
    <Register start="+0x58" size="0" name="CHPAR" access="Read/Write" description="Timerx Chopper Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CHPFRQ" description="Timerx carrier frequency value" />
      <BitField start="4" size="3" name="CHPDTY" description="Timerx chopper duty cycle value" />
      <BitField start="7" size="4" name="STRTPW" description="STRTPW" />
    </Register>
    <Register start="+0x5C" size="0" name="CPT1ACR" access="Read/Write" description="Timerx Capture 2 Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWCPT" description="Software Capture" />
      <BitField start="1" size="1" name="UDPCPT" description="Update Capture" />
      <BitField start="2" size="1" name="EXEV1CPT" description="External Event 1 Capture" />
      <BitField start="3" size="1" name="EXEV2CPT" description="External Event 2 Capture" />
      <BitField start="4" size="1" name="EXEV3CPT" description="External Event 3 Capture" />
      <BitField start="5" size="1" name="EXEV4CPT" description="External Event 4 Capture" />
      <BitField start="6" size="1" name="EXEV5CPT" description="External Event 5 Capture" />
      <BitField start="7" size="1" name="EXEV6CPT" description="External Event 6 Capture" />
      <BitField start="8" size="1" name="EXEV7CPT" description="External Event 7 Capture" />
      <BitField start="9" size="1" name="EXEV8CPT" description="External Event 8 Capture" />
      <BitField start="10" size="1" name="EXEV9CPT" description="External Event 9 Capture" />
      <BitField start="11" size="1" name="EXEV10CPT" description="External Event 10 Capture" />
      <BitField start="16" size="1" name="TB1SET" description="Timer B output 1 Set" />
      <BitField start="17" size="1" name="TB1RST" description="Timer B output 1 Reset" />
      <BitField start="18" size="1" name="TBCMP1" description="Timer B Compare 1" />
      <BitField start="19" size="1" name="TBCMP2" description="Timer B Compare 2" />
      <BitField start="20" size="1" name="TC1SET" description="Timer C output 1 Set" />
      <BitField start="21" size="1" name="TC1RST" description="Timer C output 1 Reset" />
      <BitField start="22" size="1" name="TCCMP1" description="Timer C Compare 1" />
      <BitField start="23" size="1" name="TCCMP2" description="Timer C Compare 2" />
      <BitField start="24" size="1" name="TD1SET" description="Timer D output 1 Set" />
      <BitField start="25" size="1" name="TD1RST" description="Timer D output 1 Reset" />
      <BitField start="26" size="1" name="TDCMP1" description="Timer D Compare 1" />
      <BitField start="27" size="1" name="TDCMP2" description="Timer D Compare 2" />
      <BitField start="28" size="1" name="TE1SET" description="Timer E output 1 Set" />
      <BitField start="29" size="1" name="TE1RST" description="Timer E output 1 Reset" />
      <BitField start="30" size="1" name="TECMP1" description="Timer E Compare 1" />
      <BitField start="31" size="1" name="TECMP2" description="Timer E Compare 2" />
    </Register>
    <Register start="+0x60" size="0" name="CPT2ACR" access="Read/Write" description="CPT2xCR" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWCPT" description="Software Capture" />
      <BitField start="1" size="1" name="UDPCPT" description="Update Capture" />
      <BitField start="2" size="1" name="EXEV1CPT" description="External Event 1 Capture" />
      <BitField start="3" size="1" name="EXEV2CPT" description="External Event 2 Capture" />
      <BitField start="4" size="1" name="EXEV3CPT" description="External Event 3 Capture" />
      <BitField start="5" size="1" name="EXEV4CPT" description="External Event 4 Capture" />
      <BitField start="6" size="1" name="EXEV5CPT" description="External Event 5 Capture" />
      <BitField start="7" size="1" name="EXEV6CPT" description="External Event 6 Capture" />
      <BitField start="8" size="1" name="EXEV7CPT" description="External Event 7 Capture" />
      <BitField start="9" size="1" name="EXEV8CPT" description="External Event 8 Capture" />
      <BitField start="10" size="1" name="EXEV9CPT" description="External Event 9 Capture" />
      <BitField start="11" size="1" name="EXEV10CPT" description="External Event 10 Capture" />
      <BitField start="16" size="1" name="TB1SET" description="Timer B output 1 Set" />
      <BitField start="17" size="1" name="TB1RST" description="Timer B output 1 Reset" />
      <BitField start="18" size="1" name="TBCMP1" description="Timer B Compare 1" />
      <BitField start="19" size="1" name="TBCMP2" description="Timer B Compare 2" />
      <BitField start="20" size="1" name="TC1SET" description="Timer C output 1 Set" />
      <BitField start="21" size="1" name="TC1RST" description="Timer C output 1 Reset" />
      <BitField start="22" size="1" name="TCCMP1" description="Timer C Compare 1" />
      <BitField start="23" size="1" name="TCCMP2" description="Timer C Compare 2" />
      <BitField start="24" size="1" name="TD1SET" description="Timer D output 1 Set" />
      <BitField start="25" size="1" name="TD1RST" description="Timer D output 1 Reset" />
      <BitField start="26" size="1" name="TDCMP1" description="Timer D Compare 1" />
      <BitField start="27" size="1" name="TDCMP2" description="Timer D Compare 2" />
      <BitField start="28" size="1" name="TE1SET" description="Timer E output 1 Set" />
      <BitField start="29" size="1" name="TE1RST" description="Timer E output 1 Reset" />
      <BitField start="30" size="1" name="TECMP1" description="Timer E Compare 1" />
      <BitField start="31" size="1" name="TECMP2" description="Timer E Compare 2" />
    </Register>
    <Register start="+0x64" size="0" name="OUTAR" access="Read/Write" description="Timerx Output Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="POL1" description="Output 1 polarity" />
      <BitField start="2" size="1" name="IDLEM1" description="Output 1 Idle mode" />
      <BitField start="3" size="1" name="IDLES1" description="Output 1 Idle State" />
      <BitField start="4" size="2" name="FAULT1" description="Output 1 Fault state" />
      <BitField start="6" size="1" name="CHP1" description="Output 1 Chopper enable" />
      <BitField start="7" size="1" name="DIDL1" description="Output 1 Deadtime upon burst mode Idle entry" />
      <BitField start="8" size="1" name="DTEN" description="Deadtime enable" />
      <BitField start="9" size="1" name="DLYPRTEN" description="Delayed Protection Enable" />
      <BitField start="10" size="3" name="DLYPRT" description="Delayed Protection" />
      <BitField start="17" size="1" name="POL2" description="Output 2 polarity" />
      <BitField start="18" size="1" name="IDLEM2" description="Output 2 Idle mode" />
      <BitField start="19" size="1" name="IDLES2" description="Output 2 Idle State" />
      <BitField start="20" size="2" name="FAULT2" description="Output 2 Fault state" />
      <BitField start="22" size="1" name="CHP2" description="Output 2 Chopper enable" />
      <BitField start="23" size="1" name="DIDL2" description="Output 2 Deadtime upon burst mode Idle entry" />
    </Register>
    <Register start="+0x68" size="0" name="FLTAR" access="Read/Write" description="Timerx Fault Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT1EN" description="Fault 1 enable" />
      <BitField start="1" size="1" name="FLT2EN" description="Fault 2 enable" />
      <BitField start="2" size="1" name="FLT3EN" description="Fault 3 enable" />
      <BitField start="3" size="1" name="FLT4EN" description="Fault 4 enable" />
      <BitField start="4" size="1" name="FLT5EN" description="Fault 5 enable" />
      <BitField start="31" size="1" name="FLTLCK" description="Fault sources Lock" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="HRTIM_TIMB" start="0x40017500" description="High Resolution Timer: TIMB">
    <Register start="+0x0" size="0" name="TIMBCR" access="Read/Write" description="Timerx Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="CK_PSCx" description="HRTIM Timer x Clock prescaler" />
      <BitField start="3" size="1" name="CONT" description="Continuous mode" />
      <BitField start="4" size="1" name="RETRIG" description="Re-triggerable mode" />
      <BitField start="5" size="1" name="HALF" description="Half mode enable" />
      <BitField start="6" size="1" name="PSHPLL" description="Push-Pull mode enable" />
      <BitField start="10" size="1" name="SYNCRSTx" description="Synchronization Resets Timer x" />
      <BitField start="11" size="1" name="SYNCSTRTx" description="Synchronization Starts Timer x" />
      <BitField start="12" size="2" name="DELCMP2" description="Delayed CMP2 mode" />
      <BitField start="14" size="2" name="DELCMP4" description="Delayed CMP4 mode" />
      <BitField start="17" size="1" name="TxREPU" description="Timer x Repetition update" />
      <BitField start="18" size="1" name="TxRSTU" description="Timerx reset update" />
      <BitField start="20" size="1" name="TBU" description="TBU" />
      <BitField start="21" size="1" name="TCU" description="TCU" />
      <BitField start="22" size="1" name="TDU" description="TDU" />
      <BitField start="23" size="1" name="TEU" description="TEU" />
      <BitField start="24" size="1" name="MSTU" description="Master Timer update" />
      <BitField start="25" size="2" name="DACSYNC" description="AC Synchronization" />
      <BitField start="27" size="1" name="PREEN" description="Preload enable" />
      <BitField start="28" size="4" name="UPDGAT" description="Update Gating" />
    </Register>
    <Register start="+0x4" size="0" name="TIMBISR" access="ReadOnly" description="Timerx Interrupt Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMP1" description="Compare 1 Interrupt Flag" />
      <BitField start="1" size="1" name="CMP2" description="Compare 2 Interrupt Flag" />
      <BitField start="2" size="1" name="CMP3" description="Compare 3 Interrupt Flag" />
      <BitField start="3" size="1" name="CMP4" description="Compare 4 Interrupt Flag" />
      <BitField start="4" size="1" name="REP" description="Repetition Interrupt Flag" />
      <BitField start="6" size="1" name="UPD" description="Update Interrupt Flag" />
      <BitField start="7" size="1" name="CPT1" description="Capture1 Interrupt Flag" />
      <BitField start="8" size="1" name="CPT2" description="Capture2 Interrupt Flag" />
      <BitField start="9" size="1" name="SETx1" description="Output 1 Set Interrupt Flag" />
      <BitField start="10" size="1" name="RSTx1" description="Output 1 Reset Interrupt Flag" />
      <BitField start="11" size="1" name="SETx2" description="Output 2 Set Interrupt Flag" />
      <BitField start="12" size="1" name="RSTx2" description="Output 2 Reset Interrupt Flag" />
      <BitField start="13" size="1" name="RST" description="Reset Interrupt Flag" />
      <BitField start="14" size="1" name="DLYPRT" description="Delayed Protection Flag" />
      <BitField start="16" size="1" name="CPPSTAT" description="Current Push Pull Status" />
      <BitField start="17" size="1" name="IPPSTAT" description="Idle Push Pull Status" />
      <BitField start="18" size="1" name="O1STAT" description="Output 1 State" />
      <BitField start="19" size="1" name="O2STAT" description="Output 2 State" />
    </Register>
    <Register start="+0x8" size="0" name="TIMBICR" access="WriteOnly" description="Timerx Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMP1C" description="Compare 1 Interrupt flag Clear" />
      <BitField start="1" size="1" name="CMP2C" description="Compare 2 Interrupt flag Clear" />
      <BitField start="2" size="1" name="CMP3C" description="Compare 3 Interrupt flag Clear" />
      <BitField start="3" size="1" name="CMP4C" description="Compare 4 Interrupt flag Clear" />
      <BitField start="4" size="1" name="REPC" description="Repetition Interrupt flag Clear" />
      <BitField start="6" size="1" name="UPDC" description="Update Interrupt flag Clear" />
      <BitField start="7" size="1" name="CPT1C" description="Capture1 Interrupt flag Clear" />
      <BitField start="8" size="1" name="CPT2C" description="Capture2 Interrupt flag Clear" />
      <BitField start="9" size="1" name="SET1xC" description="Output 1 Set flag Clear" />
      <BitField start="10" size="1" name="RSTx1C" description="Output 1 Reset flag Clear" />
      <BitField start="11" size="1" name="SET2xC" description="Output 2 Set flag Clear" />
      <BitField start="12" size="1" name="RSTx2C" description="Output 2 Reset flag Clear" />
      <BitField start="13" size="1" name="RSTC" description="Reset Interrupt flag Clear" />
      <BitField start="14" size="1" name="DLYPRTC" description="Delayed Protection Flag Clear" />
    </Register>
    <Register start="+0xC" size="0" name="TIMBDIER5" access="Read/Write" description="TIMxDIER5" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMP1IE" description="CMP1IE" />
      <BitField start="1" size="1" name="CMP2IE" description="CMP2IE" />
      <BitField start="2" size="1" name="CMP3IE" description="CMP3IE" />
      <BitField start="3" size="1" name="CMP4IE" description="CMP4IE" />
      <BitField start="4" size="1" name="REPIE" description="REPIE" />
      <BitField start="6" size="1" name="UPDIE" description="UPDIE" />
      <BitField start="7" size="1" name="CPT1IE" description="CPT1IE" />
      <BitField start="8" size="1" name="CPT2IE" description="CPT2IE" />
      <BitField start="9" size="1" name="SET1xIE" description="SET1xIE" />
      <BitField start="10" size="1" name="RSTx1IE" description="RSTx1IE" />
      <BitField start="11" size="1" name="SETx2IE" description="SETx2IE" />
      <BitField start="12" size="1" name="RSTx2IE" description="RSTx2IE" />
      <BitField start="13" size="1" name="RSTIE" description="RSTIE" />
      <BitField start="14" size="1" name="DLYPRTIE" description="DLYPRTIE" />
      <BitField start="16" size="1" name="CMP1DE" description="CMP1DE" />
      <BitField start="17" size="1" name="CMP2DE" description="CMP2DE" />
      <BitField start="18" size="1" name="CMP3DE" description="CMP3DE" />
      <BitField start="19" size="1" name="CMP4DE" description="CMP4DE" />
      <BitField start="20" size="1" name="REPDE" description="REPDE" />
      <BitField start="22" size="1" name="UPDDE" description="UPDDE" />
      <BitField start="23" size="1" name="CPT1DE" description="CPT1DE" />
      <BitField start="24" size="1" name="CPT2DE" description="CPT2DE" />
      <BitField start="25" size="1" name="SET1xDE" description="SET1xDE" />
      <BitField start="26" size="1" name="RSTx1DE" description="RSTx1DE" />
      <BitField start="27" size="1" name="SETx2DE" description="SETx2DE" />
      <BitField start="28" size="1" name="RSTx2DE" description="RSTx2DE" />
      <BitField start="29" size="1" name="RSTDE" description="RSTDE" />
      <BitField start="30" size="1" name="DLYPRTDE" description="DLYPRTDE" />
    </Register>
    <Register start="+0x10" size="0" name="CNTR" access="Read/Write" description="Timerx Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNTx" description="Timerx Counter value" />
    </Register>
    <Register start="+0x14" size="0" name="PERBR" access="Read/Write" description="Timerx Period Register" reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PERx" description="Timerx Period value" />
    </Register>
    <Register start="+0x18" size="0" name="REPBR" access="Read/Write" description="Timerx Repetition Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REPx" description="Timerx Repetition counter value" />
    </Register>
    <Register start="+0x1C" size="0" name="CMP1BR" access="Read/Write" description="Timerx Compare 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP1x" description="Timerx Compare 1 value" />
    </Register>
    <Register start="+0x20" size="0" name="CMP1CBR" access="Read/Write" description="Timerx Compare 1 Compound Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP1x" description="Timerx Compare 1 value" />
      <BitField start="16" size="8" name="REPx" description="Timerx Repetition value (aliased from HRTIM_REPx register)" />
    </Register>
    <Register start="+0x24" size="0" name="CMP2BR" access="Read/Write" description="Timerx Compare 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP2x" description="Timerx Compare 2 value" />
    </Register>
    <Register start="+0x28" size="0" name="CMP3BR" access="Read/Write" description="Timerx Compare 3 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP3x" description="Timerx Compare 3 value" />
    </Register>
    <Register start="+0x2C" size="0" name="CMP4BR" access="Read/Write" description="Timerx Compare 4 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP4x" description="Timerx Compare 4 value" />
    </Register>
    <Register start="+0x30" size="0" name="CPT1BR" access="ReadOnly" description="Timerx Capture 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CPT1x" description="Timerx Capture 1 value" />
    </Register>
    <Register start="+0x34" size="0" name="CPT2BR" access="ReadOnly" description="Timerx Capture 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CPT2x" description="Timerx Capture 2 value" />
    </Register>
    <Register start="+0x38" size="0" name="DTBR" access="Read/Write" description="Timerx Deadtime Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="DTRx" description="Deadtime Rising value" />
      <BitField start="9" size="1" name="SDTRx" description="Sign Deadtime Rising value" />
      <BitField start="10" size="3" name="DTPRSC" description="Deadtime Prescaler" />
      <BitField start="14" size="1" name="DTRSLKx" description="Deadtime Rising Sign Lock" />
      <BitField start="15" size="1" name="DTRLKx" description="Deadtime Rising Lock" />
      <BitField start="16" size="9" name="DTFx" description="Deadtime Falling value" />
      <BitField start="25" size="1" name="SDTFx" description="Sign Deadtime Falling value" />
      <BitField start="30" size="1" name="DTFSLKx" description="Deadtime Falling Sign Lock" />
      <BitField start="31" size="1" name="DTFLKx" description="Deadtime Falling Lock" />
    </Register>
    <Register start="+0x3C" size="0" name="SETB1R" access="Read/Write" description="Timerx Output1 Set Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SST" description="Software Set trigger" />
      <BitField start="1" size="1" name="RESYNC" description="Timer A resynchronizaton" />
      <BitField start="2" size="1" name="PER" description="Timer A Period" />
      <BitField start="3" size="1" name="CMP1" description="Timer A compare 1" />
      <BitField start="4" size="1" name="CMP2" description="Timer A compare 2" />
      <BitField start="5" size="1" name="CMP3" description="Timer A compare 3" />
      <BitField start="6" size="1" name="CMP4" description="Timer A compare 4" />
      <BitField start="7" size="1" name="MSTPER" description="Master Period" />
      <BitField start="8" size="1" name="MSTCMP1" description="Master Compare 1" />
      <BitField start="9" size="1" name="MSTCMP2" description="Master Compare 2" />
      <BitField start="10" size="1" name="MSTCMP3" description="Master Compare 3" />
      <BitField start="11" size="1" name="MSTCMP4" description="Master Compare 4" />
      <BitField start="12" size="1" name="TIMEVNT1" description="Timer Event 1" />
      <BitField start="13" size="1" name="TIMEVNT2" description="Timer Event 2" />
      <BitField start="14" size="1" name="TIMEVNT3" description="Timer Event 3" />
      <BitField start="15" size="1" name="TIMEVNT4" description="Timer Event 4" />
      <BitField start="16" size="1" name="TIMEVNT5" description="Timer Event 5" />
      <BitField start="17" size="1" name="TIMEVNT6" description="Timer Event 6" />
      <BitField start="18" size="1" name="TIMEVNT7" description="Timer Event 7" />
      <BitField start="19" size="1" name="TIMEVNT8" description="Timer Event 8" />
      <BitField start="20" size="1" name="TIMEVNT9" description="Timer Event 9" />
      <BitField start="21" size="1" name="EXTEVNT1" description="External Event 1" />
      <BitField start="22" size="1" name="EXTEVNT2" description="External Event 2" />
      <BitField start="23" size="1" name="EXTEVNT3" description="External Event 3" />
      <BitField start="24" size="1" name="EXTEVNT4" description="External Event 4" />
      <BitField start="25" size="1" name="EXTEVNT5" description="External Event 5" />
      <BitField start="26" size="1" name="EXTEVNT6" description="External Event 6" />
      <BitField start="27" size="1" name="EXTEVNT7" description="External Event 7" />
      <BitField start="28" size="1" name="EXTEVNT8" description="External Event 8" />
      <BitField start="29" size="1" name="EXTEVNT9" description="External Event 9" />
      <BitField start="30" size="1" name="EXTEVNT10" description="External Event 10" />
      <BitField start="31" size="1" name="UPDATE" description="Registers update (transfer preload to active)" />
    </Register>
    <Register start="+0x40" size="0" name="RSTB1R" access="Read/Write" description="Timerx Output1 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRT" description="SRT" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
    </Register>
    <Register start="+0x44" size="0" name="SETB2R" access="Read/Write" description="Timerx Output2 Set Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SST" description="SST" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
    </Register>
    <Register start="+0x48" size="0" name="RSTB2R" access="Read/Write" description="Timerx Output2 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRT" description="SRT" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
    </Register>
    <Register start="+0x4C" size="0" name="EEFBR1" access="Read/Write" description="Timerx External Event Filtering Register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EE1LTCH" description="External Event 1 latch" />
      <BitField start="1" size="4" name="EE1FLTR" description="External Event 1 filter" />
      <BitField start="6" size="1" name="EE2LTCH" description="External Event 2 latch" />
      <BitField start="7" size="4" name="EE2FLTR" description="External Event 2 filter" />
      <BitField start="12" size="1" name="EE3LTCH" description="External Event 3 latch" />
      <BitField start="13" size="4" name="EE3FLTR" description="External Event 3 filter" />
      <BitField start="18" size="1" name="EE4LTCH" description="External Event 4 latch" />
      <BitField start="19" size="4" name="EE4FLTR" description="External Event 4 filter" />
      <BitField start="24" size="1" name="EE5LTCH" description="External Event 5 latch" />
      <BitField start="25" size="4" name="EE5FLTR" description="External Event 5 filter" />
    </Register>
    <Register start="+0x50" size="0" name="EEFBR2" access="Read/Write" description="Timerx External Event Filtering Register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EE6LTCH" description="External Event 6 latch" />
      <BitField start="1" size="4" name="EE6FLTR" description="External Event 6 filter" />
      <BitField start="6" size="1" name="EE7LTCH" description="External Event 7 latch" />
      <BitField start="7" size="4" name="EE7FLTR" description="External Event 7 filter" />
      <BitField start="12" size="1" name="EE8LTCH" description="External Event 8 latch" />
      <BitField start="13" size="4" name="EE8FLTR" description="External Event 8 filter" />
      <BitField start="18" size="1" name="EE9LTCH" description="External Event 9 latch" />
      <BitField start="19" size="4" name="EE9FLTR" description="External Event 9 filter" />
      <BitField start="24" size="1" name="EE10LTCH" description="External Event 10 latch" />
      <BitField start="25" size="4" name="EE10FLTR" description="External Event 10 filter" />
    </Register>
    <Register start="+0x54" size="0" name="RSTBR" access="Read/Write" description="TimerA Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="UPDT" description="Timer A Update reset" />
      <BitField start="2" size="1" name="CMP2" description="Timer A compare 2 reset" />
      <BitField start="3" size="1" name="CMP4" description="Timer A compare 4 reset" />
      <BitField start="4" size="1" name="MSTPER" description="Master timer Period" />
      <BitField start="5" size="1" name="MSTCMP1" description="Master compare 1" />
      <BitField start="6" size="1" name="MSTCMP2" description="Master compare 2" />
      <BitField start="7" size="1" name="MSTCMP3" description="Master compare 3" />
      <BitField start="8" size="1" name="MSTCMP4" description="Master compare 4" />
      <BitField start="9" size="1" name="EXTEVNT1" description="External Event 1" />
      <BitField start="10" size="1" name="EXTEVNT2" description="External Event 2" />
      <BitField start="11" size="1" name="EXTEVNT3" description="External Event 3" />
      <BitField start="12" size="1" name="EXTEVNT4" description="External Event 4" />
      <BitField start="13" size="1" name="EXTEVNT5" description="External Event 5" />
      <BitField start="14" size="1" name="EXTEVNT6" description="External Event 6" />
      <BitField start="15" size="1" name="EXTEVNT7" description="External Event 7" />
      <BitField start="16" size="1" name="EXTEVNT8" description="External Event 8" />
      <BitField start="17" size="1" name="EXTEVNT9" description="External Event 9" />
      <BitField start="18" size="1" name="EXTEVNT10" description="External Event 10" />
      <BitField start="19" size="1" name="TIMACMP1" description="Timer A Compare 1" />
      <BitField start="20" size="1" name="TIMACMP2" description="Timer A Compare 2" />
      <BitField start="21" size="1" name="TIMACMP4" description="Timer A Compare 4" />
      <BitField start="22" size="1" name="TIMCCMP1" description="Timer C Compare 1" />
      <BitField start="23" size="1" name="TIMCCMP2" description="Timer C Compare 2" />
      <BitField start="24" size="1" name="TIMCCMP4" description="Timer C Compare 4" />
      <BitField start="25" size="1" name="TIMDCMP1" description="Timer D Compare 1" />
      <BitField start="26" size="1" name="TIMDCMP2" description="Timer D Compare 2" />
      <BitField start="27" size="1" name="TIMDCMP4" description="Timer D Compare 4" />
      <BitField start="28" size="1" name="TIMECMP1" description="Timer E Compare 1" />
      <BitField start="29" size="1" name="TIMECMP2" description="Timer E Compare 2" />
      <BitField start="30" size="1" name="TIMECMP4" description="Timer E Compare 4" />
    </Register>
    <Register start="+0x58" size="0" name="CHPBR" access="Read/Write" description="Timerx Chopper Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CHPFRQ" description="Timerx carrier frequency value" />
      <BitField start="4" size="3" name="CHPDTY" description="Timerx chopper duty cycle value" />
      <BitField start="7" size="4" name="STRTPW" description="STRTPW" />
    </Register>
    <Register start="+0x5C" size="0" name="CPT1BCR" access="Read/Write" description="Timerx Capture 2 Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWCPT" description="Software Capture" />
      <BitField start="1" size="1" name="UDPCPT" description="Update Capture" />
      <BitField start="2" size="1" name="EXEV1CPT" description="External Event 1 Capture" />
      <BitField start="3" size="1" name="EXEV2CPT" description="External Event 2 Capture" />
      <BitField start="4" size="1" name="EXEV3CPT" description="External Event 3 Capture" />
      <BitField start="5" size="1" name="EXEV4CPT" description="External Event 4 Capture" />
      <BitField start="6" size="1" name="EXEV5CPT" description="External Event 5 Capture" />
      <BitField start="7" size="1" name="EXEV6CPT" description="External Event 6 Capture" />
      <BitField start="8" size="1" name="EXEV7CPT" description="External Event 7 Capture" />
      <BitField start="9" size="1" name="EXEV8CPT" description="External Event 8 Capture" />
      <BitField start="10" size="1" name="EXEV9CPT" description="External Event 9 Capture" />
      <BitField start="11" size="1" name="EXEV10CPT" description="External Event 10 Capture" />
      <BitField start="12" size="1" name="TA1SET" description="Timer A output 1 Set" />
      <BitField start="13" size="1" name="TA1RST" description="Timer A output 1 Reset" />
      <BitField start="14" size="1" name="TACMP1" description="Timer A Compare 1" />
      <BitField start="15" size="1" name="TACMP2" description="Timer A Compare 2" />
      <BitField start="20" size="1" name="TC1SET" description="Timer C output 1 Set" />
      <BitField start="21" size="1" name="TC1RST" description="Timer C output 1 Reset" />
      <BitField start="22" size="1" name="TCCMP1" description="Timer C Compare 1" />
      <BitField start="23" size="1" name="TCCMP2" description="Timer C Compare 2" />
      <BitField start="24" size="1" name="TD1SET" description="Timer D output 1 Set" />
      <BitField start="25" size="1" name="TD1RST" description="Timer D output 1 Reset" />
      <BitField start="26" size="1" name="TDCMP1" description="Timer D Compare 1" />
      <BitField start="27" size="1" name="TDCMP2" description="Timer D Compare 2" />
      <BitField start="28" size="1" name="TE1SET" description="Timer E output 1 Set" />
      <BitField start="29" size="1" name="TE1RST" description="Timer E output 1 Reset" />
      <BitField start="30" size="1" name="TECMP1" description="Timer E Compare 1" />
      <BitField start="31" size="1" name="TECMP2" description="Timer E Compare 2" />
    </Register>
    <Register start="+0x60" size="0" name="CPT2BCR" access="Read/Write" description="CPT2xCR" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWCPT" description="Software Capture" />
      <BitField start="1" size="1" name="UDPCPT" description="Update Capture" />
      <BitField start="2" size="1" name="EXEV1CPT" description="External Event 1 Capture" />
      <BitField start="3" size="1" name="EXEV2CPT" description="External Event 2 Capture" />
      <BitField start="4" size="1" name="EXEV3CPT" description="External Event 3 Capture" />
      <BitField start="5" size="1" name="EXEV4CPT" description="External Event 4 Capture" />
      <BitField start="6" size="1" name="EXEV5CPT" description="External Event 5 Capture" />
      <BitField start="7" size="1" name="EXEV6CPT" description="External Event 6 Capture" />
      <BitField start="8" size="1" name="EXEV7CPT" description="External Event 7 Capture" />
      <BitField start="9" size="1" name="EXEV8CPT" description="External Event 8 Capture" />
      <BitField start="10" size="1" name="EXEV9CPT" description="External Event 9 Capture" />
      <BitField start="11" size="1" name="EXEV10CPT" description="External Event 10 Capture" />
      <BitField start="12" size="1" name="TA1SET" description="Timer A output 1 Set" />
      <BitField start="13" size="1" name="TA1RST" description="Timer A output 1 Reset" />
      <BitField start="14" size="1" name="TACMP1" description="Timer A Compare 1" />
      <BitField start="15" size="1" name="TACMP2" description="Timer A Compare 2" />
      <BitField start="20" size="1" name="TC1SET" description="Timer C output 1 Set" />
      <BitField start="21" size="1" name="TC1RST" description="Timer C output 1 Reset" />
      <BitField start="22" size="1" name="TCCMP1" description="Timer C Compare 1" />
      <BitField start="23" size="1" name="TCCMP2" description="Timer C Compare 2" />
      <BitField start="24" size="1" name="TD1SET" description="Timer D output 1 Set" />
      <BitField start="25" size="1" name="TD1RST" description="Timer D output 1 Reset" />
      <BitField start="26" size="1" name="TDCMP1" description="Timer D Compare 1" />
      <BitField start="27" size="1" name="TDCMP2" description="Timer D Compare 2" />
      <BitField start="28" size="1" name="TE1SET" description="Timer E output 1 Set" />
      <BitField start="29" size="1" name="TE1RST" description="Timer E output 1 Reset" />
      <BitField start="30" size="1" name="TECMP1" description="Timer E Compare 1" />
      <BitField start="31" size="1" name="TECMP2" description="Timer E Compare 2" />
    </Register>
    <Register start="+0x64" size="0" name="OUTBR" access="Read/Write" description="Timerx Output Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="POL1" description="Output 1 polarity" />
      <BitField start="2" size="1" name="IDLEM1" description="Output 1 Idle mode" />
      <BitField start="3" size="1" name="IDLES1" description="Output 1 Idle State" />
      <BitField start="4" size="2" name="FAULT1" description="Output 1 Fault state" />
      <BitField start="6" size="1" name="CHP1" description="Output 1 Chopper enable" />
      <BitField start="7" size="1" name="DIDL1" description="Output 1 Deadtime upon burst mode Idle entry" />
      <BitField start="8" size="1" name="DTEN" description="Deadtime enable" />
      <BitField start="9" size="1" name="DLYPRTEN" description="Delayed Protection Enable" />
      <BitField start="10" size="3" name="DLYPRT" description="Delayed Protection" />
      <BitField start="17" size="1" name="POL2" description="Output 2 polarity" />
      <BitField start="18" size="1" name="IDLEM2" description="Output 2 Idle mode" />
      <BitField start="19" size="1" name="IDLES2" description="Output 2 Idle State" />
      <BitField start="20" size="2" name="FAULT2" description="Output 2 Fault state" />
      <BitField start="22" size="1" name="CHP2" description="Output 2 Chopper enable" />
      <BitField start="23" size="1" name="DIDL2" description="Output 2 Deadtime upon burst mode Idle entry" />
    </Register>
    <Register start="+0x68" size="0" name="FLTBR" access="Read/Write" description="Timerx Fault Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT1EN" description="Fault 1 enable" />
      <BitField start="1" size="1" name="FLT2EN" description="Fault 2 enable" />
      <BitField start="2" size="1" name="FLT3EN" description="Fault 3 enable" />
      <BitField start="3" size="1" name="FLT4EN" description="Fault 4 enable" />
      <BitField start="4" size="1" name="FLT5EN" description="Fault 5 enable" />
      <BitField start="31" size="1" name="FLTLCK" description="Fault sources Lock" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="HRTIM_TIMC" start="0x40017580" description="High Resolution Timer: TIMC">
    <Register start="+0x0" size="0" name="TIMCCR" access="Read/Write" description="Timerx Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="CK_PSCx" description="HRTIM Timer x Clock prescaler" />
      <BitField start="3" size="1" name="CONT" description="Continuous mode" />
      <BitField start="4" size="1" name="RETRIG" description="Re-triggerable mode" />
      <BitField start="5" size="1" name="HALF" description="Half mode enable" />
      <BitField start="6" size="1" name="PSHPLL" description="Push-Pull mode enable" />
      <BitField start="10" size="1" name="SYNCRSTx" description="Synchronization Resets Timer x" />
      <BitField start="11" size="1" name="SYNCSTRTx" description="Synchronization Starts Timer x" />
      <BitField start="12" size="2" name="DELCMP2" description="Delayed CMP2 mode" />
      <BitField start="14" size="2" name="DELCMP4" description="Delayed CMP4 mode" />
      <BitField start="17" size="1" name="TxREPU" description="Timer x Repetition update" />
      <BitField start="18" size="1" name="TxRSTU" description="Timerx reset update" />
      <BitField start="20" size="1" name="TBU" description="TBU" />
      <BitField start="21" size="1" name="TCU" description="TCU" />
      <BitField start="22" size="1" name="TDU" description="TDU" />
      <BitField start="23" size="1" name="TEU" description="TEU" />
      <BitField start="24" size="1" name="MSTU" description="Master Timer update" />
      <BitField start="25" size="2" name="DACSYNC" description="AC Synchronization" />
      <BitField start="27" size="1" name="PREEN" description="Preload enable" />
      <BitField start="28" size="4" name="UPDGAT" description="Update Gating" />
    </Register>
    <Register start="+0x4" size="0" name="TIMCISR" access="ReadOnly" description="Timerx Interrupt Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMP1" description="Compare 1 Interrupt Flag" />
      <BitField start="1" size="1" name="CMP2" description="Compare 2 Interrupt Flag" />
      <BitField start="2" size="1" name="CMP3" description="Compare 3 Interrupt Flag" />
      <BitField start="3" size="1" name="CMP4" description="Compare 4 Interrupt Flag" />
      <BitField start="4" size="1" name="REP" description="Repetition Interrupt Flag" />
      <BitField start="6" size="1" name="UPD" description="Update Interrupt Flag" />
      <BitField start="7" size="1" name="CPT1" description="Capture1 Interrupt Flag" />
      <BitField start="8" size="1" name="CPT2" description="Capture2 Interrupt Flag" />
      <BitField start="9" size="1" name="SETx1" description="Output 1 Set Interrupt Flag" />
      <BitField start="10" size="1" name="RSTx1" description="Output 1 Reset Interrupt Flag" />
      <BitField start="11" size="1" name="SETx2" description="Output 2 Set Interrupt Flag" />
      <BitField start="12" size="1" name="RSTx2" description="Output 2 Reset Interrupt Flag" />
      <BitField start="13" size="1" name="RST" description="Reset Interrupt Flag" />
      <BitField start="14" size="1" name="DLYPRT" description="Delayed Protection Flag" />
      <BitField start="16" size="1" name="CPPSTAT" description="Current Push Pull Status" />
      <BitField start="17" size="1" name="IPPSTAT" description="Idle Push Pull Status" />
      <BitField start="18" size="1" name="O1STAT" description="Output 1 State" />
      <BitField start="19" size="1" name="O2STAT" description="Output 2 State" />
    </Register>
    <Register start="+0x8" size="0" name="TIMCICR" access="WriteOnly" description="Timerx Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMP1C" description="Compare 1 Interrupt flag Clear" />
      <BitField start="1" size="1" name="CMP2C" description="Compare 2 Interrupt flag Clear" />
      <BitField start="2" size="1" name="CMP3C" description="Compare 3 Interrupt flag Clear" />
      <BitField start="3" size="1" name="CMP4C" description="Compare 4 Interrupt flag Clear" />
      <BitField start="4" size="1" name="REPC" description="Repetition Interrupt flag Clear" />
      <BitField start="6" size="1" name="UPDC" description="Update Interrupt flag Clear" />
      <BitField start="7" size="1" name="CPT1C" description="Capture1 Interrupt flag Clear" />
      <BitField start="8" size="1" name="CPT2C" description="Capture2 Interrupt flag Clear" />
      <BitField start="9" size="1" name="SET1xC" description="Output 1 Set flag Clear" />
      <BitField start="10" size="1" name="RSTx1C" description="Output 1 Reset flag Clear" />
      <BitField start="11" size="1" name="SET2xC" description="Output 2 Set flag Clear" />
      <BitField start="12" size="1" name="RSTx2C" description="Output 2 Reset flag Clear" />
      <BitField start="13" size="1" name="RSTC" description="Reset Interrupt flag Clear" />
      <BitField start="14" size="1" name="DLYPRTC" description="Delayed Protection Flag Clear" />
    </Register>
    <Register start="+0xC" size="0" name="TIMCDIER5" access="Read/Write" description="TIMxDIER5" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMP1IE" description="CMP1IE" />
      <BitField start="1" size="1" name="CMP2IE" description="CMP2IE" />
      <BitField start="2" size="1" name="CMP3IE" description="CMP3IE" />
      <BitField start="3" size="1" name="CMP4IE" description="CMP4IE" />
      <BitField start="4" size="1" name="REPIE" description="REPIE" />
      <BitField start="6" size="1" name="UPDIE" description="UPDIE" />
      <BitField start="7" size="1" name="CPT1IE" description="CPT1IE" />
      <BitField start="8" size="1" name="CPT2IE" description="CPT2IE" />
      <BitField start="9" size="1" name="SET1xIE" description="SET1xIE" />
      <BitField start="10" size="1" name="RSTx1IE" description="RSTx1IE" />
      <BitField start="11" size="1" name="SETx2IE" description="SETx2IE" />
      <BitField start="12" size="1" name="RSTx2IE" description="RSTx2IE" />
      <BitField start="13" size="1" name="RSTIE" description="RSTIE" />
      <BitField start="14" size="1" name="DLYPRTIE" description="DLYPRTIE" />
      <BitField start="16" size="1" name="CMP1DE" description="CMP1DE" />
      <BitField start="17" size="1" name="CMP2DE" description="CMP2DE" />
      <BitField start="18" size="1" name="CMP3DE" description="CMP3DE" />
      <BitField start="19" size="1" name="CMP4DE" description="CMP4DE" />
      <BitField start="20" size="1" name="REPDE" description="REPDE" />
      <BitField start="22" size="1" name="UPDDE" description="UPDDE" />
      <BitField start="23" size="1" name="CPT1DE" description="CPT1DE" />
      <BitField start="24" size="1" name="CPT2DE" description="CPT2DE" />
      <BitField start="25" size="1" name="SET1xDE" description="SET1xDE" />
      <BitField start="26" size="1" name="RSTx1DE" description="RSTx1DE" />
      <BitField start="27" size="1" name="SETx2DE" description="SETx2DE" />
      <BitField start="28" size="1" name="RSTx2DE" description="RSTx2DE" />
      <BitField start="29" size="1" name="RSTDE" description="RSTDE" />
      <BitField start="30" size="1" name="DLYPRTDE" description="DLYPRTDE" />
    </Register>
    <Register start="+0x10" size="0" name="CNTCR" access="Read/Write" description="Timerx Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNTx" description="Timerx Counter value" />
    </Register>
    <Register start="+0x14" size="0" name="PERCR" access="Read/Write" description="Timerx Period Register" reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PERx" description="Timerx Period value" />
    </Register>
    <Register start="+0x18" size="0" name="REPCR" access="Read/Write" description="Timerx Repetition Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REPx" description="Timerx Repetition counter value" />
    </Register>
    <Register start="+0x1C" size="0" name="CMP1CR" access="Read/Write" description="Timerx Compare 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP1x" description="Timerx Compare 1 value" />
    </Register>
    <Register start="+0x20" size="0" name="CMP1CCR" access="Read/Write" description="Timerx Compare 1 Compound Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP1x" description="Timerx Compare 1 value" />
      <BitField start="16" size="8" name="REPx" description="Timerx Repetition value (aliased from HRTIM_REPx register)" />
    </Register>
    <Register start="+0x24" size="0" name="CMP2CR" access="Read/Write" description="Timerx Compare 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP2x" description="Timerx Compare 2 value" />
    </Register>
    <Register start="+0x28" size="0" name="CMP3CR" access="Read/Write" description="Timerx Compare 3 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP3x" description="Timerx Compare 3 value" />
    </Register>
    <Register start="+0x2C" size="0" name="CMP4CR" access="Read/Write" description="Timerx Compare 4 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP4x" description="Timerx Compare 4 value" />
    </Register>
    <Register start="+0x30" size="0" name="CPT1CR" access="ReadOnly" description="Timerx Capture 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CPT1x" description="Timerx Capture 1 value" />
    </Register>
    <Register start="+0x34" size="0" name="CPT2CR" access="ReadOnly" description="Timerx Capture 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CPT2x" description="Timerx Capture 2 value" />
    </Register>
    <Register start="+0x38" size="0" name="DTCR" access="Read/Write" description="Timerx Deadtime Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="DTRx" description="Deadtime Rising value" />
      <BitField start="9" size="1" name="SDTRx" description="Sign Deadtime Rising value" />
      <BitField start="10" size="3" name="DTPRSC" description="Deadtime Prescaler" />
      <BitField start="14" size="1" name="DTRSLKx" description="Deadtime Rising Sign Lock" />
      <BitField start="15" size="1" name="DTRLKx" description="Deadtime Rising Lock" />
      <BitField start="16" size="9" name="DTFx" description="Deadtime Falling value" />
      <BitField start="25" size="1" name="SDTFx" description="Sign Deadtime Falling value" />
      <BitField start="30" size="1" name="DTFSLKx" description="Deadtime Falling Sign Lock" />
      <BitField start="31" size="1" name="DTFLKx" description="Deadtime Falling Lock" />
    </Register>
    <Register start="+0x3C" size="0" name="SETC1R" access="Read/Write" description="Timerx Output1 Set Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SST" description="Software Set trigger" />
      <BitField start="1" size="1" name="RESYNC" description="Timer A resynchronizaton" />
      <BitField start="2" size="1" name="PER" description="Timer A Period" />
      <BitField start="3" size="1" name="CMP1" description="Timer A compare 1" />
      <BitField start="4" size="1" name="CMP2" description="Timer A compare 2" />
      <BitField start="5" size="1" name="CMP3" description="Timer A compare 3" />
      <BitField start="6" size="1" name="CMP4" description="Timer A compare 4" />
      <BitField start="7" size="1" name="MSTPER" description="Master Period" />
      <BitField start="8" size="1" name="MSTCMP1" description="Master Compare 1" />
      <BitField start="9" size="1" name="MSTCMP2" description="Master Compare 2" />
      <BitField start="10" size="1" name="MSTCMP3" description="Master Compare 3" />
      <BitField start="11" size="1" name="MSTCMP4" description="Master Compare 4" />
      <BitField start="12" size="1" name="TIMEVNT1" description="Timer Event 1" />
      <BitField start="13" size="1" name="TIMEVNT2" description="Timer Event 2" />
      <BitField start="14" size="1" name="TIMEVNT3" description="Timer Event 3" />
      <BitField start="15" size="1" name="TIMEVNT4" description="Timer Event 4" />
      <BitField start="16" size="1" name="TIMEVNT5" description="Timer Event 5" />
      <BitField start="17" size="1" name="TIMEVNT6" description="Timer Event 6" />
      <BitField start="18" size="1" name="TIMEVNT7" description="Timer Event 7" />
      <BitField start="19" size="1" name="TIMEVNT8" description="Timer Event 8" />
      <BitField start="20" size="1" name="TIMEVNT9" description="Timer Event 9" />
      <BitField start="21" size="1" name="EXTEVNT1" description="External Event 1" />
      <BitField start="22" size="1" name="EXTEVNT2" description="External Event 2" />
      <BitField start="23" size="1" name="EXTEVNT3" description="External Event 3" />
      <BitField start="24" size="1" name="EXTEVNT4" description="External Event 4" />
      <BitField start="25" size="1" name="EXTEVNT5" description="External Event 5" />
      <BitField start="26" size="1" name="EXTEVNT6" description="External Event 6" />
      <BitField start="27" size="1" name="EXTEVNT7" description="External Event 7" />
      <BitField start="28" size="1" name="EXTEVNT8" description="External Event 8" />
      <BitField start="29" size="1" name="EXTEVNT9" description="External Event 9" />
      <BitField start="30" size="1" name="EXTEVNT10" description="External Event 10" />
      <BitField start="31" size="1" name="UPDATE" description="Registers update (transfer preload to active)" />
    </Register>
    <Register start="+0x40" size="0" name="RSTC1R" access="Read/Write" description="Timerx Output1 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRT" description="SRT" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
    </Register>
    <Register start="+0x44" size="0" name="SETC2R" access="Read/Write" description="Timerx Output2 Set Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SST" description="SST" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
    </Register>
    <Register start="+0x48" size="0" name="RSTC2R" access="Read/Write" description="Timerx Output2 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRT" description="SRT" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
    </Register>
    <Register start="+0x4C" size="0" name="EEFCR1" access="Read/Write" description="Timerx External Event Filtering Register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EE1LTCH" description="External Event 1 latch" />
      <BitField start="1" size="4" name="EE1FLTR" description="External Event 1 filter" />
      <BitField start="6" size="1" name="EE2LTCH" description="External Event 2 latch" />
      <BitField start="7" size="4" name="EE2FLTR" description="External Event 2 filter" />
      <BitField start="12" size="1" name="EE3LTCH" description="External Event 3 latch" />
      <BitField start="13" size="4" name="EE3FLTR" description="External Event 3 filter" />
      <BitField start="18" size="1" name="EE4LTCH" description="External Event 4 latch" />
      <BitField start="19" size="4" name="EE4FLTR" description="External Event 4 filter" />
      <BitField start="24" size="1" name="EE5LTCH" description="External Event 5 latch" />
      <BitField start="25" size="4" name="EE5FLTR" description="External Event 5 filter" />
    </Register>
    <Register start="+0x50" size="0" name="EEFCR2" access="Read/Write" description="Timerx External Event Filtering Register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EE6LTCH" description="External Event 6 latch" />
      <BitField start="1" size="4" name="EE6FLTR" description="External Event 6 filter" />
      <BitField start="6" size="1" name="EE7LTCH" description="External Event 7 latch" />
      <BitField start="7" size="4" name="EE7FLTR" description="External Event 7 filter" />
      <BitField start="12" size="1" name="EE8LTCH" description="External Event 8 latch" />
      <BitField start="13" size="4" name="EE8FLTR" description="External Event 8 filter" />
      <BitField start="18" size="1" name="EE9LTCH" description="External Event 9 latch" />
      <BitField start="19" size="4" name="EE9FLTR" description="External Event 9 filter" />
      <BitField start="24" size="1" name="EE10LTCH" description="External Event 10 latch" />
      <BitField start="25" size="4" name="EE10FLTR" description="External Event 10 filter" />
    </Register>
    <Register start="+0x54" size="0" name="RSTCR" access="Read/Write" description="TimerA Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="UPDT" description="Timer A Update reset" />
      <BitField start="2" size="1" name="CMP2" description="Timer A compare 2 reset" />
      <BitField start="3" size="1" name="CMP4" description="Timer A compare 4 reset" />
      <BitField start="4" size="1" name="MSTPER" description="Master timer Period" />
      <BitField start="5" size="1" name="MSTCMP1" description="Master compare 1" />
      <BitField start="6" size="1" name="MSTCMP2" description="Master compare 2" />
      <BitField start="7" size="1" name="MSTCMP3" description="Master compare 3" />
      <BitField start="8" size="1" name="MSTCMP4" description="Master compare 4" />
      <BitField start="9" size="1" name="EXTEVNT1" description="External Event 1" />
      <BitField start="10" size="1" name="EXTEVNT2" description="External Event 2" />
      <BitField start="11" size="1" name="EXTEVNT3" description="External Event 3" />
      <BitField start="12" size="1" name="EXTEVNT4" description="External Event 4" />
      <BitField start="13" size="1" name="EXTEVNT5" description="External Event 5" />
      <BitField start="14" size="1" name="EXTEVNT6" description="External Event 6" />
      <BitField start="15" size="1" name="EXTEVNT7" description="External Event 7" />
      <BitField start="16" size="1" name="EXTEVNT8" description="External Event 8" />
      <BitField start="17" size="1" name="EXTEVNT9" description="External Event 9" />
      <BitField start="18" size="1" name="EXTEVNT10" description="External Event 10" />
      <BitField start="19" size="1" name="TIMACMP1" description="Timer A Compare 1" />
      <BitField start="20" size="1" name="TIMACMP2" description="Timer A Compare 2" />
      <BitField start="21" size="1" name="TIMACMP4" description="Timer A Compare 4" />
      <BitField start="22" size="1" name="TIMBCMP1" description="Timer B Compare 1" />
      <BitField start="23" size="1" name="TIMBCMP2" description="Timer B Compare 2" />
      <BitField start="24" size="1" name="TIMBCMP4" description="Timer B Compare 4" />
      <BitField start="25" size="1" name="TIMDCMP1" description="Timer D Compare 1" />
      <BitField start="26" size="1" name="TIMDCMP2" description="Timer D Compare 2" />
      <BitField start="27" size="1" name="TIMDCMP4" description="Timer D Compare 4" />
      <BitField start="28" size="1" name="TIMECMP1" description="Timer E Compare 1" />
      <BitField start="29" size="1" name="TIMECMP2" description="Timer E Compare 2" />
      <BitField start="30" size="1" name="TIMECMP4" description="Timer E Compare 4" />
    </Register>
    <Register start="+0x58" size="0" name="CHPCR" access="Read/Write" description="Timerx Chopper Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CHPFRQ" description="Timerx carrier frequency value" />
      <BitField start="4" size="3" name="CHPDTY" description="Timerx chopper duty cycle value" />
      <BitField start="7" size="4" name="STRTPW" description="STRTPW" />
    </Register>
    <Register start="+0x5C" size="0" name="CPT1CCR" access="Read/Write" description="Timerx Capture 2 Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWCPT" description="Software Capture" />
      <BitField start="1" size="1" name="UDPCPT" description="Update Capture" />
      <BitField start="2" size="1" name="EXEV1CPT" description="External Event 1 Capture" />
      <BitField start="3" size="1" name="EXEV2CPT" description="External Event 2 Capture" />
      <BitField start="4" size="1" name="EXEV3CPT" description="External Event 3 Capture" />
      <BitField start="5" size="1" name="EXEV4CPT" description="External Event 4 Capture" />
      <BitField start="6" size="1" name="EXEV5CPT" description="External Event 5 Capture" />
      <BitField start="7" size="1" name="EXEV6CPT" description="External Event 6 Capture" />
      <BitField start="8" size="1" name="EXEV7CPT" description="External Event 7 Capture" />
      <BitField start="9" size="1" name="EXEV8CPT" description="External Event 8 Capture" />
      <BitField start="10" size="1" name="EXEV9CPT" description="External Event 9 Capture" />
      <BitField start="11" size="1" name="EXEV10CPT" description="External Event 10 Capture" />
      <BitField start="12" size="1" name="TA1SET" description="Timer A output 1 Set" />
      <BitField start="13" size="1" name="TA1RST" description="Timer A output 1 Reset" />
      <BitField start="14" size="1" name="TACMP1" description="Timer A Compare 1" />
      <BitField start="15" size="1" name="TACMP2" description="Timer A Compare 2" />
      <BitField start="16" size="1" name="TB1SET" description="Timer B output 1 Set" />
      <BitField start="17" size="1" name="TB1RST" description="Timer B output 1 Reset" />
      <BitField start="18" size="1" name="TBCMP1" description="Timer B Compare 1" />
      <BitField start="19" size="1" name="TBCMP2" description="Timer B Compare 2" />
      <BitField start="24" size="1" name="TD1SET" description="Timer D output 1 Set" />
      <BitField start="25" size="1" name="TD1RST" description="Timer D output 1 Reset" />
      <BitField start="26" size="1" name="TDCMP1" description="Timer D Compare 1" />
      <BitField start="27" size="1" name="TDCMP2" description="Timer D Compare 2" />
      <BitField start="28" size="1" name="TE1SET" description="Timer E output 1 Set" />
      <BitField start="29" size="1" name="TE1RST" description="Timer E output 1 Reset" />
      <BitField start="30" size="1" name="TECMP1" description="Timer E Compare 1" />
      <BitField start="31" size="1" name="TECMP2" description="Timer E Compare 2" />
    </Register>
    <Register start="+0x60" size="0" name="CPT2CCR" access="Read/Write" description="CPT2xCR" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWCPT" description="Software Capture" />
      <BitField start="1" size="1" name="UDPCPT" description="Update Capture" />
      <BitField start="2" size="1" name="EXEV1CPT" description="External Event 1 Capture" />
      <BitField start="3" size="1" name="EXEV2CPT" description="External Event 2 Capture" />
      <BitField start="4" size="1" name="EXEV3CPT" description="External Event 3 Capture" />
      <BitField start="5" size="1" name="EXEV4CPT" description="External Event 4 Capture" />
      <BitField start="6" size="1" name="EXEV5CPT" description="External Event 5 Capture" />
      <BitField start="7" size="1" name="EXEV6CPT" description="External Event 6 Capture" />
      <BitField start="8" size="1" name="EXEV7CPT" description="External Event 7 Capture" />
      <BitField start="9" size="1" name="EXEV8CPT" description="External Event 8 Capture" />
      <BitField start="10" size="1" name="EXEV9CPT" description="External Event 9 Capture" />
      <BitField start="11" size="1" name="EXEV10CPT" description="External Event 10 Capture" />
      <BitField start="12" size="1" name="TA1SET" description="Timer A output 1 Set" />
      <BitField start="13" size="1" name="TA1RST" description="Timer A output 1 Reset" />
      <BitField start="14" size="1" name="TACMP1" description="Timer A Compare 1" />
      <BitField start="15" size="1" name="TACMP2" description="Timer A Compare 2" />
      <BitField start="16" size="1" name="TB1SET" description="Timer B output 1 Set" />
      <BitField start="17" size="1" name="TB1RST" description="Timer B output 1 Reset" />
      <BitField start="18" size="1" name="TBCMP1" description="Timer B Compare 1" />
      <BitField start="19" size="1" name="TBCMP2" description="Timer B Compare 2" />
      <BitField start="24" size="1" name="TD1SET" description="Timer D output 1 Set" />
      <BitField start="25" size="1" name="TD1RST" description="Timer D output 1 Reset" />
      <BitField start="26" size="1" name="TDCMP1" description="Timer D Compare 1" />
      <BitField start="27" size="1" name="TDCMP2" description="Timer D Compare 2" />
      <BitField start="28" size="1" name="TE1SET" description="Timer E output 1 Set" />
      <BitField start="29" size="1" name="TE1RST" description="Timer E output 1 Reset" />
      <BitField start="30" size="1" name="TECMP1" description="Timer E Compare 1" />
      <BitField start="31" size="1" name="TECMP2" description="Timer E Compare 2" />
    </Register>
    <Register start="+0x64" size="0" name="OUTCR" access="Read/Write" description="Timerx Output Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="POL1" description="Output 1 polarity" />
      <BitField start="2" size="1" name="IDLEM1" description="Output 1 Idle mode" />
      <BitField start="3" size="1" name="IDLES1" description="Output 1 Idle State" />
      <BitField start="4" size="2" name="FAULT1" description="Output 1 Fault state" />
      <BitField start="6" size="1" name="CHP1" description="Output 1 Chopper enable" />
      <BitField start="7" size="1" name="DIDL1" description="Output 1 Deadtime upon burst mode Idle entry" />
      <BitField start="8" size="1" name="DTEN" description="Deadtime enable" />
      <BitField start="9" size="1" name="DLYPRTEN" description="Delayed Protection Enable" />
      <BitField start="10" size="3" name="DLYPRT" description="Delayed Protection" />
      <BitField start="17" size="1" name="POL2" description="Output 2 polarity" />
      <BitField start="18" size="1" name="IDLEM2" description="Output 2 Idle mode" />
      <BitField start="19" size="1" name="IDLES2" description="Output 2 Idle State" />
      <BitField start="20" size="2" name="FAULT2" description="Output 2 Fault state" />
      <BitField start="22" size="1" name="CHP2" description="Output 2 Chopper enable" />
      <BitField start="23" size="1" name="DIDL2" description="Output 2 Deadtime upon burst mode Idle entry" />
    </Register>
    <Register start="+0x68" size="0" name="FLTCR" access="Read/Write" description="Timerx Fault Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT1EN" description="Fault 1 enable" />
      <BitField start="1" size="1" name="FLT2EN" description="Fault 2 enable" />
      <BitField start="2" size="1" name="FLT3EN" description="Fault 3 enable" />
      <BitField start="3" size="1" name="FLT4EN" description="Fault 4 enable" />
      <BitField start="4" size="1" name="FLT5EN" description="Fault 5 enable" />
      <BitField start="31" size="1" name="FLTLCK" description="Fault sources Lock" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="HRTIM_TIMD" start="0x40017600" description="High Resolution Timer: TIMD">
    <Register start="+0x0" size="0" name="TIMDCR" access="Read/Write" description="Timerx Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="CK_PSCx" description="HRTIM Timer x Clock prescaler" />
      <BitField start="3" size="1" name="CONT" description="Continuous mode" />
      <BitField start="4" size="1" name="RETRIG" description="Re-triggerable mode" />
      <BitField start="5" size="1" name="HALF" description="Half mode enable" />
      <BitField start="6" size="1" name="PSHPLL" description="Push-Pull mode enable" />
      <BitField start="10" size="1" name="SYNCRSTx" description="Synchronization Resets Timer x" />
      <BitField start="11" size="1" name="SYNCSTRTx" description="Synchronization Starts Timer x" />
      <BitField start="12" size="2" name="DELCMP2" description="Delayed CMP2 mode" />
      <BitField start="14" size="2" name="DELCMP4" description="Delayed CMP4 mode" />
      <BitField start="17" size="1" name="TxREPU" description="Timer x Repetition update" />
      <BitField start="18" size="1" name="TxRSTU" description="Timerx reset update" />
      <BitField start="20" size="1" name="TBU" description="TBU" />
      <BitField start="21" size="1" name="TCU" description="TCU" />
      <BitField start="22" size="1" name="TDU" description="TDU" />
      <BitField start="23" size="1" name="TEU" description="TEU" />
      <BitField start="24" size="1" name="MSTU" description="Master Timer update" />
      <BitField start="25" size="2" name="DACSYNC" description="AC Synchronization" />
      <BitField start="27" size="1" name="PREEN" description="Preload enable" />
      <BitField start="28" size="4" name="UPDGAT" description="Update Gating" />
    </Register>
    <Register start="+0x4" size="0" name="TIMDISR" access="ReadOnly" description="Timerx Interrupt Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMP1" description="Compare 1 Interrupt Flag" />
      <BitField start="1" size="1" name="CMP2" description="Compare 2 Interrupt Flag" />
      <BitField start="2" size="1" name="CMP3" description="Compare 3 Interrupt Flag" />
      <BitField start="3" size="1" name="CMP4" description="Compare 4 Interrupt Flag" />
      <BitField start="4" size="1" name="REP" description="Repetition Interrupt Flag" />
      <BitField start="6" size="1" name="UPD" description="Update Interrupt Flag" />
      <BitField start="7" size="1" name="CPT1" description="Capture1 Interrupt Flag" />
      <BitField start="8" size="1" name="CPT2" description="Capture2 Interrupt Flag" />
      <BitField start="9" size="1" name="SETx1" description="Output 1 Set Interrupt Flag" />
      <BitField start="10" size="1" name="RSTx1" description="Output 1 Reset Interrupt Flag" />
      <BitField start="11" size="1" name="SETx2" description="Output 2 Set Interrupt Flag" />
      <BitField start="12" size="1" name="RSTx2" description="Output 2 Reset Interrupt Flag" />
      <BitField start="13" size="1" name="RST" description="Reset Interrupt Flag" />
      <BitField start="14" size="1" name="DLYPRT" description="Delayed Protection Flag" />
      <BitField start="16" size="1" name="CPPSTAT" description="Current Push Pull Status" />
      <BitField start="17" size="1" name="IPPSTAT" description="Idle Push Pull Status" />
      <BitField start="18" size="1" name="O1STAT" description="Output 1 State" />
      <BitField start="19" size="1" name="O2STAT" description="Output 2 State" />
    </Register>
    <Register start="+0x8" size="0" name="TIMDICR" access="WriteOnly" description="Timerx Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMP1C" description="Compare 1 Interrupt flag Clear" />
      <BitField start="1" size="1" name="CMP2C" description="Compare 2 Interrupt flag Clear" />
      <BitField start="2" size="1" name="CMP3C" description="Compare 3 Interrupt flag Clear" />
      <BitField start="3" size="1" name="CMP4C" description="Compare 4 Interrupt flag Clear" />
      <BitField start="4" size="1" name="REPC" description="Repetition Interrupt flag Clear" />
      <BitField start="6" size="1" name="UPDC" description="Update Interrupt flag Clear" />
      <BitField start="7" size="1" name="CPT1C" description="Capture1 Interrupt flag Clear" />
      <BitField start="8" size="1" name="CPT2C" description="Capture2 Interrupt flag Clear" />
      <BitField start="9" size="1" name="SET1xC" description="Output 1 Set flag Clear" />
      <BitField start="10" size="1" name="RSTx1C" description="Output 1 Reset flag Clear" />
      <BitField start="11" size="1" name="SET2xC" description="Output 2 Set flag Clear" />
      <BitField start="12" size="1" name="RSTx2C" description="Output 2 Reset flag Clear" />
      <BitField start="13" size="1" name="RSTC" description="Reset Interrupt flag Clear" />
      <BitField start="14" size="1" name="DLYPRTC" description="Delayed Protection Flag Clear" />
    </Register>
    <Register start="+0xC" size="0" name="TIMDDIER5" access="Read/Write" description="TIMxDIER5" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMP1IE" description="CMP1IE" />
      <BitField start="1" size="1" name="CMP2IE" description="CMP2IE" />
      <BitField start="2" size="1" name="CMP3IE" description="CMP3IE" />
      <BitField start="3" size="1" name="CMP4IE" description="CMP4IE" />
      <BitField start="4" size="1" name="REPIE" description="REPIE" />
      <BitField start="6" size="1" name="UPDIE" description="UPDIE" />
      <BitField start="7" size="1" name="CPT1IE" description="CPT1IE" />
      <BitField start="8" size="1" name="CPT2IE" description="CPT2IE" />
      <BitField start="9" size="1" name="SET1xIE" description="SET1xIE" />
      <BitField start="10" size="1" name="RSTx1IE" description="RSTx1IE" />
      <BitField start="11" size="1" name="SETx2IE" description="SETx2IE" />
      <BitField start="12" size="1" name="RSTx2IE" description="RSTx2IE" />
      <BitField start="13" size="1" name="RSTIE" description="RSTIE" />
      <BitField start="14" size="1" name="DLYPRTIE" description="DLYPRTIE" />
      <BitField start="16" size="1" name="CMP1DE" description="CMP1DE" />
      <BitField start="17" size="1" name="CMP2DE" description="CMP2DE" />
      <BitField start="18" size="1" name="CMP3DE" description="CMP3DE" />
      <BitField start="19" size="1" name="CMP4DE" description="CMP4DE" />
      <BitField start="20" size="1" name="REPDE" description="REPDE" />
      <BitField start="22" size="1" name="UPDDE" description="UPDDE" />
      <BitField start="23" size="1" name="CPT1DE" description="CPT1DE" />
      <BitField start="24" size="1" name="CPT2DE" description="CPT2DE" />
      <BitField start="25" size="1" name="SET1xDE" description="SET1xDE" />
      <BitField start="26" size="1" name="RSTx1DE" description="RSTx1DE" />
      <BitField start="27" size="1" name="SETx2DE" description="SETx2DE" />
      <BitField start="28" size="1" name="RSTx2DE" description="RSTx2DE" />
      <BitField start="29" size="1" name="RSTDE" description="RSTDE" />
      <BitField start="30" size="1" name="DLYPRTDE" description="DLYPRTDE" />
    </Register>
    <Register start="+0x10" size="0" name="CNTDR" access="Read/Write" description="Timerx Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNTx" description="Timerx Counter value" />
    </Register>
    <Register start="+0x14" size="0" name="PERDR" access="Read/Write" description="Timerx Period Register" reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PERx" description="Timerx Period value" />
    </Register>
    <Register start="+0x18" size="0" name="REPDR" access="Read/Write" description="Timerx Repetition Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REPx" description="Timerx Repetition counter value" />
    </Register>
    <Register start="+0x1C" size="0" name="CMP1DR" access="Read/Write" description="Timerx Compare 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP1x" description="Timerx Compare 1 value" />
    </Register>
    <Register start="+0x20" size="0" name="CMP1CDR" access="Read/Write" description="Timerx Compare 1 Compound Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP1x" description="Timerx Compare 1 value" />
      <BitField start="16" size="8" name="REPx" description="Timerx Repetition value (aliased from HRTIM_REPx register)" />
    </Register>
    <Register start="+0x24" size="0" name="CMP2DR" access="Read/Write" description="Timerx Compare 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP2x" description="Timerx Compare 2 value" />
    </Register>
    <Register start="+0x28" size="0" name="CMP3DR" access="Read/Write" description="Timerx Compare 3 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP3x" description="Timerx Compare 3 value" />
    </Register>
    <Register start="+0x2C" size="0" name="CMP4DR" access="Read/Write" description="Timerx Compare 4 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP4x" description="Timerx Compare 4 value" />
    </Register>
    <Register start="+0x30" size="0" name="CPT1DR" access="ReadOnly" description="Timerx Capture 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CPT1x" description="Timerx Capture 1 value" />
    </Register>
    <Register start="+0x34" size="0" name="CPT2DR" access="ReadOnly" description="Timerx Capture 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CPT2x" description="Timerx Capture 2 value" />
    </Register>
    <Register start="+0x38" size="0" name="DTDR" access="Read/Write" description="Timerx Deadtime Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="DTRx" description="Deadtime Rising value" />
      <BitField start="9" size="1" name="SDTRx" description="Sign Deadtime Rising value" />
      <BitField start="10" size="3" name="DTPRSC" description="Deadtime Prescaler" />
      <BitField start="14" size="1" name="DTRSLKx" description="Deadtime Rising Sign Lock" />
      <BitField start="15" size="1" name="DTRLKx" description="Deadtime Rising Lock" />
      <BitField start="16" size="9" name="DTFx" description="Deadtime Falling value" />
      <BitField start="25" size="1" name="SDTFx" description="Sign Deadtime Falling value" />
      <BitField start="30" size="1" name="DTFSLKx" description="Deadtime Falling Sign Lock" />
      <BitField start="31" size="1" name="DTFLKx" description="Deadtime Falling Lock" />
    </Register>
    <Register start="+0x3C" size="0" name="SETD1R" access="Read/Write" description="Timerx Output1 Set Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SST" description="Software Set trigger" />
      <BitField start="1" size="1" name="RESYNC" description="Timer A resynchronizaton" />
      <BitField start="2" size="1" name="PER" description="Timer A Period" />
      <BitField start="3" size="1" name="CMP1" description="Timer A compare 1" />
      <BitField start="4" size="1" name="CMP2" description="Timer A compare 2" />
      <BitField start="5" size="1" name="CMP3" description="Timer A compare 3" />
      <BitField start="6" size="1" name="CMP4" description="Timer A compare 4" />
      <BitField start="7" size="1" name="MSTPER" description="Master Period" />
      <BitField start="8" size="1" name="MSTCMP1" description="Master Compare 1" />
      <BitField start="9" size="1" name="MSTCMP2" description="Master Compare 2" />
      <BitField start="10" size="1" name="MSTCMP3" description="Master Compare 3" />
      <BitField start="11" size="1" name="MSTCMP4" description="Master Compare 4" />
      <BitField start="12" size="1" name="TIMEVNT1" description="Timer Event 1" />
      <BitField start="13" size="1" name="TIMEVNT2" description="Timer Event 2" />
      <BitField start="14" size="1" name="TIMEVNT3" description="Timer Event 3" />
      <BitField start="15" size="1" name="TIMEVNT4" description="Timer Event 4" />
      <BitField start="16" size="1" name="TIMEVNT5" description="Timer Event 5" />
      <BitField start="17" size="1" name="TIMEVNT6" description="Timer Event 6" />
      <BitField start="18" size="1" name="TIMEVNT7" description="Timer Event 7" />
      <BitField start="19" size="1" name="TIMEVNT8" description="Timer Event 8" />
      <BitField start="20" size="1" name="TIMEVNT9" description="Timer Event 9" />
      <BitField start="21" size="1" name="EXTEVNT1" description="External Event 1" />
      <BitField start="22" size="1" name="EXTEVNT2" description="External Event 2" />
      <BitField start="23" size="1" name="EXTEVNT3" description="External Event 3" />
      <BitField start="24" size="1" name="EXTEVNT4" description="External Event 4" />
      <BitField start="25" size="1" name="EXTEVNT5" description="External Event 5" />
      <BitField start="26" size="1" name="EXTEVNT6" description="External Event 6" />
      <BitField start="27" size="1" name="EXTEVNT7" description="External Event 7" />
      <BitField start="28" size="1" name="EXTEVNT8" description="External Event 8" />
      <BitField start="29" size="1" name="EXTEVNT9" description="External Event 9" />
      <BitField start="30" size="1" name="EXTEVNT10" description="External Event 10" />
      <BitField start="31" size="1" name="UPDATE" description="Registers update (transfer preload to active)" />
    </Register>
    <Register start="+0x40" size="0" name="RSTD1R" access="Read/Write" description="Timerx Output1 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRT" description="SRT" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
    </Register>
    <Register start="+0x44" size="0" name="SETD2R" access="Read/Write" description="Timerx Output2 Set Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SST" description="SST" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
    </Register>
    <Register start="+0x48" size="0" name="RSTD2R" access="Read/Write" description="Timerx Output2 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRT" description="SRT" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
    </Register>
    <Register start="+0x4C" size="0" name="EEFDR1" access="Read/Write" description="Timerx External Event Filtering Register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EE1LTCH" description="External Event 1 latch" />
      <BitField start="1" size="4" name="EE1FLTR" description="External Event 1 filter" />
      <BitField start="6" size="1" name="EE2LTCH" description="External Event 2 latch" />
      <BitField start="7" size="4" name="EE2FLTR" description="External Event 2 filter" />
      <BitField start="12" size="1" name="EE3LTCH" description="External Event 3 latch" />
      <BitField start="13" size="4" name="EE3FLTR" description="External Event 3 filter" />
      <BitField start="18" size="1" name="EE4LTCH" description="External Event 4 latch" />
      <BitField start="19" size="4" name="EE4FLTR" description="External Event 4 filter" />
      <BitField start="24" size="1" name="EE5LTCH" description="External Event 5 latch" />
      <BitField start="25" size="4" name="EE5FLTR" description="External Event 5 filter" />
    </Register>
    <Register start="+0x50" size="0" name="EEFDR2" access="Read/Write" description="Timerx External Event Filtering Register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EE6LTCH" description="External Event 6 latch" />
      <BitField start="1" size="4" name="EE6FLTR" description="External Event 6 filter" />
      <BitField start="6" size="1" name="EE7LTCH" description="External Event 7 latch" />
      <BitField start="7" size="4" name="EE7FLTR" description="External Event 7 filter" />
      <BitField start="12" size="1" name="EE8LTCH" description="External Event 8 latch" />
      <BitField start="13" size="4" name="EE8FLTR" description="External Event 8 filter" />
      <BitField start="18" size="1" name="EE9LTCH" description="External Event 9 latch" />
      <BitField start="19" size="4" name="EE9FLTR" description="External Event 9 filter" />
      <BitField start="24" size="1" name="EE10LTCH" description="External Event 10 latch" />
      <BitField start="25" size="4" name="EE10FLTR" description="External Event 10 filter" />
    </Register>
    <Register start="+0x54" size="0" name="RSTDR" access="Read/Write" description="TimerA Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="UPDT" description="Timer A Update reset" />
      <BitField start="2" size="1" name="CMP2" description="Timer A compare 2 reset" />
      <BitField start="3" size="1" name="CMP4" description="Timer A compare 4 reset" />
      <BitField start="4" size="1" name="MSTPER" description="Master timer Period" />
      <BitField start="5" size="1" name="MSTCMP1" description="Master compare 1" />
      <BitField start="6" size="1" name="MSTCMP2" description="Master compare 2" />
      <BitField start="7" size="1" name="MSTCMP3" description="Master compare 3" />
      <BitField start="8" size="1" name="MSTCMP4" description="Master compare 4" />
      <BitField start="9" size="1" name="EXTEVNT1" description="External Event 1" />
      <BitField start="10" size="1" name="EXTEVNT2" description="External Event 2" />
      <BitField start="11" size="1" name="EXTEVNT3" description="External Event 3" />
      <BitField start="12" size="1" name="EXTEVNT4" description="External Event 4" />
      <BitField start="13" size="1" name="EXTEVNT5" description="External Event 5" />
      <BitField start="14" size="1" name="EXTEVNT6" description="External Event 6" />
      <BitField start="15" size="1" name="EXTEVNT7" description="External Event 7" />
      <BitField start="16" size="1" name="EXTEVNT8" description="External Event 8" />
      <BitField start="17" size="1" name="EXTEVNT9" description="External Event 9" />
      <BitField start="18" size="1" name="EXTEVNT10" description="External Event 10" />
      <BitField start="19" size="1" name="TIMACMP1" description="Timer A Compare 1" />
      <BitField start="20" size="1" name="TIMACMP2" description="Timer A Compare 2" />
      <BitField start="21" size="1" name="TIMACMP4" description="Timer A Compare 4" />
      <BitField start="22" size="1" name="TIMBCMP1" description="Timer B Compare 1" />
      <BitField start="23" size="1" name="TIMBCMP2" description="Timer B Compare 2" />
      <BitField start="24" size="1" name="TIMBCMP4" description="Timer B Compare 4" />
      <BitField start="25" size="1" name="TIMCCMP1" description="Timer C Compare 1" />
      <BitField start="26" size="1" name="TIMCCMP2" description="Timer C Compare 2" />
      <BitField start="27" size="1" name="TIMCCMP4" description="Timer C Compare 4" />
      <BitField start="28" size="1" name="TIMECMP1" description="Timer E Compare 1" />
      <BitField start="29" size="1" name="TIMECMP2" description="Timer E Compare 2" />
      <BitField start="30" size="1" name="TIMECMP4" description="Timer E Compare 4" />
    </Register>
    <Register start="+0x58" size="0" name="CHPDR" access="Read/Write" description="Timerx Chopper Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CHPFRQ" description="Timerx carrier frequency value" />
      <BitField start="4" size="3" name="CHPDTY" description="Timerx chopper duty cycle value" />
      <BitField start="7" size="4" name="STRTPW" description="STRTPW" />
    </Register>
    <Register start="+0x5C" size="0" name="CPT1DCR" access="Read/Write" description="Timerx Capture 2 Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWCPT" description="Software Capture" />
      <BitField start="1" size="1" name="UDPCPT" description="Update Capture" />
      <BitField start="2" size="1" name="EXEV1CPT" description="External Event 1 Capture" />
      <BitField start="3" size="1" name="EXEV2CPT" description="External Event 2 Capture" />
      <BitField start="4" size="1" name="EXEV3CPT" description="External Event 3 Capture" />
      <BitField start="5" size="1" name="EXEV4CPT" description="External Event 4 Capture" />
      <BitField start="6" size="1" name="EXEV5CPT" description="External Event 5 Capture" />
      <BitField start="7" size="1" name="EXEV6CPT" description="External Event 6 Capture" />
      <BitField start="8" size="1" name="EXEV7CPT" description="External Event 7 Capture" />
      <BitField start="9" size="1" name="EXEV8CPT" description="External Event 8 Capture" />
      <BitField start="10" size="1" name="EXEV9CPT" description="External Event 9 Capture" />
      <BitField start="11" size="1" name="EXEV10CPT" description="External Event 10 Capture" />
      <BitField start="12" size="1" name="TA1SET" description="Timer A output 1 Set" />
      <BitField start="13" size="1" name="TA1RST" description="Timer A output 1 Reset" />
      <BitField start="14" size="1" name="TACMP1" description="Timer A Compare 1" />
      <BitField start="15" size="1" name="TACMP2" description="Timer A Compare 2" />
      <BitField start="16" size="1" name="TB1SET" description="Timer B output 1 Set" />
      <BitField start="17" size="1" name="TB1RST" description="Timer B output 1 Reset" />
      <BitField start="18" size="1" name="TBCMP1" description="Timer B Compare 1" />
      <BitField start="19" size="1" name="TBCMP2" description="Timer B Compare 2" />
      <BitField start="20" size="1" name="TC1SET" description="Timer C output 1 Set" />
      <BitField start="21" size="1" name="TC1RST" description="Timer C output 1 Reset" />
      <BitField start="22" size="1" name="TCCMP1" description="Timer C Compare 1" />
      <BitField start="23" size="1" name="TCCMP2" description="Timer C Compare 2" />
      <BitField start="28" size="1" name="TE1SET" description="Timer E output 1 Set" />
      <BitField start="29" size="1" name="TE1RST" description="Timer E output 1 Reset" />
      <BitField start="30" size="1" name="TECMP1" description="Timer E Compare 1" />
      <BitField start="31" size="1" name="TECMP2" description="Timer E Compare 2" />
    </Register>
    <Register start="+0x60" size="0" name="CPT2DCR" access="Read/Write" description="CPT2xCR" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWCPT" description="Software Capture" />
      <BitField start="1" size="1" name="UDPCPT" description="Update Capture" />
      <BitField start="2" size="1" name="EXEV1CPT" description="External Event 1 Capture" />
      <BitField start="3" size="1" name="EXEV2CPT" description="External Event 2 Capture" />
      <BitField start="4" size="1" name="EXEV3CPT" description="External Event 3 Capture" />
      <BitField start="5" size="1" name="EXEV4CPT" description="External Event 4 Capture" />
      <BitField start="6" size="1" name="EXEV5CPT" description="External Event 5 Capture" />
      <BitField start="7" size="1" name="EXEV6CPT" description="External Event 6 Capture" />
      <BitField start="8" size="1" name="EXEV7CPT" description="External Event 7 Capture" />
      <BitField start="9" size="1" name="EXEV8CPT" description="External Event 8 Capture" />
      <BitField start="10" size="1" name="EXEV9CPT" description="External Event 9 Capture" />
      <BitField start="11" size="1" name="EXEV10CPT" description="External Event 10 Capture" />
      <BitField start="12" size="1" name="TA1SET" description="Timer A output 1 Set" />
      <BitField start="13" size="1" name="TA1RST" description="Timer A output 1 Reset" />
      <BitField start="14" size="1" name="TACMP1" description="Timer A Compare 1" />
      <BitField start="15" size="1" name="TACMP2" description="Timer A Compare 2" />
      <BitField start="16" size="1" name="TB1SET" description="Timer B output 1 Set" />
      <BitField start="17" size="1" name="TB1RST" description="Timer B output 1 Reset" />
      <BitField start="18" size="1" name="TBCMP1" description="Timer B Compare 1" />
      <BitField start="19" size="1" name="TBCMP2" description="Timer B Compare 2" />
      <BitField start="20" size="1" name="TC1SET" description="Timer C output 1 Set" />
      <BitField start="21" size="1" name="TC1RST" description="Timer C output 1 Reset" />
      <BitField start="22" size="1" name="TCCMP1" description="Timer C Compare 1" />
      <BitField start="23" size="1" name="TCCMP2" description="Timer C Compare 2" />
      <BitField start="28" size="1" name="TE1SET" description="Timer E output 1 Set" />
      <BitField start="29" size="1" name="TE1RST" description="Timer E output 1 Reset" />
      <BitField start="30" size="1" name="TECMP1" description="Timer E Compare 1" />
      <BitField start="31" size="1" name="TECMP2" description="Timer E Compare 2" />
    </Register>
    <Register start="+0x64" size="0" name="OUTDR" access="Read/Write" description="Timerx Output Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="POL1" description="Output 1 polarity" />
      <BitField start="2" size="1" name="IDLEM1" description="Output 1 Idle mode" />
      <BitField start="3" size="1" name="IDLES1" description="Output 1 Idle State" />
      <BitField start="4" size="2" name="FAULT1" description="Output 1 Fault state" />
      <BitField start="6" size="1" name="CHP1" description="Output 1 Chopper enable" />
      <BitField start="7" size="1" name="DIDL1" description="Output 1 Deadtime upon burst mode Idle entry" />
      <BitField start="8" size="1" name="DTEN" description="Deadtime enable" />
      <BitField start="9" size="1" name="DLYPRTEN" description="Delayed Protection Enable" />
      <BitField start="10" size="3" name="DLYPRT" description="Delayed Protection" />
      <BitField start="17" size="1" name="POL2" description="Output 2 polarity" />
      <BitField start="18" size="1" name="IDLEM2" description="Output 2 Idle mode" />
      <BitField start="19" size="1" name="IDLES2" description="Output 2 Idle State" />
      <BitField start="20" size="2" name="FAULT2" description="Output 2 Fault state" />
      <BitField start="22" size="1" name="CHP2" description="Output 2 Chopper enable" />
      <BitField start="23" size="1" name="DIDL2" description="Output 2 Deadtime upon burst mode Idle entry" />
    </Register>
    <Register start="+0x68" size="0" name="FLTDR" access="Read/Write" description="Timerx Fault Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT1EN" description="Fault 1 enable" />
      <BitField start="1" size="1" name="FLT2EN" description="Fault 2 enable" />
      <BitField start="2" size="1" name="FLT3EN" description="Fault 3 enable" />
      <BitField start="3" size="1" name="FLT4EN" description="Fault 4 enable" />
      <BitField start="4" size="1" name="FLT5EN" description="Fault 5 enable" />
      <BitField start="31" size="1" name="FLTLCK" description="Fault sources Lock" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="HRTIM_TIME" start="0x40017680" description="High Resolution Timer: TIME">
    <Register start="+0x0" size="0" name="TIMECR" access="Read/Write" description="Timerx Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="CK_PSCx" description="HRTIM Timer x Clock prescaler" />
      <BitField start="3" size="1" name="CONT" description="Continuous mode" />
      <BitField start="4" size="1" name="RETRIG" description="Re-triggerable mode" />
      <BitField start="5" size="1" name="HALF" description="Half mode enable" />
      <BitField start="6" size="1" name="PSHPLL" description="Push-Pull mode enable" />
      <BitField start="10" size="1" name="SYNCRSTx" description="Synchronization Resets Timer x" />
      <BitField start="11" size="1" name="SYNCSTRTx" description="Synchronization Starts Timer x" />
      <BitField start="12" size="2" name="DELCMP2" description="Delayed CMP2 mode" />
      <BitField start="14" size="2" name="DELCMP4" description="Delayed CMP4 mode" />
      <BitField start="17" size="1" name="TxREPU" description="Timer x Repetition update" />
      <BitField start="18" size="1" name="TxRSTU" description="Timerx reset update" />
      <BitField start="20" size="1" name="TBU" description="TBU" />
      <BitField start="21" size="1" name="TCU" description="TCU" />
      <BitField start="22" size="1" name="TDU" description="TDU" />
      <BitField start="23" size="1" name="TEU" description="TEU" />
      <BitField start="24" size="1" name="MSTU" description="Master Timer update" />
      <BitField start="25" size="2" name="DACSYNC" description="AC Synchronization" />
      <BitField start="27" size="1" name="PREEN" description="Preload enable" />
      <BitField start="28" size="4" name="UPDGAT" description="Update Gating" />
    </Register>
    <Register start="+0x4" size="0" name="TIMEISR" access="ReadOnly" description="Timerx Interrupt Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMP1" description="Compare 1 Interrupt Flag" />
      <BitField start="1" size="1" name="CMP2" description="Compare 2 Interrupt Flag" />
      <BitField start="2" size="1" name="CMP3" description="Compare 3 Interrupt Flag" />
      <BitField start="3" size="1" name="CMP4" description="Compare 4 Interrupt Flag" />
      <BitField start="4" size="1" name="REP" description="Repetition Interrupt Flag" />
      <BitField start="6" size="1" name="UPD" description="Update Interrupt Flag" />
      <BitField start="7" size="1" name="CPT1" description="Capture1 Interrupt Flag" />
      <BitField start="8" size="1" name="CPT2" description="Capture2 Interrupt Flag" />
      <BitField start="9" size="1" name="SETx1" description="Output 1 Set Interrupt Flag" />
      <BitField start="10" size="1" name="RSTx1" description="Output 1 Reset Interrupt Flag" />
      <BitField start="11" size="1" name="SETx2" description="Output 2 Set Interrupt Flag" />
      <BitField start="12" size="1" name="RSTx2" description="Output 2 Reset Interrupt Flag" />
      <BitField start="13" size="1" name="RST" description="Reset Interrupt Flag" />
      <BitField start="14" size="1" name="DLYPRT" description="Delayed Protection Flag" />
      <BitField start="16" size="1" name="CPPSTAT" description="Current Push Pull Status" />
      <BitField start="17" size="1" name="IPPSTAT" description="Idle Push Pull Status" />
      <BitField start="18" size="1" name="O1STAT" description="Output 1 State" />
      <BitField start="19" size="1" name="O2STAT" description="Output 2 State" />
    </Register>
    <Register start="+0x8" size="0" name="TIMEICR" access="WriteOnly" description="Timerx Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMP1C" description="Compare 1 Interrupt flag Clear" />
      <BitField start="1" size="1" name="CMP2C" description="Compare 2 Interrupt flag Clear" />
      <BitField start="2" size="1" name="CMP3C" description="Compare 3 Interrupt flag Clear" />
      <BitField start="3" size="1" name="CMP4C" description="Compare 4 Interrupt flag Clear" />
      <BitField start="4" size="1" name="REPC" description="Repetition Interrupt flag Clear" />
      <BitField start="6" size="1" name="UPDC" description="Update Interrupt flag Clear" />
      <BitField start="7" size="1" name="CPT1C" description="Capture1 Interrupt flag Clear" />
      <BitField start="8" size="1" name="CPT2C" description="Capture2 Interrupt flag Clear" />
      <BitField start="9" size="1" name="SET1xC" description="Output 1 Set flag Clear" />
      <BitField start="10" size="1" name="RSTx1C" description="Output 1 Reset flag Clear" />
      <BitField start="11" size="1" name="SET2xC" description="Output 2 Set flag Clear" />
      <BitField start="12" size="1" name="RSTx2C" description="Output 2 Reset flag Clear" />
      <BitField start="13" size="1" name="RSTC" description="Reset Interrupt flag Clear" />
      <BitField start="14" size="1" name="DLYPRTC" description="Delayed Protection Flag Clear" />
    </Register>
    <Register start="+0xC" size="0" name="TIMEDIER5" access="Read/Write" description="TIMxDIER5" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMP1IE" description="CMP1IE" />
      <BitField start="1" size="1" name="CMP2IE" description="CMP2IE" />
      <BitField start="2" size="1" name="CMP3IE" description="CMP3IE" />
      <BitField start="3" size="1" name="CMP4IE" description="CMP4IE" />
      <BitField start="4" size="1" name="REPIE" description="REPIE" />
      <BitField start="6" size="1" name="UPDIE" description="UPDIE" />
      <BitField start="7" size="1" name="CPT1IE" description="CPT1IE" />
      <BitField start="8" size="1" name="CPT2IE" description="CPT2IE" />
      <BitField start="9" size="1" name="SET1xIE" description="SET1xIE" />
      <BitField start="10" size="1" name="RSTx1IE" description="RSTx1IE" />
      <BitField start="11" size="1" name="SETx2IE" description="SETx2IE" />
      <BitField start="12" size="1" name="RSTx2IE" description="RSTx2IE" />
      <BitField start="13" size="1" name="RSTIE" description="RSTIE" />
      <BitField start="14" size="1" name="DLYPRTIE" description="DLYPRTIE" />
      <BitField start="16" size="1" name="CMP1DE" description="CMP1DE" />
      <BitField start="17" size="1" name="CMP2DE" description="CMP2DE" />
      <BitField start="18" size="1" name="CMP3DE" description="CMP3DE" />
      <BitField start="19" size="1" name="CMP4DE" description="CMP4DE" />
      <BitField start="20" size="1" name="REPDE" description="REPDE" />
      <BitField start="22" size="1" name="UPDDE" description="UPDDE" />
      <BitField start="23" size="1" name="CPT1DE" description="CPT1DE" />
      <BitField start="24" size="1" name="CPT2DE" description="CPT2DE" />
      <BitField start="25" size="1" name="SET1xDE" description="SET1xDE" />
      <BitField start="26" size="1" name="RSTx1DE" description="RSTx1DE" />
      <BitField start="27" size="1" name="SETx2DE" description="SETx2DE" />
      <BitField start="28" size="1" name="RSTx2DE" description="RSTx2DE" />
      <BitField start="29" size="1" name="RSTDE" description="RSTDE" />
      <BitField start="30" size="1" name="DLYPRTDE" description="DLYPRTDE" />
    </Register>
    <Register start="+0x10" size="0" name="CNTER" access="Read/Write" description="Timerx Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNTx" description="Timerx Counter value" />
    </Register>
    <Register start="+0x14" size="0" name="PERER" access="Read/Write" description="Timerx Period Register" reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PERx" description="Timerx Period value" />
    </Register>
    <Register start="+0x18" size="0" name="REPER" access="Read/Write" description="Timerx Repetition Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REPx" description="Timerx Repetition counter value" />
    </Register>
    <Register start="+0x1C" size="0" name="CMP1ER" access="Read/Write" description="Timerx Compare 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP1x" description="Timerx Compare 1 value" />
    </Register>
    <Register start="+0x20" size="0" name="CMP1CER" access="Read/Write" description="Timerx Compare 1 Compound Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP1x" description="Timerx Compare 1 value" />
      <BitField start="16" size="8" name="REPx" description="Timerx Repetition value (aliased from HRTIM_REPx register)" />
    </Register>
    <Register start="+0x24" size="0" name="CMP2ER" access="Read/Write" description="Timerx Compare 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP2x" description="Timerx Compare 2 value" />
    </Register>
    <Register start="+0x28" size="0" name="CMP3ER" access="Read/Write" description="Timerx Compare 3 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP3x" description="Timerx Compare 3 value" />
    </Register>
    <Register start="+0x2C" size="0" name="CMP4ER" access="Read/Write" description="Timerx Compare 4 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP4x" description="Timerx Compare 4 value" />
    </Register>
    <Register start="+0x30" size="0" name="CPT1ER" access="ReadOnly" description="Timerx Capture 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CPT1x" description="Timerx Capture 1 value" />
    </Register>
    <Register start="+0x34" size="0" name="CPT2ER" access="ReadOnly" description="Timerx Capture 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CPT2x" description="Timerx Capture 2 value" />
    </Register>
    <Register start="+0x38" size="0" name="DTER" access="Read/Write" description="Timerx Deadtime Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="DTRx" description="Deadtime Rising value" />
      <BitField start="9" size="1" name="SDTRx" description="Sign Deadtime Rising value" />
      <BitField start="10" size="3" name="DTPRSC" description="Deadtime Prescaler" />
      <BitField start="14" size="1" name="DTRSLKx" description="Deadtime Rising Sign Lock" />
      <BitField start="15" size="1" name="DTRLKx" description="Deadtime Rising Lock" />
      <BitField start="16" size="9" name="DTFx" description="Deadtime Falling value" />
      <BitField start="25" size="1" name="SDTFx" description="Sign Deadtime Falling value" />
      <BitField start="30" size="1" name="DTFSLKx" description="Deadtime Falling Sign Lock" />
      <BitField start="31" size="1" name="DTFLKx" description="Deadtime Falling Lock" />
    </Register>
    <Register start="+0x3C" size="0" name="SETE1R" access="Read/Write" description="Timerx Output1 Set Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SST" description="Software Set trigger" />
      <BitField start="1" size="1" name="RESYNC" description="Timer A resynchronizaton" />
      <BitField start="2" size="1" name="PER" description="Timer A Period" />
      <BitField start="3" size="1" name="CMP1" description="Timer A compare 1" />
      <BitField start="4" size="1" name="CMP2" description="Timer A compare 2" />
      <BitField start="5" size="1" name="CMP3" description="Timer A compare 3" />
      <BitField start="6" size="1" name="CMP4" description="Timer A compare 4" />
      <BitField start="7" size="1" name="MSTPER" description="Master Period" />
      <BitField start="8" size="1" name="MSTCMP1" description="Master Compare 1" />
      <BitField start="9" size="1" name="MSTCMP2" description="Master Compare 2" />
      <BitField start="10" size="1" name="MSTCMP3" description="Master Compare 3" />
      <BitField start="11" size="1" name="MSTCMP4" description="Master Compare 4" />
      <BitField start="12" size="1" name="TIMEVNT1" description="Timer Event 1" />
      <BitField start="13" size="1" name="TIMEVNT2" description="Timer Event 2" />
      <BitField start="14" size="1" name="TIMEVNT3" description="Timer Event 3" />
      <BitField start="15" size="1" name="TIMEVNT4" description="Timer Event 4" />
      <BitField start="16" size="1" name="TIMEVNT5" description="Timer Event 5" />
      <BitField start="17" size="1" name="TIMEVNT6" description="Timer Event 6" />
      <BitField start="18" size="1" name="TIMEVNT7" description="Timer Event 7" />
      <BitField start="19" size="1" name="TIMEVNT8" description="Timer Event 8" />
      <BitField start="20" size="1" name="TIMEVNT9" description="Timer Event 9" />
      <BitField start="21" size="1" name="EXTEVNT1" description="External Event 1" />
      <BitField start="22" size="1" name="EXTEVNT2" description="External Event 2" />
      <BitField start="23" size="1" name="EXTEVNT3" description="External Event 3" />
      <BitField start="24" size="1" name="EXTEVNT4" description="External Event 4" />
      <BitField start="25" size="1" name="EXTEVNT5" description="External Event 5" />
      <BitField start="26" size="1" name="EXTEVNT6" description="External Event 6" />
      <BitField start="27" size="1" name="EXTEVNT7" description="External Event 7" />
      <BitField start="28" size="1" name="EXTEVNT8" description="External Event 8" />
      <BitField start="29" size="1" name="EXTEVNT9" description="External Event 9" />
      <BitField start="30" size="1" name="EXTEVNT10" description="External Event 10" />
      <BitField start="31" size="1" name="UPDATE" description="Registers update (transfer preload to active)" />
    </Register>
    <Register start="+0x40" size="0" name="RSTE1R" access="Read/Write" description="Timerx Output1 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRT" description="SRT" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
    </Register>
    <Register start="+0x44" size="0" name="SETE2R" access="Read/Write" description="Timerx Output2 Set Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SST" description="SST" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
    </Register>
    <Register start="+0x48" size="0" name="RSTE2R" access="Read/Write" description="Timerx Output2 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRT" description="SRT" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
    </Register>
    <Register start="+0x4C" size="0" name="EEFER1" access="Read/Write" description="Timerx External Event Filtering Register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EE1LTCH" description="External Event 1 latch" />
      <BitField start="1" size="4" name="EE1FLTR" description="External Event 1 filter" />
      <BitField start="6" size="1" name="EE2LTCH" description="External Event 2 latch" />
      <BitField start="7" size="4" name="EE2FLTR" description="External Event 2 filter" />
      <BitField start="12" size="1" name="EE3LTCH" description="External Event 3 latch" />
      <BitField start="13" size="4" name="EE3FLTR" description="External Event 3 filter" />
      <BitField start="18" size="1" name="EE4LTCH" description="External Event 4 latch" />
      <BitField start="19" size="4" name="EE4FLTR" description="External Event 4 filter" />
      <BitField start="24" size="1" name="EE5LTCH" description="External Event 5 latch" />
      <BitField start="25" size="4" name="EE5FLTR" description="External Event 5 filter" />
    </Register>
    <Register start="+0x50" size="0" name="EEFER2" access="Read/Write" description="Timerx External Event Filtering Register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EE6LTCH" description="External Event 6 latch" />
      <BitField start="1" size="4" name="EE6FLTR" description="External Event 6 filter" />
      <BitField start="6" size="1" name="EE7LTCH" description="External Event 7 latch" />
      <BitField start="7" size="4" name="EE7FLTR" description="External Event 7 filter" />
      <BitField start="12" size="1" name="EE8LTCH" description="External Event 8 latch" />
      <BitField start="13" size="4" name="EE8FLTR" description="External Event 8 filter" />
      <BitField start="18" size="1" name="EE9LTCH" description="External Event 9 latch" />
      <BitField start="19" size="4" name="EE9FLTR" description="External Event 9 filter" />
      <BitField start="24" size="1" name="EE10LTCH" description="External Event 10 latch" />
      <BitField start="25" size="4" name="EE10FLTR" description="External Event 10 filter" />
    </Register>
    <Register start="+0x54" size="0" name="RSTER" access="Read/Write" description="TimerA Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="UPDT" description="Timer A Update reset" />
      <BitField start="2" size="1" name="CMP2" description="Timer A compare 2 reset" />
      <BitField start="3" size="1" name="CMP4" description="Timer A compare 4 reset" />
      <BitField start="4" size="1" name="MSTPER" description="Master timer Period" />
      <BitField start="5" size="1" name="MSTCMP1" description="Master compare 1" />
      <BitField start="6" size="1" name="MSTCMP2" description="Master compare 2" />
      <BitField start="7" size="1" name="MSTCMP3" description="Master compare 3" />
      <BitField start="8" size="1" name="MSTCMP4" description="Master compare 4" />
      <BitField start="9" size="1" name="EXTEVNT1" description="External Event 1" />
      <BitField start="10" size="1" name="EXTEVNT2" description="External Event 2" />
      <BitField start="11" size="1" name="EXTEVNT3" description="External Event 3" />
      <BitField start="12" size="1" name="EXTEVNT4" description="External Event 4" />
      <BitField start="13" size="1" name="EXTEVNT5" description="External Event 5" />
      <BitField start="14" size="1" name="EXTEVNT6" description="External Event 6" />
      <BitField start="15" size="1" name="EXTEVNT7" description="External Event 7" />
      <BitField start="16" size="1" name="EXTEVNT8" description="External Event 8" />
      <BitField start="17" size="1" name="EXTEVNT9" description="External Event 9" />
      <BitField start="18" size="1" name="EXTEVNT10" description="External Event 10" />
      <BitField start="19" size="1" name="TIMACMP1" description="Timer A Compare 1" />
      <BitField start="20" size="1" name="TIMACMP2" description="Timer A Compare 2" />
      <BitField start="21" size="1" name="TIMACMP4" description="Timer A Compare 4" />
      <BitField start="22" size="1" name="TIMBCMP1" description="Timer B Compare 1" />
      <BitField start="23" size="1" name="TIMBCMP2" description="Timer B Compare 2" />
      <BitField start="24" size="1" name="TIMBCMP4" description="Timer B Compare 4" />
      <BitField start="25" size="1" name="TIMCCMP1" description="Timer C Compare 1" />
      <BitField start="26" size="1" name="TIMCCMP2" description="Timer C Compare 2" />
      <BitField start="27" size="1" name="TIMCCMP4" description="Timer C Compare 4" />
      <BitField start="28" size="1" name="TIMDCMP1" description="Timer D Compare 1" />
      <BitField start="29" size="1" name="TIMDCMP2" description="Timer D Compare 2" />
      <BitField start="30" size="1" name="TIMDCMP4" description="Timer D Compare 4" />
    </Register>
    <Register start="+0x58" size="0" name="CHPER" access="Read/Write" description="Timerx Chopper Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CHPFRQ" description="Timerx carrier frequency value" />
      <BitField start="4" size="3" name="CHPDTY" description="Timerx chopper duty cycle value" />
      <BitField start="7" size="4" name="STRTPW" description="STRTPW" />
    </Register>
    <Register start="+0x5C" size="0" name="CPT1ECR" access="Read/Write" description="Timerx Capture 2 Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWCPT" description="Software Capture" />
      <BitField start="1" size="1" name="UDPCPT" description="Update Capture" />
      <BitField start="2" size="1" name="EXEV1CPT" description="External Event 1 Capture" />
      <BitField start="3" size="1" name="EXEV2CPT" description="External Event 2 Capture" />
      <BitField start="4" size="1" name="EXEV3CPT" description="External Event 3 Capture" />
      <BitField start="5" size="1" name="EXEV4CPT" description="External Event 4 Capture" />
      <BitField start="6" size="1" name="EXEV5CPT" description="External Event 5 Capture" />
      <BitField start="7" size="1" name="EXEV6CPT" description="External Event 6 Capture" />
      <BitField start="8" size="1" name="EXEV7CPT" description="External Event 7 Capture" />
      <BitField start="9" size="1" name="EXEV8CPT" description="External Event 8 Capture" />
      <BitField start="10" size="1" name="EXEV9CPT" description="External Event 9 Capture" />
      <BitField start="11" size="1" name="EXEV10CPT" description="External Event 10 Capture" />
      <BitField start="12" size="1" name="TA1SET" description="Timer A output 1 Set" />
      <BitField start="13" size="1" name="TA1RST" description="Timer A output 1 Reset" />
      <BitField start="14" size="1" name="TACMP1" description="Timer A Compare 1" />
      <BitField start="15" size="1" name="TACMP2" description="Timer A Compare 2" />
      <BitField start="16" size="1" name="TB1SET" description="Timer B output 1 Set" />
      <BitField start="17" size="1" name="TB1RST" description="Timer B output 1 Reset" />
      <BitField start="18" size="1" name="TBCMP1" description="Timer B Compare 1" />
      <BitField start="19" size="1" name="TBCMP2" description="Timer B Compare 2" />
      <BitField start="20" size="1" name="TC1SET" description="Timer C output 1 Set" />
      <BitField start="21" size="1" name="TC1RST" description="Timer C output 1 Reset" />
      <BitField start="22" size="1" name="TCCMP1" description="Timer C Compare 1" />
      <BitField start="23" size="1" name="TCCMP2" description="Timer C Compare 2" />
      <BitField start="24" size="1" name="TD1SET" description="Timer D output 1 Set" />
      <BitField start="25" size="1" name="TD1RST" description="Timer D output 1 Reset" />
      <BitField start="26" size="1" name="TDCMP1" description="Timer D Compare 1" />
      <BitField start="27" size="1" name="TDCMP2" description="Timer D Compare 2" />
    </Register>
    <Register start="+0x60" size="0" name="CPT2ECR" access="Read/Write" description="CPT2xCR" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWCPT" description="Software Capture" />
      <BitField start="1" size="1" name="UDPCPT" description="Update Capture" />
      <BitField start="2" size="1" name="EXEV1CPT" description="External Event 1 Capture" />
      <BitField start="3" size="1" name="EXEV2CPT" description="External Event 2 Capture" />
      <BitField start="4" size="1" name="EXEV3CPT" description="External Event 3 Capture" />
      <BitField start="5" size="1" name="EXEV4CPT" description="External Event 4 Capture" />
      <BitField start="6" size="1" name="EXEV5CPT" description="External Event 5 Capture" />
      <BitField start="7" size="1" name="EXEV6CPT" description="External Event 6 Capture" />
      <BitField start="8" size="1" name="EXEV7CPT" description="External Event 7 Capture" />
      <BitField start="9" size="1" name="EXEV8CPT" description="External Event 8 Capture" />
      <BitField start="10" size="1" name="EXEV9CPT" description="External Event 9 Capture" />
      <BitField start="11" size="1" name="EXEV10CPT" description="External Event 10 Capture" />
      <BitField start="12" size="1" name="TA1SET" description="Timer A output 1 Set" />
      <BitField start="13" size="1" name="TA1RST" description="Timer A output 1 Reset" />
      <BitField start="14" size="1" name="TACMP1" description="Timer A Compare 1" />
      <BitField start="15" size="1" name="TACMP2" description="Timer A Compare 2" />
      <BitField start="16" size="1" name="TB1SET" description="Timer B output 1 Set" />
      <BitField start="17" size="1" name="TB1RST" description="Timer B output 1 Reset" />
      <BitField start="18" size="1" name="TBCMP1" description="Timer B Compare 1" />
      <BitField start="19" size="1" name="TBCMP2" description="Timer B Compare 2" />
      <BitField start="20" size="1" name="TC1SET" description="Timer C output 1 Set" />
      <BitField start="21" size="1" name="TC1RST" description="Timer C output 1 Reset" />
      <BitField start="22" size="1" name="TCCMP1" description="Timer C Compare 1" />
      <BitField start="23" size="1" name="TCCMP2" description="Timer C Compare 2" />
      <BitField start="24" size="1" name="TD1SET" description="Timer D output 1 Set" />
      <BitField start="25" size="1" name="TD1RST" description="Timer D output 1 Reset" />
      <BitField start="26" size="1" name="TDCMP1" description="Timer D Compare 1" />
      <BitField start="27" size="1" name="TDCMP2" description="Timer D Compare 2" />
    </Register>
    <Register start="+0x64" size="0" name="OUTER" access="Read/Write" description="Timerx Output Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="POL1" description="Output 1 polarity" />
      <BitField start="2" size="1" name="IDLEM1" description="Output 1 Idle mode" />
      <BitField start="3" size="1" name="IDLES1" description="Output 1 Idle State" />
      <BitField start="4" size="2" name="FAULT1" description="Output 1 Fault state" />
      <BitField start="6" size="1" name="CHP1" description="Output 1 Chopper enable" />
      <BitField start="7" size="1" name="DIDL1" description="Output 1 Deadtime upon burst mode Idle entry" />
      <BitField start="8" size="1" name="DTEN" description="Deadtime enable" />
      <BitField start="9" size="1" name="DLYPRTEN" description="Delayed Protection Enable" />
      <BitField start="10" size="3" name="DLYPRT" description="Delayed Protection" />
      <BitField start="17" size="1" name="POL2" description="Output 2 polarity" />
      <BitField start="18" size="1" name="IDLEM2" description="Output 2 Idle mode" />
      <BitField start="19" size="1" name="IDLES2" description="Output 2 Idle State" />
      <BitField start="20" size="2" name="FAULT2" description="Output 2 Fault state" />
      <BitField start="22" size="1" name="CHP2" description="Output 2 Chopper enable" />
      <BitField start="23" size="1" name="DIDL2" description="Output 2 Deadtime upon burst mode Idle entry" />
    </Register>
    <Register start="+0x68" size="0" name="FLTER" access="Read/Write" description="Timerx Fault Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT1EN" description="Fault 1 enable" />
      <BitField start="1" size="1" name="FLT2EN" description="Fault 2 enable" />
      <BitField start="2" size="1" name="FLT3EN" description="Fault 3 enable" />
      <BitField start="3" size="1" name="FLT4EN" description="Fault 4 enable" />
      <BitField start="4" size="1" name="FLT5EN" description="Fault 5 enable" />
      <BitField start="31" size="1" name="FLTLCK" description="Fault sources Lock" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="HSEM" start="0x48020800" description="HSEM">
    <Register start="+0x0" size="0" name="HSEM_R0" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x4" size="0" name="HSEM_R1" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x8" size="0" name="HSEM_R2" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xC" size="0" name="HSEM_R3" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x10" size="0" name="HSEM_R4" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x14" size="0" name="HSEM_R5" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x18" size="0" name="HSEM_R6" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x1C" size="0" name="HSEM_R7" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x20" size="0" name="HSEM_R8" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x24" size="0" name="HSEM_R9" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x28" size="0" name="HSEM_R10" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x2C" size="0" name="HSEM_R11" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x30" size="0" name="HSEM_R12" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x34" size="0" name="HSEM_R13" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x38" size="0" name="HSEM_R14" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x3C" size="0" name="HSEM_R15" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x40" size="0" name="HSEM_R16" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x44" size="0" name="HSEM_R17" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x48" size="0" name="HSEM_R18" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x4C" size="0" name="HSEM_R19" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x50" size="0" name="HSEM_R20" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x54" size="0" name="HSEM_R21" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x58" size="0" name="HSEM_R22" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x5C" size="0" name="HSEM_R23" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x60" size="0" name="HSEM_R24" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x64" size="0" name="HSEM_R25" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x68" size="0" name="HSEM_R26" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x6C" size="0" name="HSEM_R27" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x70" size="0" name="HSEM_R28" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x74" size="0" name="HSEM_R29" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x78" size="0" name="HSEM_R30" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x7C" size="0" name="HSEM_R31" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x80" size="0" name="HSEM_RLR0" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x84" size="0" name="HSEM_RLR1" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x88" size="0" name="HSEM_RLR2" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x8C" size="0" name="HSEM_RLR3" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x90" size="0" name="HSEM_RLR4" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x94" size="0" name="HSEM_RLR5" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x98" size="0" name="HSEM_RLR6" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x9C" size="0" name="HSEM_RLR7" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xA0" size="0" name="HSEM_RLR8" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xA4" size="0" name="HSEM_RLR9" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xA8" size="0" name="HSEM_RLR10" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xAC" size="0" name="HSEM_RLR11" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xB0" size="0" name="HSEM_RLR12" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xB4" size="0" name="HSEM_RLR13" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xB8" size="0" name="HSEM_RLR14" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xBC" size="0" name="HSEM_RLR15" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xC0" size="0" name="HSEM_RLR16" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xC4" size="0" name="HSEM_RLR17" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xC8" size="0" name="HSEM_RLR18" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xCC" size="0" name="HSEM_RLR19" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xD0" size="0" name="HSEM_RLR20" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xD4" size="0" name="HSEM_RLR21" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xD8" size="0" name="HSEM_RLR22" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xDC" size="0" name="HSEM_RLR23" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xE0" size="0" name="HSEM_RLR24" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xE4" size="0" name="HSEM_RLR25" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xE8" size="0" name="HSEM_RLR26" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xEC" size="0" name="HSEM_RLR27" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xF0" size="0" name="HSEM_RLR28" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xF4" size="0" name="HSEM_RLR29" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xF8" size="0" name="HSEM_RLR30" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xFC" size="0" name="HSEM_RLR31" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x100" size="0" name="HSEM_IER" access="Read/Write" description="HSEM Interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISEM0" description="Interrupt semaphore n enable bit" />
      <BitField start="1" size="1" name="ISEM1" description="Interrupt semaphore n enable bit" />
      <BitField start="2" size="1" name="ISEM2" description="Interrupt semaphore n enable bit" />
      <BitField start="3" size="1" name="ISEM3" description="Interrupt semaphore n enable bit" />
      <BitField start="4" size="1" name="ISEM4" description="Interrupt semaphore n enable bit" />
      <BitField start="5" size="1" name="ISEM5" description="Interrupt semaphore n enable bit" />
      <BitField start="6" size="1" name="ISEM6" description="Interrupt semaphore n enable bit" />
      <BitField start="7" size="1" name="ISEM7" description="Interrupt semaphore n enable bit" />
      <BitField start="8" size="1" name="ISEM8" description="Interrupt semaphore n enable bit" />
      <BitField start="9" size="1" name="ISEM9" description="Interrupt semaphore n enable bit" />
      <BitField start="10" size="1" name="ISEM10" description="Interrupt semaphore n enable bit" />
      <BitField start="11" size="1" name="ISEM11" description="Interrupt semaphore n enable bit" />
      <BitField start="12" size="1" name="ISEM12" description="Interrupt semaphore n enable bit" />
      <BitField start="13" size="1" name="ISEM13" description="Interrupt semaphore n enable bit" />
      <BitField start="14" size="1" name="ISEM14" description="Interrupt semaphore n enable bit" />
      <BitField start="15" size="1" name="ISEM15" description="Interrupt semaphore n enable bit" />
      <BitField start="16" size="1" name="ISEM16" description="Interrupt semaphore n enable bit" />
      <BitField start="17" size="1" name="ISEM17" description="Interrupt semaphore n enable bit" />
      <BitField start="18" size="1" name="ISEM18" description="Interrupt semaphore n enable bit" />
      <BitField start="19" size="1" name="ISEM19" description="Interrupt semaphore n enable bit" />
      <BitField start="20" size="1" name="ISEM20" description="Interrupt semaphore n enable bit" />
      <BitField start="21" size="1" name="ISEM21" description="Interrupt semaphore n enable bit" />
      <BitField start="22" size="1" name="ISEM22" description="Interrupt semaphore n enable bit" />
      <BitField start="23" size="1" name="ISEM23" description="Interrupt semaphore n enable bit" />
      <BitField start="24" size="1" name="ISEM24" description="Interrupt semaphore n enable bit" />
      <BitField start="25" size="1" name="ISEM25" description="Interrupt semaphore n enable bit" />
      <BitField start="26" size="1" name="ISEM26" description="Interrupt semaphore n enable bit" />
      <BitField start="27" size="1" name="ISEM27" description="Interrupt semaphore n enable bit" />
      <BitField start="28" size="1" name="ISEM28" description="Interrupt semaphore n enable bit" />
      <BitField start="29" size="1" name="ISEM29" description="Interrupt semaphore n enable bit" />
      <BitField start="30" size="1" name="ISEM30" description="Interrupt semaphore n enable bit" />
      <BitField start="31" size="1" name="ISEM31" description="Interrupt(N) semaphore n enable bit." />
    </Register>
    <Register start="+0x104" size="0" name="HSEM_ICR" access="ReadOnly" description="HSEM Interrupt clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISEM0" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="1" size="1" name="ISEM1" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="2" size="1" name="ISEM2" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="3" size="1" name="ISEM3" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="4" size="1" name="ISEM4" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="5" size="1" name="ISEM5" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="6" size="1" name="ISEM6" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="7" size="1" name="ISEM7" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="8" size="1" name="ISEM8" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="9" size="1" name="ISEM9" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="10" size="1" name="ISEM10" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="11" size="1" name="ISEM11" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="12" size="1" name="ISEM12" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="13" size="1" name="ISEM13" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="14" size="1" name="ISEM14" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="15" size="1" name="ISEM15" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="16" size="1" name="ISEM16" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="17" size="1" name="ISEM17" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="18" size="1" name="ISEM18" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="19" size="1" name="ISEM19" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="20" size="1" name="ISEM20" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="21" size="1" name="ISEM21" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="22" size="1" name="ISEM22" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="23" size="1" name="ISEM23" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="24" size="1" name="ISEM24" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="25" size="1" name="ISEM25" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="26" size="1" name="ISEM26" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="27" size="1" name="ISEM27" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="28" size="1" name="ISEM28" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="29" size="1" name="ISEM29" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="30" size="1" name="ISEM30" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="31" size="1" name="ISEM31" description="Interrupt(N) semaphore n clear bit" />
    </Register>
    <Register start="+0x108" size="0" name="HSEM_ISR" access="ReadOnly" description="HSEM Interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISEM0" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="1" size="1" name="ISEM1" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="2" size="1" name="ISEM2" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="3" size="1" name="ISEM3" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="4" size="1" name="ISEM4" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="5" size="1" name="ISEM5" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="6" size="1" name="ISEM6" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="7" size="1" name="ISEM7" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="8" size="1" name="ISEM8" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="9" size="1" name="ISEM9" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="10" size="1" name="ISEM10" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="11" size="1" name="ISEM11" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="12" size="1" name="ISEM12" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="13" size="1" name="ISEM13" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="14" size="1" name="ISEM14" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="15" size="1" name="ISEM15" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="16" size="1" name="ISEM16" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="17" size="1" name="ISEM17" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="18" size="1" name="ISEM18" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="19" size="1" name="ISEM19" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="20" size="1" name="ISEM20" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="21" size="1" name="ISEM21" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="22" size="1" name="ISEM22" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="23" size="1" name="ISEM23" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="24" size="1" name="ISEM24" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="25" size="1" name="ISEM25" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="26" size="1" name="ISEM26" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="27" size="1" name="ISEM27" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="28" size="1" name="ISEM28" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="29" size="1" name="ISEM29" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="30" size="1" name="ISEM30" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="31" size="1" name="ISEM31" description="Interrupt(N) semaphore n status bit before enable (mask)" />
    </Register>
    <Register start="+0x10C" size="0" name="HSEM_MISR" access="ReadOnly" description="HSEM Masked interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISEM0" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="1" size="1" name="ISEM1" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="2" size="1" name="ISEM2" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="3" size="1" name="ISEM3" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="4" size="1" name="ISEM4" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="5" size="1" name="ISEM5" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="6" size="1" name="ISEM6" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="7" size="1" name="ISEM7" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="8" size="1" name="ISEM8" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="9" size="1" name="ISEM9" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="10" size="1" name="ISEM10" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="11" size="1" name="ISEM11" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="12" size="1" name="ISEM12" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="13" size="1" name="ISEM13" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="14" size="1" name="ISEM14" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="15" size="1" name="ISEM15" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="16" size="1" name="ISEM16" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="17" size="1" name="ISEM17" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="18" size="1" name="ISEM18" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="19" size="1" name="ISEM19" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="20" size="1" name="ISEM20" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="21" size="1" name="ISEM21" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="22" size="1" name="ISEM22" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="23" size="1" name="ISEM23" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="24" size="1" name="ISEM24" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="25" size="1" name="ISEM25" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="26" size="1" name="ISEM26" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="27" size="1" name="ISEM27" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="28" size="1" name="ISEM28" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="29" size="1" name="ISEM29" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="30" size="1" name="ISEM30" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="31" size="1" name="ISEM31" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
    </Register>
    <Register start="+0x140" size="0" name="HSEM_CR" access="Read/Write" description="HSEM Clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="8" name="MASTERID" description="MasterID of semaphores to be cleared" />
      <BitField start="16" size="16" name="KEY" description="Semaphore clear Key" />
    </Register>
    <Register start="+0x144" size="0" name="HSEM_KEYR" access="Read/Write" description="HSEM Interrupt clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="KEY" description="Semaphore Clear Key" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C1" start="0x40005400" description="I2C1">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="Peripheral enable Note: When PE=0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least 3 APB clock cycles." />
      <BitField start="1" size="1" name="TXIE" description="TX Interrupt enable" />
      <BitField start="2" size="1" name="RXIE" description="RX Interrupt enable" />
      <BitField start="3" size="1" name="ADDRIE" description="Address match Interrupt enable (slave only)" />
      <BitField start="4" size="1" name="NACKIE" description="Not acknowledge received Interrupt enable" />
      <BitField start="5" size="1" name="STOPIE" description="STOP detection Interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transfer Complete interrupt enable Note: Any of these events will generate an interrupt: Transfer Complete (TC) Transfer Complete Reload (TCR)" />
      <BitField start="7" size="1" name="ERRIE" description="Error interrupts enable Note: Any of these errors generate an interrupt: Arbitration Loss (ARLO) Bus Error detection (BERR) Overrun/Underrun (OVR) Timeout detection (TIMEOUT) PEC error detection (PECERR) Alert pin event detection (ALERT)" />
      <BitField start="8" size="4" name="DNF" description="Digital noise filter These bits are used to configure the digital noise filter on SDA and SCL input. The digital filter will filter spikes with a length of up to DNF[3:0] * tI2CCLK ... Note: If the analog filter is also enabled, the digital filter is added to the analog filter. This filter can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="12" size="1" name="ANFOFF" description="Analog noise filter OFF Note: This bit can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="14" size="1" name="TXDMAEN" description="DMA transmission requests enable" />
      <BitField start="15" size="1" name="RXDMAEN" description="DMA reception requests enable" />
      <BitField start="16" size="1" name="SBC" description="Slave byte control This bit is used to enable hardware byte control in slave mode." />
      <BitField start="17" size="1" name="NOSTRETCH" description="Clock stretching disable This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode. Note: This bit can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="18" size="1" name="WUPEN" description="Wakeup from Stop mode enable Note: If the Wakeup from Stop mode feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation. Note: WUPEN can be set only when DNF = 0000" />
      <BitField start="19" size="1" name="GCEN" description="General call enable" />
      <BitField start="20" size="1" name="SMBHEN" description="SMBus Host address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="21" size="1" name="SMBDEN" description="SMBus Device Default address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="22" size="1" name="ALERTEN" description="SMBus alert enable Device mode (SMBHEN=0): Host mode (SMBHEN=1): Note: When ALERTEN=0, the SMBA pin can be used as a standard GPIO. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="23" size="1" name="PECEN" description="PEC enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SADD0" description="Slave address bit 0 (master mode) In 7-bit addressing mode (ADD10 = 0): This bit is dont care In 10-bit addressing mode (ADD10 = 1): This bit should be written with bit 0 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="1" size="1" name="SADD1" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="2" size="1" name="SADD2" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="3" size="1" name="SADD3" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="4" size="1" name="SADD4" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="5" size="1" name="SADD5" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="6" size="1" name="SADD6" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="7" size="1" name="SADD7" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="8" size="1" name="SADD8" description="Slave address bit 9:8 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits are dont care In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 9:8 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="9" size="1" name="SADD9" description="Slave address bit 9:8 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits are dont care In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 9:8 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="10" size="1" name="RD_WRN" description="Transfer direction (master mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="11" size="1" name="ADD10" description="10-bit addressing mode (master mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="12" size="1" name="HEAD10R" description="10-bit address header only read direction (master receiver mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="13" size="1" name="START" description="Start generation This bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing 1 to the ADDRCF bit in the I2C_ICR register. If the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated Start condition when RELOAD=0, after the end of the NBYTES transfer. Otherwise setting this bit will generate a START condition once the bus is free. Note: Writing 0 to this bit has no effect. The START bit can be set even if the bus is BUSY or I2C is in slave mode. This bit has no effect when RELOAD is set." />
      <BitField start="14" size="1" name="STOP" description="Stop generation (master mode) The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE = 0. In Master Mode: Note: Writing 0 to this bit has no effect." />
      <BitField start="15" size="1" name="NACK" description="NACK generation (slave mode) The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. Note: Writing 0 to this bit has no effect. This bit is used in slave mode only: in master receiver mode, NACK is automatically generated after last byte preceding STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in slave receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value." />
      <BitField start="16" size="8" name="NBYTES" description="Number of bytes The number of bytes to be transmitted/received is programmed there. This field is dont care in slave mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="24" size="1" name="RELOAD" description="NBYTES reload mode This bit is set and cleared by software." />
      <BitField start="25" size="1" name="AUTOEND" description="Automatic end mode (master mode) This bit is set and cleared by software. Note: This bit has no effect in slave mode or when the RELOAD bit is set." />
      <BitField start="26" size="1" name="PECBYTE" description="Packet error checking byte This bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE=0. Note: Writing 0 to this bit has no effect. This bit has no effect when RELOAD is set. This bit has no effect is slave mode when SBC=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x8" size="0" name="OAR1" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="OA1" description="Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bits 9:8 of address Note: These bits can be written only when OA1EN=0. OA1[7:1]: Interface address Bits 7:1 of address Note: These bits can be written only when OA1EN=0. OA1[0]: Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bit 0 of address Note: This bit can be written only when OA1EN=0." />
      <BitField start="10" size="1" name="OA1MODE" description="Own Address 1 10-bit mode Note: This bit can be written only when OA1EN=0." />
      <BitField start="15" size="1" name="OA1EN" description="Own Address 1 enable" />
    </Register>
    <Register start="+0xC" size="0" name="OAR2" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="7" name="OA2" description="Interface address bits 7:1 of address Note: These bits can be written only when OA2EN=0." />
      <BitField start="8" size="3" name="OA2MSK" description="Own Address 2 masks Note: These bits can be written only when OA2EN=0. As soon as OA2MSK is not equal to 0, the reserved I2C addresses (0b0000xxx and 0b1111xxx) are not acknowledged even if the comparison matches." />
      <BitField start="15" size="1" name="OA2EN" description="Own Address 2 enable" />
    </Register>
    <Register start="+0x10" size="0" name="TIMINGR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCLL" description="SCL low period (master mode) This field is used to generate the SCL low period in master mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also used to generate tBUF and tSU:STA timings." />
      <BitField start="8" size="8" name="SCLH" description="SCL high period (master mode) This field is used to generate the SCL high period in master mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also used to generate tSU:STO and tHD:STA timing." />
      <BitField start="16" size="4" name="SDADEL" description="Data hold time This field is used to generate the delay tSDADEL between SCL falling edge and SDA edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSDADEL. tSDADEL= SDADEL x tPRESC Note: SDADEL is used to generate tHD:DAT timing." />
      <BitField start="20" size="4" name="SCLDEL" description="Data setup time This field is used to generate a delay tSCLDEL between SDA edge and SCL rising edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSCLDEL. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL is used to generate tSU:DAT timing." />
      <BitField start="28" size="4" name="PRESC" description="Timing prescaler This field is used to prescale I2CCLK in order to generate the clock period tPRESC used for data setup and hold counters (refer to I2C timings on page9) and for SCL high and low level counters (refer to I2C master initialization on page24). tPRESC = (PRESC+1) x tI2CCLK" />
    </Register>
    <Register start="+0x14" size="0" name="TIMEOUTR" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="TIMEOUTA" description="Bus Timeout A This field is used to configure: The SCL low timeout condition tTIMEOUT when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK The bus idle condition (both SCL and SDA high) when TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These bits can be written only when TIMOUTEN=0." />
      <BitField start="12" size="1" name="TIDLE" description="Idle clock timeout detection Note: This bit can be written only when TIMOUTEN=0." />
      <BitField start="15" size="1" name="TIMOUTEN" description="Clock timeout enable" />
      <BitField start="16" size="12" name="TIMEOUTB" description="Bus timeout B This field is used to configure the cumulative clock extension timeout: In master mode, the master cumulative clock low extend time (tLOW:MEXT) is detected In slave mode, the slave cumulative clock low extend time (tLOW:SEXT) is detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK Note: These bits can be written only when TEXTEN=0." />
      <BitField start="31" size="1" name="TEXTEN" description="Extended clock timeout enable" />
    </Register>
    <Register start="+0x18" size="0" name="ISR" access="Read/Write" description="Access: No wait states" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXE" description="Transmit data register empty (transmitters) This bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software in order to flush the transmit data register I2C_TXDR. Note: This bit is set by hardware when PE=0." />
      <BitField start="1" size="1" name="TXIS" description="Transmit interrupt status (transmitters) This bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software when NOSTRETCH=1 only, in order to generate a TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN=1). Note: This bit is cleared by hardware when PE=0." />
      <BitField start="2" size="1" name="RXNE" description="Receive data register not empty (receivers) This bit is set by hardware when the received data is copied into the I2C_RXDR register, and is ready to be read. It is cleared when I2C_RXDR is read. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="3" size="1" name="ADDR" description="Address matched (slave mode) This bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting ADDRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="4" size="1" name="NACKF" description="Not Acknowledge received flag This flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="5" size="1" name="STOPF" description="Stop detection flag This flag is set by hardware when a Stop condition is detected on the bus and the peripheral is involved in this transfer: either as a master, provided that the STOP condition is generated by the peripheral. or as a slave, provided that the peripheral has been addressed previously during this transfer. It is cleared by software by setting the STOPCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="6" size="1" name="TC" description="Transfer Complete (master mode) This flag is set by hardware when RELOAD=0, AUTOEND=0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="7" size="1" name="TCR" description="Transfer Complete Reload This flag is set by hardware when RELOAD=1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value. Note: This bit is cleared by hardware when PE=0. This flag is only for master mode, or for slave mode when the SBC bit is set." />
      <BitField start="8" size="1" name="BERR" description="Bus error This flag is set by hardware when a misplaced Start or Stop condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting BERRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="9" size="1" name="ARLO" description="Arbitration lost This flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="10" size="1" name="OVR" description="Overrun/Underrun (slave mode) This flag is set by hardware in slave mode with NOSTRETCH=1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="11" size="1" name="PECERR" description="PEC Error in reception This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMEOUT" description="Timeout or tLOW detection flag This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="13" size="1" name="ALERT" description="SMBus alert This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and a SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="15" size="1" name="BUSY" description="Bus busy This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected. It is cleared by hardware when a Stop condition is detected, or when PE=0." />
      <BitField start="16" size="1" name="DIR" description="Transfer direction (Slave mode) This flag is updated when an address match event occurs (ADDR=1)." />
      <BitField start="17" size="7" name="ADDCODE" description="Address match code (Slave mode) These bits are updated with the received address when an address match event occurs (ADDR = 1). In the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the 2 MSBs of the address." />
    </Register>
    <Register start="+0x1C" size="0" name="ICR" access="WriteOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="ADDRCF" description="Address matched flag clear Writing 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears the START bit in the I2C_CR2 register." />
      <BitField start="4" size="1" name="NACKCF" description="Not Acknowledge flag clear Writing 1 to this bit clears the ACKF flag in I2C_ISR register." />
      <BitField start="5" size="1" name="STOPCF" description="Stop detection flag clear Writing 1 to this bit clears the STOPF flag in the I2C_ISR register." />
      <BitField start="8" size="1" name="BERRCF" description="Bus error flag clear Writing 1 to this bit clears the BERRF flag in the I2C_ISR register." />
      <BitField start="9" size="1" name="ARLOCF" description="Arbitration Lost flag clear Writing 1 to this bit clears the ARLO flag in the I2C_ISR register." />
      <BitField start="10" size="1" name="OVRCF" description="Overrun/Underrun flag clear Writing 1 to this bit clears the OVR flag in the I2C_ISR register." />
      <BitField start="11" size="1" name="PECCF" description="PEC Error flag clear Writing 1 to this bit clears the PECERR flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMOUTCF" description="Timeout detection flag clear Writing 1 to this bit clears the TIMEOUT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="13" size="1" name="ALERTCF" description="Alert flag clear Writing 1 to this bit clears the ALERT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x20" size="0" name="PECR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PEC" description="Packet error checking register This field contains the internal PEC when PECEN=1. The PEC is cleared by hardware when PE=0." />
    </Register>
    <Register start="+0x24" size="0" name="RXDR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXDATA" description="8-bit receive data Data byte received from the I2C bus." />
    </Register>
    <Register start="+0x28" size="0" name="TXDR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXDATA" description="8-bit transmit data Data byte to be transmitted to the I2C bus. Note: These bits can be written only when TXE=1." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C2" start="0x40005800" description="I2C1">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="Peripheral enable Note: When PE=0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least 3 APB clock cycles." />
      <BitField start="1" size="1" name="TXIE" description="TX Interrupt enable" />
      <BitField start="2" size="1" name="RXIE" description="RX Interrupt enable" />
      <BitField start="3" size="1" name="ADDRIE" description="Address match Interrupt enable (slave only)" />
      <BitField start="4" size="1" name="NACKIE" description="Not acknowledge received Interrupt enable" />
      <BitField start="5" size="1" name="STOPIE" description="STOP detection Interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transfer Complete interrupt enable Note: Any of these events will generate an interrupt: Transfer Complete (TC) Transfer Complete Reload (TCR)" />
      <BitField start="7" size="1" name="ERRIE" description="Error interrupts enable Note: Any of these errors generate an interrupt: Arbitration Loss (ARLO) Bus Error detection (BERR) Overrun/Underrun (OVR) Timeout detection (TIMEOUT) PEC error detection (PECERR) Alert pin event detection (ALERT)" />
      <BitField start="8" size="4" name="DNF" description="Digital noise filter These bits are used to configure the digital noise filter on SDA and SCL input. The digital filter will filter spikes with a length of up to DNF[3:0] * tI2CCLK ... Note: If the analog filter is also enabled, the digital filter is added to the analog filter. This filter can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="12" size="1" name="ANFOFF" description="Analog noise filter OFF Note: This bit can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="14" size="1" name="TXDMAEN" description="DMA transmission requests enable" />
      <BitField start="15" size="1" name="RXDMAEN" description="DMA reception requests enable" />
      <BitField start="16" size="1" name="SBC" description="Slave byte control This bit is used to enable hardware byte control in slave mode." />
      <BitField start="17" size="1" name="NOSTRETCH" description="Clock stretching disable This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode. Note: This bit can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="18" size="1" name="WUPEN" description="Wakeup from Stop mode enable Note: If the Wakeup from Stop mode feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation. Note: WUPEN can be set only when DNF = 0000" />
      <BitField start="19" size="1" name="GCEN" description="General call enable" />
      <BitField start="20" size="1" name="SMBHEN" description="SMBus Host address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="21" size="1" name="SMBDEN" description="SMBus Device Default address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="22" size="1" name="ALERTEN" description="SMBus alert enable Device mode (SMBHEN=0): Host mode (SMBHEN=1): Note: When ALERTEN=0, the SMBA pin can be used as a standard GPIO. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="23" size="1" name="PECEN" description="PEC enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SADD0" description="Slave address bit 0 (master mode) In 7-bit addressing mode (ADD10 = 0): This bit is dont care In 10-bit addressing mode (ADD10 = 1): This bit should be written with bit 0 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="1" size="1" name="SADD1" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="2" size="1" name="SADD2" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="3" size="1" name="SADD3" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="4" size="1" name="SADD4" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="5" size="1" name="SADD5" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="6" size="1" name="SADD6" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="7" size="1" name="SADD7" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="8" size="1" name="SADD8" description="Slave address bit 9:8 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits are dont care In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 9:8 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="9" size="1" name="SADD9" description="Slave address bit 9:8 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits are dont care In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 9:8 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="10" size="1" name="RD_WRN" description="Transfer direction (master mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="11" size="1" name="ADD10" description="10-bit addressing mode (master mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="12" size="1" name="HEAD10R" description="10-bit address header only read direction (master receiver mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="13" size="1" name="START" description="Start generation This bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing 1 to the ADDRCF bit in the I2C_ICR register. If the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated Start condition when RELOAD=0, after the end of the NBYTES transfer. Otherwise setting this bit will generate a START condition once the bus is free. Note: Writing 0 to this bit has no effect. The START bit can be set even if the bus is BUSY or I2C is in slave mode. This bit has no effect when RELOAD is set." />
      <BitField start="14" size="1" name="STOP" description="Stop generation (master mode) The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE = 0. In Master Mode: Note: Writing 0 to this bit has no effect." />
      <BitField start="15" size="1" name="NACK" description="NACK generation (slave mode) The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. Note: Writing 0 to this bit has no effect. This bit is used in slave mode only: in master receiver mode, NACK is automatically generated after last byte preceding STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in slave receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value." />
      <BitField start="16" size="8" name="NBYTES" description="Number of bytes The number of bytes to be transmitted/received is programmed there. This field is dont care in slave mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="24" size="1" name="RELOAD" description="NBYTES reload mode This bit is set and cleared by software." />
      <BitField start="25" size="1" name="AUTOEND" description="Automatic end mode (master mode) This bit is set and cleared by software. Note: This bit has no effect in slave mode or when the RELOAD bit is set." />
      <BitField start="26" size="1" name="PECBYTE" description="Packet error checking byte This bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE=0. Note: Writing 0 to this bit has no effect. This bit has no effect when RELOAD is set. This bit has no effect is slave mode when SBC=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x8" size="0" name="OAR1" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="OA1" description="Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bits 9:8 of address Note: These bits can be written only when OA1EN=0. OA1[7:1]: Interface address Bits 7:1 of address Note: These bits can be written only when OA1EN=0. OA1[0]: Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bit 0 of address Note: This bit can be written only when OA1EN=0." />
      <BitField start="10" size="1" name="OA1MODE" description="Own Address 1 10-bit mode Note: This bit can be written only when OA1EN=0." />
      <BitField start="15" size="1" name="OA1EN" description="Own Address 1 enable" />
    </Register>
    <Register start="+0xC" size="0" name="OAR2" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="7" name="OA2" description="Interface address bits 7:1 of address Note: These bits can be written only when OA2EN=0." />
      <BitField start="8" size="3" name="OA2MSK" description="Own Address 2 masks Note: These bits can be written only when OA2EN=0. As soon as OA2MSK is not equal to 0, the reserved I2C addresses (0b0000xxx and 0b1111xxx) are not acknowledged even if the comparison matches." />
      <BitField start="15" size="1" name="OA2EN" description="Own Address 2 enable" />
    </Register>
    <Register start="+0x10" size="0" name="TIMINGR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCLL" description="SCL low period (master mode) This field is used to generate the SCL low period in master mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also used to generate tBUF and tSU:STA timings." />
      <BitField start="8" size="8" name="SCLH" description="SCL high period (master mode) This field is used to generate the SCL high period in master mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also used to generate tSU:STO and tHD:STA timing." />
      <BitField start="16" size="4" name="SDADEL" description="Data hold time This field is used to generate the delay tSDADEL between SCL falling edge and SDA edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSDADEL. tSDADEL= SDADEL x tPRESC Note: SDADEL is used to generate tHD:DAT timing." />
      <BitField start="20" size="4" name="SCLDEL" description="Data setup time This field is used to generate a delay tSCLDEL between SDA edge and SCL rising edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSCLDEL. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL is used to generate tSU:DAT timing." />
      <BitField start="28" size="4" name="PRESC" description="Timing prescaler This field is used to prescale I2CCLK in order to generate the clock period tPRESC used for data setup and hold counters (refer to I2C timings on page9) and for SCL high and low level counters (refer to I2C master initialization on page24). tPRESC = (PRESC+1) x tI2CCLK" />
    </Register>
    <Register start="+0x14" size="0" name="TIMEOUTR" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="TIMEOUTA" description="Bus Timeout A This field is used to configure: The SCL low timeout condition tTIMEOUT when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK The bus idle condition (both SCL and SDA high) when TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These bits can be written only when TIMOUTEN=0." />
      <BitField start="12" size="1" name="TIDLE" description="Idle clock timeout detection Note: This bit can be written only when TIMOUTEN=0." />
      <BitField start="15" size="1" name="TIMOUTEN" description="Clock timeout enable" />
      <BitField start="16" size="12" name="TIMEOUTB" description="Bus timeout B This field is used to configure the cumulative clock extension timeout: In master mode, the master cumulative clock low extend time (tLOW:MEXT) is detected In slave mode, the slave cumulative clock low extend time (tLOW:SEXT) is detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK Note: These bits can be written only when TEXTEN=0." />
      <BitField start="31" size="1" name="TEXTEN" description="Extended clock timeout enable" />
    </Register>
    <Register start="+0x18" size="0" name="ISR" access="Read/Write" description="Access: No wait states" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXE" description="Transmit data register empty (transmitters) This bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software in order to flush the transmit data register I2C_TXDR. Note: This bit is set by hardware when PE=0." />
      <BitField start="1" size="1" name="TXIS" description="Transmit interrupt status (transmitters) This bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software when NOSTRETCH=1 only, in order to generate a TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN=1). Note: This bit is cleared by hardware when PE=0." />
      <BitField start="2" size="1" name="RXNE" description="Receive data register not empty (receivers) This bit is set by hardware when the received data is copied into the I2C_RXDR register, and is ready to be read. It is cleared when I2C_RXDR is read. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="3" size="1" name="ADDR" description="Address matched (slave mode) This bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting ADDRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="4" size="1" name="NACKF" description="Not Acknowledge received flag This flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="5" size="1" name="STOPF" description="Stop detection flag This flag is set by hardware when a Stop condition is detected on the bus and the peripheral is involved in this transfer: either as a master, provided that the STOP condition is generated by the peripheral. or as a slave, provided that the peripheral has been addressed previously during this transfer. It is cleared by software by setting the STOPCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="6" size="1" name="TC" description="Transfer Complete (master mode) This flag is set by hardware when RELOAD=0, AUTOEND=0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="7" size="1" name="TCR" description="Transfer Complete Reload This flag is set by hardware when RELOAD=1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value. Note: This bit is cleared by hardware when PE=0. This flag is only for master mode, or for slave mode when the SBC bit is set." />
      <BitField start="8" size="1" name="BERR" description="Bus error This flag is set by hardware when a misplaced Start or Stop condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting BERRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="9" size="1" name="ARLO" description="Arbitration lost This flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="10" size="1" name="OVR" description="Overrun/Underrun (slave mode) This flag is set by hardware in slave mode with NOSTRETCH=1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="11" size="1" name="PECERR" description="PEC Error in reception This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMEOUT" description="Timeout or tLOW detection flag This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="13" size="1" name="ALERT" description="SMBus alert This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and a SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="15" size="1" name="BUSY" description="Bus busy This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected. It is cleared by hardware when a Stop condition is detected, or when PE=0." />
      <BitField start="16" size="1" name="DIR" description="Transfer direction (Slave mode) This flag is updated when an address match event occurs (ADDR=1)." />
      <BitField start="17" size="7" name="ADDCODE" description="Address match code (Slave mode) These bits are updated with the received address when an address match event occurs (ADDR = 1). In the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the 2 MSBs of the address." />
    </Register>
    <Register start="+0x1C" size="0" name="ICR" access="WriteOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="ADDRCF" description="Address matched flag clear Writing 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears the START bit in the I2C_CR2 register." />
      <BitField start="4" size="1" name="NACKCF" description="Not Acknowledge flag clear Writing 1 to this bit clears the ACKF flag in I2C_ISR register." />
      <BitField start="5" size="1" name="STOPCF" description="Stop detection flag clear Writing 1 to this bit clears the STOPF flag in the I2C_ISR register." />
      <BitField start="8" size="1" name="BERRCF" description="Bus error flag clear Writing 1 to this bit clears the BERRF flag in the I2C_ISR register." />
      <BitField start="9" size="1" name="ARLOCF" description="Arbitration Lost flag clear Writing 1 to this bit clears the ARLO flag in the I2C_ISR register." />
      <BitField start="10" size="1" name="OVRCF" description="Overrun/Underrun flag clear Writing 1 to this bit clears the OVR flag in the I2C_ISR register." />
      <BitField start="11" size="1" name="PECCF" description="PEC Error flag clear Writing 1 to this bit clears the PECERR flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMOUTCF" description="Timeout detection flag clear Writing 1 to this bit clears the TIMEOUT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="13" size="1" name="ALERTCF" description="Alert flag clear Writing 1 to this bit clears the ALERT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x20" size="0" name="PECR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PEC" description="Packet error checking register This field contains the internal PEC when PECEN=1. The PEC is cleared by hardware when PE=0." />
    </Register>
    <Register start="+0x24" size="0" name="RXDR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXDATA" description="8-bit receive data Data byte received from the I2C bus." />
    </Register>
    <Register start="+0x28" size="0" name="TXDR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXDATA" description="8-bit transmit data Data byte to be transmitted to the I2C bus. Note: These bits can be written only when TXE=1." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C3" start="0x40005C00" description="I2C3">
    <Register start="+0x0" size="0" name="I2C_CR1" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="Peripheral enable Note: When PE=0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least 3 APB clock cycles." />
      <BitField start="1" size="1" name="TXIE" description="TX Interrupt enable" />
      <BitField start="2" size="1" name="RXIE" description="RX Interrupt enable" />
      <BitField start="3" size="1" name="ADDRIE" description="Address match Interrupt enable (slave only)" />
      <BitField start="4" size="1" name="NACKIE" description="Not acknowledge received Interrupt enable" />
      <BitField start="5" size="1" name="STOPIE" description="STOP detection Interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transfer Complete interrupt enable Note: Any of these events will generate an interrupt: Transfer Complete (TC) Transfer Complete Reload (TCR)" />
      <BitField start="7" size="1" name="ERRIE" description="Error interrupts enable Note: Any of these errors generate an interrupt: Arbitration Loss (ARLO) Bus Error detection (BERR) Overrun/Underrun (OVR) Timeout detection (TIMEOUT) PEC error detection (PECERR) Alert pin event detection (ALERT)" />
      <BitField start="8" size="4" name="DNF" description="Digital noise filter These bits are used to configure the digital noise filter on SDA and SCL input. The digital filter will filter spikes with a length of up to DNF[3:0] * tI2CCLK ... Note: If the analog filter is also enabled, the digital filter is added to the analog filter. This filter can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="12" size="1" name="ANFOFF" description="Analog noise filter OFF Note: This bit can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="14" size="1" name="TXDMAEN" description="DMA transmission requests enable" />
      <BitField start="15" size="1" name="RXDMAEN" description="DMA reception requests enable" />
      <BitField start="16" size="1" name="SBC" description="Slave byte control This bit is used to enable hardware byte control in slave mode." />
      <BitField start="17" size="1" name="NOSTRETCH" description="Clock stretching disable This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode. Note: This bit can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="18" size="1" name="WUPEN" description="Wakeup from Stop mode enable Note: If the Wakeup from Stop mode feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation. Note: WUPEN can be set only when DNF = 0000" />
      <BitField start="19" size="1" name="GCEN" description="General call enable" />
      <BitField start="20" size="1" name="SMBHEN" description="SMBus Host address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="21" size="1" name="SMBDEN" description="SMBus Device Default address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="22" size="1" name="ALERTEN" description="SMBus alert enable Device mode (SMBHEN=0): Host mode (SMBHEN=1): Note: When ALERTEN=0, the SMBA pin can be used as a standard GPIO. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="23" size="1" name="PECEN" description="PEC enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x4" size="0" name="I2C_CR2" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SADD0" description="Slave address bit 0 (master mode) In 7-bit addressing mode (ADD10 = 0): This bit is dont care In 10-bit addressing mode (ADD10 = 1): This bit should be written with bit 0 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="1" size="1" name="SADD1" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="2" size="1" name="SADD2" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="3" size="1" name="SADD3" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="4" size="1" name="SADD4" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="5" size="1" name="SADD5" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="6" size="1" name="SADD6" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="7" size="1" name="SADD7" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="8" size="1" name="SADD8" description="Slave address bit 9:8 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits are dont care In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 9:8 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="9" size="1" name="SADD9" description="Slave address bit 9:8 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits are dont care In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 9:8 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="10" size="1" name="RD_WRN" description="Transfer direction (master mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="11" size="1" name="ADD10" description="10-bit addressing mode (master mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="12" size="1" name="HEAD10R" description="10-bit address header only read direction (master receiver mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="13" size="1" name="START" description="Start generation This bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing 1 to the ADDRCF bit in the I2C_ICR register. If the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated Start condition when RELOAD=0, after the end of the NBYTES transfer. Otherwise setting this bit will generate a START condition once the bus is free. Note: Writing 0 to this bit has no effect. The START bit can be set even if the bus is BUSY or I2C is in slave mode. This bit has no effect when RELOAD is set." />
      <BitField start="14" size="1" name="STOP" description="Stop generation (master mode) The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE = 0. In Master Mode: Note: Writing 0 to this bit has no effect." />
      <BitField start="15" size="1" name="NACK" description="NACK generation (slave mode) The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. Note: Writing 0 to this bit has no effect. This bit is used in slave mode only: in master receiver mode, NACK is automatically generated after last byte preceding STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in slave receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value." />
      <BitField start="16" size="8" name="NBYTES" description="Number of bytes The number of bytes to be transmitted/received is programmed there. This field is dont care in slave mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="24" size="1" name="RELOAD" description="NBYTES reload mode This bit is set and cleared by software." />
      <BitField start="25" size="1" name="AUTOEND" description="Automatic end mode (master mode) This bit is set and cleared by software. Note: This bit has no effect in slave mode or when the RELOAD bit is set." />
      <BitField start="26" size="1" name="PECBYTE" description="Packet error checking byte This bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE=0. Note: Writing 0 to this bit has no effect. This bit has no effect when RELOAD is set. This bit has no effect is slave mode when SBC=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x8" size="0" name="I2C_OAR1" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="OA1" description="Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bits 9:8 of address Note: These bits can be written only when OA1EN=0. OA1[7:1]: Interface address Bits 7:1 of address Note: These bits can be written only when OA1EN=0. OA1[0]: Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bit 0 of address Note: This bit can be written only when OA1EN=0." />
      <BitField start="10" size="1" name="OA1MODE" description="Own Address 1 10-bit mode Note: This bit can be written only when OA1EN=0." />
      <BitField start="15" size="1" name="OA1EN" description="Own Address 1 enable" />
    </Register>
    <Register start="+0xC" size="0" name="I2C_OAR2" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="7" name="OA2" description="Interface address bits 7:1 of address Note: These bits can be written only when OA2EN=0." />
      <BitField start="8" size="3" name="OA2MSK" description="Own Address 2 masks Note: These bits can be written only when OA2EN=0. As soon as OA2MSK is not equal to 0, the reserved I2C addresses (0b0000xxx and 0b1111xxx) are not acknowledged even if the comparison matches." />
      <BitField start="15" size="1" name="OA2EN" description="Own Address 2 enable" />
    </Register>
    <Register start="+0x10" size="0" name="I2C_TIMINGR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCLL" description="SCL low period (master mode) This field is used to generate the SCL low period in master mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also used to generate tBUF and tSU:STA timings." />
      <BitField start="8" size="8" name="SCLH" description="SCL high period (master mode) This field is used to generate the SCL high period in master mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also used to generate tSU:STO and tHD:STA timing." />
      <BitField start="16" size="4" name="SDADEL" description="Data hold time This field is used to generate the delay tSDADEL between SCL falling edge and SDA edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSDADEL. tSDADEL= SDADEL x tPRESC Note: SDADEL is used to generate tHD:DAT timing." />
      <BitField start="20" size="4" name="SCLDEL" description="Data setup time This field is used to generate a delay tSCLDEL between SDA edge and SCL rising edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSCLDEL. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL is used to generate tSU:DAT timing." />
      <BitField start="28" size="4" name="PRESC" description="Timing prescaler This field is used to prescale I2CCLK in order to generate the clock period tPRESC used for data setup and hold counters (refer to I2C timings on page9) and for SCL high and low level counters (refer to I2C master initialization on page24). tPRESC = (PRESC+1) x tI2CCLK" />
    </Register>
    <Register start="+0x14" size="0" name="I2C_TIMEOUTR" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="TIMEOUTA" description="Bus Timeout A This field is used to configure: The SCL low timeout condition tTIMEOUT when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK The bus idle condition (both SCL and SDA high) when TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These bits can be written only when TIMOUTEN=0." />
      <BitField start="12" size="1" name="TIDLE" description="Idle clock timeout detection Note: This bit can be written only when TIMOUTEN=0." />
      <BitField start="15" size="1" name="TIMOUTEN" description="Clock timeout enable" />
      <BitField start="16" size="12" name="TIMEOUTB" description="Bus timeout B This field is used to configure the cumulative clock extension timeout: In master mode, the master cumulative clock low extend time (tLOW:MEXT) is detected In slave mode, the slave cumulative clock low extend time (tLOW:SEXT) is detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK Note: These bits can be written only when TEXTEN=0." />
      <BitField start="31" size="1" name="TEXTEN" description="Extended clock timeout enable" />
    </Register>
    <Register start="+0x18" size="0" name="I2C_ISR" access="Read/Write" description="Access: No wait states" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXE" description="Transmit data register empty (transmitters) This bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software in order to flush the transmit data register I2C_TXDR. Note: This bit is set by hardware when PE=0." />
      <BitField start="1" size="1" name="TXIS" description="Transmit interrupt status (transmitters) This bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software when NOSTRETCH=1 only, in order to generate a TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN=1). Note: This bit is cleared by hardware when PE=0." />
      <BitField start="2" size="1" name="RXNE" description="Receive data register not empty (receivers) This bit is set by hardware when the received data is copied into the I2C_RXDR register, and is ready to be read. It is cleared when I2C_RXDR is read. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="3" size="1" name="ADDR" description="Address matched (slave mode) This bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting ADDRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="4" size="1" name="NACKF" description="Not Acknowledge received flag This flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="5" size="1" name="STOPF" description="Stop detection flag This flag is set by hardware when a Stop condition is detected on the bus and the peripheral is involved in this transfer: either as a master, provided that the STOP condition is generated by the peripheral. or as a slave, provided that the peripheral has been addressed previously during this transfer. It is cleared by software by setting the STOPCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="6" size="1" name="TC" description="Transfer Complete (master mode) This flag is set by hardware when RELOAD=0, AUTOEND=0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="7" size="1" name="TCR" description="Transfer Complete Reload This flag is set by hardware when RELOAD=1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value. Note: This bit is cleared by hardware when PE=0. This flag is only for master mode, or for slave mode when the SBC bit is set." />
      <BitField start="8" size="1" name="BERR" description="Bus error This flag is set by hardware when a misplaced Start or Stop condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting BERRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="9" size="1" name="ARLO" description="Arbitration lost This flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="10" size="1" name="OVR" description="Overrun/Underrun (slave mode) This flag is set by hardware in slave mode with NOSTRETCH=1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="11" size="1" name="PECERR" description="PEC Error in reception This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMEOUT" description="Timeout or tLOW detection flag This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="13" size="1" name="ALERT" description="SMBus alert This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and a SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="15" size="1" name="BUSY" description="Bus busy This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected. It is cleared by hardware when a Stop condition is detected, or when PE=0." />
      <BitField start="16" size="1" name="DIR" description="Transfer direction (Slave mode) This flag is updated when an address match event occurs (ADDR=1)." />
      <BitField start="17" size="7" name="ADDCODE" description="Address match code (Slave mode) These bits are updated with the received address when an address match event occurs (ADDR = 1). In the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the 2 MSBs of the address." />
    </Register>
    <Register start="+0x1C" size="0" name="I2C_ICR" access="WriteOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="ADDRCF" description="Address matched flag clear Writing 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears the START bit in the I2C_CR2 register." />
      <BitField start="4" size="1" name="NACKCF" description="Not Acknowledge flag clear Writing 1 to this bit clears the ACKF flag in I2C_ISR register." />
      <BitField start="5" size="1" name="STOPCF" description="Stop detection flag clear Writing 1 to this bit clears the STOPF flag in the I2C_ISR register." />
      <BitField start="8" size="1" name="BERRCF" description="Bus error flag clear Writing 1 to this bit clears the BERRF flag in the I2C_ISR register." />
      <BitField start="9" size="1" name="ARLOCF" description="Arbitration Lost flag clear Writing 1 to this bit clears the ARLO flag in the I2C_ISR register." />
      <BitField start="10" size="1" name="OVRCF" description="Overrun/Underrun flag clear Writing 1 to this bit clears the OVR flag in the I2C_ISR register." />
      <BitField start="11" size="1" name="PECCF" description="PEC Error flag clear Writing 1 to this bit clears the PECERR flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMOUTCF" description="Timeout detection flag clear Writing 1 to this bit clears the TIMEOUT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="13" size="1" name="ALERTCF" description="Alert flag clear Writing 1 to this bit clears the ALERT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x20" size="0" name="I2C_PECR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PEC" description="Packet error checking register This field contains the internal PEC when PECEN=1. The PEC is cleared by hardware when PE=0." />
    </Register>
    <Register start="+0x24" size="0" name="I2C_RXDR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXDATA" description="8-bit receive data Data byte received from the I2C bus." />
    </Register>
    <Register start="+0x28" size="0" name="I2C_TXDR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXDATA" description="8-bit transmit data Data byte to be transmitted to the I2C bus. Note: These bits can be written only when TXE=1." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C4" start="0x58001C00" description="I2C3">
    <Register start="+0x0" size="0" name="I2C_CR1" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="Peripheral enable Note: When PE=0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least 3 APB clock cycles." />
      <BitField start="1" size="1" name="TXIE" description="TX Interrupt enable" />
      <BitField start="2" size="1" name="RXIE" description="RX Interrupt enable" />
      <BitField start="3" size="1" name="ADDRIE" description="Address match Interrupt enable (slave only)" />
      <BitField start="4" size="1" name="NACKIE" description="Not acknowledge received Interrupt enable" />
      <BitField start="5" size="1" name="STOPIE" description="STOP detection Interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transfer Complete interrupt enable Note: Any of these events will generate an interrupt: Transfer Complete (TC) Transfer Complete Reload (TCR)" />
      <BitField start="7" size="1" name="ERRIE" description="Error interrupts enable Note: Any of these errors generate an interrupt: Arbitration Loss (ARLO) Bus Error detection (BERR) Overrun/Underrun (OVR) Timeout detection (TIMEOUT) PEC error detection (PECERR) Alert pin event detection (ALERT)" />
      <BitField start="8" size="4" name="DNF" description="Digital noise filter These bits are used to configure the digital noise filter on SDA and SCL input. The digital filter will filter spikes with a length of up to DNF[3:0] * tI2CCLK ... Note: If the analog filter is also enabled, the digital filter is added to the analog filter. This filter can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="12" size="1" name="ANFOFF" description="Analog noise filter OFF Note: This bit can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="14" size="1" name="TXDMAEN" description="DMA transmission requests enable" />
      <BitField start="15" size="1" name="RXDMAEN" description="DMA reception requests enable" />
      <BitField start="16" size="1" name="SBC" description="Slave byte control This bit is used to enable hardware byte control in slave mode." />
      <BitField start="17" size="1" name="NOSTRETCH" description="Clock stretching disable This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode. Note: This bit can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="18" size="1" name="WUPEN" description="Wakeup from Stop mode enable Note: If the Wakeup from Stop mode feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation. Note: WUPEN can be set only when DNF = 0000" />
      <BitField start="19" size="1" name="GCEN" description="General call enable" />
      <BitField start="20" size="1" name="SMBHEN" description="SMBus Host address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="21" size="1" name="SMBDEN" description="SMBus Device Default address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="22" size="1" name="ALERTEN" description="SMBus alert enable Device mode (SMBHEN=0): Host mode (SMBHEN=1): Note: When ALERTEN=0, the SMBA pin can be used as a standard GPIO. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="23" size="1" name="PECEN" description="PEC enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x4" size="0" name="I2C_CR2" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SADD0" description="Slave address bit 0 (master mode) In 7-bit addressing mode (ADD10 = 0): This bit is dont care In 10-bit addressing mode (ADD10 = 1): This bit should be written with bit 0 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="1" size="1" name="SADD1" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="2" size="1" name="SADD2" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="3" size="1" name="SADD3" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="4" size="1" name="SADD4" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="5" size="1" name="SADD5" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="6" size="1" name="SADD6" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="7" size="1" name="SADD7" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="8" size="1" name="SADD8" description="Slave address bit 9:8 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits are dont care In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 9:8 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="9" size="1" name="SADD9" description="Slave address bit 9:8 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits are dont care In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 9:8 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="10" size="1" name="RD_WRN" description="Transfer direction (master mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="11" size="1" name="ADD10" description="10-bit addressing mode (master mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="12" size="1" name="HEAD10R" description="10-bit address header only read direction (master receiver mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="13" size="1" name="START" description="Start generation This bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing 1 to the ADDRCF bit in the I2C_ICR register. If the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated Start condition when RELOAD=0, after the end of the NBYTES transfer. Otherwise setting this bit will generate a START condition once the bus is free. Note: Writing 0 to this bit has no effect. The START bit can be set even if the bus is BUSY or I2C is in slave mode. This bit has no effect when RELOAD is set." />
      <BitField start="14" size="1" name="STOP" description="Stop generation (master mode) The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE = 0. In Master Mode: Note: Writing 0 to this bit has no effect." />
      <BitField start="15" size="1" name="NACK" description="NACK generation (slave mode) The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. Note: Writing 0 to this bit has no effect. This bit is used in slave mode only: in master receiver mode, NACK is automatically generated after last byte preceding STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in slave receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value." />
      <BitField start="16" size="8" name="NBYTES" description="Number of bytes The number of bytes to be transmitted/received is programmed there. This field is dont care in slave mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="24" size="1" name="RELOAD" description="NBYTES reload mode This bit is set and cleared by software." />
      <BitField start="25" size="1" name="AUTOEND" description="Automatic end mode (master mode) This bit is set and cleared by software. Note: This bit has no effect in slave mode or when the RELOAD bit is set." />
      <BitField start="26" size="1" name="PECBYTE" description="Packet error checking byte This bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE=0. Note: Writing 0 to this bit has no effect. This bit has no effect when RELOAD is set. This bit has no effect is slave mode when SBC=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x8" size="0" name="I2C_OAR1" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="OA1" description="Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bits 9:8 of address Note: These bits can be written only when OA1EN=0. OA1[7:1]: Interface address Bits 7:1 of address Note: These bits can be written only when OA1EN=0. OA1[0]: Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bit 0 of address Note: This bit can be written only when OA1EN=0." />
      <BitField start="10" size="1" name="OA1MODE" description="Own Address 1 10-bit mode Note: This bit can be written only when OA1EN=0." />
      <BitField start="15" size="1" name="OA1EN" description="Own Address 1 enable" />
    </Register>
    <Register start="+0xC" size="0" name="I2C_OAR2" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="7" name="OA2" description="Interface address bits 7:1 of address Note: These bits can be written only when OA2EN=0." />
      <BitField start="8" size="3" name="OA2MSK" description="Own Address 2 masks Note: These bits can be written only when OA2EN=0. As soon as OA2MSK is not equal to 0, the reserved I2C addresses (0b0000xxx and 0b1111xxx) are not acknowledged even if the comparison matches." />
      <BitField start="15" size="1" name="OA2EN" description="Own Address 2 enable" />
    </Register>
    <Register start="+0x10" size="0" name="I2C_TIMINGR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCLL" description="SCL low period (master mode) This field is used to generate the SCL low period in master mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also used to generate tBUF and tSU:STA timings." />
      <BitField start="8" size="8" name="SCLH" description="SCL high period (master mode) This field is used to generate the SCL high period in master mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also used to generate tSU:STO and tHD:STA timing." />
      <BitField start="16" size="4" name="SDADEL" description="Data hold time This field is used to generate the delay tSDADEL between SCL falling edge and SDA edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSDADEL. tSDADEL= SDADEL x tPRESC Note: SDADEL is used to generate tHD:DAT timing." />
      <BitField start="20" size="4" name="SCLDEL" description="Data setup time This field is used to generate a delay tSCLDEL between SDA edge and SCL rising edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSCLDEL. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL is used to generate tSU:DAT timing." />
      <BitField start="28" size="4" name="PRESC" description="Timing prescaler This field is used to prescale I2CCLK in order to generate the clock period tPRESC used for data setup and hold counters (refer to I2C timings on page9) and for SCL high and low level counters (refer to I2C master initialization on page24). tPRESC = (PRESC+1) x tI2CCLK" />
    </Register>
    <Register start="+0x14" size="0" name="I2C_TIMEOUTR" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="TIMEOUTA" description="Bus Timeout A This field is used to configure: The SCL low timeout condition tTIMEOUT when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK The bus idle condition (both SCL and SDA high) when TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These bits can be written only when TIMOUTEN=0." />
      <BitField start="12" size="1" name="TIDLE" description="Idle clock timeout detection Note: This bit can be written only when TIMOUTEN=0." />
      <BitField start="15" size="1" name="TIMOUTEN" description="Clock timeout enable" />
      <BitField start="16" size="12" name="TIMEOUTB" description="Bus timeout B This field is used to configure the cumulative clock extension timeout: In master mode, the master cumulative clock low extend time (tLOW:MEXT) is detected In slave mode, the slave cumulative clock low extend time (tLOW:SEXT) is detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK Note: These bits can be written only when TEXTEN=0." />
      <BitField start="31" size="1" name="TEXTEN" description="Extended clock timeout enable" />
    </Register>
    <Register start="+0x18" size="0" name="I2C_ISR" access="Read/Write" description="Access: No wait states" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXE" description="Transmit data register empty (transmitters) This bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software in order to flush the transmit data register I2C_TXDR. Note: This bit is set by hardware when PE=0." />
      <BitField start="1" size="1" name="TXIS" description="Transmit interrupt status (transmitters) This bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software when NOSTRETCH=1 only, in order to generate a TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN=1). Note: This bit is cleared by hardware when PE=0." />
      <BitField start="2" size="1" name="RXNE" description="Receive data register not empty (receivers) This bit is set by hardware when the received data is copied into the I2C_RXDR register, and is ready to be read. It is cleared when I2C_RXDR is read. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="3" size="1" name="ADDR" description="Address matched (slave mode) This bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting ADDRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="4" size="1" name="NACKF" description="Not Acknowledge received flag This flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="5" size="1" name="STOPF" description="Stop detection flag This flag is set by hardware when a Stop condition is detected on the bus and the peripheral is involved in this transfer: either as a master, provided that the STOP condition is generated by the peripheral. or as a slave, provided that the peripheral has been addressed previously during this transfer. It is cleared by software by setting the STOPCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="6" size="1" name="TC" description="Transfer Complete (master mode) This flag is set by hardware when RELOAD=0, AUTOEND=0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="7" size="1" name="TCR" description="Transfer Complete Reload This flag is set by hardware when RELOAD=1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value. Note: This bit is cleared by hardware when PE=0. This flag is only for master mode, or for slave mode when the SBC bit is set." />
      <BitField start="8" size="1" name="BERR" description="Bus error This flag is set by hardware when a misplaced Start or Stop condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting BERRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="9" size="1" name="ARLO" description="Arbitration lost This flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="10" size="1" name="OVR" description="Overrun/Underrun (slave mode) This flag is set by hardware in slave mode with NOSTRETCH=1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="11" size="1" name="PECERR" description="PEC Error in reception This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMEOUT" description="Timeout or tLOW detection flag This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="13" size="1" name="ALERT" description="SMBus alert This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and a SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="15" size="1" name="BUSY" description="Bus busy This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected. It is cleared by hardware when a Stop condition is detected, or when PE=0." />
      <BitField start="16" size="1" name="DIR" description="Transfer direction (Slave mode) This flag is updated when an address match event occurs (ADDR=1)." />
      <BitField start="17" size="7" name="ADDCODE" description="Address match code (Slave mode) These bits are updated with the received address when an address match event occurs (ADDR = 1). In the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the 2 MSBs of the address." />
    </Register>
    <Register start="+0x1C" size="0" name="I2C_ICR" access="WriteOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="ADDRCF" description="Address matched flag clear Writing 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears the START bit in the I2C_CR2 register." />
      <BitField start="4" size="1" name="NACKCF" description="Not Acknowledge flag clear Writing 1 to this bit clears the ACKF flag in I2C_ISR register." />
      <BitField start="5" size="1" name="STOPCF" description="Stop detection flag clear Writing 1 to this bit clears the STOPF flag in the I2C_ISR register." />
      <BitField start="8" size="1" name="BERRCF" description="Bus error flag clear Writing 1 to this bit clears the BERRF flag in the I2C_ISR register." />
      <BitField start="9" size="1" name="ARLOCF" description="Arbitration Lost flag clear Writing 1 to this bit clears the ARLO flag in the I2C_ISR register." />
      <BitField start="10" size="1" name="OVRCF" description="Overrun/Underrun flag clear Writing 1 to this bit clears the OVR flag in the I2C_ISR register." />
      <BitField start="11" size="1" name="PECCF" description="PEC Error flag clear Writing 1 to this bit clears the PECERR flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMOUTCF" description="Timeout detection flag clear Writing 1 to this bit clears the TIMEOUT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="13" size="1" name="ALERTCF" description="Alert flag clear Writing 1 to this bit clears the ALERT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x20" size="0" name="I2C_PECR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PEC" description="Packet error checking register This field contains the internal PEC when PECEN=1. The PEC is cleared by hardware when PE=0." />
    </Register>
    <Register start="+0x24" size="0" name="I2C_RXDR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXDATA" description="8-bit receive data Data byte received from the I2C bus." />
    </Register>
    <Register start="+0x28" size="0" name="I2C_TXDR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXDATA" description="8-bit transmit data Data byte to be transmitted to the I2C bus. Note: These bits can be written only when TXE=1." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="IWDG" start="0x58004800" description="IWDG">
    <Register start="+0x0" size="0" name="IWDG_KR" access="WriteOnly" description="Key register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="KEY" description="Key value (write only, read 0x0000) These bits must be written by software at regular intervals with the key value 0xAAAA, otherwise the watchdog generates a reset when the counter reaches 0. Writing the key value 0x5555 to enable access to the IWDG_PR, IWDG_RLR and IWDG_WINR registers (see Section23.3.6: Register access protection) Writing the key value CCCCh starts the watchdog (except if the hardware watchdog option is selected)" />
    </Register>
    <Register start="+0x4" size="0" name="IWDG_PR" access="Read/Write" description="Prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PR" description="Prescaler divider These bits are write access protected see Section23.3.6: Register access protection. They are written by software to select the prescaler divider feeding the counter clock. PVU bit of IWDG_SR must be reset in order to be able to change the prescaler divider. Note: Reading this register returns the prescaler value from the VDD voltage domain. This value may not be up to date/valid if a write operation to this register is ongoing. For this reason the value read from this register is valid only when the PVU bit in the IWDG_SR register is reset." />
    </Register>
    <Register start="+0x8" size="0" name="IWDG_RLR" access="Read/Write" description="Reload register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="RL" description="Watchdog counter reload value These bits are write access protected see Section23.3.6. They are written by software to define the value to be loaded in the watchdog counter each time the value 0xAAAA is written in the IWDG_KR register. The watchdog counter counts down from this value. The timeout period is a function of this value and the clock prescaler. Refer to the datasheet for the timeout information. The RVU bit in the IWDG_SR register must be reset in order to be able to change the reload value. Note: Reading this register returns the reload value from the VDD voltage domain. This value may not be up to date/valid if a write operation to this register is ongoing on this register. For this reason the value read from this register is valid only when the RVU bit in the IWDG_SR register is reset." />
    </Register>
    <Register start="+0xC" size="0" name="IWDG_SR" access="ReadOnly" description="Status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PVU" description="Watchdog prescaler value update This bit is set by hardware to indicate that an update of the prescaler value is ongoing. It is reset by hardware when the prescaler update operation is completed in the VDD voltage domain (takes up to 5 RC 40 kHz cycles). Prescaler value can be updated only when PVU bit is reset." />
      <BitField start="1" size="1" name="RVU" description="Watchdog counter reload value update This bit is set by hardware to indicate that an update of the reload value is ongoing. It is reset by hardware when the reload value update operation is completed in the VDD voltage domain (takes up to 5 RC 40 kHz cycles). Reload value can be updated only when RVU bit is reset." />
      <BitField start="2" size="1" name="WVU" description="Watchdog counter window value update This bit is set by hardware to indicate that an update of the window value is ongoing. It is reset by hardware when the reload value update operation is completed in the VDD voltage domain (takes up to 5 RC 40 kHz cycles). Window value can be updated only when WVU bit is reset. This bit is generated only if generic window = 1" />
    </Register>
    <Register start="+0x10" size="0" name="IWDG_WINR" access="Read/Write" description="Window register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="WIN" description="Watchdog counter window value These bits are write access protected see Section23.3.6. These bits contain the high limit of the window value to be compared to the downcounter. To prevent a reset, the downcounter must be reloaded when its value is lower than the window register value and greater than 0x0 The WVU bit in the IWDG_SR register must be reset in order to be able to change the reload value. Note: Reading this register returns the reload value from the VDD voltage domain. This value may not be valid if a write operation to this register is ongoing. For this reason the value read from this register is valid only when the WVU bit in the IWDG_SR register is reset." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="JPEG" start="0x52003000" description="JPEG">
    <Register start="+0x0" size="0" name="JPEG_CONFR0" access="WriteOnly" description="JPEG codec control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="START" description="Start This bit start or stop the encoding or decoding process. Read this register always return 0." />
    </Register>
    <Register start="+0x4" size="0" name="JPEG_CONFR1" access="Read/Write" description="JPEG codec configuration register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="NF" description="Number of color components This field defines the number of color components minus 1." />
      <BitField start="3" size="1" name="DE" description="Decoding Enable This bit selects the coding or decoding process" />
      <BitField start="4" size="2" name="COLORSPACE" description="Color Space This filed defines the number of quantization tables minus 1 to insert in the output stream." />
      <BitField start="6" size="2" name="NS" description="Number of components for Scan This field defines the number of components minus 1 for scan header marker segment." />
      <BitField start="8" size="1" name="HDR" description="Header Processing This bit enable the header processing (generation/parsing)." />
      <BitField start="16" size="16" name="YSIZE" description="Y Size This field defines the number of lines in source image." />
    </Register>
    <Register start="+0x8" size="0" name="JPEG_CONFR2" access="Read/Write" description="JPEG codec configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="NMCU" description="Number of MCU For encoding: this field defines the number of MCU units minus 1 to encode. For decoding: this field indicates the number of complete MCU units minus 1 to be decoded (this field is updated after the JPEG header parsing). If the decoded image size has not a X or Y size multiple of 8 or 16 (depending on the sub-sampling process), the resulting incomplete or empty MCU must be added to this value to get the total number of MCU generated." />
    </Register>
    <Register start="+0xC" size="0" name="JPEG_CONFR3" access="Read/Write" description="JPEG codec configuration register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="XSIZE" description="X size This field defines the number of pixels per line." />
    </Register>
    <Register start="+0x10" size="0" name="JPEG_CONFRN1" access="Read/Write" description="JPEG codec configuration register 4-7" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HD" description="Huffman DC Selects the Huffman table for encoding the DC coefficients." />
      <BitField start="1" size="1" name="HA" description="Huffman AC Selects the Huffman table for encoding the AC coefficients." />
      <BitField start="2" size="2" name="QT" description="Quantization Table Selects quantization table associated with a color component." />
      <BitField start="4" size="4" name="NB" description="Number of Block Number of data units minus 1 that belong to a particular color in the MCU." />
      <BitField start="8" size="4" name="VSF" description="Vertical Sampling Factor Vertical sampling factor for component i." />
      <BitField start="12" size="4" name="HSF" description="Horizontal Sampling Factor Horizontal sampling factor for component i." />
    </Register>
    <Register start="+0x14" size="0" name="JPEG_CONFRN2" access="Read/Write" description="JPEG codec configuration register 4-7" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HD" description="Huffman DC Selects the Huffman table for encoding the DC coefficients." />
      <BitField start="1" size="1" name="HA" description="Huffman AC Selects the Huffman table for encoding the AC coefficients." />
      <BitField start="2" size="2" name="QT" description="Quantization Table Selects quantization table associated with a color component." />
      <BitField start="4" size="4" name="NB" description="Number of Block Number of data units minus 1 that belong to a particular color in the MCU." />
      <BitField start="8" size="4" name="VSF" description="Vertical Sampling Factor Vertical sampling factor for component i." />
      <BitField start="12" size="4" name="HSF" description="Horizontal Sampling Factor Horizontal sampling factor for component i." />
    </Register>
    <Register start="+0x18" size="0" name="JPEG_CONFRN3" access="Read/Write" description="JPEG codec configuration register 4-7" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HD" description="Huffman DC Selects the Huffman table for encoding the DC coefficients." />
      <BitField start="1" size="1" name="HA" description="Huffman AC Selects the Huffman table for encoding the AC coefficients." />
      <BitField start="2" size="2" name="QT" description="Quantization Table Selects quantization table associated with a color component." />
      <BitField start="4" size="4" name="NB" description="Number of Block Number of data units minus 1 that belong to a particular color in the MCU." />
      <BitField start="8" size="4" name="VSF" description="Vertical Sampling Factor Vertical sampling factor for component i." />
      <BitField start="12" size="4" name="HSF" description="Horizontal Sampling Factor Horizontal sampling factor for component i." />
    </Register>
    <Register start="+0x1C" size="0" name="JPEG_CONFRN4" access="Read/Write" description="JPEG codec configuration register 4-7" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HD" description="Huffman DC Selects the Huffman table for encoding the DC coefficients." />
      <BitField start="1" size="1" name="HA" description="Huffman AC Selects the Huffman table for encoding the AC coefficients." />
      <BitField start="2" size="2" name="QT" description="Quantization Table Selects quantization table associated with a color component." />
      <BitField start="4" size="4" name="NB" description="Number of Block Number of data units minus 1 that belong to a particular color in the MCU." />
      <BitField start="8" size="4" name="VSF" description="Vertical Sampling Factor Vertical sampling factor for component i." />
      <BitField start="12" size="4" name="HSF" description="Horizontal Sampling Factor Horizontal sampling factor for component i." />
    </Register>
    <Register start="+0x30" size="0" name="JPEG_CR" access="Read/Write" description="JPEG control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JCEN" description="JPEG Core Enable Enable the JPEG codec Core." />
      <BitField start="1" size="1" name="IFTIE" description="Input FIFO Threshold Interrupt Enable This bit enables the interrupt generation when input FIFO reach the threshold." />
      <BitField start="2" size="1" name="IFNFIE" description="Input FIFO Not Full Interrupt Enable This bit enables the interrupt generation when input FIFO is not empty." />
      <BitField start="3" size="1" name="OFTIE" description="Output FIFO Threshold Interrupt Enable This bit enables the interrupt generation when output FIFO reach the threshold." />
      <BitField start="4" size="1" name="OFNEIE" description="Output FIFO Not Empty Interrupt Enable This bit enables the interrupt generation when output FIFO is not empty." />
      <BitField start="5" size="1" name="EOCIE" description="End of Conversion Interrupt Enable This bit enables the interrupt generation on the end of conversion." />
      <BitField start="6" size="1" name="HPDIE" description="Header Parsing Done Interrupt Enable This bit enables the interrupt generation on the Header Parsing Operation." />
      <BitField start="11" size="1" name="IDMAEN" description="Input DMA Enable Enable the DMA request generation for the input FIFO." />
      <BitField start="12" size="1" name="ODMAEN" description="Output DMA Enable Enable the DMA request generation for the output FIFO." />
      <BitField start="13" size="1" name="IFF" description="Input FIFO Flush This bit flush the input FIFO. This bit is always read as 0." />
      <BitField start="14" size="1" name="OFF" description="Output FIFO Flush This bit flush the output FIFO. This bit is always read as 0." />
    </Register>
    <Register start="+0x34" size="0" name="JPEG_SR" access="ReadOnly" description="JPEG status register" reset_value="0x00000006" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="IFTF" description="Input FIFO Threshold Flag This bit is set when the input FIFO is not full and is bellow its threshold." />
      <BitField start="2" size="1" name="IFNFF" description="Input FIFO Not Full Flag This bit is set when the input FIFO is not full (a data can be written)." />
      <BitField start="3" size="1" name="OFTF" description="Output FIFO Threshold Flag This bit is set when the output FIFO is not empty and has reach its threshold." />
      <BitField start="4" size="1" name="OFNEF" description="Output FIFO Not Empty Flag This bit is set when the output FIFO is not empty (a data is available)." />
      <BitField start="5" size="1" name="EOCF" description="End of Conversion Flag This bit is set when the JPEG codec core has finished the encoding or the decoding process and than last data has been sent to the output FIFO." />
      <BitField start="6" size="1" name="HPDF" description="Header Parsing Done Flag This bit is set in decode mode when the JPEG codec has finished the parsing of the headers and the internal registers have been updated." />
      <BitField start="7" size="1" name="COF" description="Codec Operation Flag This bit is set when when a JPEG codec operation is on going (encoding or decoding)." />
    </Register>
    <Register start="+0x38" size="0" name="JPEG_CFR" access="Read/Write" description="JPEG clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="CEOCF" description="Clear End of Conversion Flag Writing 1 clears the End of Conversion Flag of the JPEG Status Register." />
      <BitField start="6" size="1" name="CHPDF" description="Clear Header Parsing Done Flag Writing 1 clears the Header Parsing Done Flag of the JPEG Status Register." />
    </Register>
    <Register start="+0x40" size="0" name="JPEG_DIR" access="WriteOnly" description="JPEG data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATAIN" description="Data Input FIFO Input FIFO data register." />
    </Register>
    <Register start="+0x44" size="0" name="JPEG_DOR" access="ReadOnly" description="JPEG data output register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATAOUT" description="Data Output FIFO Output FIFO data register." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTIM1" start="0x40002400" description="Low power timer">
    <Register start="+0x0" size="0" name="ISR" access="ReadOnly" description="Interrupt and Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPM" description="Compare match" />
      <BitField start="1" size="1" name="ARRM" description="Autoreload match" />
      <BitField start="2" size="1" name="EXTTRIG" description="External trigger edge event" />
      <BitField start="3" size="1" name="CMPOK" description="Compare register update OK" />
      <BitField start="4" size="1" name="ARROK" description="Autoreload register update OK" />
      <BitField start="5" size="1" name="UP" description="Counter direction change down to up" />
      <BitField start="6" size="1" name="DOWN" description="Counter direction change up to down" />
    </Register>
    <Register start="+0x4" size="0" name="ICR" access="WriteOnly" description="Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPMCF" description="compare match Clear Flag" />
      <BitField start="1" size="1" name="ARRMCF" description="Autoreload match Clear Flag" />
      <BitField start="2" size="1" name="EXTTRIGCF" description="External trigger valid edge Clear Flag" />
      <BitField start="3" size="1" name="CMPOKCF" description="Compare register update OK Clear Flag" />
      <BitField start="4" size="1" name="ARROKCF" description="Autoreload register update OK Clear Flag" />
      <BitField start="5" size="1" name="UPCF" description="Direction change to UP Clear Flag" />
      <BitField start="6" size="1" name="DOWNCF" description="Direction change to down Clear Flag" />
    </Register>
    <Register start="+0x8" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPMIE" description="Compare match Interrupt Enable" />
      <BitField start="1" size="1" name="ARRMIE" description="Autoreload match Interrupt Enable" />
      <BitField start="2" size="1" name="EXTTRIGIE" description="External trigger valid edge Interrupt Enable" />
      <BitField start="3" size="1" name="CMPOKIE" description="Compare register update OK Interrupt Enable" />
      <BitField start="4" size="1" name="ARROKIE" description="Autoreload register update OK Interrupt Enable" />
      <BitField start="5" size="1" name="UPIE" description="Direction change to UP Interrupt Enable" />
      <BitField start="6" size="1" name="DOWNIE" description="Direction change to down Interrupt Enable" />
    </Register>
    <Register start="+0xC" size="0" name="CFGR" access="Read/Write" description="Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CKSEL" description="Clock selector" />
      <BitField start="1" size="2" name="CKPOL" description="Clock Polarity" />
      <BitField start="3" size="2" name="CKFLT" description="Configurable digital filter for external clock" />
      <BitField start="6" size="2" name="TRGFLT" description="Configurable digital filter for trigger" />
      <BitField start="9" size="3" name="PRESC" description="Clock prescaler" />
      <BitField start="13" size="3" name="TRIGSEL" description="Trigger selector" />
      <BitField start="17" size="2" name="TRIGEN" description="Trigger enable and polarity" />
      <BitField start="19" size="1" name="TIMOUT" description="Timeout enable" />
      <BitField start="20" size="1" name="WAVE" description="Waveform shape" />
      <BitField start="21" size="1" name="WAVPOL" description="Waveform shape polarity" />
      <BitField start="22" size="1" name="PRELOAD" description="Registers update mode" />
      <BitField start="23" size="1" name="COUNTMODE" description="counter mode enabled" />
      <BitField start="24" size="1" name="ENC" description="Encoder mode enable" />
    </Register>
    <Register start="+0x10" size="0" name="CR" access="Read/Write" description="Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="LPTIM Enable" />
      <BitField start="1" size="1" name="SNGSTRT" description="LPTIM start in single mode" />
      <BitField start="2" size="1" name="CNTSTRT" description="Timer start in continuous mode" />
      <BitField start="3" size="1" name="COUNTRST" description="Counter reset" />
      <BitField start="4" size="1" name="RSTARE" description="Reset after read enable" />
    </Register>
    <Register start="+0x14" size="0" name="CMP" access="Read/Write" description="Compare Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Compare value" />
    </Register>
    <Register start="+0x18" size="0" name="ARR" access="Read/Write" description="Autoreload Register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto reload value" />
    </Register>
    <Register start="+0x1C" size="0" name="CNT" access="ReadOnly" description="Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="Counter value" />
    </Register>
    <Register start="+0x24" size="0" name="LPTIM_CFGR2" access="Read/Write" description="LPTIM configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="IN1SEL" description="LPTIM Input 1 selection" />
      <BitField start="4" size="2" name="IN2SEL" description="LPTIM Input 2 selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTIM2" start="0x58002400" description="Low power timer">
    <Register start="+0x0" size="0" name="ISR" access="ReadOnly" description="Interrupt and Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPM" description="Compare match" />
      <BitField start="1" size="1" name="ARRM" description="Autoreload match" />
      <BitField start="2" size="1" name="EXTTRIG" description="External trigger edge event" />
      <BitField start="3" size="1" name="CMPOK" description="Compare register update OK" />
      <BitField start="4" size="1" name="ARROK" description="Autoreload register update OK" />
      <BitField start="5" size="1" name="UP" description="Counter direction change down to up" />
      <BitField start="6" size="1" name="DOWN" description="Counter direction change up to down" />
    </Register>
    <Register start="+0x4" size="0" name="ICR" access="WriteOnly" description="Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPMCF" description="compare match Clear Flag" />
      <BitField start="1" size="1" name="ARRMCF" description="Autoreload match Clear Flag" />
      <BitField start="2" size="1" name="EXTTRIGCF" description="External trigger valid edge Clear Flag" />
      <BitField start="3" size="1" name="CMPOKCF" description="Compare register update OK Clear Flag" />
      <BitField start="4" size="1" name="ARROKCF" description="Autoreload register update OK Clear Flag" />
      <BitField start="5" size="1" name="UPCF" description="Direction change to UP Clear Flag" />
      <BitField start="6" size="1" name="DOWNCF" description="Direction change to down Clear Flag" />
    </Register>
    <Register start="+0x8" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPMIE" description="Compare match Interrupt Enable" />
      <BitField start="1" size="1" name="ARRMIE" description="Autoreload match Interrupt Enable" />
      <BitField start="2" size="1" name="EXTTRIGIE" description="External trigger valid edge Interrupt Enable" />
      <BitField start="3" size="1" name="CMPOKIE" description="Compare register update OK Interrupt Enable" />
      <BitField start="4" size="1" name="ARROKIE" description="Autoreload register update OK Interrupt Enable" />
      <BitField start="5" size="1" name="UPIE" description="Direction change to UP Interrupt Enable" />
      <BitField start="6" size="1" name="DOWNIE" description="Direction change to down Interrupt Enable" />
    </Register>
    <Register start="+0xC" size="0" name="CFGR" access="Read/Write" description="Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CKSEL" description="Clock selector" />
      <BitField start="1" size="2" name="CKPOL" description="Clock Polarity" />
      <BitField start="3" size="2" name="CKFLT" description="Configurable digital filter for external clock" />
      <BitField start="6" size="2" name="TRGFLT" description="Configurable digital filter for trigger" />
      <BitField start="9" size="3" name="PRESC" description="Clock prescaler" />
      <BitField start="13" size="3" name="TRIGSEL" description="Trigger selector" />
      <BitField start="17" size="2" name="TRIGEN" description="Trigger enable and polarity" />
      <BitField start="19" size="1" name="TIMOUT" description="Timeout enable" />
      <BitField start="20" size="1" name="WAVE" description="Waveform shape" />
      <BitField start="21" size="1" name="WAVPOL" description="Waveform shape polarity" />
      <BitField start="22" size="1" name="PRELOAD" description="Registers update mode" />
      <BitField start="23" size="1" name="COUNTMODE" description="counter mode enabled" />
      <BitField start="24" size="1" name="ENC" description="Encoder mode enable" />
    </Register>
    <Register start="+0x10" size="0" name="CR" access="Read/Write" description="Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="LPTIM Enable" />
      <BitField start="1" size="1" name="SNGSTRT" description="LPTIM start in single mode" />
      <BitField start="2" size="1" name="CNTSTRT" description="Timer start in continuous mode" />
      <BitField start="3" size="1" name="COUNTRST" description="Counter reset" />
      <BitField start="4" size="1" name="RSTARE" description="Reset after read enable" />
    </Register>
    <Register start="+0x14" size="0" name="CMP" access="Read/Write" description="Compare Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Compare value" />
    </Register>
    <Register start="+0x18" size="0" name="ARR" access="Read/Write" description="Autoreload Register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto reload value" />
    </Register>
    <Register start="+0x1C" size="0" name="CNT" access="ReadOnly" description="Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="Counter value" />
    </Register>
    <Register start="+0x24" size="0" name="LPTIM_CFGR2" access="Read/Write" description="LPTIM configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="IN1SEL" description="LPTIM Input 1 selection" />
      <BitField start="4" size="2" name="IN2SEL" description="LPTIM Input 2 selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTIM3" start="0x58002800" description="Low power timer">
    <Register start="+0x0" size="0" name="ISR" access="ReadOnly" description="Interrupt and Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPM" description="Compare match" />
      <BitField start="1" size="1" name="ARRM" description="Autoreload match" />
      <BitField start="2" size="1" name="EXTTRIG" description="External trigger edge event" />
      <BitField start="3" size="1" name="CMPOK" description="Compare register update OK" />
      <BitField start="4" size="1" name="ARROK" description="Autoreload register update OK" />
      <BitField start="5" size="1" name="UP" description="Counter direction change down to up" />
      <BitField start="6" size="1" name="DOWN" description="Counter direction change up to down" />
    </Register>
    <Register start="+0x4" size="0" name="ICR" access="WriteOnly" description="Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPMCF" description="compare match Clear Flag" />
      <BitField start="1" size="1" name="ARRMCF" description="Autoreload match Clear Flag" />
      <BitField start="2" size="1" name="EXTTRIGCF" description="External trigger valid edge Clear Flag" />
      <BitField start="3" size="1" name="CMPOKCF" description="Compare register update OK Clear Flag" />
      <BitField start="4" size="1" name="ARROKCF" description="Autoreload register update OK Clear Flag" />
      <BitField start="5" size="1" name="UPCF" description="Direction change to UP Clear Flag" />
      <BitField start="6" size="1" name="DOWNCF" description="Direction change to down Clear Flag" />
    </Register>
    <Register start="+0x8" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPMIE" description="Compare match Interrupt Enable" />
      <BitField start="1" size="1" name="ARRMIE" description="Autoreload match Interrupt Enable" />
      <BitField start="2" size="1" name="EXTTRIGIE" description="External trigger valid edge Interrupt Enable" />
      <BitField start="3" size="1" name="CMPOKIE" description="Compare register update OK Interrupt Enable" />
      <BitField start="4" size="1" name="ARROKIE" description="Autoreload register update OK Interrupt Enable" />
      <BitField start="5" size="1" name="UPIE" description="Direction change to UP Interrupt Enable" />
      <BitField start="6" size="1" name="DOWNIE" description="Direction change to down Interrupt Enable" />
    </Register>
    <Register start="+0xC" size="0" name="CFGR" access="Read/Write" description="Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CKSEL" description="Clock selector" />
      <BitField start="1" size="2" name="CKPOL" description="Clock Polarity" />
      <BitField start="3" size="2" name="CKFLT" description="Configurable digital filter for external clock" />
      <BitField start="6" size="2" name="TRGFLT" description="Configurable digital filter for trigger" />
      <BitField start="9" size="3" name="PRESC" description="Clock prescaler" />
      <BitField start="13" size="3" name="TRIGSEL" description="Trigger selector" />
      <BitField start="17" size="2" name="TRIGEN" description="Trigger enable and polarity" />
      <BitField start="19" size="1" name="TIMOUT" description="Timeout enable" />
      <BitField start="20" size="1" name="WAVE" description="Waveform shape" />
      <BitField start="21" size="1" name="WAVPOL" description="Waveform shape polarity" />
      <BitField start="22" size="1" name="PRELOAD" description="Registers update mode" />
      <BitField start="23" size="1" name="COUNTMODE" description="counter mode enabled" />
      <BitField start="24" size="1" name="ENC" description="Encoder mode enable" />
    </Register>
    <Register start="+0x10" size="0" name="CR" access="Read/Write" description="Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="LPTIM Enable" />
      <BitField start="1" size="1" name="SNGSTRT" description="LPTIM start in single mode" />
      <BitField start="2" size="1" name="CNTSTRT" description="Timer start in continuous mode" />
      <BitField start="3" size="1" name="COUNTRST" description="Counter reset" />
      <BitField start="4" size="1" name="RSTARE" description="Reset after read enable" />
    </Register>
    <Register start="+0x14" size="0" name="CMP" access="Read/Write" description="Compare Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Compare value" />
    </Register>
    <Register start="+0x18" size="0" name="ARR" access="Read/Write" description="Autoreload Register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto reload value" />
    </Register>
    <Register start="+0x1C" size="0" name="CNT" access="ReadOnly" description="Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="Counter value" />
    </Register>
    <Register start="+0x24" size="0" name="LPTIM_CFGR2" access="Read/Write" description="LPTIM configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="IN1SEL" description="LPTIM Input 1 selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART1" start="0x58000C00" description="LPUART1">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="16" size="5" name="DEDT" description="Driver Enable deassertion time" />
      <BitField start="21" size="5" name="DEAT" description="Driver Enable assertion time" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="DATAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="24" size="8" name="ADD" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="BRR" description="BRR" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NE" description="NE" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="Prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LTDC" start="0x50001000" description="LCD-TFT Controller">
    <Register start="+0x8" size="0" name="SSCR" access="Read/Write" description="Synchronization Size Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="VSH" description="Vertical Synchronization Height (in units of horizontal scan line)" />
      <BitField start="16" size="10" name="HSW" description="Horizontal Synchronization Width (in units of pixel clock period)" />
    </Register>
    <Register start="+0xC" size="0" name="BPCR" access="Read/Write" description="Back Porch Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="AVBP" description="Accumulated Vertical back porch (in units of horizontal scan line)" />
      <BitField start="16" size="12" name="AHBP" description="Accumulated Horizontal back porch (in units of pixel clock period)" />
    </Register>
    <Register start="+0x10" size="0" name="AWCR" access="Read/Write" description="Active Width Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="AAH" description="Accumulated Active Height (in units of horizontal scan line)" />
      <BitField start="16" size="12" name="AAV" description="AAV" />
    </Register>
    <Register start="+0x14" size="0" name="TWCR" access="Read/Write" description="Total Width Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="TOTALH" description="Total Height (in units of horizontal scan line)" />
      <BitField start="16" size="12" name="TOTALW" description="Total Width (in units of pixel clock period)" />
    </Register>
    <Register start="+0x18" size="0" name="GCR" access="Read/Write" description="Global Control Register" reset_value="0x00002220" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LTDCEN" description="LCD-TFT controller enable bit" />
      <BitField start="4" size="3" name="DBW" description="Dither Blue Width" />
      <BitField start="8" size="3" name="DGW" description="Dither Green Width" />
      <BitField start="12" size="3" name="DRW" description="Dither Red Width" />
      <BitField start="16" size="1" name="DEN" description="Dither Enable" />
      <BitField start="28" size="1" name="PCPOL" description="Pixel Clock Polarity" />
      <BitField start="29" size="1" name="DEPOL" description="Data Enable Polarity" />
      <BitField start="30" size="1" name="VSPOL" description="Vertical Synchronization Polarity" />
      <BitField start="31" size="1" name="HSPOL" description="Horizontal Synchronization Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="SRCR" access="Read/Write" description="Shadow Reload Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IMR" description="Immediate Reload" />
      <BitField start="1" size="1" name="VBR" description="Vertical Blanking Reload" />
    </Register>
    <Register start="+0x2C" size="0" name="BCCR" access="Read/Write" description="Background Color Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BCBLUE" description="Background Color Blue value" />
      <BitField start="8" size="8" name="BCGREEN" description="Background Color Green value" />
      <BitField start="16" size="8" name="BCRED" description="Background Color Red value" />
    </Register>
    <Register start="+0x34" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LIE" description="Line Interrupt Enable" />
      <BitField start="1" size="1" name="FUIE" description="FIFO Underrun Interrupt Enable" />
      <BitField start="2" size="1" name="TERRIE" description="Transfer Error Interrupt Enable" />
      <BitField start="3" size="1" name="RRIE" description="Register Reload interrupt enable" />
    </Register>
    <Register start="+0x38" size="0" name="ISR" access="ReadOnly" description="Interrupt Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LIF" description="Line Interrupt flag" />
      <BitField start="1" size="1" name="FUIF" description="FIFO Underrun Interrupt flag" />
      <BitField start="2" size="1" name="TERRIF" description="Transfer Error interrupt flag" />
      <BitField start="3" size="1" name="RRIF" description="Register Reload Interrupt Flag" />
    </Register>
    <Register start="+0x3C" size="0" name="ICR" access="WriteOnly" description="Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CLIF" description="Clears the Line Interrupt Flag" />
      <BitField start="1" size="1" name="CFUIF" description="Clears the FIFO Underrun Interrupt flag" />
      <BitField start="2" size="1" name="CTERRIF" description="Clears the Transfer Error Interrupt Flag" />
      <BitField start="3" size="1" name="CRRIF" description="Clears Register Reload Interrupt Flag" />
    </Register>
    <Register start="+0x40" size="0" name="LIPCR" access="Read/Write" description="Line Interrupt Position Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="LIPOS" description="Line Interrupt Position" />
    </Register>
    <Register start="+0x44" size="0" name="CPSR" access="ReadOnly" description="Current Position Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CYPOS" description="Current Y Position" />
      <BitField start="16" size="16" name="CXPOS" description="Current X Position" />
    </Register>
    <Register start="+0x48" size="0" name="CDSR" access="ReadOnly" description="Current Display Status Register" reset_value="0x0000000F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VDES" description="Vertical Data Enable display Status" />
      <BitField start="1" size="1" name="HDES" description="Horizontal Data Enable display Status" />
      <BitField start="2" size="1" name="VSYNCS" description="Vertical Synchronization display Status" />
      <BitField start="3" size="1" name="HSYNCS" description="Horizontal Synchronization display Status" />
    </Register>
    <Register start="+0x84" size="0" name="L1CR" access="Read/Write" description="Layerx Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LEN" description="Layer Enable" />
      <BitField start="1" size="1" name="COLKEN" description="Color Keying Enable" />
      <BitField start="4" size="1" name="CLUTEN" description="Color Look-Up Table Enable" />
    </Register>
    <Register start="+0x88" size="0" name="L1WHPCR" access="Read/Write" description="Layerx Window Horizontal Position Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="WHSTPOS" description="Window Horizontal Start Position" />
      <BitField start="16" size="12" name="WHSPPOS" description="Window Horizontal Stop Position" />
    </Register>
    <Register start="+0x8C" size="0" name="L1WVPCR" access="Read/Write" description="Layerx Window Vertical Position Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="WVSTPOS" description="Window Vertical Start Position" />
      <BitField start="16" size="11" name="WVSPPOS" description="Window Vertical Stop Position" />
    </Register>
    <Register start="+0x90" size="0" name="L1CKCR" access="Read/Write" description="Layerx Color Keying Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CKBLUE" description="Color Key Blue value" />
      <BitField start="8" size="8" name="CKGREEN" description="Color Key Green value" />
      <BitField start="16" size="8" name="CKRED" description="Color Key Red value" />
    </Register>
    <Register start="+0x94" size="0" name="L1PFCR" access="Read/Write" description="Layerx Pixel Format Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PF" description="Pixel Format" />
    </Register>
    <Register start="+0x98" size="0" name="L1CACR" access="Read/Write" description="Layerx Constant Alpha Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CONSTA" description="Constant Alpha" />
    </Register>
    <Register start="+0x9C" size="0" name="L1DCCR" access="Read/Write" description="Layerx Default Color Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DCBLUE" description="Default Color Blue" />
      <BitField start="8" size="8" name="DCGREEN" description="Default Color Green" />
      <BitField start="16" size="8" name="DCRED" description="Default Color Red" />
      <BitField start="24" size="8" name="DCALPHA" description="Default Color Alpha" />
    </Register>
    <Register start="+0xA0" size="0" name="L1BFCR" access="Read/Write" description="Layerx Blending Factors Configuration Register" reset_value="0x00000607" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="BF2" description="Blending Factor 2" />
      <BitField start="8" size="3" name="BF1" description="Blending Factor 1" />
    </Register>
    <Register start="+0xAC" size="0" name="L1CFBAR" access="Read/Write" description="Layerx Color Frame Buffer Address Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CFBADD" description="Color Frame Buffer Start Address" />
    </Register>
    <Register start="+0xB0" size="0" name="L1CFBLR" access="Read/Write" description="Layerx Color Frame Buffer Length Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="CFBLL" description="Color Frame Buffer Line Length" />
      <BitField start="16" size="13" name="CFBP" description="Color Frame Buffer Pitch in bytes" />
    </Register>
    <Register start="+0xB4" size="0" name="L1CFBLNR" access="Read/Write" description="Layerx ColorFrame Buffer Line Number Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="CFBLNBR" description="Frame Buffer Line Number" />
    </Register>
    <Register start="+0xC4" size="0" name="L1CLUTWR" access="WriteOnly" description="Layerx CLUT Write Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BLUE" description="Blue value" />
      <BitField start="8" size="8" name="GREEN" description="Green value" />
      <BitField start="16" size="8" name="RED" description="Red value" />
      <BitField start="24" size="8" name="CLUTADD" description="CLUT Address" />
    </Register>
    <Register start="+0x104" size="0" name="L2CR" access="Read/Write" description="Layerx Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LEN" description="Layer Enable" />
      <BitField start="1" size="1" name="COLKEN" description="Color Keying Enable" />
      <BitField start="4" size="1" name="CLUTEN" description="Color Look-Up Table Enable" />
    </Register>
    <Register start="+0x108" size="0" name="L2WHPCR" access="Read/Write" description="Layerx Window Horizontal Position Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="WHSTPOS" description="Window Horizontal Start Position" />
      <BitField start="16" size="12" name="WHSPPOS" description="Window Horizontal Stop Position" />
    </Register>
    <Register start="+0x10C" size="0" name="L2WVPCR" access="Read/Write" description="Layerx Window Vertical Position Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="WVSTPOS" description="Window Vertical Start Position" />
      <BitField start="16" size="11" name="WVSPPOS" description="Window Vertical Stop Position" />
    </Register>
    <Register start="+0x110" size="0" name="L2CKCR" access="Read/Write" description="Layerx Color Keying Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CKBLUE" description="Color Key Blue value" />
      <BitField start="8" size="8" name="CKGREEN" description="Color Key Green value" />
      <BitField start="16" size="8" name="CKRED" description="Color Key Red value" />
    </Register>
    <Register start="+0x114" size="0" name="L2PFCR" access="Read/Write" description="Layerx Pixel Format Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PF" description="Pixel Format" />
    </Register>
    <Register start="+0x118" size="0" name="L2CACR" access="Read/Write" description="Layerx Constant Alpha Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CONSTA" description="Constant Alpha" />
    </Register>
    <Register start="+0x11C" size="0" name="L2DCCR" access="Read/Write" description="Layerx Default Color Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DCBLUE" description="Default Color Blue" />
      <BitField start="8" size="8" name="DCGREEN" description="Default Color Green" />
      <BitField start="16" size="8" name="DCRED" description="Default Color Red" />
      <BitField start="24" size="8" name="DCALPHA" description="Default Color Alpha" />
    </Register>
    <Register start="+0x120" size="0" name="L2BFCR" access="Read/Write" description="Layerx Blending Factors Configuration Register" reset_value="0x00000607" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="BF2" description="Blending Factor 2" />
      <BitField start="8" size="3" name="BF1" description="Blending Factor 1" />
    </Register>
    <Register start="+0x12C" size="0" name="L2CFBAR" access="Read/Write" description="Layerx Color Frame Buffer Address Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CFBADD" description="Color Frame Buffer Start Address" />
    </Register>
    <Register start="+0x130" size="0" name="L2CFBLR" access="Read/Write" description="Layerx Color Frame Buffer Length Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="CFBLL" description="Color Frame Buffer Line Length" />
      <BitField start="16" size="13" name="CFBP" description="Color Frame Buffer Pitch in bytes" />
    </Register>
    <Register start="+0x134" size="0" name="L2CFBLNR" access="Read/Write" description="Layerx ColorFrame Buffer Line Number Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="CFBLNBR" description="Frame Buffer Line Number" />
    </Register>
    <Register start="+0x144" size="0" name="L2CLUTWR" access="WriteOnly" description="Layerx CLUT Write Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BLUE" description="Blue value" />
      <BitField start="8" size="8" name="GREEN" description="Green value" />
      <BitField start="16" size="8" name="RED" description="Red value" />
      <BitField start="24" size="8" name="CLUTADD" description="CLUT Address" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MDIOS" start="0x40009400" description="Management data input/output slave">
    <Register start="+0x0" size="0" name="MDIOS_CR" access="Read/Write" description="MDIOS configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Peripheral enable" />
      <BitField start="1" size="1" name="WRIE" description="Register write interrupt enable" />
      <BitField start="2" size="1" name="RDIE" description="Register Read Interrupt Enable" />
      <BitField start="3" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="7" size="1" name="DPC" description="Disable Preamble Check" />
      <BitField start="8" size="5" name="PORT_ADDRESS" description="Slaves's address" />
    </Register>
    <Register start="+0x4" size="0" name="MDIOS_WRFR" access="ReadOnly" description="MDIOS write flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="WRF" description="Write flags for MDIO registers 0 to 31" />
    </Register>
    <Register start="+0x8" size="0" name="MDIOS_CWRFR" access="Read/Write" description="MDIOS clear write flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CWRF" description="Clear the write flag" />
    </Register>
    <Register start="+0xC" size="0" name="MDIOS_RDFR" access="ReadOnly" description="MDIOS read flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDF" description="Read flags for MDIO registers 0 to 31" />
    </Register>
    <Register start="+0x10" size="0" name="MDIOS_CRDFR" access="Read/Write" description="MDIOS clear read flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRDF" description="Clear the read flag" />
    </Register>
    <Register start="+0x14" size="0" name="MDIOS_SR" access="ReadOnly" description="MDIOS status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PERF" description="Preamble error flag" />
      <BitField start="1" size="1" name="SERF" description="Start error flag" />
      <BitField start="2" size="1" name="TERF" description="Turnaround error flag" />
    </Register>
    <Register start="+0x18" size="0" name="MDIOS_CLRFR" access="Read/Write" description="MDIOS clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CPERF" description="Clear the preamble error flag" />
      <BitField start="1" size="1" name="CSERF" description="Clear the start error flag" />
      <BitField start="2" size="1" name="CTERF" description="Clear the turnaround error flag" />
    </Register>
    <Register start="+0x1C" size="0" name="MDIOS_DINR0" access="ReadOnly" description="MDIOS input data register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN0" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x20" size="0" name="MDIOS_DINR1" access="ReadOnly" description="MDIOS input data register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN1" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x24" size="0" name="MDIOS_DINR2" access="ReadOnly" description="MDIOS input data register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN2" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x28" size="0" name="MDIOS_DINR3" access="ReadOnly" description="MDIOS input data register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN3" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x2C" size="0" name="MDIOS_DINR4" access="ReadOnly" description="MDIOS input data register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN4" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x30" size="0" name="MDIOS_DINR5" access="ReadOnly" description="MDIOS input data register 5" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN5" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x34" size="0" name="MDIOS_DINR6" access="ReadOnly" description="MDIOS input data register 6" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN6" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x38" size="0" name="MDIOS_DINR7" access="ReadOnly" description="MDIOS input data register 7" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN7" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x3C" size="0" name="MDIOS_DINR8" access="ReadOnly" description="MDIOS input data register 8" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN8" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x40" size="0" name="MDIOS_DINR9" access="ReadOnly" description="MDIOS input data register 9" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN9" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x44" size="0" name="MDIOS_DINR10" access="ReadOnly" description="MDIOS input data register 10" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN10" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x48" size="0" name="MDIOS_DINR11" access="ReadOnly" description="MDIOS input data register 11" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN11" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x4C" size="0" name="MDIOS_DINR12" access="ReadOnly" description="MDIOS input data register 12" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN12" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x50" size="0" name="MDIOS_DINR13" access="ReadOnly" description="MDIOS input data register 13" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN13" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x54" size="0" name="MDIOS_DINR14" access="ReadOnly" description="MDIOS input data register 14" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN14" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x58" size="0" name="MDIOS_DINR15" access="ReadOnly" description="MDIOS input data register 15" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN15" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x5C" size="0" name="MDIOS_DINR16" access="ReadOnly" description="MDIOS input data register 16" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN16" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x60" size="0" name="MDIOS_DINR17" access="ReadOnly" description="MDIOS input data register 17" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN17" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x64" size="0" name="MDIOS_DINR18" access="ReadOnly" description="MDIOS input data register 18" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN18" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x68" size="0" name="MDIOS_DINR19" access="ReadOnly" description="MDIOS input data register 19" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN19" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x6C" size="0" name="MDIOS_DINR20" access="ReadOnly" description="MDIOS input data register 20" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN20" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x70" size="0" name="MDIOS_DINR21" access="ReadOnly" description="MDIOS input data register 21" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN21" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x74" size="0" name="MDIOS_DINR22" access="ReadOnly" description="MDIOS input data register 22" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN22" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x78" size="0" name="MDIOS_DINR23" access="ReadOnly" description="MDIOS input data register 23" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN23" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x7C" size="0" name="MDIOS_DINR24" access="ReadOnly" description="MDIOS input data register 24" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN24" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x80" size="0" name="MDIOS_DINR25" access="ReadOnly" description="MDIOS input data register 25" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN25" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x84" size="0" name="MDIOS_DINR26" access="ReadOnly" description="MDIOS input data register 26" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN26" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x88" size="0" name="MDIOS_DINR27" access="ReadOnly" description="MDIOS input data register 27" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN27" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x8C" size="0" name="MDIOS_DINR28" access="ReadOnly" description="MDIOS input data register 28" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN28" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x90" size="0" name="MDIOS_DINR29" access="ReadOnly" description="MDIOS input data register 29" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN29" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x94" size="0" name="MDIOS_DINR30" access="ReadOnly" description="MDIOS input data register 30" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN30" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x98" size="0" name="MDIOS_DINR31" access="ReadOnly" description="MDIOS input data register 31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN31" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x9C" size="0" name="MDIOS_DOUTR0" access="Read/Write" description="MDIOS output data register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT0" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xA0" size="0" name="MDIOS_DOUTR1" access="Read/Write" description="MDIOS output data register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT1" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xA4" size="0" name="MDIOS_DOUTR2" access="Read/Write" description="MDIOS output data register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT2" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xA8" size="0" name="MDIOS_DOUTR3" access="Read/Write" description="MDIOS output data register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT3" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xAC" size="0" name="MDIOS_DOUTR4" access="Read/Write" description="MDIOS output data register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT4" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xB0" size="0" name="MDIOS_DOUTR5" access="Read/Write" description="MDIOS output data register 5" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT5" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xB4" size="0" name="MDIOS_DOUTR6" access="Read/Write" description="MDIOS output data register 6" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT6" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xB8" size="0" name="MDIOS_DOUTR7" access="Read/Write" description="MDIOS output data register 7" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT7" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xBC" size="0" name="MDIOS_DOUTR8" access="Read/Write" description="MDIOS output data register 8" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT8" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xC0" size="0" name="MDIOS_DOUTR9" access="Read/Write" description="MDIOS output data register 9" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT9" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xC4" size="0" name="MDIOS_DOUTR10" access="Read/Write" description="MDIOS output data register 10" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT10" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xC8" size="0" name="MDIOS_DOUTR11" access="Read/Write" description="MDIOS output data register 11" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT11" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xCC" size="0" name="MDIOS_DOUTR12" access="Read/Write" description="MDIOS output data register 12" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT12" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xD0" size="0" name="MDIOS_DOUTR13" access="Read/Write" description="MDIOS output data register 13" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT13" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xD4" size="0" name="MDIOS_DOUTR14" access="Read/Write" description="MDIOS output data register 14" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT14" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xD8" size="0" name="MDIOS_DOUTR15" access="Read/Write" description="MDIOS output data register 15" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT15" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xDC" size="0" name="MDIOS_DOUTR16" access="Read/Write" description="MDIOS output data register 16" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT16" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xE0" size="0" name="MDIOS_DOUTR17" access="Read/Write" description="MDIOS output data register 17" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT17" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xE4" size="0" name="MDIOS_DOUTR18" access="Read/Write" description="MDIOS output data register 18" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT18" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xE8" size="0" name="MDIOS_DOUTR19" access="Read/Write" description="MDIOS output data register 19" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT19" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xEC" size="0" name="MDIOS_DOUTR20" access="Read/Write" description="MDIOS output data register 20" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT20" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xF0" size="0" name="MDIOS_DOUTR21" access="Read/Write" description="MDIOS output data register 21" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT21" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xF4" size="0" name="MDIOS_DOUTR22" access="Read/Write" description="MDIOS output data register 22" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT22" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xF8" size="0" name="MDIOS_DOUTR23" access="Read/Write" description="MDIOS output data register 23" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT23" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xFC" size="0" name="MDIOS_DOUTR24" access="Read/Write" description="MDIOS output data register 24" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT24" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0x100" size="0" name="MDIOS_DOUTR25" access="Read/Write" description="MDIOS output data register 25" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT25" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0x104" size="0" name="MDIOS_DOUTR26" access="Read/Write" description="MDIOS output data register 26" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT26" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0x108" size="0" name="MDIOS_DOUTR27" access="Read/Write" description="MDIOS output data register 27" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT27" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0x10C" size="0" name="MDIOS_DOUTR28" access="Read/Write" description="MDIOS output data register 28" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT28" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0x110" size="0" name="MDIOS_DOUTR29" access="Read/Write" description="MDIOS output data register 29" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT29" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0x114" size="0" name="MDIOS_DOUTR30" access="Read/Write" description="MDIOS output data register 30" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT30" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0x118" size="0" name="MDIOS_DOUTR31" access="Read/Write" description="MDIOS output data register 31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT31" description="Output data sent to MDIO Master during read frames" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MDMA" start="0x52000000" description="MDMA">
    <Register start="+0x0" size="0" name="MDMA_GISR0" access="ReadOnly" description="MDMA Global Interrupt/Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIF0" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="1" size="1" name="GIF1" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="2" size="1" name="GIF2" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="3" size="1" name="GIF3" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="4" size="1" name="GIF4" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="5" size="1" name="GIF5" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="6" size="1" name="GIF6" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="7" size="1" name="GIF7" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="8" size="1" name="GIF8" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="9" size="1" name="GIF9" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="10" size="1" name="GIF10" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="11" size="1" name="GIF11" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="12" size="1" name="GIF12" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="13" size="1" name="GIF13" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="14" size="1" name="GIF14" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="15" size="1" name="GIF15" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
    </Register>
    <Register start="+0x40" size="0" name="MDMA_C0ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF0" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF0" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF0" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF0" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF0" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA0" description="channel x request active flag" />
    </Register>
    <Register start="+0x44" size="0" name="MDMA_C0IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF0" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF0" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF0" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF0" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF0" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x48" size="0" name="MDMA_C0ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x4C" size="0" name="MDMA_C0CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x50" size="0" name="MDMA_C0TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x54" size="0" name="MDMA_C0BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x58" size="0" name="MDMA_C0SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x5C" size="0" name="MDMA_C0DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x60" size="0" name="MDMA_C0BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x64" size="0" name="MDMA_C0LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x68" size="0" name="MDMA_C0TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x70" size="0" name="MDMA_C0MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x74" size="0" name="MDMA_C0MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x80" size="0" name="MDMA_C1ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF1" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF1" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF1" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF1" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF1" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA1" description="channel x request active flag" />
    </Register>
    <Register start="+0x84" size="0" name="MDMA_C1IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF1" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF1" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF1" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF1" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF1" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x88" size="0" name="MDMA_C1ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x8C" size="0" name="MDMA_C1CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x90" size="0" name="MDMA_C1TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x94" size="0" name="MDMA_C1BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x98" size="0" name="MDMA_C1SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x9C" size="0" name="MDMA_C1DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0xA0" size="0" name="MDMA_C1BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0xA4" size="0" name="MDMA_C1LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0xA8" size="0" name="MDMA_C1TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0xB0" size="0" name="MDMA_C1MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0xB4" size="0" name="MDMA_C1MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0xC0" size="0" name="MDMA_C2ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF2" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF2" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF2" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF2" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF2" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA2" description="channel x request active flag" />
    </Register>
    <Register start="+0xC4" size="0" name="MDMA_C2IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF2" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF2" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF2" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF2" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF2" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0xC8" size="0" name="MDMA_C2ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0xCC" size="0" name="MDMA_C2CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0xD0" size="0" name="MDMA_C2TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0xD4" size="0" name="MDMA_C2BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0xD8" size="0" name="MDMA_C2SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0xDC" size="0" name="MDMA_C2DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0xE0" size="0" name="MDMA_C2BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0xE4" size="0" name="MDMA_C2LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0xE8" size="0" name="MDMA_C2TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0xF0" size="0" name="MDMA_C2MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0xF4" size="0" name="MDMA_C2MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x100" size="0" name="MDMA_C3ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF3" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF3" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF3" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF3" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF3" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA3" description="channel x request active flag" />
    </Register>
    <Register start="+0x104" size="0" name="MDMA_C3IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF3" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF3" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF3" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF3" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF3" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x108" size="0" name="MDMA_C3ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x10C" size="0" name="MDMA_C3CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x110" size="0" name="MDMA_C3TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x114" size="0" name="MDMA_C3BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x118" size="0" name="MDMA_C3SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x11C" size="0" name="MDMA_C3DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x120" size="0" name="MDMA_C3BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x124" size="0" name="MDMA_C3LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x128" size="0" name="MDMA_C3TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x130" size="0" name="MDMA_C3MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x134" size="0" name="MDMA_C3MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x140" size="0" name="MDMA_C4ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF4" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF4" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF4" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF4" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF4" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA4" description="channel x request active flag" />
    </Register>
    <Register start="+0x144" size="0" name="MDMA_C4IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF4" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF4" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF4" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF4" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF4" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x148" size="0" name="MDMA_C4ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x14C" size="0" name="MDMA_C4CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x150" size="0" name="MDMA_C4TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x154" size="0" name="MDMA_C4BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x158" size="0" name="MDMA_C4SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x15C" size="0" name="MDMA_C4DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x160" size="0" name="MDMA_C4BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x164" size="0" name="MDMA_C4LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x168" size="0" name="MDMA_C4TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x170" size="0" name="MDMA_C4MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x174" size="0" name="MDMA_C4MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x180" size="0" name="MDMA_C5ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF5" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF5" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF5" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF5" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF5" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA5" description="channel x request active flag" />
    </Register>
    <Register start="+0x184" size="0" name="MDMA_C5IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF5" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF5" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF5" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF5" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF5" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x188" size="0" name="MDMA_C5ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x18C" size="0" name="MDMA_C5CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x190" size="0" name="MDMA_C5TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x194" size="0" name="MDMA_C5BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x198" size="0" name="MDMA_C5SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x19C" size="0" name="MDMA_C5DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x1A0" size="0" name="MDMA_C5BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x1A4" size="0" name="MDMA_C5LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x1A8" size="0" name="MDMA_C5TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x1B0" size="0" name="MDMA_C5MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x1B4" size="0" name="MDMA_C5MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x1C0" size="0" name="MDMA_C6ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF6" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF6" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF6" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF6" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF6" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA6" description="channel x request active flag" />
    </Register>
    <Register start="+0x1C4" size="0" name="MDMA_C6IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF6" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF6" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF6" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF6" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF6" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x1C8" size="0" name="MDMA_C6ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x1CC" size="0" name="MDMA_C6CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x1D0" size="0" name="MDMA_C6TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x1D4" size="0" name="MDMA_C6BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0" />
    </Register>
    <Register start="+0x1D8" size="0" name="MDMA_C6SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x1DC" size="0" name="MDMA_C6DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x1E0" size="0" name="MDMA_C6BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x1E4" size="0" name="MDMA_C6LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x1E8" size="0" name="MDMA_C6TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x1F0" size="0" name="MDMA_C6MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x1F4" size="0" name="MDMA_C6MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x200" size="0" name="MDMA_C7ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF7" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF7" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF7" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF7" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF7" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA7" description="channel x request active flag" />
    </Register>
    <Register start="+0x204" size="0" name="MDMA_C7IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF7" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF7" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF7" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF7" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF7" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x208" size="0" name="MDMA_C7ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x20C" size="0" name="MDMA_C7CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x210" size="0" name="MDMA_C7TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x214" size="0" name="MDMA_C7BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x218" size="0" name="MDMA_C7SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x21C" size="0" name="MDMA_C7DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x220" size="0" name="MDMA_C7BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x224" size="0" name="MDMA_C7LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x228" size="0" name="MDMA_C7TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x230" size="0" name="MDMA_C7MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x234" size="0" name="MDMA_C7MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x240" size="0" name="MDMA_C8ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF8" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF8" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF8" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF8" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF8" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA8" description="channel x request active flag" />
    </Register>
    <Register start="+0x244" size="0" name="MDMA_C8IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF8" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF8" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF8" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF8" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF8" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x248" size="0" name="MDMA_C8ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x24C" size="0" name="MDMA_C8CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x250" size="0" name="MDMA_C8TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x254" size="0" name="MDMA_C8BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x258" size="0" name="MDMA_C8SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x25C" size="0" name="MDMA_C8DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x260" size="0" name="MDMA_C8BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x264" size="0" name="MDMA_C8LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x268" size="0" name="MDMA_C8TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x270" size="0" name="MDMA_C8MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x274" size="0" name="MDMA_C8MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x280" size="0" name="MDMA_C9ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF9" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF9" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF9" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF9" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF9" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA9" description="channel x request active flag" />
    </Register>
    <Register start="+0x284" size="0" name="MDMA_C9IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF9" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF9" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF9" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF9" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF9" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x288" size="0" name="MDMA_C9ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x28C" size="0" name="MDMA_C9CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x290" size="0" name="MDMA_C9TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x294" size="0" name="MDMA_C9BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x298" size="0" name="MDMA_C9SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x29C" size="0" name="MDMA_C9DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x2A0" size="0" name="MDMA_C9BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x2A4" size="0" name="MDMA_C9LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x2A8" size="0" name="MDMA_C9TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x2B0" size="0" name="MDMA_C9MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x2B4" size="0" name="MDMA_C9MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x2C0" size="0" name="MDMA_C10ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF10" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF10" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF10" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF10" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF10" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA10" description="channel x request active flag" />
    </Register>
    <Register start="+0x2C4" size="0" name="MDMA_C10IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF10" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF10" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF10" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF10" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF10" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x2C8" size="0" name="MDMA_C10ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x2CC" size="0" name="MDMA_C10CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x2D0" size="0" name="MDMA_C10TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x2D4" size="0" name="MDMA_C10BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x2D8" size="0" name="MDMA_C10SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x2DC" size="0" name="MDMA_C10DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x2E0" size="0" name="MDMA_C10BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x2E4" size="0" name="MDMA_C10LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x2E8" size="0" name="MDMA_C10TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x2F0" size="0" name="MDMA_C10MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x2F4" size="0" name="MDMA_C10MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x300" size="0" name="MDMA_C11ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF11" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF11" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF11" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF11" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF11" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA11" description="channel x request active flag" />
    </Register>
    <Register start="+0x304" size="0" name="MDMA_C11IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF11" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF11" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF11" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF11" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF11" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x308" size="0" name="MDMA_C11ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x30C" size="0" name="MDMA_C11CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x310" size="0" name="MDMA_C11TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x314" size="0" name="MDMA_C11BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x318" size="0" name="MDMA_C11SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x31C" size="0" name="MDMA_C11DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x320" size="0" name="MDMA_C11BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x324" size="0" name="MDMA_C11LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x328" size="0" name="MDMA_C11TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x330" size="0" name="MDMA_C11MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x334" size="0" name="MDMA_C11MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x340" size="0" name="MDMA_C12ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF12" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF12" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF12" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF12" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF12" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA12" description="channel x request active flag" />
    </Register>
    <Register start="+0x344" size="0" name="MDMA_C12IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF12" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF12" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF12" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF12" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF12" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x348" size="0" name="MDMA_C12ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x34C" size="0" name="MDMA_C12CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x350" size="0" name="MDMA_C12TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x354" size="0" name="MDMA_C12BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x358" size="0" name="MDMA_C12SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x35C" size="0" name="MDMA_C12DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x360" size="0" name="MDMA_C12BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x364" size="0" name="MDMA_C12LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x368" size="0" name="MDMA_C12TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x370" size="0" name="MDMA_C12MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x374" size="0" name="MDMA_C12MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x380" size="0" name="MDMA_C13ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF13" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF13" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF13" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF13" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF13" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA13" description="channel x request active flag" />
    </Register>
    <Register start="+0x384" size="0" name="MDMA_C13IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF13" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF13" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF13" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF13" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF13" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x388" size="0" name="MDMA_C13ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x38C" size="0" name="MDMA_C13CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x390" size="0" name="MDMA_C13TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x394" size="0" name="MDMA_C13BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x398" size="0" name="MDMA_C13SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x39C" size="0" name="MDMA_C13DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x3A0" size="0" name="MDMA_C13BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x3A4" size="0" name="MDMA_C13LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x3A8" size="0" name="MDMA_C13TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x3B0" size="0" name="MDMA_C13MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x3B4" size="0" name="MDMA_C13MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x3C0" size="0" name="MDMA_C14ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF14" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF14" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF14" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF14" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF14" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA14" description="channel x request active flag" />
    </Register>
    <Register start="+0x3C4" size="0" name="MDMA_C14IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF14" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF14" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF14" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF14" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF14" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x3C8" size="0" name="MDMA_C14ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x3CC" size="0" name="MDMA_C14CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x3D0" size="0" name="MDMA_C14TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x3D4" size="0" name="MDMA_C14BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x3D8" size="0" name="MDMA_C14SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x3DC" size="0" name="MDMA_C14DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x3E0" size="0" name="MDMA_C14BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x3E4" size="0" name="MDMA_C14LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x3E8" size="0" name="MDMA_C14TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x3F0" size="0" name="MDMA_C14MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x3F4" size="0" name="MDMA_C14MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x400" size="0" name="MDMA_C15ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF15" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF15" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF15" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF15" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF15" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA15" description="channel x request active flag" />
    </Register>
    <Register start="+0x404" size="0" name="MDMA_C15IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF15" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF15" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF15" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF15" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF15" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x408" size="0" name="MDMA_C15ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x40C" size="0" name="MDMA_C15CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x410" size="0" name="MDMA_C15TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x414" size="0" name="MDMA_C15BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x418" size="0" name="MDMA_C15SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x41C" size="0" name="MDMA_C15DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x420" size="0" name="MDMA_C15BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x424" size="0" name="MDMA_C15LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x428" size="0" name="MDMA_C15TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x430" size="0" name="MDMA_C15MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x434" size="0" name="MDMA_C15MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MPU" start="0xE000ED90" description="Memory protection unit">
    <Register start="+0x0" size="0" name="MPU_TYPER" access="ReadOnly" description="MPU type register" reset_value="0X00000800" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEPARATE" description="Separate flag" />
      <BitField start="8" size="8" name="DREGION" description="Number of MPU data regions" />
      <BitField start="16" size="8" name="IREGION" description="Number of MPU instruction regions" />
    </Register>
    <Register start="+0x4" size="0" name="MPU_CTRL" access="Read/Write" description="MPU control register" reset_value="0X00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="Enables the MPU" />
      <BitField start="1" size="1" name="HFNMIENA" description="Enables the operation of MPU during hard fault" />
      <BitField start="2" size="1" name="PRIVDEFENA" description="Enable priviliged software access to default memory map" />
    </Register>
    <Register start="+0x8" size="0" name="MPU_RNR" access="Read/Write" description="MPU region number register" reset_value="0X00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REGION" description="MPU region" />
    </Register>
    <Register start="+0xC" size="0" name="MPU_RBAR" access="Read/Write" description="MPU region base address register" reset_value="0X00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="REGION" description="MPU region field" />
      <BitField start="4" size="1" name="VALID" description="MPU region number valid" />
      <BitField start="5" size="27" name="ADDR" description="Region base address field" />
    </Register>
    <Register start="+0x10" size="0" name="MPU_RASR" access="Read/Write" description="MPU region attribute and size register" reset_value="0X00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="Region enable bit." />
      <BitField start="1" size="5" name="SIZE" description="Size of the MPU protection region" />
      <BitField start="8" size="8" name="SRD" description="Subregion disable bits" />
      <BitField start="16" size="1" name="B" description="memory attribute" />
      <BitField start="17" size="1" name="C" description="memory attribute" />
      <BitField start="18" size="1" name="S" description="Shareable memory attribute" />
      <BitField start="19" size="3" name="TEX" description="memory attribute" />
      <BitField start="24" size="3" name="AP" description="Access permission" />
      <BitField start="28" size="1" name="XN" description="Instruction access disable bit" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC_STIR" start="0xE000EF00" description="Nested vectored interrupt controller">
    <Register start="+0x0" size="0" name="STIR" access="Read/Write" description="Software trigger interrupt register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="INTID" description="Software generated interrupt ID" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OCTOSPI2" start="0x5200A000" description="OctoSPI">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Enable" />
      <BitField start="1" size="1" name="ABORT" description="Abort request" />
      <BitField start="2" size="1" name="DMAEN" description="DMA enable" />
      <BitField start="3" size="1" name="TCEN" description="Timeout counter enable" />
      <BitField start="6" size="1" name="DQM" description="Dual-quad mode" />
      <BitField start="7" size="1" name="FSEL" description="FLASH memory selection" />
      <BitField start="8" size="5" name="FTHRES" description="IFO threshold level" />
      <BitField start="16" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="17" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="18" size="1" name="FTIE" description="FIFO threshold interrupt enable" />
      <BitField start="19" size="1" name="SMIE" description="Status match interrupt enable" />
      <BitField start="20" size="1" name="TOIE" description="TimeOut interrupt enable" />
      <BitField start="22" size="1" name="APMS" description="Automatic poll mode stop" />
      <BitField start="23" size="1" name="PMM" description="Polling match mode" />
      <BitField start="28" size="2" name="FMODE" description="Functional mode" />
    </Register>
    <Register start="+0x8" size="0" name="DCR1" access="Read/Write" description="device configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CKMODE" description="Mode 0 / mode 3" />
      <BitField start="1" size="1" name="FRCK" description="Free running clock" />
      <BitField start="8" size="3" name="CSHT" description="Chip-select high time" />
      <BitField start="16" size="5" name="DEVSIZE" description="Device size" />
      <BitField start="24" size="2" name="MTYP" description="Memory type" />
    </Register>
    <Register start="+0xC" size="0" name="DCR2" access="Read/Write" description="device configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PRESCALER" description="Clock prescaler" />
      <BitField start="16" size="3" name="WRAPSIZE" description="Wrap size" />
    </Register>
    <Register start="+0x10" size="0" name="DCR3" access="Read/Write" description="device configuration register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MAXTRAN" description="Maximum transfer" />
      <BitField start="16" size="5" name="CSBOUND" description="CS boundary" />
    </Register>
    <Register start="+0x14" size="0" name="DCR4" access="Read/Write" description="DCR4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="REFRESH" description="Refresh rate" />
    </Register>
    <Register start="+0x20" size="0" name="SR" access="ReadOnly" description="status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEF" description="Clear transfer error flag" />
      <BitField start="1" size="1" name="CTCF" description="Clear transfer complete flag" />
      <BitField start="3" size="1" name="CSMF" description="Clear status match flag" />
      <BitField start="4" size="1" name="CTOF" description="Clear timeout flag" />
      <BitField start="2" size="1" name="FTF" description="FIFO threshold flag" />
      <BitField start="5" size="1" name="BUSY" description="Busy" />
      <BitField start="8" size="6" name="FLEVEL" description="FIFO level" />
    </Register>
    <Register start="+0x24" size="0" name="FCR" access="WriteOnly" description="flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEF" description="Clear transfer error flag" />
      <BitField start="1" size="1" name="CTCF" description="Clear transfer complete flag" />
      <BitField start="3" size="1" name="CSMF" description="Clear status match flag" />
      <BitField start="4" size="1" name="CTOF" description="Clear timeout flag" />
    </Register>
    <Register start="+0x40" size="0" name="DLR" access="Read/Write" description="data length register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DL" description="Data length" />
    </Register>
    <Register start="+0x48" size="0" name="AR" access="Read/Write" description="address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADRESS" description="Adress" />
    </Register>
    <Register start="+0x50" size="0" name="DR" access="Read/Write" description="data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data" />
    </Register>
    <Register start="+0x80" size="0" name="PSMKR" access="Read/Write" description="polling status mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MASK" description="Status mask" />
    </Register>
    <Register start="+0x88" size="0" name="PSMAR" access="Read/Write" description="polling status match register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH" description="Match" />
    </Register>
    <Register start="+0x100" size="0" name="CCR" access="Read/Write" description="polling interval register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="IMODE" description="Instruction mode" />
      <BitField start="3" size="1" name="IDTR" description="Instruction double transfer rate" />
      <BitField start="4" size="2" name="ISIZE" description="Instruction size" />
      <BitField start="8" size="3" name="ADMODE" description="Address mode" />
      <BitField start="11" size="1" name="ADDTR" description="Address double transfer rate" />
      <BitField start="12" size="2" name="ADSIZE" description="Address size" />
      <BitField start="16" size="3" name="ABMODE" description="Alternate byte mode" />
      <BitField start="19" size="1" name="ABDTR" description="Alternate bytes double transfer rate" />
      <BitField start="20" size="2" name="ABSIZE" description="Alternate bytes size" />
      <BitField start="24" size="3" name="DMODE" description="Data mode" />
      <BitField start="27" size="1" name="DDTR" description="Alternate bytes double transfer rate" />
      <BitField start="29" size="1" name="DQSE" description="DQS enable" />
      <BitField start="31" size="1" name="SIOO" description="Send instruction only once mode" />
    </Register>
    <Register start="+0x108" size="0" name="TCR" access="Read/Write" description="communication configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DCYC" description="Number of dummy cycles" />
      <BitField start="28" size="1" name="DHQC" description="Delay hold quarter cycle" />
      <BitField start="30" size="1" name="SSHIFT" description="Sample shift" />
    </Register>
    <Register start="+0x110" size="0" name="IR" access="Read/Write" description="timing configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INSTRUCTION" description="INSTRUCTION" />
    </Register>
    <Register start="+0x120" size="0" name="ABR" access="Read/Write" description="instruction register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALTERNATE" description="Alternate bytes" />
    </Register>
    <Register start="+0x130" size="0" name="LPTR" access="Read/Write" description="alternate bytes register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIMEOUT" description="Timeout period" />
    </Register>
    <Register start="+0x140" size="0" name="WPCCR" access="Read/Write" description="low-power timeout register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="IMODE" description="Instruction mode" />
      <BitField start="3" size="1" name="IDTR" description="Instruction double transfer rate" />
      <BitField start="4" size="2" name="ISIZE" description="Instruction size" />
      <BitField start="8" size="3" name="ADMODE" description="Address mode" />
      <BitField start="11" size="1" name="ADDTR" description="Address double transfer rate" />
      <BitField start="12" size="2" name="ADSIZE" description="Address size" />
      <BitField start="16" size="3" name="ABMODE" description="Alternate byte mode" />
      <BitField start="19" size="1" name="ABDTR" description="Alternate bytes double transfer rate" />
      <BitField start="20" size="2" name="ABSIZE" description="Alternate bytes size" />
      <BitField start="24" size="3" name="DMODE" description="Data mode" />
      <BitField start="27" size="1" name="DDTR" description="alternate bytes double transfer rate" />
      <BitField start="29" size="1" name="DQSE" description="DQS enable" />
    </Register>
    <Register start="+0x148" size="0" name="WPTCR" access="Read/Write" description="wrap timing configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DCYC" description="Number of dummy cycles" />
      <BitField start="28" size="1" name="DHQC" description="Delay hold quarter cycle" />
      <BitField start="30" size="1" name="SSHIFT" description="Sample shift" />
    </Register>
    <Register start="+0x150" size="0" name="WPIR" access="Read/Write" description="wrap instruction register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INSTRUCTION" description="INSTRUCTION" />
    </Register>
    <Register start="+0x160" size="0" name="WPABR" access="Read/Write" description="wrap alternate bytes register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALTERNATE" description="Alternate bytes" />
    </Register>
    <Register start="+0x180" size="0" name="WCCR" access="Read/Write" description="write communication configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="IMODE" description="Instruction mode" />
      <BitField start="2" size="1" name="IDTR" description="Instruction double transfer rate" />
      <BitField start="3" size="1" name="ISIZE" description="Instruction size" />
      <BitField start="8" size="3" name="ADMODE" description="Address mode" />
      <BitField start="11" size="1" name="ADDTR" description="Address double transfer rate" />
      <BitField start="12" size="2" name="ADSIZE" description="Address size" />
      <BitField start="16" size="3" name="ABMODE" description="Alternate-byte mode" />
      <BitField start="19" size="1" name="ABDTR" description="Alternate bytes double transfer rate" />
      <BitField start="20" size="2" name="ABSIZE" description="Alternate bytes size" />
      <BitField start="24" size="3" name="DMODE" description="Data mode" />
      <BitField start="27" size="1" name="DDTR" description="DDTR" />
      <BitField start="29" size="1" name="DQSE" description="DQSE" />
    </Register>
    <Register start="+0x188" size="0" name="WTCR" access="Read/Write" description="write timing configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DCYC" description="DCYC" />
    </Register>
    <Register start="+0x1A0" size="0" name="WABR" access="Read/Write" description="write alternate bytes register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALTERNATE" description="Alternate bytes" />
    </Register>
    <Register start="+0x200" size="0" name="HLCR" access="Read/Write" description="HyperBusTM latency configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LM" description="Latency mode" />
      <BitField start="1" size="1" name="WZL" description="Write zero latency" />
      <BitField start="8" size="8" name="TACC" description="Access time" />
      <BitField start="16" size="8" name="TRWR" description="Read write recovery time" />
    </Register>
    <Register start="+0x90" size="0" name="PIR" access="Read/Write" description="OCTOSPI polling interval register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INTERVAL" description="Polling interval" />
    </Register>
    <Register start="+0x190" size="0" name="WIR" access="Read/Write" description="instruction register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INSTRUCTION" description="INSTRUCTION" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OCTOSPI1_CONTROL_REGISTER" start="0x52005000" description="OctoSPI">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Enable" />
      <BitField start="1" size="1" name="ABORT" description="Abort request" />
      <BitField start="2" size="1" name="DMAEN" description="DMA enable" />
      <BitField start="3" size="1" name="TCEN" description="Timeout counter enable" />
      <BitField start="6" size="1" name="DQM" description="Dual-quad mode" />
      <BitField start="7" size="1" name="FSEL" description="FLASH memory selection" />
      <BitField start="8" size="5" name="FTHRES" description="IFO threshold level" />
      <BitField start="16" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="17" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="18" size="1" name="FTIE" description="FIFO threshold interrupt enable" />
      <BitField start="19" size="1" name="SMIE" description="Status match interrupt enable" />
      <BitField start="20" size="1" name="TOIE" description="TimeOut interrupt enable" />
      <BitField start="22" size="1" name="APMS" description="Automatic poll mode stop" />
      <BitField start="23" size="1" name="PMM" description="Polling match mode" />
      <BitField start="28" size="2" name="FMODE" description="Functional mode" />
    </Register>
    <Register start="+0x8" size="0" name="DCR1" access="Read/Write" description="device configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CKMODE" description="Mode 0 / mode 3" />
      <BitField start="1" size="1" name="FRCK" description="Free running clock" />
      <BitField start="8" size="3" name="CSHT" description="Chip-select high time" />
      <BitField start="16" size="5" name="DEVSIZE" description="Device size" />
      <BitField start="24" size="2" name="MTYP" description="Memory type" />
    </Register>
    <Register start="+0xC" size="0" name="DCR2" access="Read/Write" description="device configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PRESCALER" description="Clock prescaler" />
      <BitField start="16" size="3" name="WRAPSIZE" description="Wrap size" />
    </Register>
    <Register start="+0x10" size="0" name="DCR3" access="Read/Write" description="device configuration register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MAXTRAN" description="Maximum transfer" />
      <BitField start="16" size="5" name="CSBOUND" description="CS boundary" />
    </Register>
    <Register start="+0x14" size="0" name="DCR4" access="Read/Write" description="DCR4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="REFRESH" description="Refresh rate" />
    </Register>
    <Register start="+0x20" size="0" name="SR" access="ReadOnly" description="status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEF" description="Clear transfer error flag" />
      <BitField start="1" size="1" name="CTCF" description="Clear transfer complete flag" />
      <BitField start="3" size="1" name="CSMF" description="Clear status match flag" />
      <BitField start="4" size="1" name="CTOF" description="Clear timeout flag" />
      <BitField start="2" size="1" name="FTF" description="FIFO threshold flag" />
      <BitField start="5" size="1" name="BUSY" description="Busy" />
      <BitField start="8" size="6" name="FLEVEL" description="FIFO level" />
    </Register>
    <Register start="+0x24" size="0" name="FCR" access="WriteOnly" description="flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEF" description="Clear transfer error flag" />
      <BitField start="1" size="1" name="CTCF" description="Clear transfer complete flag" />
      <BitField start="3" size="1" name="CSMF" description="Clear status match flag" />
      <BitField start="4" size="1" name="CTOF" description="Clear timeout flag" />
    </Register>
    <Register start="+0x40" size="0" name="DLR" access="Read/Write" description="data length register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DL" description="Data length" />
    </Register>
    <Register start="+0x48" size="0" name="AR" access="Read/Write" description="address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADRESS" description="Adress" />
    </Register>
    <Register start="+0x50" size="0" name="DR" access="Read/Write" description="data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data" />
    </Register>
    <Register start="+0x80" size="0" name="PSMKR" access="Read/Write" description="polling status mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MASK" description="Status mask" />
    </Register>
    <Register start="+0x88" size="0" name="PSMAR" access="Read/Write" description="polling status match register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH" description="Match" />
    </Register>
    <Register start="+0x100" size="0" name="CCR" access="Read/Write" description="polling interval register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="IMODE" description="Instruction mode" />
      <BitField start="3" size="1" name="IDTR" description="Instruction double transfer rate" />
      <BitField start="4" size="2" name="ISIZE" description="Instruction size" />
      <BitField start="8" size="3" name="ADMODE" description="Address mode" />
      <BitField start="11" size="1" name="ADDTR" description="Address double transfer rate" />
      <BitField start="12" size="2" name="ADSIZE" description="Address size" />
      <BitField start="16" size="3" name="ABMODE" description="Alternate byte mode" />
      <BitField start="19" size="1" name="ABDTR" description="Alternate bytes double transfer rate" />
      <BitField start="20" size="2" name="ABSIZE" description="Alternate bytes size" />
      <BitField start="24" size="3" name="DMODE" description="Data mode" />
      <BitField start="27" size="1" name="DDTR" description="Alternate bytes double transfer rate" />
      <BitField start="29" size="1" name="DQSE" description="DQS enable" />
      <BitField start="31" size="1" name="SIOO" description="Send instruction only once mode" />
    </Register>
    <Register start="+0x108" size="0" name="TCR" access="Read/Write" description="communication configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DCYC" description="Number of dummy cycles" />
      <BitField start="28" size="1" name="DHQC" description="Delay hold quarter cycle" />
      <BitField start="30" size="1" name="SSHIFT" description="Sample shift" />
    </Register>
    <Register start="+0x110" size="0" name="IR" access="Read/Write" description="timing configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INSTRUCTION" description="INSTRUCTION" />
    </Register>
    <Register start="+0x120" size="0" name="ABR" access="Read/Write" description="instruction register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALTERNATE" description="Alternate bytes" />
    </Register>
    <Register start="+0x130" size="0" name="LPTR" access="Read/Write" description="alternate bytes register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIMEOUT" description="Timeout period" />
    </Register>
    <Register start="+0x140" size="0" name="WPCCR" access="Read/Write" description="low-power timeout register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="IMODE" description="Instruction mode" />
      <BitField start="3" size="1" name="IDTR" description="Instruction double transfer rate" />
      <BitField start="4" size="2" name="ISIZE" description="Instruction size" />
      <BitField start="8" size="3" name="ADMODE" description="Address mode" />
      <BitField start="11" size="1" name="ADDTR" description="Address double transfer rate" />
      <BitField start="12" size="2" name="ADSIZE" description="Address size" />
      <BitField start="16" size="3" name="ABMODE" description="Alternate byte mode" />
      <BitField start="19" size="1" name="ABDTR" description="Alternate bytes double transfer rate" />
      <BitField start="20" size="2" name="ABSIZE" description="Alternate bytes size" />
      <BitField start="24" size="3" name="DMODE" description="Data mode" />
      <BitField start="27" size="1" name="DDTR" description="alternate bytes double transfer rate" />
      <BitField start="29" size="1" name="DQSE" description="DQS enable" />
    </Register>
    <Register start="+0x148" size="0" name="WPTCR" access="Read/Write" description="wrap timing configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DCYC" description="Number of dummy cycles" />
      <BitField start="28" size="1" name="DHQC" description="Delay hold quarter cycle" />
      <BitField start="30" size="1" name="SSHIFT" description="Sample shift" />
    </Register>
    <Register start="+0x150" size="0" name="WPIR" access="Read/Write" description="wrap instruction register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INSTRUCTION" description="INSTRUCTION" />
    </Register>
    <Register start="+0x160" size="0" name="WPABR" access="Read/Write" description="wrap alternate bytes register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALTERNATE" description="Alternate bytes" />
    </Register>
    <Register start="+0x180" size="0" name="WCCR" access="Read/Write" description="write communication configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="IMODE" description="Instruction mode" />
      <BitField start="2" size="1" name="IDTR" description="Instruction double transfer rate" />
      <BitField start="3" size="1" name="ISIZE" description="Instruction size" />
      <BitField start="8" size="3" name="ADMODE" description="Address mode" />
      <BitField start="11" size="1" name="ADDTR" description="Address double transfer rate" />
      <BitField start="12" size="2" name="ADSIZE" description="Address size" />
      <BitField start="16" size="3" name="ABMODE" description="Alternate-byte mode" />
      <BitField start="19" size="1" name="ABDTR" description="Alternate bytes double transfer rate" />
      <BitField start="20" size="2" name="ABSIZE" description="Alternate bytes size" />
      <BitField start="24" size="3" name="DMODE" description="Data mode" />
      <BitField start="27" size="1" name="DDTR" description="DDTR" />
      <BitField start="29" size="1" name="DQSE" description="DQSE" />
    </Register>
    <Register start="+0x188" size="0" name="WTCR" access="Read/Write" description="write timing configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DCYC" description="DCYC" />
    </Register>
    <Register start="+0x1A0" size="0" name="WABR" access="Read/Write" description="write alternate bytes register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALTERNATE" description="Alternate bytes" />
    </Register>
    <Register start="+0x200" size="0" name="HLCR" access="Read/Write" description="HyperBusTM latency configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LM" description="Latency mode" />
      <BitField start="1" size="1" name="WZL" description="Write zero latency" />
      <BitField start="8" size="8" name="TACC" description="Access time" />
      <BitField start="16" size="8" name="TRWR" description="Read write recovery time" />
    </Register>
    <Register start="+0x90" size="0" name="PIR" access="Read/Write" description="OCTOSPI polling interval register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INTERVAL" description="Polling interval" />
    </Register>
    <Register start="+0x190" size="0" name="WIR" access="Read/Write" description="instruction register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INSTRUCTION" description="INSTRUCTION" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OPAMP" start="0x40009000" description="Operational amplifiers">
    <Register start="+0x0" size="0" name="OPAMP1_CSR" access="Read/Write" description="OPAMP1 control/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OPAEN" description="Operational amplifier Enable" />
      <BitField start="1" size="1" name="FORCE_VP" description="Force internal reference on VP (reserved for test" />
      <BitField start="2" size="2" name="VP_SEL" description="Operational amplifier PGA mode" />
      <BitField start="5" size="2" name="VM_SEL" description="Inverting input selection" />
      <BitField start="8" size="1" name="OPAHSM" description="Operational amplifier high-speed mode" />
      <BitField start="11" size="1" name="CALON" description="Calibration mode enabled" />
      <BitField start="12" size="2" name="CALSEL" description="Calibration selection" />
      <BitField start="14" size="4" name="PGA_GAIN" description="allows to switch from AOP offset trimmed values to AOP offset" />
      <BitField start="18" size="1" name="USERTRIM" description="User trimming enable" />
      <BitField start="29" size="1" name="TSTREF" description="OPAMP calibration reference voltage output control (reserved for test)" />
      <BitField start="30" size="1" name="CALOUT" description="Operational amplifier calibration output" />
    </Register>
    <Register start="+0x4" size="0" name="OPAMP1_OTR" access="Read/Write" description="OPAMP1 offset trimming register in normal mode" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TRIMOFFSETN" description="Trim for NMOS differential pairs" />
      <BitField start="8" size="5" name="TRIMOFFSETP" description="Trim for PMOS differential pairs" />
    </Register>
    <Register start="+0x8" size="0" name="OPAMP1_HSOTR" access="Read/Write" description="OPAMP1 offset trimming register in low-power mode" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TRIMLPOFFSETN" description="Trim for NMOS differential pairs" />
      <BitField start="8" size="5" name="TRIMLPOFFSETP" description="Trim for PMOS differential pairs" />
    </Register>
    <Register start="+0x10" size="0" name="OPAMP2_CSR" access="Read/Write" description="OPAMP2 control/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OPAEN" description="Operational amplifier Enable" />
      <BitField start="1" size="1" name="FORCE_VP" description="Force internal reference on VP (reserved for test)" />
      <BitField start="5" size="2" name="VM_SEL" description="Inverting input selection" />
      <BitField start="8" size="1" name="OPAHSM" description="Operational amplifier high-speed mode" />
      <BitField start="11" size="1" name="CALON" description="Calibration mode enabled" />
      <BitField start="12" size="2" name="CALSEL" description="Calibration selection" />
      <BitField start="14" size="4" name="PGA_GAIN" description="Operational amplifier Programmable amplifier gain value" />
      <BitField start="18" size="1" name="USERTRIM" description="User trimming enable" />
      <BitField start="29" size="1" name="TSTREF" description="OPAMP calibration reference voltage output control (reserved for test)" />
      <BitField start="30" size="1" name="CALOUT" description="Operational amplifier calibration output" />
    </Register>
    <Register start="+0x14" size="0" name="OPAMP2_OTR" access="Read/Write" description="OPAMP2 offset trimming register in normal mode" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TRIMOFFSETN" description="Trim for NMOS differential pairs" />
      <BitField start="8" size="5" name="TRIMOFFSETP" description="Trim for PMOS differential pairs" />
    </Register>
    <Register start="+0x18" size="0" name="OPAMP2_HSOTR" access="Read/Write" description="OPAMP2 offset trimming register in low-power mode" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TRIMLPOFFSETN" description="Trim for NMOS differential pairs" />
      <BitField start="8" size="5" name="TRIMLPOFFSETP" description="Trim for PMOS differential pairs" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTFDEC1" start="0x5200B800" description="On-The-Fly Decryption engine">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="OTFDEC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENC" description="Encryption mode bit" />
    </Register>
    <Register start="+0x20" size="0" name="R1CFGR" access="Read/Write" description="OTFDEC region x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REG_EN" description="region on-the-fly decryption enable" />
      <BitField start="1" size="1" name="CONFIGLOCK" description="region config lock" />
      <BitField start="2" size="1" name="KEYLOCK" description="region key lock" />
      <BitField start="4" size="2" name="MODE" description="operating mode" />
      <BitField start="8" size="8" name="KEYCRC" description="region key 8-bit CRC" />
      <BitField start="16" size="16" name="REGx_VERSION" description="region firmware version" />
    </Register>
    <Register start="+0x50" size="0" name="R2CFGR" access="Read/Write" description="OTFDEC region x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REG_EN" description="region on-the-fly decryption enable" />
      <BitField start="1" size="1" name="CONFIGLOCK" description="region config lock" />
      <BitField start="2" size="1" name="KEYLOCK" description="region key lock" />
      <BitField start="4" size="2" name="MODE" description="operating mode" />
      <BitField start="8" size="8" name="KEYCRC" description="region key 8-bit CRC" />
      <BitField start="16" size="16" name="REGx_VERSION" description="region firmware version" />
    </Register>
    <Register start="+0x80" size="0" name="R3CFGR" access="Read/Write" description="OTFDEC region x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REG_EN" description="region on-the-fly decryption enable" />
      <BitField start="1" size="1" name="CONFIGLOCK" description="region config lock" />
      <BitField start="2" size="1" name="KEYLOCK" description="region key lock" />
      <BitField start="4" size="2" name="MODE" description="operating mode" />
      <BitField start="8" size="8" name="KEYCRC" description="region key 8-bit CRC" />
      <BitField start="16" size="16" name="REGx_VERSION" description="region firmware version" />
    </Register>
    <Register start="+0xB0" size="0" name="R4CFGR" access="Read/Write" description="OTFDEC region x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REG_EN" description="region on-the-fly decryption enable" />
      <BitField start="1" size="1" name="CONFIGLOCK" description="region config lock" />
      <BitField start="2" size="1" name="KEYLOCK" description="region key lock" />
      <BitField start="4" size="2" name="MODE" description="operating mode" />
      <BitField start="8" size="8" name="KEYCRC" description="region key 8-bit CRC" />
      <BitField start="16" size="16" name="REGx_VERSION" description="region firmware version" />
    </Register>
    <Register start="+0x24" size="0" name="R1STARTADDR" access="Read/Write" description="OTFDEC region x start address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_START_ADDR" description="Region AXI start address" />
    </Register>
    <Register start="+0x54" size="0" name="R2STARTADDR" access="Read/Write" description="OTFDEC region x start address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_START_ADDR" description="Region AXI start address" />
    </Register>
    <Register start="+0x84" size="0" name="R3STARTADDR" access="Read/Write" description="OTFDEC region x start address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_START_ADDR" description="Region AXI start address" />
    </Register>
    <Register start="+0xB4" size="0" name="R4STARTADDR" access="Read/Write" description="OTFDEC region x start address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_START_ADDR" description="Region AXI start address" />
    </Register>
    <Register start="+0x28" size="0" name="R1ENDADDR" access="Read/Write" description="OTFDEC region x end address register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_END_ADDR" description="Region AXI end address" />
    </Register>
    <Register start="+0x58" size="0" name="R2ENDADDR" access="Read/Write" description="OTFDEC region x end address register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_END_ADDR" description="Region AXI end address" />
    </Register>
    <Register start="+0x88" size="0" name="R3ENDADDR" access="Read/Write" description="OTFDEC region x end address register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_END_ADDR" description="Region AXI end address" />
    </Register>
    <Register start="+0x8C" size="0" name="R4ENDADDR" access="Read/Write" description="OTFDEC region x end address register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_END_ADDR" description="Region AXI end address" />
    </Register>
    <Register start="+0x2C" size="0" name="R1NONCER0" access="Read/Write" description="OTFDEC region x nonce register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="REGx_NONCE" />
    </Register>
    <Register start="+0x5C" size="0" name="R2NONCER0" access="Read/Write" description="OTFDEC region x nonce register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="REGx_NONCE" />
    </Register>
    <Register start="+0x8C" size="0" name="R3NONCER0" access="Read/Write" description="OTFDEC region x nonce register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="REGx_NONCE" />
    </Register>
    <Register start="+0xBC" size="0" name="R4NONCER0" access="Read/Write" description="OTFDEC region x nonce register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="REGx_NONCE" />
    </Register>
    <Register start="+0x30" size="0" name="R1NONCER1" access="Read/Write" description="OTFDEC region x nonce register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="Region nonce" />
    </Register>
    <Register start="+0x60" size="0" name="R2NONCER1" access="Read/Write" description="OTFDEC region x nonce register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="Region nonce, bits [63:32]REGx_NONCE[63:32]" />
    </Register>
    <Register start="+0x90" size="0" name="R3NONCER1" access="Read/Write" description="OTFDEC region x nonce register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="REGx_NONCE" />
    </Register>
    <Register start="+0xC0" size="0" name="R4NONCER1" access="Read/Write" description="OTFDEC region x nonce register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="REGx_NONCE" />
    </Register>
    <Register start="+0x34" size="0" name="R1KEYR0" access="WriteOnly" description="OTFDEC region x key register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0x64" size="0" name="R2KEYR0" access="WriteOnly" description="OTFDEC region x key register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0x94" size="0" name="R3KEYR0" access="WriteOnly" description="OTFDEC region x key register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0xC4" size="0" name="R4KEYR0" access="WriteOnly" description="OTFDEC region x key register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0x38" size="0" name="R1KEYR1" access="WriteOnly" description="OTFDEC region x key register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0x68" size="0" name="R2KEYR1" access="WriteOnly" description="OTFDEC region x key register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0x98" size="0" name="R3KEYR1" access="WriteOnly" description="OTFDEC region x key register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0xC8" size="0" name="R4KEYR1" access="WriteOnly" description="OTFDEC region x key register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0x3C" size="0" name="R1KEYR2" access="WriteOnly" description="OTFDEC region x key register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0x6C" size="0" name="R2KEYR2" access="WriteOnly" description="OTFDEC region x key register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY_" description="REGx_KEY" />
    </Register>
    <Register start="+0x9C" size="0" name="R3KEYR2" access="WriteOnly" description="OTFDEC region x key register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0xCC" size="0" name="R4KEYR2" access="WriteOnly" description="OTFDEC region x key register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0x40" size="0" name="R1KEYR3" access="WriteOnly" description="OTFDEC region x key register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0x70" size="0" name="R2KEYR3" access="WriteOnly" description="OTFDEC region x key register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0xA0" size="0" name="R3KEYR3" access="WriteOnly" description="OTFDEC region x key register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0xD0" size="0" name="R4KEYR3" access="WriteOnly" description="OTFDEC region x key register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0x300" size="0" name="ISR" access="ReadOnly" description="OTFDEC interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEIF" description="Security Error Interrupt Flag status" />
      <BitField start="1" size="1" name="XONEIF" description="Execute-only execute-Never Error Interrupt Flag status" />
      <BitField start="2" size="1" name="KEIF" description="Key Error Interrupt Flag status" />
    </Register>
    <Register start="+0x304" size="0" name="ICR" access="ReadOnly" description="OTFDEC interrupt clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEIF" description="SEIF" />
      <BitField start="1" size="1" name="XONEIF" description="Execute-only execute-Never Error Interrupt Flag clear" />
      <BitField start="2" size="1" name="KEIF" description="KEIF" />
    </Register>
    <Register start="+0x308" size="0" name="IER" access="Read/Write" description="OTFDEC interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEIE" description="Security Error Interrupt Enable" />
      <BitField start="1" size="1" name="XONEIE" description="XONEIE" />
      <BitField start="2" size="1" name="KEIE" description="KEIE" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTFDEC2" start="0x5200BC00" description="On-The-Fly Decryption engine">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="OTFDEC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENC" description="Encryption mode bit" />
    </Register>
    <Register start="+0x20" size="0" name="R1CFGR" access="Read/Write" description="OTFDEC region x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REG_EN" description="region on-the-fly decryption enable" />
      <BitField start="1" size="1" name="CONFIGLOCK" description="region config lock" />
      <BitField start="2" size="1" name="KEYLOCK" description="region key lock" />
      <BitField start="4" size="2" name="MODE" description="operating mode" />
      <BitField start="8" size="8" name="KEYCRC" description="region key 8-bit CRC" />
      <BitField start="16" size="16" name="REGx_VERSION" description="region firmware version" />
    </Register>
    <Register start="+0x50" size="0" name="R2CFGR" access="Read/Write" description="OTFDEC region x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REG_EN" description="region on-the-fly decryption enable" />
      <BitField start="1" size="1" name="CONFIGLOCK" description="region config lock" />
      <BitField start="2" size="1" name="KEYLOCK" description="region key lock" />
      <BitField start="4" size="2" name="MODE" description="operating mode" />
      <BitField start="8" size="8" name="KEYCRC" description="region key 8-bit CRC" />
      <BitField start="16" size="16" name="REGx_VERSION" description="region firmware version" />
    </Register>
    <Register start="+0x80" size="0" name="R3CFGR" access="Read/Write" description="OTFDEC region x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REG_EN" description="region on-the-fly decryption enable" />
      <BitField start="1" size="1" name="CONFIGLOCK" description="region config lock" />
      <BitField start="2" size="1" name="KEYLOCK" description="region key lock" />
      <BitField start="4" size="2" name="MODE" description="operating mode" />
      <BitField start="8" size="8" name="KEYCRC" description="region key 8-bit CRC" />
      <BitField start="16" size="16" name="REGx_VERSION" description="region firmware version" />
    </Register>
    <Register start="+0xB0" size="0" name="R4CFGR" access="Read/Write" description="OTFDEC region x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REG_EN" description="region on-the-fly decryption enable" />
      <BitField start="1" size="1" name="CONFIGLOCK" description="region config lock" />
      <BitField start="2" size="1" name="KEYLOCK" description="region key lock" />
      <BitField start="4" size="2" name="MODE" description="operating mode" />
      <BitField start="8" size="8" name="KEYCRC" description="region key 8-bit CRC" />
      <BitField start="16" size="16" name="REGx_VERSION" description="region firmware version" />
    </Register>
    <Register start="+0x24" size="0" name="R1STARTADDR" access="Read/Write" description="OTFDEC region x start address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_START_ADDR" description="Region AXI start address" />
    </Register>
    <Register start="+0x54" size="0" name="R2STARTADDR" access="Read/Write" description="OTFDEC region x start address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_START_ADDR" description="Region AXI start address" />
    </Register>
    <Register start="+0x84" size="0" name="R3STARTADDR" access="Read/Write" description="OTFDEC region x start address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_START_ADDR" description="Region AXI start address" />
    </Register>
    <Register start="+0xB4" size="0" name="R4STARTADDR" access="Read/Write" description="OTFDEC region x start address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_START_ADDR" description="Region AXI start address" />
    </Register>
    <Register start="+0x28" size="0" name="R1ENDADDR" access="Read/Write" description="OTFDEC region x end address register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_END_ADDR" description="Region AXI end address" />
    </Register>
    <Register start="+0x58" size="0" name="R2ENDADDR" access="Read/Write" description="OTFDEC region x end address register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_END_ADDR" description="Region AXI end address" />
    </Register>
    <Register start="+0x88" size="0" name="R3ENDADDR" access="Read/Write" description="OTFDEC region x end address register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_END_ADDR" description="Region AXI end address" />
    </Register>
    <Register start="+0x8C" size="0" name="R4ENDADDR" access="Read/Write" description="OTFDEC region x end address register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_END_ADDR" description="Region AXI end address" />
    </Register>
    <Register start="+0x2C" size="0" name="R1NONCER0" access="Read/Write" description="OTFDEC region x nonce register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="REGx_NONCE" />
    </Register>
    <Register start="+0x5C" size="0" name="R2NONCER0" access="Read/Write" description="OTFDEC region x nonce register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="REGx_NONCE" />
    </Register>
    <Register start="+0x8C" size="0" name="R3NONCER0" access="Read/Write" description="OTFDEC region x nonce register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="REGx_NONCE" />
    </Register>
    <Register start="+0xBC" size="0" name="R4NONCER0" access="Read/Write" description="OTFDEC region x nonce register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="REGx_NONCE" />
    </Register>
    <Register start="+0x30" size="0" name="R1NONCER1" access="Read/Write" description="OTFDEC region x nonce register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="Region nonce" />
    </Register>
    <Register start="+0x60" size="0" name="R2NONCER1" access="Read/Write" description="OTFDEC region x nonce register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="Region nonce, bits [63:32]REGx_NONCE[63:32]" />
    </Register>
    <Register start="+0x90" size="0" name="R3NONCER1" access="Read/Write" description="OTFDEC region x nonce register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="REGx_NONCE" />
    </Register>
    <Register start="+0xC0" size="0" name="R4NONCER1" access="Read/Write" description="OTFDEC region x nonce register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="REGx_NONCE" />
    </Register>
    <Register start="+0x34" size="0" name="R1KEYR0" access="WriteOnly" description="OTFDEC region x key register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0x64" size="0" name="R2KEYR0" access="WriteOnly" description="OTFDEC region x key register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0x94" size="0" name="R3KEYR0" access="WriteOnly" description="OTFDEC region x key register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0xC4" size="0" name="R4KEYR0" access="WriteOnly" description="OTFDEC region x key register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0x38" size="0" name="R1KEYR1" access="WriteOnly" description="OTFDEC region x key register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0x68" size="0" name="R2KEYR1" access="WriteOnly" description="OTFDEC region x key register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0x98" size="0" name="R3KEYR1" access="WriteOnly" description="OTFDEC region x key register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0xC8" size="0" name="R4KEYR1" access="WriteOnly" description="OTFDEC region x key register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0x3C" size="0" name="R1KEYR2" access="WriteOnly" description="OTFDEC region x key register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0x6C" size="0" name="R2KEYR2" access="WriteOnly" description="OTFDEC region x key register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY_" description="REGx_KEY" />
    </Register>
    <Register start="+0x9C" size="0" name="R3KEYR2" access="WriteOnly" description="OTFDEC region x key register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0xCC" size="0" name="R4KEYR2" access="WriteOnly" description="OTFDEC region x key register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0x40" size="0" name="R1KEYR3" access="WriteOnly" description="OTFDEC region x key register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0x70" size="0" name="R2KEYR3" access="WriteOnly" description="OTFDEC region x key register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0xA0" size="0" name="R3KEYR3" access="WriteOnly" description="OTFDEC region x key register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0xD0" size="0" name="R4KEYR3" access="WriteOnly" description="OTFDEC region x key register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="REGx_KEY" />
    </Register>
    <Register start="+0x300" size="0" name="ISR" access="ReadOnly" description="OTFDEC interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEIF" description="Security Error Interrupt Flag status" />
      <BitField start="1" size="1" name="XONEIF" description="Execute-only execute-Never Error Interrupt Flag status" />
      <BitField start="2" size="1" name="KEIF" description="Key Error Interrupt Flag status" />
    </Register>
    <Register start="+0x304" size="0" name="ICR" access="ReadOnly" description="OTFDEC interrupt clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEIF" description="SEIF" />
      <BitField start="1" size="1" name="XONEIF" description="Execute-only execute-Never Error Interrupt Flag clear" />
      <BitField start="2" size="1" name="KEIF" description="KEIF" />
    </Register>
    <Register start="+0x308" size="0" name="IER" access="Read/Write" description="OTFDEC interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEIE" description="Security Error Interrupt Enable" />
      <BitField start="1" size="1" name="XONEIE" description="XONEIE" />
      <BitField start="2" size="1" name="KEIE" description="KEIE" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTG1_HS_DEVICE" start="0x40040800" description="USB 1 on the go high speed">
    <Register start="+0x0" size="4" name="OTG_HS_DCFG" access="Read/Write" description="OTG_HS device configuration register" reset_value="0x02200000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="DSPD" description="Device speed" />
      <BitField start="2" size="1" name="NZLSOHSK" description="Nonzero-length status OUT handshake" />
      <BitField start="4" size="7" name="DAD" description="Device address" />
      <BitField start="11" size="2" name="PFIVL" description="Periodic (micro)frame interval" />
      <BitField start="24" size="2" name="PERSCHIVL" description="Periodic scheduling interval" />
    </Register>
    <Register start="+0x4" size="4" name="OTG_HS_DCTL" access="Read/Write" description="OTG_HS device control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RWUSIG" description="Remote wakeup signaling" />
      <BitField start="1" size="1" name="SDIS" description="Soft disconnect" />
      <BitField start="2" size="1" name="GINSTS" description="Global IN NAK status" />
      <BitField start="3" size="1" name="GONSTS" description="Global OUT NAK status" />
      <BitField start="4" size="3" name="TCTL" description="Test control" />
      <BitField start="7" size="1" name="SGINAK" description="Set global IN NAK" />
      <BitField start="8" size="1" name="CGINAK" description="Clear global IN NAK" />
      <BitField start="9" size="1" name="SGONAK" description="Set global OUT NAK" />
      <BitField start="10" size="1" name="CGONAK" description="Clear global OUT NAK" />
      <BitField start="11" size="1" name="POPRGDNE" description="Power-on programming done" />
    </Register>
    <Register start="+0x8" size="4" name="OTG_HS_DSTS" access="ReadOnly" description="OTG_HS device status register" reset_value="0x00000010" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUSPSTS" description="Suspend status" />
      <BitField start="1" size="2" name="ENUMSPD" description="Enumerated speed" />
      <BitField start="3" size="1" name="EERR" description="Erratic error" />
      <BitField start="8" size="14" name="FNSOF" description="Frame number of the received SOF" />
    </Register>
    <Register start="+0x10" size="4" name="OTG_HS_DIEPMSK" access="Read/Write" description="OTG_HS device IN endpoint common interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed interrupt mask" />
      <BitField start="1" size="1" name="EPDM" description="Endpoint disabled interrupt mask" />
      <BitField start="3" size="1" name="TOM" description="Timeout condition mask (nonisochronous endpoints)" />
      <BitField start="4" size="1" name="ITTXFEMSK" description="IN token received when TxFIFO empty mask" />
      <BitField start="5" size="1" name="INEPNMM" description="IN token received with EP mismatch mask" />
      <BitField start="6" size="1" name="INEPNEM" description="IN endpoint NAK effective mask" />
      <BitField start="8" size="1" name="TXFURM" description="FIFO underrun mask" />
      <BitField start="9" size="1" name="BIM" description="BNA interrupt mask" />
    </Register>
    <Register start="+0x14" size="4" name="OTG_HS_DOEPMSK" access="Read/Write" description="OTG_HS device OUT endpoint common interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed interrupt mask" />
      <BitField start="1" size="1" name="EPDM" description="Endpoint disabled interrupt mask" />
      <BitField start="3" size="1" name="STUPM" description="SETUP phase done mask" />
      <BitField start="4" size="1" name="OTEPDM" description="OUT token received when endpoint disabled mask" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received mask" />
      <BitField start="8" size="1" name="OPEM" description="OUT packet error mask" />
      <BitField start="9" size="1" name="BOIM" description="BNA interrupt mask" />
    </Register>
    <Register start="+0x18" size="4" name="OTG_HS_DAINT" access="ReadOnly" description="OTG_HS device all endpoints interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="IEPINT" description="IN endpoint interrupt bits" />
      <BitField start="16" size="16" name="OEPINT" description="OUT endpoint interrupt bits" />
    </Register>
    <Register start="+0x1C" size="4" name="OTG_HS_DAINTMSK" access="Read/Write" description="OTG_HS all endpoints interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="IEPM" description="IN EP interrupt mask bits" />
      <BitField start="16" size="16" name="OEPM" description="OUT EP interrupt mask bits" />
    </Register>
    <Register start="+0x28" size="4" name="OTG_HS_DVBUSDIS" access="Read/Write" description="OTG_HS device VBUS discharge time register" reset_value="0x000017D7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VBUSDT" description="Device VBUS discharge time" />
    </Register>
    <Register start="+0x2C" size="4" name="OTG_HS_DVBUSPULSE" access="Read/Write" description="OTG_HS device VBUS pulsing time register" reset_value="0x000005B8" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DVBUSP" description="Device VBUS pulsing time" />
    </Register>
    <Register start="+0x30" size="4" name="OTG_HS_DTHRCTL" access="Read/Write" description="OTG_HS Device threshold control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="NONISOTHREN" description="Nonisochronous IN endpoints threshold enable" />
      <BitField start="1" size="1" name="ISOTHREN" description="ISO IN endpoint threshold enable" />
      <BitField start="2" size="9" name="TXTHRLEN" description="Transmit threshold length" />
      <BitField start="16" size="1" name="RXTHREN" description="Receive threshold enable" />
      <BitField start="17" size="9" name="RXTHRLEN" description="Receive threshold length" />
      <BitField start="27" size="1" name="ARPEN" description="Arbiter parking enable" />
    </Register>
    <Register start="+0x34" size="4" name="OTG_HS_DIEPEMPMSK" access="Read/Write" description="OTG_HS device IN endpoint FIFO empty interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXFEM" description="IN EP Tx FIFO empty interrupt mask bits" />
    </Register>
    <Register start="+0x38" size="4" name="OTG_HS_DEACHINT" access="Read/Write" description="OTG_HS device each endpoint interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="IEP1INT" description="IN endpoint 1interrupt bit" />
      <BitField start="17" size="1" name="OEP1INT" description="OUT endpoint 1 interrupt bit" />
    </Register>
    <Register start="+0x3C" size="4" name="OTG_HS_DEACHINTMSK" access="Read/Write" description="OTG_HS device each endpoint interrupt register mask" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="IEP1INTM" description="IN Endpoint 1 interrupt mask bit" />
      <BitField start="17" size="1" name="OEP1INTM" description="OUT Endpoint 1 interrupt mask bit" />
    </Register>
    <Register start="+0x100" size="4" name="OTG_HS_DIEPCTL0" access="Read/Write" description="OTG device endpoint-0 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x120" size="4" name="OTG_HS_DIEPCTL1" access="Read/Write" description="OTG device endpoint-1 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x140" size="4" name="OTG_HS_DIEPCTL2" access="Read/Write" description="OTG device endpoint-2 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x160" size="4" name="OTG_HS_DIEPCTL3" access="Read/Write" description="OTG device endpoint-3 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x180" size="4" name="OTG_HS_DIEPCTL4" access="Read/Write" description="OTG device endpoint-4 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x1A0" size="4" name="OTG_HS_DIEPCTL5" access="Read/Write" description="OTG device endpoint-5 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x1C0" size="4" name="OTG_HS_DIEPCTL6" access="Read/Write" description="OTG device endpoint-6 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x1E0" size="4" name="OTG_HS_DIEPCTL7" access="Read/Write" description="OTG device endpoint-7 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x108" size="4" name="OTG_HS_DIEPINT0" access="Read/Write" description="OTG device endpoint-0 interrupt register" reset_value="0x00000080" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x128" size="4" name="OTG_HS_DIEPINT1" access="Read/Write" description="OTG device endpoint-1 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x148" size="4" name="OTG_HS_DIEPINT2" access="Read/Write" description="OTG device endpoint-2 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x168" size="4" name="OTG_HS_DIEPINT3" access="Read/Write" description="OTG device endpoint-3 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x188" size="4" name="OTG_HS_DIEPINT4" access="Read/Write" description="OTG device endpoint-4 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x1A8" size="4" name="OTG_HS_DIEPINT5" access="Read/Write" description="OTG device endpoint-5 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x1C8" size="4" name="OTG_HS_DIEPINT6" access="Read/Write" description="OTG device endpoint-6 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x1E8" size="4" name="OTG_HS_DIEPINT7" access="Read/Write" description="OTG device endpoint-7 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x110" size="4" name="OTG_HS_DIEPTSIZ0" access="Read/Write" description="OTG_HS device IN endpoint 0 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="2" name="PKTCNT" description="Packet count" />
    </Register>
    <Register start="+0x114" size="4" name="OTG_HS_DIEPDMA1" access="Read/Write" description="OTG_HS device endpoint-1 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x134" size="4" name="OTG_HS_DIEPDMA2" access="Read/Write" description="OTG_HS device endpoint-2 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x154" size="4" name="OTG_HS_DIEPDMA3" access="Read/Write" description="OTG_HS device endpoint-3 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x174" size="4" name="OTG_HS_DIEPDMA4" access="Read/Write" description="OTG_HS device endpoint-4 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x194" size="4" name="OTG_HS_DIEPDMA5" access="Read/Write" description="OTG_HS device endpoint-5 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x118" size="4" name="OTG_HS_DTXFSTS0" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x138" size="4" name="OTG_HS_DTXFSTS1" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x158" size="4" name="OTG_HS_DTXFSTS2" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x178" size="4" name="OTG_HS_DTXFSTS3" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x198" size="4" name="OTG_HS_DTXFSTS4" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x1B8" size="4" name="OTG_HS_DTXFSTS5" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x130" size="4" name="OTG_HS_DIEPTSIZ1" access="Read/Write" description="OTG_HS device endpoint transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x150" size="4" name="OTG_HS_DIEPTSIZ2" access="Read/Write" description="OTG_HS device endpoint transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x170" size="4" name="OTG_HS_DIEPTSIZ3" access="Read/Write" description="OTG_HS device endpoint transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x190" size="4" name="OTG_HS_DIEPTSIZ4" access="Read/Write" description="OTG_HS device endpoint transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x1B0" size="4" name="OTG_HS_DIEPTSIZ5" access="Read/Write" description="OTG_HS device endpoint transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x300" size="4" name="OTG_HS_DOEPCTL0" access="Read/Write" description="OTG_HS device control OUT endpoint 0 control register" reset_value="0x00008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x320" size="4" name="OTG_HS_DOEPCTL1" access="Read/Write" description="OTG device endpoint-1 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x340" size="4" name="OTG_HS_DOEPCTL2" access="Read/Write" description="OTG device endpoint-2 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x360" size="4" name="OTG_HS_DOEPCTL3" access="Read/Write" description="OTG device endpoint-3 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x308" size="4" name="OTG_HS_DOEPINT0" access="Read/Write" description="OTG_HS device endpoint-0 interrupt register" reset_value="0x00000080" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x328" size="4" name="OTG_HS_DOEPINT1" access="Read/Write" description="OTG_HS device endpoint-1 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x348" size="4" name="OTG_HS_DOEPINT2" access="Read/Write" description="OTG_HS device endpoint-2 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x368" size="4" name="OTG_HS_DOEPINT3" access="Read/Write" description="OTG_HS device endpoint-3 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x388" size="4" name="OTG_HS_DOEPINT4" access="Read/Write" description="OTG_HS device endpoint-4 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x3A8" size="4" name="OTG_HS_DOEPINT5" access="Read/Write" description="OTG_HS device endpoint-5 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x3C8" size="4" name="OTG_HS_DOEPINT6" access="Read/Write" description="OTG_HS device endpoint-6 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x3E8" size="4" name="OTG_HS_DOEPINT7" access="Read/Write" description="OTG_HS device endpoint-7 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x310" size="4" name="OTG_HS_DOEPTSIZ0" access="Read/Write" description="OTG_HS device endpoint-0 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="1" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="STUPCNT" description="SETUP packet count" />
    </Register>
    <Register start="+0x330" size="4" name="OTG_HS_DOEPTSIZ1" access="Read/Write" description="OTG_HS device endpoint-1 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet count" />
    </Register>
    <Register start="+0x350" size="4" name="OTG_HS_DOEPTSIZ2" access="Read/Write" description="OTG_HS device endpoint-2 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet count" />
    </Register>
    <Register start="+0x370" size="4" name="OTG_HS_DOEPTSIZ3" access="Read/Write" description="OTG_HS device endpoint-3 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet count" />
    </Register>
    <Register start="+0x390" size="4" name="OTG_HS_DOEPTSIZ4" access="Read/Write" description="OTG_HS device endpoint-4 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet count" />
    </Register>
    <Register start="+0x1A0" size="4" name="OTG_HS_DIEPTSIZ6" access="Read/Write" description="OTG_HS device endpoint transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x1A4" size="4" name="OTG_HS_DTXFSTS6" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x1A8" size="4" name="OTG_HS_DIEPTSIZ7" access="Read/Write" description="OTG_HS device endpoint transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x1AC" size="4" name="OTG_HS_DTXFSTS7" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x380" size="4" name="OTG_HS_DOEPCTL4" access="Read/Write" description="OTG device endpoint-4 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x3A0" size="4" name="OTG_HS_DOEPCTL5" access="Read/Write" description="OTG device endpoint-5 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x3C0" size="4" name="OTG_HS_DOEPCTL6" access="Read/Write" description="OTG device endpoint-6 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x3E0" size="4" name="OTG_HS_DOEPCTL7" access="Read/Write" description="OTG device endpoint-7 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x3B0" size="4" name="OTG_HS_DOEPTSIZ5" access="Read/Write" description="OTG_HS device endpoint-5 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet count" />
    </Register>
    <Register start="+0x3D0" size="4" name="OTG_HS_DOEPTSIZ6" access="Read/Write" description="OTG_HS device endpoint-6 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet count" />
    </Register>
    <Register start="+0x3F0" size="4" name="OTG_HS_DOEPTSIZ7" access="Read/Write" description="OTG_HS device endpoint-7 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet count" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTG1_HS_GLOBAL" start="0x40040000" description="USB 1 on the go high speed">
    <Register start="+0x0" size="4" name="OTG_HS_GOTGCTL" access="Read/Write" description="OTG_HS control and status register" reset_value="0x00000800" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRQSCS" description="Session request success" />
      <BitField start="1" size="1" name="SRQ" description="Session request" />
      <BitField start="8" size="1" name="HNGSCS" description="Host negotiation success" />
      <BitField start="9" size="1" name="HNPRQ" description="HNP request" />
      <BitField start="10" size="1" name="HSHNPEN" description="Host set HNP enable" />
      <BitField start="11" size="1" name="DHNPEN" description="Device HNP enabled" />
      <BitField start="16" size="1" name="CIDSTS" description="Connector ID status" />
      <BitField start="17" size="1" name="DBCT" description="Long/short debounce time" />
      <BitField start="18" size="1" name="ASVLD" description="A-session valid" />
      <BitField start="19" size="1" name="BSVLD" description="B-session valid" />
      <BitField start="12" size="1" name="EHEN" description="Embedded host enable" />
    </Register>
    <Register start="+0x4" size="4" name="OTG_HS_GOTGINT" access="Read/Write" description="OTG_HS interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="SEDET" description="Session end detected" />
      <BitField start="8" size="1" name="SRSSCHG" description="Session request success status change" />
      <BitField start="9" size="1" name="HNSSCHG" description="Host negotiation success status change" />
      <BitField start="17" size="1" name="HNGDET" description="Host negotiation detected" />
      <BitField start="18" size="1" name="ADTOCHG" description="A-device timeout change" />
      <BitField start="19" size="1" name="DBCDNE" description="Debounce done" />
      <BitField start="20" size="1" name="IDCHNG" description="ID input pin changed" />
    </Register>
    <Register start="+0x8" size="4" name="OTG_HS_GAHBCFG" access="Read/Write" description="OTG_HS AHB configuration register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GINT" description="Global interrupt mask" />
      <BitField start="1" size="4" name="HBSTLEN" description="Burst length/type" />
      <BitField start="5" size="1" name="DMAEN" description="DMA enable" />
      <BitField start="7" size="1" name="TXFELVL" description="TxFIFO empty level" />
      <BitField start="8" size="1" name="PTXFELVL" description="Periodic TxFIFO empty level" />
    </Register>
    <Register start="+0xC" size="4" name="OTG_HS_GUSBCFG" access="Read/Write" description="OTG_HS USB configuration register" reset_value="0x00000A00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TOCAL" description="FS timeout calibration" />
      <BitField start="6" size="1" name="PHYSEL" description="USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select" />
      <BitField start="8" size="1" name="SRPCAP" description="SRP-capable" />
      <BitField start="9" size="1" name="HNPCAP" description="HNP-capable" />
      <BitField start="10" size="4" name="TRDT" description="USB turnaround time" />
      <BitField start="15" size="1" name="PHYLPCS" description="PHY Low-power clock select" />
      <BitField start="17" size="1" name="ULPIFSLS" description="ULPI FS/LS select" />
      <BitField start="18" size="1" name="ULPIAR" description="ULPI Auto-resume" />
      <BitField start="19" size="1" name="ULPICSM" description="ULPI Clock SuspendM" />
      <BitField start="20" size="1" name="ULPIEVBUSD" description="ULPI External VBUS Drive" />
      <BitField start="21" size="1" name="ULPIEVBUSI" description="ULPI external VBUS indicator" />
      <BitField start="22" size="1" name="TSDPS" description="TermSel DLine pulsing selection" />
      <BitField start="23" size="1" name="PCCI" description="Indicator complement" />
      <BitField start="24" size="1" name="PTCI" description="Indicator pass through" />
      <BitField start="25" size="1" name="ULPIIPD" description="ULPI interface protect disable" />
      <BitField start="29" size="1" name="FHMOD" description="Forced host mode" />
      <BitField start="30" size="1" name="FDMOD" description="Forced peripheral mode" />
    </Register>
    <Register start="+0x10" size="4" name="OTG_HS_GRSTCTL" access="Read/Write" description="OTG_HS reset register" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CSRST" description="Core soft reset" />
      <BitField start="1" size="1" name="HSRST" description="HCLK soft reset" />
      <BitField start="2" size="1" name="FCRST" description="Host frame counter reset" />
      <BitField start="4" size="1" name="RXFFLSH" description="RxFIFO flush" />
      <BitField start="5" size="1" name="TXFFLSH" description="TxFIFO flush" />
      <BitField start="6" size="5" name="TXFNUM" description="TxFIFO number" />
      <BitField start="31" size="1" name="AHBIDL" description="AHB master idle" />
      <BitField start="30" size="1" name="DMAREQ" description="DMA request signal enabled for USB OTG HS" />
    </Register>
    <Register start="+0x14" size="4" name="OTG_HS_GINTSTS" access="Read/Write" description="OTG_HS core interrupt register" reset_value="0x04000020" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMOD" description="Current mode of operation" />
      <BitField start="1" size="1" name="MMIS" description="Mode mismatch interrupt" />
      <BitField start="2" size="1" name="OTGINT" description="OTG interrupt" />
      <BitField start="3" size="1" name="SOF" description="Start of frame" />
      <BitField start="4" size="1" name="RXFLVL" description="RxFIFO nonempty" />
      <BitField start="5" size="1" name="NPTXFE" description="Nonperiodic TxFIFO empty" />
      <BitField start="6" size="1" name="GINAKEFF" description="Global IN nonperiodic NAK effective" />
      <BitField start="7" size="1" name="BOUTNAKEFF" description="Global OUT NAK effective" />
      <BitField start="10" size="1" name="ESUSP" description="Early suspend" />
      <BitField start="11" size="1" name="USBSUSP" description="USB suspend" />
      <BitField start="12" size="1" name="USBRST" description="USB reset" />
      <BitField start="13" size="1" name="ENUMDNE" description="Enumeration done" />
      <BitField start="14" size="1" name="ISOODRP" description="Isochronous OUT packet dropped interrupt" />
      <BitField start="15" size="1" name="EOPF" description="End of periodic frame interrupt" />
      <BitField start="18" size="1" name="IEPINT" description="IN endpoint interrupt" />
      <BitField start="19" size="1" name="OEPINT" description="OUT endpoint interrupt" />
      <BitField start="20" size="1" name="IISOIXFR" description="Incomplete isochronous IN transfer" />
      <BitField start="21" size="1" name="PXFR_INCOMPISOOUT" description="Incomplete periodic transfer" />
      <BitField start="22" size="1" name="DATAFSUSP" description="Data fetch suspended" />
      <BitField start="24" size="1" name="HPRTINT" description="Host port interrupt" />
      <BitField start="25" size="1" name="HCINT" description="Host channels interrupt" />
      <BitField start="26" size="1" name="PTXFE" description="Periodic TxFIFO empty" />
      <BitField start="28" size="1" name="CIDSCHG" description="Connector ID status change" />
      <BitField start="29" size="1" name="DISCINT" description="Disconnect detected interrupt" />
      <BitField start="30" size="1" name="SRQINT" description="Session request/new session detected interrupt" />
      <BitField start="31" size="1" name="WKUINT" description="Resume/remote wakeup detected interrupt" />
    </Register>
    <Register start="+0x18" size="4" name="OTG_HS_GINTMSK" access="Read/Write" description="OTG_HS interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="MMISM" description="Mode mismatch interrupt mask" />
      <BitField start="2" size="1" name="OTGINT" description="OTG interrupt mask" />
      <BitField start="3" size="1" name="SOFM" description="Start of frame mask" />
      <BitField start="4" size="1" name="RXFLVLM" description="Receive FIFO nonempty mask" />
      <BitField start="5" size="1" name="NPTXFEM" description="Nonperiodic TxFIFO empty mask" />
      <BitField start="6" size="1" name="GINAKEFFM" description="Global nonperiodic IN NAK effective mask" />
      <BitField start="7" size="1" name="GONAKEFFM" description="Global OUT NAK effective mask" />
      <BitField start="10" size="1" name="ESUSPM" description="Early suspend mask" />
      <BitField start="11" size="1" name="USBSUSPM" description="USB suspend mask" />
      <BitField start="12" size="1" name="USBRST" description="USB reset mask" />
      <BitField start="13" size="1" name="ENUMDNEM" description="Enumeration done mask" />
      <BitField start="14" size="1" name="ISOODRPM" description="Isochronous OUT packet dropped interrupt mask" />
      <BitField start="15" size="1" name="EOPFM" description="End of periodic frame interrupt mask" />
      <BitField start="18" size="1" name="IEPINT" description="IN endpoints interrupt mask" />
      <BitField start="19" size="1" name="OEPINT" description="OUT endpoints interrupt mask" />
      <BitField start="20" size="1" name="IISOIXFRM" description="Incomplete isochronous IN transfer mask" />
      <BitField start="21" size="1" name="PXFRM_IISOOXFRM" description="Incomplete periodic transfer mask" />
      <BitField start="22" size="1" name="FSUSPM" description="Data fetch suspended mask" />
      <BitField start="24" size="1" name="PRTIM" description="Host port interrupt mask" />
      <BitField start="25" size="1" name="HCIM" description="Host channels interrupt mask" />
      <BitField start="26" size="1" name="PTXFEM" description="Periodic TxFIFO empty mask" />
      <BitField start="28" size="1" name="CIDSCHGM" description="Connector ID status change mask" />
      <BitField start="29" size="1" name="DISCINT" description="Disconnect detected interrupt mask" />
      <BitField start="30" size="1" name="SRQIM" description="Session request/new session detected interrupt mask" />
      <BitField start="31" size="1" name="WUIM" description="Resume/remote wakeup detected interrupt mask" />
      <BitField start="23" size="1" name="RSTDE" description="Reset detected interrupt mask" />
      <BitField start="27" size="1" name="LPMINTM" description="LPM interrupt mask" />
    </Register>
    <Register start="+0x1C" size="4" name="OTG_HS_GRXSTSR_Host" access="ReadOnly" description="OTG_HS Receive status debug read register (host mode)" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CHNUM" description="Channel number" />
      <BitField start="4" size="11" name="BCNT" description="Byte count" />
      <BitField start="15" size="2" name="DPID" description="Data PID" />
      <BitField start="17" size="4" name="PKTSTS" description="Packet status" />
    </Register>
    <Register start="+0x20" size="4" name="OTG_HS_GRXSTSP_Host" access="ReadOnly" description="OTG_HS status read and pop register (host mode)" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CHNUM" description="Channel number" />
      <BitField start="4" size="11" name="BCNT" description="Byte count" />
      <BitField start="15" size="2" name="DPID" description="Data PID" />
      <BitField start="17" size="4" name="PKTSTS" description="Packet status" />
    </Register>
    <Register start="+0x24" size="4" name="OTG_HS_GRXFSIZ" access="Read/Write" description="OTG_HS Receive FIFO size register" reset_value="0x00000200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RXFD" description="RxFIFO depth" />
    </Register>
    <Register start="+0x28" size="4" name="OTG_HS_HNPTXFSIZ_Host" access="Read/Write" description="OTG_HS nonperiodic transmit FIFO size register (host mode)" reset_value="0x00000200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NPTXFSA" description="Nonperiodic transmit RAM start address" />
      <BitField start="16" size="16" name="NPTXFD" description="Nonperiodic TxFIFO depth" />
    </Register>
    <Register start="+0x28" size="4" name="OTG_HS_DIEPTXF0_Device" access="Read/Write" description="Endpoint 0 transmit FIFO size (peripheral mode)" reset_value="0x00000200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TX0FSA" description="Endpoint 0 transmit RAM start address" />
      <BitField start="16" size="16" name="TX0FD" description="Endpoint 0 TxFIFO depth" />
    </Register>
    <Register start="+0x2C" size="4" name="OTG_HS_GNPTXSTS" access="ReadOnly" description="OTG_HS nonperiodic transmit FIFO/queue status register" reset_value="0x00080200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NPTXFSAV" description="Nonperiodic TxFIFO space available" />
      <BitField start="16" size="8" name="NPTQXSAV" description="Nonperiodic transmit request queue space available" />
      <BitField start="24" size="7" name="NPTXQTOP" description="Top of the nonperiodic transmit request queue" />
    </Register>
    <Register start="+0x38" size="4" name="OTG_HS_GCCFG" access="Read/Write" description="OTG_HS general core configuration register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="PS2DET" description="DM pull-up detection status" />
      <BitField start="2" size="1" name="SDET" description="Secondary detection (SD) status" />
      <BitField start="1" size="1" name="PDET" description="Primary detection (PD) status" />
      <BitField start="0" size="1" name="DCDET" description="Data contact detection (DCD) status" />
      <BitField start="16" size="1" name="PWRDWN" description="Power down" />
      <BitField start="17" size="1" name="BCDEN" description="Battery charging detector (BCD) enable" />
      <BitField start="18" size="1" name="DCDEN" description="Data contact detection (DCD) mode enable" />
      <BitField start="19" size="1" name="PDEN" description="Primary detection (PD) mode enable" />
      <BitField start="20" size="1" name="SDEN" description="Secondary detection (SD) mode enable" />
      <BitField start="21" size="1" name="VBDEN" description="USB VBUS detection enable" />
    </Register>
    <Register start="+0x3C" size="4" name="OTG_HS_CID" access="Read/Write" description="OTG_HS core ID register" reset_value="0x00001200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PRODUCT_ID" description="Product ID field" />
    </Register>
    <Register start="+0x100" size="4" name="OTG_HS_HPTXFSIZ" access="Read/Write" description="OTG_HS Host periodic transmit FIFO size register" reset_value="0x02000600" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PTXSA" description="Host periodic TxFIFO start address" />
      <BitField start="16" size="16" name="PTXFD" description="Host periodic TxFIFO depth" />
    </Register>
    <Register start="+0x104" size="4" name="OTG_HS_DIEPTXF1" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x108" size="4" name="OTG_HS_DIEPTXF2" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x11C" size="4" name="OTG_HS_DIEPTXF3" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x120" size="4" name="OTG_HS_DIEPTXF4" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x124" size="4" name="OTG_HS_DIEPTXF5" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x128" size="4" name="OTG_HS_DIEPTXF6" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x12C" size="4" name="OTG_HS_DIEPTXF7" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x1C" size="4" name="OTG_HS_GRXSTSR_Device" access="ReadOnly" description="OTG_HS Receive status debug read register (peripheral mode mode)" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="4" size="11" name="BCNT" description="Byte count" />
      <BitField start="15" size="2" name="DPID" description="Data PID" />
      <BitField start="17" size="4" name="PKTSTS" description="Packet status" />
      <BitField start="21" size="4" name="FRMNUM" description="Frame number" />
    </Register>
    <Register start="+0x20" size="4" name="OTG_HS_GRXSTSP_Device" access="ReadOnly" description="OTG_HS status read and pop register (peripheral mode)" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="4" size="11" name="BCNT" description="Byte count" />
      <BitField start="15" size="2" name="DPID" description="Data PID" />
      <BitField start="17" size="4" name="PKTSTS" description="Packet status" />
      <BitField start="21" size="4" name="FRMNUM" description="Frame number" />
    </Register>
    <Register start="+0x54" size="4" name="OTG_HS_GLPMCFG" access="Read/Write" description="OTG core LPM configuration register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LPMEN" description="LPM support enable" />
      <BitField start="1" size="1" name="LPMACK" description="LPM token acknowledge enable" />
      <BitField start="2" size="4" name="BESL" description="Best effort service latency" />
      <BitField start="6" size="1" name="REMWAKE" description="bRemoteWake value" />
      <BitField start="7" size="1" name="L1SSEN" description="L1 Shallow Sleep enable" />
      <BitField start="8" size="4" name="BESLTHRS" description="BESL threshold" />
      <BitField start="12" size="1" name="L1DSEN" description="L1 deep sleep enable" />
      <BitField start="13" size="2" name="LPMRST" description="LPM response" />
      <BitField start="15" size="1" name="SLPSTS" description="Port sleep status" />
      <BitField start="16" size="1" name="L1RSMOK" description="Sleep State Resume OK" />
      <BitField start="17" size="4" name="LPMCHIDX" description="LPM Channel Index" />
      <BitField start="21" size="3" name="LPMRCNT" description="LPM retry count" />
      <BitField start="24" size="1" name="SNDLPM" description="Send LPM transaction" />
      <BitField start="25" size="3" name="LPMRCNTSTS" description="LPM retry count status" />
      <BitField start="28" size="1" name="ENBESL" description="Enable best effort service latency" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTG1_HS_HOST" start="0x40040400" description="USB 1 on the go high speed">
    <Register start="+0x0" size="4" name="OTG_HS_HCFG" access="Read/Write" description="OTG_HS host configuration register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FSLSPCS" description="FS/LS PHY clock select" />
      <BitField start="2" size="1" name="FSLSS" description="FS- and LS-only support" />
    </Register>
    <Register start="+0x4" size="4" name="OTG_HS_HFIR" access="Read/Write" description="OTG_HS Host frame interval register" reset_value="0x0000EA60" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FRIVL" description="Frame interval" />
    </Register>
    <Register start="+0x8" size="4" name="OTG_HS_HFNUM" access="ReadOnly" description="OTG_HS host frame number/frame time remaining register" reset_value="0x00003FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FRNUM" description="Frame number" />
      <BitField start="16" size="16" name="FTREM" description="Frame time remaining" />
    </Register>
    <Register start="+0x10" size="4" name="OTG_HS_HPTXSTS" access="Read/Write" description="OTG_HS_Host periodic transmit FIFO/queue status register" reset_value="0x00080100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PTXFSAVL" description="Periodic transmit data FIFO space available" />
      <BitField start="16" size="8" name="PTXQSAV" description="Periodic transmit request queue space available" />
      <BitField start="24" size="8" name="PTXQTOP" description="Top of the periodic transmit request queue" />
    </Register>
    <Register start="+0x14" size="4" name="OTG_HS_HAINT" access="ReadOnly" description="OTG_HS Host all channels interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="HAINT" description="Channel interrupts" />
    </Register>
    <Register start="+0x18" size="4" name="OTG_HS_HAINTMSK" access="Read/Write" description="OTG_HS host all channels interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="HAINTM" description="Channel interrupt mask" />
    </Register>
    <Register start="+0x40" size="4" name="OTG_HS_HPRT" access="Read/Write" description="OTG_HS host port control and status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PCSTS" description="Port connect status" />
      <BitField start="1" size="1" name="PCDET" description="Port connect detected" />
      <BitField start="2" size="1" name="PENA" description="Port enable" />
      <BitField start="3" size="1" name="PENCHNG" description="Port enable/disable change" />
      <BitField start="4" size="1" name="POCA" description="Port overcurrent active" />
      <BitField start="5" size="1" name="POCCHNG" description="Port overcurrent change" />
      <BitField start="6" size="1" name="PRES" description="Port resume" />
      <BitField start="7" size="1" name="PSUSP" description="Port suspend" />
      <BitField start="8" size="1" name="PRST" description="Port reset" />
      <BitField start="10" size="2" name="PLSTS" description="Port line status" />
      <BitField start="12" size="1" name="PPWR" description="Port power" />
      <BitField start="13" size="4" name="PTCTL" description="Port test control" />
      <BitField start="17" size="2" name="PSPD" description="Port speed" />
    </Register>
    <Register start="+0x100" size="4" name="OTG_HS_HCCHAR0" access="Read/Write" description="OTG_HS host channel-0 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x120" size="4" name="OTG_HS_HCCHAR1" access="Read/Write" description="OTG_HS host channel-1 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x140" size="4" name="OTG_HS_HCCHAR2" access="Read/Write" description="OTG_HS host channel-2 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x160" size="4" name="OTG_HS_HCCHAR3" access="Read/Write" description="OTG_HS host channel-3 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x180" size="4" name="OTG_HS_HCCHAR4" access="Read/Write" description="OTG_HS host channel-4 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x1A0" size="4" name="OTG_HS_HCCHAR5" access="Read/Write" description="OTG_HS host channel-5 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x1C0" size="4" name="OTG_HS_HCCHAR6" access="Read/Write" description="OTG_HS host channel-6 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x1E0" size="4" name="OTG_HS_HCCHAR7" access="Read/Write" description="OTG_HS host channel-7 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x200" size="4" name="OTG_HS_HCCHAR8" access="Read/Write" description="OTG_HS host channel-8 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x220" size="4" name="OTG_HS_HCCHAR9" access="Read/Write" description="OTG_HS host channel-9 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x240" size="4" name="OTG_HS_HCCHAR10" access="Read/Write" description="OTG_HS host channel-10 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x260" size="4" name="OTG_HS_HCCHAR11" access="Read/Write" description="OTG_HS host channel-11 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x104" size="4" name="OTG_HS_HCSPLT0" access="Read/Write" description="OTG_HS host channel-0 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x124" size="4" name="OTG_HS_HCSPLT1" access="Read/Write" description="OTG_HS host channel-1 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x144" size="4" name="OTG_HS_HCSPLT2" access="Read/Write" description="OTG_HS host channel-2 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x164" size="4" name="OTG_HS_HCSPLT3" access="Read/Write" description="OTG_HS host channel-3 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x184" size="4" name="OTG_HS_HCSPLT4" access="Read/Write" description="OTG_HS host channel-4 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x1A4" size="4" name="OTG_HS_HCSPLT5" access="Read/Write" description="OTG_HS host channel-5 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x1C4" size="4" name="OTG_HS_HCSPLT6" access="Read/Write" description="OTG_HS host channel-6 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x1E4" size="4" name="OTG_HS_HCSPLT7" access="Read/Write" description="OTG_HS host channel-7 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x204" size="4" name="OTG_HS_HCSPLT8" access="Read/Write" description="OTG_HS host channel-8 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x224" size="4" name="OTG_HS_HCSPLT9" access="Read/Write" description="OTG_HS host channel-9 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x244" size="4" name="OTG_HS_HCSPLT10" access="Read/Write" description="OTG_HS host channel-10 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x264" size="4" name="OTG_HS_HCSPLT11" access="Read/Write" description="OTG_HS host channel-11 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x108" size="4" name="OTG_HS_HCINT0" access="Read/Write" description="OTG_HS host channel-11 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x128" size="4" name="OTG_HS_HCINT1" access="Read/Write" description="OTG_HS host channel-1 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x148" size="4" name="OTG_HS_HCINT2" access="Read/Write" description="OTG_HS host channel-2 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x168" size="4" name="OTG_HS_HCINT3" access="Read/Write" description="OTG_HS host channel-3 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x188" size="4" name="OTG_HS_HCINT4" access="Read/Write" description="OTG_HS host channel-4 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x1A8" size="4" name="OTG_HS_HCINT5" access="Read/Write" description="OTG_HS host channel-5 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x1C8" size="4" name="OTG_HS_HCINT6" access="Read/Write" description="OTG_HS host channel-6 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x1E8" size="4" name="OTG_HS_HCINT7" access="Read/Write" description="OTG_HS host channel-7 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x208" size="4" name="OTG_HS_HCINT8" access="Read/Write" description="OTG_HS host channel-8 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x228" size="4" name="OTG_HS_HCINT9" access="Read/Write" description="OTG_HS host channel-9 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x248" size="4" name="OTG_HS_HCINT10" access="Read/Write" description="OTG_HS host channel-10 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x268" size="4" name="OTG_HS_HCINT11" access="Read/Write" description="OTG_HS host channel-11 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x10C" size="4" name="OTG_HS_HCINTMSK0" access="Read/Write" description="OTG_HS host channel-11 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x12C" size="4" name="OTG_HS_HCINTMSK1" access="Read/Write" description="OTG_HS host channel-1 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x14C" size="4" name="OTG_HS_HCINTMSK2" access="Read/Write" description="OTG_HS host channel-2 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x16C" size="4" name="OTG_HS_HCINTMSK3" access="Read/Write" description="OTG_HS host channel-3 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x18C" size="4" name="OTG_HS_HCINTMSK4" access="Read/Write" description="OTG_HS host channel-4 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x1AC" size="4" name="OTG_HS_HCINTMSK5" access="Read/Write" description="OTG_HS host channel-5 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x1CC" size="4" name="OTG_HS_HCINTMSK6" access="Read/Write" description="OTG_HS host channel-6 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x1EC" size="4" name="OTG_HS_HCINTMSK7" access="Read/Write" description="OTG_HS host channel-7 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x20C" size="4" name="OTG_HS_HCINTMSK8" access="Read/Write" description="OTG_HS host channel-8 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x22C" size="4" name="OTG_HS_HCINTMSK9" access="Read/Write" description="OTG_HS host channel-9 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x24C" size="4" name="OTG_HS_HCINTMSK10" access="Read/Write" description="OTG_HS host channel-10 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x26C" size="4" name="OTG_HS_HCINTMSK11" access="Read/Write" description="OTG_HS host channel-11 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x110" size="4" name="OTG_HS_HCTSIZ0" access="Read/Write" description="OTG_HS host channel-11 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x130" size="4" name="OTG_HS_HCTSIZ1" access="Read/Write" description="OTG_HS host channel-1 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x150" size="4" name="OTG_HS_HCTSIZ2" access="Read/Write" description="OTG_HS host channel-2 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x170" size="4" name="OTG_HS_HCTSIZ3" access="Read/Write" description="OTG_HS host channel-3 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x190" size="4" name="OTG_HS_HCTSIZ4" access="Read/Write" description="OTG_HS host channel-4 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x1B0" size="4" name="OTG_HS_HCTSIZ5" access="Read/Write" description="OTG_HS host channel-5 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x1D0" size="4" name="OTG_HS_HCTSIZ6" access="Read/Write" description="OTG_HS host channel-6 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x1F0" size="4" name="OTG_HS_HCTSIZ7" access="Read/Write" description="OTG_HS host channel-7 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x210" size="4" name="OTG_HS_HCTSIZ8" access="Read/Write" description="OTG_HS host channel-8 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x230" size="4" name="OTG_HS_HCTSIZ9" access="Read/Write" description="OTG_HS host channel-9 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x250" size="4" name="OTG_HS_HCTSIZ10" access="Read/Write" description="OTG_HS host channel-10 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x270" size="4" name="OTG_HS_HCTSIZ11" access="Read/Write" description="OTG_HS host channel-11 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x114" size="4" name="OTG_HS_HCDMA0" access="Read/Write" description="OTG_HS host channel-0 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x134" size="4" name="OTG_HS_HCDMA1" access="Read/Write" description="OTG_HS host channel-1 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x154" size="4" name="OTG_HS_HCDMA2" access="Read/Write" description="OTG_HS host channel-2 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x174" size="4" name="OTG_HS_HCDMA3" access="Read/Write" description="OTG_HS host channel-3 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x194" size="4" name="OTG_HS_HCDMA4" access="Read/Write" description="OTG_HS host channel-4 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x1B4" size="4" name="OTG_HS_HCDMA5" access="Read/Write" description="OTG_HS host channel-5 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x1D4" size="4" name="OTG_HS_HCDMA6" access="Read/Write" description="OTG_HS host channel-6 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x1F4" size="4" name="OTG_HS_HCDMA7" access="Read/Write" description="OTG_HS host channel-7 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x214" size="4" name="OTG_HS_HCDMA8" access="Read/Write" description="OTG_HS host channel-8 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x234" size="4" name="OTG_HS_HCDMA9" access="Read/Write" description="OTG_HS host channel-9 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x254" size="4" name="OTG_HS_HCDMA10" access="Read/Write" description="OTG_HS host channel-10 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x274" size="4" name="OTG_HS_HCDMA11" access="Read/Write" description="OTG_HS host channel-11 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x278" size="4" name="OTG_HS_HCCHAR12" access="Read/Write" description="OTG_HS host channel-12 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x27C" size="4" name="OTG_HS_HCSPLT12" access="Read/Write" description="OTG_HS host channel-12 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x280" size="4" name="OTG_HS_HCINT12" access="Read/Write" description="OTG_HS host channel-12 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x284" size="4" name="OTG_HS_HCINTMSK12" access="Read/Write" description="OTG_HS host channel-12 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x288" size="4" name="OTG_HS_HCTSIZ12" access="Read/Write" description="OTG_HS host channel-12 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x28C" size="4" name="OTG_HS_HCDMA12" access="Read/Write" description="OTG_HS host channel-12 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x290" size="4" name="OTG_HS_HCCHAR13" access="Read/Write" description="OTG_HS host channel-13 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x294" size="4" name="OTG_HS_HCSPLT13" access="Read/Write" description="OTG_HS host channel-13 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x298" size="4" name="OTG_HS_HCINT13" access="Read/Write" description="OTG_HS host channel-13 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x29C" size="4" name="OTG_HS_HCINTMSK13" access="Read/Write" description="OTG_HS host channel-13 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALLM response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x2A0" size="4" name="OTG_HS_HCTSIZ13" access="Read/Write" description="OTG_HS host channel-13 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x2A4" size="4" name="OTG_HS_HCDMA13" access="Read/Write" description="OTG_HS host channel-13 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x2A8" size="4" name="OTG_HS_HCCHAR14" access="Read/Write" description="OTG_HS host channel-14 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x2AC" size="4" name="OTG_HS_HCSPLT14" access="Read/Write" description="OTG_HS host channel-14 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x2B0" size="4" name="OTG_HS_HCINT14" access="Read/Write" description="OTG_HS host channel-14 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x2B4" size="4" name="OTG_HS_HCINTMSK14" access="Read/Write" description="OTG_HS host channel-14 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAKM response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACKM response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x2B8" size="4" name="OTG_HS_HCTSIZ14" access="Read/Write" description="OTG_HS host channel-14 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x2BC" size="4" name="OTG_HS_HCDMA14" access="Read/Write" description="OTG_HS host channel-14 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x2C0" size="4" name="OTG_HS_HCCHAR15" access="Read/Write" description="OTG_HS host channel-15 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x2C4" size="4" name="OTG_HS_HCSPLT15" access="Read/Write" description="OTG_HS host channel-15 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x2C8" size="4" name="OTG_HS_HCINT15" access="Read/Write" description="OTG_HS host channel-15 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x2CC" size="4" name="OTG_HS_HCINTMSK15" access="Read/Write" description="OTG_HS host channel-15 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x2D0" size="4" name="OTG_HS_HCTSIZ15" access="Read/Write" description="OTG_HS host channel-15 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x2D4" size="4" name="OTG_HS_HCDMA15" access="Read/Write" description="OTG_HS host channel-15 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTG1_HS_PWRCLK" start="0x40040E00" description="USB 1 on the go high speed">
    <Register start="+0x0" size="4" name="OTG_HS_PCGCR" access="Read/Write" description="Power and clock gating control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="STPPCLK" description="Stop PHY clock" />
      <BitField start="1" size="1" name="GATEHCLK" description="Gate HCLK" />
      <BitField start="4" size="1" name="PHYSUSP" description="PHY suspended" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OctoSPII_O_Manager" start="0x5200B400" description="OctoSPI IO Manager">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="OctoSPI IO Manager Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MUXEN" description="Multiplexed mode Enable" />
      <BitField start="16" size="8" name="REQ2ACK_TIME" description="REQ to ACK Time" />
    </Register>
    <Register start="+0x4" size="0" name="P1CR" access="Read/Write" description="OctoSPI IO Manager Port 1 configuration register" reset_value="0x03010111" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CLKEN" description="CLK/CLKn Enable for Port n" />
      <BitField start="1" size="1" name="CLKSRC" description="CLK/CLKn Source for Port n" />
      <BitField start="4" size="1" name="DQSEN" description="DQSEN" />
      <BitField start="5" size="1" name="DQSSRC" description="DQSSRC" />
      <BitField start="8" size="1" name="NCSEN" description="NCSEN" />
      <BitField start="9" size="1" name="NCSSRC" description="NCSSRC" />
      <BitField start="16" size="1" name="IOLEN" description="IOLEN" />
      <BitField start="17" size="2" name="IOLSRC" description="IOLSRC" />
      <BitField start="24" size="1" name="IOHEN" description="IOHEN" />
      <BitField start="25" size="2" name="IOHSRC" description="IOHSRC" />
    </Register>
    <Register start="+0x8" size="0" name="P2CR" access="Read/Write" description="OctoSPI IO Manager Port 2 configuration register" reset_value="0x07050333" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CLKEN" description="CLKEN" />
      <BitField start="1" size="1" name="CLKSRC" description="CLKSRC" />
      <BitField start="4" size="1" name="DQSEN" description="DQSEN" />
      <BitField start="5" size="1" name="DQSSRC" description="DQSSRC" />
      <BitField start="8" size="1" name="NCSEN" description="NCSEN" />
      <BitField start="9" size="1" name="NCSSRC" description="NCSSRC" />
      <BitField start="16" size="1" name="IOLEN" description="IOLEN" />
      <BitField start="17" size="2" name="IOLSRC" description="IOLSRC" />
      <BitField start="24" size="1" name="IOHEN" description="IOHEN" />
      <BitField start="25" size="2" name="IOHSRC" description="IOHSRC" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PF" start="0xE000ED78" description="Processor features">
    <Register start="+0x0" size="0" name="CLIDR" access="ReadOnly" description="Cache Level ID register" reset_value="0x09000003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="CL1" description="CL1" />
      <BitField start="3" size="3" name="CL2" description="CL2" />
      <BitField start="6" size="3" name="CL3" description="CL3" />
      <BitField start="9" size="3" name="CL4" description="CL4" />
      <BitField start="12" size="3" name="CL5" description="CL5" />
      <BitField start="15" size="3" name="CL6" description="CL6" />
      <BitField start="18" size="3" name="CL7" description="CL7" />
      <BitField start="21" size="3" name="LoUIS" description="LoUIS" />
      <BitField start="24" size="3" name="LoC" description="LoC" />
      <BitField start="27" size="3" name="LoU" description="LoU" />
    </Register>
    <Register start="+0x4" size="0" name="CTR" access="ReadOnly" description="Cache Type register" reset_value="0X8303C003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="_IminLine" description="IminLine" />
      <BitField start="16" size="4" name="DMinLine" description="DMinLine" />
      <BitField start="20" size="4" name="ERG" description="ERG" />
      <BitField start="24" size="4" name="CWG" description="CWG" />
      <BitField start="29" size="3" name="Format" description="Format" />
    </Register>
    <Register start="+0x8" size="0" name="CCSIDR" access="ReadOnly" description="Cache Size ID register" reset_value="0X00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LineSize" description="LineSize" />
      <BitField start="3" size="10" name="Associativity" description="Associativity" />
      <BitField start="13" size="15" name="NumSets" description="NumSets" />
      <BitField start="28" size="1" name="WA" description="WA" />
      <BitField start="29" size="1" name="RA" description="RA" />
      <BitField start="30" size="1" name="WB" description="WB" />
      <BitField start="31" size="1" name="WT" description="WT" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PWR" start="0x58024800" description="PWR">
    <Register start="+0x0" size="0" name="PWR_CR1" access="Read/Write" description="PWR control register 1" reset_value="0xF000C000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LPDS" description="Low-power Deepsleep with SVOS3 (SVOS4 and SVOS5 always use low-power, regardless of the setting of this bit)" />
      <BitField start="4" size="1" name="PVDE" description="Programmable voltage detector enable" />
      <BitField start="5" size="3" name="PLS" description="Programmable voltage detector level selection These bits select the voltage threshold detected by the PVD. Note: Refer to Section Electrical characteristics of the product datasheet for more details." />
      <BitField start="8" size="1" name="DBP" description="Disable backup domain write protection In reset state, the RCC_BDCR register, the RTC registers (including the backup registers), BREN and MOEN bits in PWR_CR2 register, are protected against parasitic write access. This bit must be set to enable write access to these registers." />
      <BitField start="9" size="1" name="FLPS" description="Flash low-power mode in DStop mode This bit allows to obtain the best trade-off between low-power consumption and restart time when exiting from DStop mode. When it is set, the Flash memory enters low-power mode when D1 domain is in DStop mode." />
      <BitField start="12" size="1" name="BOOSTE" description="BOOSTE" />
      <BitField start="13" size="1" name="AVD_READY" description="AVD_READY" />
      <BitField start="14" size="2" name="SVOS" description="System Stop mode voltage scaling selection These bits control the VCORE voltage level in system Stop mode, to obtain the best trade-off between power consumption and performance." />
      <BitField start="16" size="1" name="AVDEN" description="Peripheral voltage monitor on VDDA enable" />
      <BitField start="17" size="2" name="ALS" description="Analog voltage detector level selection These bits select the voltage threshold detected by the AVD." />
      <BitField start="19" size="1" name="AXIRAM1SO" description="AXIRAM1SO" />
      <BitField start="20" size="1" name="AXIRAM2SO" description="AXIRAM2SO" />
      <BitField start="21" size="1" name="AXIRAM3SO" description="AXIRAM3SO" />
      <BitField start="22" size="1" name="AHBRAM1SO" description="AHBRAM1SO" />
      <BitField start="23" size="1" name="AHBRAM2SO" description="AHBRAM2SO" />
      <BitField start="24" size="1" name="ITCMSO" description="ITCMSO" />
      <BitField start="25" size="1" name="GFXSO" description="GFXSO" />
      <BitField start="26" size="1" name="HSITFSO" description="HSITFSO" />
      <BitField start="27" size="1" name="SRDRAMSO" description="SRDRAMSO" />
    </Register>
    <Register start="+0x4" size="0" name="PWR_CSR1" access="ReadOnly" description="PWR control status register 1" reset_value="0x00004000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="PVDO" description="Programmable voltage detect output This bit is set and cleared by hardware. It is valid only if the PVD has been enabled by the PVDE bit. Note: since the PVD is disabled in Standby mode, this bit is equal to 0 after Standby or reset until the PVDE bit is set." />
      <BitField start="13" size="1" name="ACTVOSRDY" description="Voltage levels ready bit for currently used VOS and SDLEVEL This bit is set to 1 by hardware when the voltage regulator and the SD converter are both disabled and Bypass mode is selected in PWR control register 3 (PWR_CR3)." />
      <BitField start="14" size="2" name="ACTVOS" description="VOS currently applied for VCORE voltage scaling selection. These bits reflect the last VOS value applied to the PMU." />
      <BitField start="16" size="1" name="AVDO" description="Analog voltage detector output on VDDA This bit is set and cleared by hardware. It is valid only if AVD on VDDA is enabled by the AVDEN bit. Note: Since the AVD is disabled in Standby mode, this bit is equal to 0 after Standby or reset until the AVDEN bit is set." />
      <BitField start="17" size="1" name="MMCVDO" description="MMCVDO" />
    </Register>
    <Register start="+0x8" size="0" name="PWR_CR2" access="Read/Write" description="This register is not reset by wakeup from Standby mode, RESET signal and VDD POR. It is only reset by VSW POR and VSWRST reset. This register shall not be accessed when VSWRST bit in RCC_BDCR register resets the VSW domain.After reset, PWR_CR2 register is write-protected. Prior to modifying its content, the DBP bit in PWR_CR1 register must be set to disable the write protection." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BREN" description="Backup regulator enable When set, the Backup regulator (used to maintain the backup RAM content in Standby and VBAT modes) is enabled. If BREN is reset, the backup regulator is switched off. The backup RAM can still be used in Run and Stop modes. However, its content will be lost in Standby and VBAT modes. If BREN is set, the application must wait till the Backup Regulator Ready flag (BRRDY) is set to indicate that the data written into the SRAM will be maintained in Standby and VBAT modes." />
      <BitField start="4" size="1" name="MONEN" description="VBAT and temperature monitoring enable When set, the VBAT supply and temperature monitoring is enabled." />
      <BitField start="16" size="1" name="BRRDY" description="Backup regulator ready This bit is set by hardware to indicate that the Backup regulator is ready." />
      <BitField start="22" size="1" name="TEMPL" description="Temperature level monitoring versus low threshold" />
      <BitField start="23" size="1" name="TEMPH" description="Temperature level monitoring versus high threshold" />
    </Register>
    <Register start="+0xC" size="0" name="PWR_CR3" access="Read/Write" description="Reset only by POR only, not reset by wakeup from Standby mode and RESET pad. The lower byte of this register is written once after POR and shall be written before changing VOS level or ck_sys clock frequency. No limitation applies to the upper bytes.Programming data corresponding to an invalid combination of SDLEVEL, SDEXTHP, SDEN, LDOEN and BYPASS bits (see Table9) will be ignored: data will not be written, the written-once mechanism will lock the register and any further write access will be ignored. The default supply configuration will be kept and the ACTVOSRDY bit in PWR control status register 1 (PWR_CSR1) will go on indicating invalid voltage levels. The system shall be power cycled before writing a new value." reset_value="0x00000006" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BYPASS" description="Power management unit bypass" />
      <BitField start="1" size="1" name="LDOEN" description="Low drop-out regulator enable" />
      <BitField start="2" size="1" name="SMPSEN" description="SMPSEN" />
      <BitField start="3" size="1" name="SMPSEXTHP" description="SMPSEXTHP" />
      <BitField start="4" size="2" name="SMPSLEVEL" description="SMPSLEVEL" />
      <BitField start="8" size="1" name="VBE" description="VBAT charging enable" />
      <BitField start="9" size="1" name="VBRS" description="VBAT charging resistor selection" />
      <BitField start="16" size="1" name="SMPSEXTRDY" description="SMPSEXTRDY" />
      <BitField start="24" size="1" name="USB33DEN" description="VDD33USB voltage level detector enable." />
      <BitField start="25" size="1" name="USBREGEN" description="USB regulator enable." />
      <BitField start="26" size="1" name="USB33RDY" description="USB supply ready." />
    </Register>
    <Register start="+0x10" size="0" name="PWR_CPUCR" access="Read/Write" description="This register allows controlling CPU1 power." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RETDS_CD" description="RETDS_CD" />
      <BitField start="2" size="1" name="PDDS_SRD" description="PDDS_SRD" />
      <BitField start="5" size="1" name="STOPF" description="STOP flag This bit is set by hardware and cleared only by any reset or by setting the CPU1 CSSF bit." />
      <BitField start="6" size="1" name="SBF" description="System Standby flag This bit is set by hardware and cleared only by a POR (Power-on Reset) or by setting the CPU1 CSSF bit" />
      <BitField start="9" size="1" name="CSSF" description="Clear D1 domain CPU1 Standby, Stop and HOLD flags (always read as 0) This bit is cleared to 0 by hardware." />
      <BitField start="11" size="1" name="RUN_SRD" description="RUN_SRD" />
    </Register>
    <Register start="+0x18" size="0" name="PWR_SRDCR" access="Read/Write" description="This register allows controlling D3 domain power.Following reset VOSRDY will be read 1 by software" reset_value="0x00004000" reset_mask="0xFFFFFFFF">
      <BitField start="13" size="1" name="VOSRDY" description="VOS Ready bit for VCORE voltage scaling output selection. This bit is set to 1 by hardware when Bypass mode is selected in PWR control register 3 (PWR_CR3)." />
      <BitField start="14" size="2" name="VOS" description="Voltage scaling selection according to performance These bits control the VCORE voltage level and allow to obtains the best trade-off between power consumption and performance: When increasing the performance, the voltage scaling shall be changed before increasing the system frequency. When decreasing performance, the system frequency shall first be decreased before changing the voltage scaling." />
    </Register>
    <Register start="+0x20" size="0" name="PWR_WKUPCR" access="Read/Write" description="reset only by system reset, not reset by wakeup from Standby mode5 wait states are required when writing this register (when clearing a WKUPF bit in PWR_WKUPFR, the AHB write access will complete after the WKUPF has been cleared)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WKUPC1" description="Clear Wakeup pin flag for WKUP. These bits are always read as 0." />
      <BitField start="1" size="1" name="WKUPC2" description="Clear Wakeup pin flag for WKUP. These bits are always read as 0." />
      <BitField start="2" size="1" name="WKUPC3" description="Clear Wakeup pin flag for WKUP. These bits are always read as 0." />
      <BitField start="3" size="1" name="WKUPC4" description="Clear Wakeup pin flag for WKUP. These bits are always read as 0." />
      <BitField start="4" size="1" name="WKUPC5" description="Clear Wakeup pin flag for WKUP. These bits are always read as 0." />
      <BitField start="5" size="1" name="WKUPC6" description="Clear Wakeup pin flag for WKUP. These bits are always read as 0." />
    </Register>
    <Register start="+0x24" size="0" name="PWR_WKUPFR" access="Read/Write" description="reset only by system reset, not reset by wakeup from Standby mode" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WKUPF1" description="Wakeup pin WKUPF flag. This bit is set by hardware and cleared only by a Reset pin or by setting the WKUPCn+1 bit in the PWR wakeup clear register (PWR_WKUPCR)." />
      <BitField start="1" size="1" name="WKUPF2" description="Wakeup pin WKUPF flag. This bit is set by hardware and cleared only by a Reset pin or by setting the WKUPCn+1 bit in the PWR wakeup clear register (PWR_WKUPCR)." />
      <BitField start="2" size="1" name="WKUPF3" description="Wakeup pin WKUPF flag. This bit is set by hardware and cleared only by a Reset pin or by setting the WKUPCn+1 bit in the PWR wakeup clear register (PWR_WKUPCR)." />
      <BitField start="3" size="1" name="WKUPF4" description="Wakeup pin WKUPF flag. This bit is set by hardware and cleared only by a Reset pin or by setting the WKUPCn+1 bit in the PWR wakeup clear register (PWR_WKUPCR)." />
      <BitField start="4" size="1" name="WKUPF5" description="Wakeup pin WKUPF flag. This bit is set by hardware and cleared only by a Reset pin or by setting the WKUPCn+1 bit in the PWR wakeup clear register (PWR_WKUPCR)." />
      <BitField start="5" size="1" name="WKUPF6" description="Wakeup pin WKUPF flag. This bit is set by hardware and cleared only by a Reset pin or by setting the WKUPCn+1 bit in the PWR wakeup clear register (PWR_WKUPCR)." />
    </Register>
    <Register start="+0x28" size="0" name="PWR_WKUPEPR" access="Read/Write" description="Reset only by system reset, not reset by wakeup from Standby mode" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WKUPEN1" description="Enable Wakeup Pin WKUPn+1 Each bit is set and cleared by software. Note: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn+1 bit) when WKUPn+1 pin level is already high when WKUPPn+1 selects rising edge, or low when WKUPPn+1 selects falling edge." />
      <BitField start="1" size="1" name="WKUPEN2" description="Enable Wakeup Pin WKUPn+1 Each bit is set and cleared by software. Note: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn+1 bit) when WKUPn+1 pin level is already high when WKUPPn+1 selects rising edge, or low when WKUPPn+1 selects falling edge." />
      <BitField start="2" size="1" name="WKUPEN3" description="Enable Wakeup Pin WKUPn+1 Each bit is set and cleared by software. Note: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn+1 bit) when WKUPn+1 pin level is already high when WKUPPn+1 selects rising edge, or low when WKUPPn+1 selects falling edge." />
      <BitField start="3" size="1" name="WKUPEN4" description="Enable Wakeup Pin WKUPn+1 Each bit is set and cleared by software. Note: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn+1 bit) when WKUPn+1 pin level is already high when WKUPPn+1 selects rising edge, or low when WKUPPn+1 selects falling edge." />
      <BitField start="4" size="1" name="WKUPEN5" description="Enable Wakeup Pin WKUPn+1 Each bit is set and cleared by software. Note: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn+1 bit) when WKUPn+1 pin level is already high when WKUPPn+1 selects rising edge, or low when WKUPPn+1 selects falling edge." />
      <BitField start="5" size="1" name="WKUPEN6" description="Enable Wakeup Pin WKUPn+1 Each bit is set and cleared by software. Note: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn+1 bit) when WKUPn+1 pin level is already high when WKUPPn+1 selects rising edge, or low when WKUPPn+1 selects falling edge." />
      <BitField start="8" size="1" name="WKUPP1" description="Wakeup pin polarity bit for WKUPn-7 These bits define the polarity used for event detection on WKUPn-7 external wakeup pin." />
      <BitField start="9" size="1" name="WKUPP2" description="Wakeup pin polarity bit for WKUPn-7 These bits define the polarity used for event detection on WKUPn-7 external wakeup pin." />
      <BitField start="10" size="1" name="WKUPP3" description="Wakeup pin polarity bit for WKUPn-7 These bits define the polarity used for event detection on WKUPn-7 external wakeup pin." />
      <BitField start="11" size="1" name="WKUPP4" description="Wakeup pin polarity bit for WKUPn-7 These bits define the polarity used for event detection on WKUPn-7 external wakeup pin." />
      <BitField start="12" size="1" name="WKUPP5" description="Wakeup pin polarity bit for WKUPn-7 These bits define the polarity used for event detection on WKUPn-7 external wakeup pin." />
      <BitField start="13" size="1" name="WKUPP6" description="Wakeup pin polarity bit for WKUPn-7 These bits define the polarity used for event detection on WKUPn-7 external wakeup pin." />
      <BitField start="16" size="2" name="WKUPPUPD1" description="Wakeup pin pull configuration" />
      <BitField start="18" size="2" name="WKUPPUPD2" description="Wakeup pin pull configuration" />
      <BitField start="20" size="2" name="WKUPPUPD3" description="Wakeup pin pull configuration" />
      <BitField start="22" size="2" name="WKUPPUPD4" description="Wakeup pin pull configuration" />
      <BitField start="24" size="2" name="WKUPPUPD5" description="Wakeup pin pull configuration" />
      <BitField start="26" size="2" name="WKUPPUPD6" description="Wakeup pin pull configuration for WKUP(truncate(n/2)-7) These bits define the I/O pad pull configuration used when WKUPEN(truncate(n/2)-7) = 1. The associated GPIO port pull configuration shall be set to the same value or to 00. The Wakeup pin pull configuration is kept in Standby mode." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RAMECC" start="0x52009000" description="ECC controller is associated to each RAM area">
    <Register start="+0x0" size="0" name="IER" access="Read/Write" description="RAMECC interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIE" description="Global interrupt enable" />
      <BitField start="1" size="1" name="GECCSEIE_" description="Global ECC single error interrupt enable" />
      <BitField start="2" size="1" name="GECCDEIE" description="Global ECC double error interrupt enable" />
      <BitField start="3" size="1" name="GECCDEBWIE" description="Global ECC double error on byte write (BW) interrupt enable" />
    </Register>
    <Register start="+0x20" size="0" name="M1CR" access="Read/Write" description="RAMECC monitor x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="ECCSEIE" description="ECC single error interrupt enable" />
      <BitField start="3" size="1" name="ECCDEIE" description="ECC double error interrupt enable" />
      <BitField start="4" size="1" name="ECCDEBWIE" description="ECC double error on byte write (BW) interrupt enable" />
      <BitField start="5" size="1" name="ECCELEN" description="ECC error latching enable" />
    </Register>
    <Register start="+0x24" size="0" name="M1SR" access="Read/Write" description="RAMECC monitor x status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="ECCSEIE" description="ECC single error interrupt enable" />
      <BitField start="3" size="1" name="ECCDEIE" description="ECC double error interrupt enable" />
      <BitField start="4" size="1" name="ECCDEBWIE" description="ECC double error on byte write (BW) interrupt enable" />
      <BitField start="5" size="1" name="ECCELEN" description="ECC error latching enable" />
    </Register>
    <Register start="+0x28" size="0" name="M1FAR" access="Read/Write" description="RAMECC monitor x failing address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="ECCSEIE" description="ECC single error interrupt enable" />
      <BitField start="3" size="1" name="ECCDEIE" description="ECC double error interrupt enable" />
      <BitField start="4" size="1" name="ECCDEBWIE" description="ECC double error on byte write (BW) interrupt enable" />
      <BitField start="5" size="1" name="ECCELEN" description="ECC error latching enable" />
    </Register>
    <Register start="+0x2C" size="0" name="M1FDRL" access="Read/Write" description="RAMECC monitor x failing data low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="ECCSEIE" description="ECC single error interrupt enable" />
      <BitField start="3" size="1" name="ECCDEIE" description="ECC double error interrupt enable" />
      <BitField start="4" size="1" name="ECCDEBWIE" description="ECC double error on byte write (BW) interrupt enable" />
      <BitField start="5" size="1" name="ECCELEN" description="ECC error latching enable" />
    </Register>
    <Register start="+0x30" size="0" name="M1FDRH" access="Read/Write" description="RAMECC monitor x failing data high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="ECCSEIE" description="ECC single error interrupt enable" />
      <BitField start="3" size="1" name="ECCDEIE" description="ECC double error interrupt enable" />
      <BitField start="4" size="1" name="ECCDEBWIE" description="ECC double error on byte write (BW) interrupt enable" />
      <BitField start="5" size="1" name="ECCELEN" description="ECC error latching enable" />
    </Register>
    <Register start="+0x34" size="0" name="M1FECR" access="Read/Write" description="RAMECC monitor x failing ECC error code register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEDCF" description="ECC single error detected and corrected flag" />
      <BitField start="1" size="1" name="DEDF" description="ECC double error detected flag" />
      <BitField start="2" size="1" name="DEBWDF" description="ECC double error on byte write (BW) detected flag" />
    </Register>
    <Register start="+0x40" size="0" name="M2CR" access="Read/Write" description="RAMECC monitor x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEDCF" description="ECC single error detected and corrected flag" />
      <BitField start="1" size="1" name="DEDF" description="ECC double error detected flag" />
      <BitField start="2" size="1" name="DEBWDF" description="ECC double error on byte write (BW) detected flag" />
    </Register>
    <Register start="+0x44" size="0" name="M2SR" access="Read/Write" description="RAMECC monitor x status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEDCF" description="ECC single error detected and corrected flag" />
      <BitField start="1" size="1" name="DEDF" description="ECC double error detected flag" />
      <BitField start="2" size="1" name="DEBWDF" description="ECC double error on byte write (BW) detected flag" />
    </Register>
    <Register start="+0x48" size="0" name="M2FAR" access="Read/Write" description="RAMECC monitor x failing address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEDCF" description="ECC single error detected and corrected flag" />
      <BitField start="1" size="1" name="DEDF" description="ECC double error detected flag" />
      <BitField start="2" size="1" name="DEBWDF" description="ECC double error on byte write (BW) detected flag" />
    </Register>
    <Register start="+0x4C" size="0" name="M2FDRL" access="Read/Write" description="RAMECC monitor x failing data low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEDCF" description="ECC single error detected and corrected flag" />
      <BitField start="1" size="1" name="DEDF" description="ECC double error detected flag" />
      <BitField start="2" size="1" name="DEBWDF" description="ECC double error on byte write (BW) detected flag" />
    </Register>
    <Register start="+0x50" size="0" name="M2FDRH" access="ReadOnly" description="RAMECC monitor x failing data high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FADD" description="ECC error failing address" />
    </Register>
    <Register start="+0x58" size="0" name="M2FECR" access="ReadOnly" description="RAMECC monitor x failing ECC error code register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FADD" description="ECC error failing address" />
    </Register>
    <Register start="+0x60" size="0" name="M3CR" access="ReadOnly" description="RAMECC monitor x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FADD" description="ECC error failing address" />
    </Register>
    <Register start="+0x64" size="0" name="M3SR" access="ReadOnly" description="RAMECC monitor x status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FADD" description="ECC error failing address" />
    </Register>
    <Register start="+0x68" size="0" name="M3FAR" access="Read/Write" description="RAMECC monitor x failing address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FADD" description="ECC error failing address" />
    </Register>
    <Register start="+0x6C" size="0" name="M3FDRL" access="ReadOnly" description="RAMECC monitor x failing data low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAL" description="Failing data low" />
    </Register>
    <Register start="+0x70" size="0" name="M3FDRH" access="ReadOnly" description="RAMECC monitor x failing data high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAL" description="Failing data low" />
    </Register>
    <Register start="+0x7C" size="0" name="M3FECR" access="ReadOnly" description="RAMECC monitor x failing ECC error code register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAL" description="Failing data low" />
    </Register>
    <Register start="+0x80" size="0" name="M4CR" access="ReadOnly" description="RAMECC monitor x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAL" description="Failing data low" />
    </Register>
    <Register start="+0x84" size="0" name="M4SR" access="ReadOnly" description="RAMECC monitor x status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAL" description="Failing data low" />
    </Register>
    <Register start="+0x88" size="0" name="M4FAR" access="ReadOnly" description="RAMECC monitor x failing address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAH" description="Failing data high (64-bit memory)" />
    </Register>
    <Register start="+0x8C" size="0" name="M4FDRL" access="Read/Write" description="RAMECC monitor x failing data low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAH" description="Failing data high (64-bit memory)" />
    </Register>
    <Register start="+0x90" size="0" name="M4FDRH" access="ReadOnly" description="RAMECC monitor x failing data high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAH" description="Failing data high (64-bit memory)" />
    </Register>
    <Register start="+0x90" size="0" name="M4FECR" access="ReadOnly" description="RAMECC monitor x failing ECC error code register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAH" description="Failing data high (64-bit memory)" />
    </Register>
    <Register start="+0xA0" size="0" name="M5CR" access="ReadOnly" description="RAMECC monitor x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FEC" description="Failing error code" />
    </Register>
    <Register start="+0xA4" size="0" name="M5SR" access="Read/Write" description="RAMECC monitor x status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FEC" description="Failing error code" />
    </Register>
    <Register start="+0xA8" size="0" name="M5FAR" access="Read/Write" description="RAMECC monitor x failing address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FEC" description="Failing error code" />
    </Register>
    <Register start="+0xAC" size="0" name="M5FDRL" access="ReadOnly" description="RAMECC monitor x failing data low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FEC" description="Failing error code" />
    </Register>
    <Register start="+0xB0" size="0" name="M5FDRH" access="ReadOnly" description="RAMECC monitor x failing data high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FEC" description="Failing error code" />
    </Register>
    <Register start="+0xB4" size="0" name="M5FECR" access="ReadOnly" description="RAMECC monitor x failing ECC error code register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FEC" description="Failing error code" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RCC" start="0x58024400" description="Reset and clock control">
    <Register start="+0x0" size="0" name="RCC_CR" access="Read/Write" reset_value="0x00000025" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HSION" description="HSI clock enable Set and cleared by software. Set by hardware to force the HSI to ON when the product leaves Stop mode, if STOPWUCK = 0 or STOPKERWUCK = 0. Set by hardware to force the HSI to ON when the product leaves Standby mode or in case of a failure of the HSE which is used as the system clock source. This bit cannot be cleared if the HSI is used directly (via SW mux) as system clock, or if the HSI is selected as reference clock for PLL1 with PLL1 enabled (PLL1ON bit set to 1).">
        <Enum name="B_0x0" start="0x0" description="HSI is OFF" />
        <Enum name="B_0x1" start="0x1" description="HSI is ON (default after reset)" />
      </BitField>
      <BitField start="1" size="1" name="HSIKERON" description="HSI clock enable in Stop mode Set and reset by software to force the HSI to ON, even in Stop mode, in order to be quickly available as kernel clock for peripherals. This bit has no effect on the value of HSION.">
        <Enum name="B_0x0" start="0x0" description="no effect on HSI (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="HSI is forced to ON even in Stop mode" />
      </BitField>
      <BitField start="2" size="1" name="HSIRDY" description="HSI clock ready flag Set by hardware to indicate that the HSI oscillator is stable.">
        <Enum name="B_0x0" start="0x0" description="HSI clock is not ready (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="HSI clock is ready" />
      </BitField>
      <BitField start="3" size="2" name="HSIDIV" description="HSI clock divider Set and reset by software. These bits allow selecting a division ratio in order to configure the wanted HSI clock frequency. The HSIDIV cannot be changed if the HSI is selected as reference clock for at least one enabled PLL (PLLxON bit set to 1). In that case, the new HSIDIV value is ignored.">
        <Enum name="B_0x0" start="0x0" description="division by 1, hsi(_ker)_ck = 64 MHz (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="division by 2, hsi(_ker)_ck = 32 MHz" />
        <Enum name="B_0x2" start="0x2" description="division by 4, hsi(_ker)_ck = 16 MHz" />
        <Enum name="B_0x3" start="0x3" description="division by 8, hsi(_ker)_ck = 8 MHz" />
      </BitField>
      <BitField start="5" size="1" name="HSIDIVF" description="HSI divider flag Set and reset by hardware. As a write operation to HSIDIV has not an immediate effect on the frequency, this flag indicates the current status of the HSI divider. HSIDIVF goes immediately to 0 when HSIDIV value is changed, and is set back to 1 when the output frequency matches the value programmed into HSIDIV. clock setting is completed)">
        <Enum name="B_0x0" start="0x0" description="new division ratio not yet propagated to hsi(_ker)_ck (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="hsi(_ker)_ck clock frequency reflects the new HSIDIV value (default register value when the" />
      </BitField>
      <BitField start="7" size="1" name="CSION" description="CSI clock enable Set and reset by software to enable/disable CSI clock for system and/or peripheral. Set by hardware to force the CSI to ON when the system leaves Stop mode, if STOPWUCK = 1 or STOPKERWUCK = 1. This bit cannot be cleared if the CSI is used directly (via SW mux) as system clock, or if the CSI is selected as reference clock for PLL1 with PLL1 enabled (PLL1ON bit set to 1).">
        <Enum name="B_0x0" start="0x0" description="CSI is OFF (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="CSI is ON" />
      </BitField>
      <BitField start="8" size="1" name="CSIRDY" description="CSI clock ready flag Set by hardware to indicate that the CSI oscillator is stable. This bit is activated only if the RC is enabled by CSION (it is not activated if the CSI is enabled by CSIKERON or by a peripheral request).">
        <Enum name="B_0x0" start="0x0" description="CSI clock is not ready (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="CSI clock is ready" />
      </BitField>
      <BitField start="9" size="1" name="CSIKERON" description="CSI clock enable in Stop mode Set and reset by software to force the CSI to ON, even in Stop mode, in order to be quickly available as kernel clock for some peripherals. This bit has no effect on the value of CSION.">
        <Enum name="B_0x0" start="0x0" description="no effect on CSI (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="CSI is forced to ON even in Stop mode" />
      </BitField>
      <BitField start="12" size="1" name="HSI48ON" description="HSI48 clock enable Set by software and cleared by software or by the hardware when the system enters to Stop or Standby mode.">
        <Enum name="B_0x0" start="0x0" description="HSI48 is OFF (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="HSI48 is ON" />
      </BitField>
      <BitField start="13" size="1" name="HSI48RDY" description="HSI48 clock ready flag Set by hardware to indicate that the HSI48 oscillator is stable.">
        <Enum name="B_0x0" start="0x0" description="HSI48 clock is not ready (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="HSI48 clock is ready" />
      </BitField>
      <BitField start="14" size="1" name="CPUCKRDY" description="CPU related clocks ready flag Set by hardware to indicate that the CPU related clocks (CPU, APB3, AXI bus matrix and related memories) are available.">
        <Enum name="B_0x0" start="0x0" description="CPU related clocks are not available (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="CPU related clocks are available" />
      </BitField>
      <BitField start="15" size="1" name="CDCKRDY" description="CPU domain clocks ready flag Set by hardware to indicate that the following CPU domain clocks are available: APB1, APB2, AHB bus matrix.">
        <Enum name="B_0x0" start="0x0" description="CPU domain clocks are not available (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="CPU domain clocks are available" />
      </BitField>
      <BitField start="16" size="1" name="HSEON" description="HSE clock enable Set and cleared by software. Cleared by hardware to stop the HSE when entering Stop or Standby mode. This bit cannot be cleared if the HSE is used directly (via SW mux) as system clock, or if the HSE is selected as reference clock for PLL1 with PLL1 enabled (PLL1ON bit set to 1).">
        <Enum name="B_0x0" start="0x0" description="HSE is OFF (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="HSE is ON" />
      </BitField>
      <BitField start="17" size="1" name="HSERDY" description="HSE clock ready flag Set by hardware to indicate that the HSE oscillator is stable.">
        <Enum name="B_0x0" start="0x0" description="HSE clock is not ready (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="HSE clock is ready" />
      </BitField>
      <BitField start="18" size="1" name="HSEBYP" description="HSE clock bypass Set and cleared by software to bypass the oscillator with an external clock. The external clock must be enabled with the HSEON bit to be used by the device. The HSEBYP bit can be written only if the HSE oscillator is disabled.">
        <Enum name="B_0x0" start="0x0" description="HSE oscillator not bypassed (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="HSE oscillator bypassed with an external clock" />
      </BitField>
      <BitField start="19" size="1" name="HSECSSON" description="HSE clock security system enable Set by software to enable clock security system on HSE. This bit is &#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9c;set only&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9d; (disabled by a system reset or when the system enters in Standby mode). When HSECSSON is set, the clock detector is enabled by hardware when the HSE is ready and disabled by hardware if an oscillator failure is detected.">
        <Enum name="B_0x0" start="0x0" description="CSS on HSE OFF (clock detector OFF) (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="CSS on HSE ON (clock detector ON if the HSE oscillator is stable, OFF if not)." />
      </BitField>
      <BitField start="20" size="1" name="HSEEXT" description="external high speed clock type in Bypass mode Set and reset by software to select the external clock type (analog or digital). The external clock must be enabled with the HSEON bit to be used by the device. The HSEEXT bit can be written only if the HSE oscillator is disabled.">
        <Enum name="B_0x0" start="0x0" description="HSE in analog mode (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="HSE in digital mode" />
      </BitField>
      <BitField start="24" size="1" name="PLL1ON" description="PLL1 enable Set and cleared by software to enable PLL1. Cleared by hardware when entering Stop or Standby mode. Note that the hardware prevents writing this bit to 0, if the PLL1 output is used as the system clock.">
        <Enum name="B_0x0" start="0x0" description="PLL1 OFF (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="PLL1 ON" />
      </BitField>
      <BitField start="25" size="1" name="PLL1RDY" description="PLL1 clock ready flag Set by hardware to indicate that the PLL1 is locked.">
        <Enum name="B_0x0" start="0x0" description="PLL1 unlocked (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="PLL1 locked" />
      </BitField>
      <BitField start="26" size="1" name="PLL2ON" description="PLL2 enable Set and cleared by software to enable PLL2. Cleared by hardware when entering Stop or Standby mode.">
        <Enum name="B_0x0" start="0x0" description="PLL2 OFF (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="PLL2 ON" />
      </BitField>
      <BitField start="27" size="1" name="PLL2RDY" description="PLL2 clock ready flag Set by hardware to indicate that the PLL2 is locked.">
        <Enum name="B_0x0" start="0x0" description="PLL2 unlocked (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="PLL2 locked" />
      </BitField>
      <BitField start="28" size="1" name="PLL3ON" description="PLL3 enable Set and cleared by software to enable PLL3. Cleared by hardware when entering Stop or Standby mode.">
        <Enum name="B_0x0" start="0x0" description="PLL3 OFF (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="PLL3 ON" />
      </BitField>
      <BitField start="29" size="1" name="PLL3RDY" description="PLL3 clock ready flag Set by hardware to indicate that the PLL3 is locked.">
        <Enum name="B_0x0" start="0x0" description="PLL3 unlocked (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="PLL3 locked" />
      </BitField>
    </Register>
    <Register start="+0x4" size="0" name="RCC_HSICFGR" access="Read/Write" description="RCC HSI calibration register" reset_value="0x40000000" reset_mask="0xFFFFF000">
      <BitField start="0" size="12" name="HSICAL" description="HSI clock calibration Set by hardware by option byte loading during system reset nreset. Adjusted by software through trimming bits HSITRIM. This field represents the sum of engineering option byte calibration value and HSITRIM bits value." />
      <BitField start="24" size="7" name="HSITRIM" description="HSI clock trimming Set by software to adjust calibration. HSITRIM field is added to the engineering option bytes loaded during reset phase (FLASH_HSI_opt) in order to form the calibration trimming value. HSICAL&#xc3;&#x82;&#xc2; =&#xc3;&#x82;&#xc2; HSITRIM&#xc3;&#x82;&#xc2; +&#xc3;&#x82;&#xc2; FLASH_HSI_opt. Note: The reset value of the field is 0x40." />
    </Register>
    <Register start="+0x8" size="0" name="RCC_CRRCR" access="Read/Write" description="RCC clock recovery RC register" reset_value="0x00000000" reset_mask="0xFFFFF000">
      <BitField start="0" size="10" name="HSI48CAL" description="Internal RC 48 MHz clock calibration Set by hardware by option byte loading during system reset nreset. Read-only." />
    </Register>
    <Register start="+0xC" size="0" name="RCC_CSICFGR" access="Read/Write" description="RCC CSI calibration register" reset_value="0x20000000" reset_mask="0xFFFFF000">
      <BitField start="0" size="8" name="CSICAL" description="CSI clock calibration Set by hardware by option byte loading during system reset nreset. Adjusted by software through trimming bits CSITRIM. This field represents the sum of engineering option byte calibration value and CSITRIM bits value." />
      <BitField start="24" size="6" name="CSITRIM" description="CSI clock trimming Set by software to adjust calibration. CSITRIM field is added to the engineering option bytes loaded during reset phase (FLASH_CSI_opt) in order to form the calibration trimming value. CSICAL&#xc3;&#x82;&#xc2; =&#xc3;&#x82;&#xc2; CSITRIM&#xc3;&#x82;&#xc2; +&#xc3;&#x82;&#xc2; FLASH_CSI_opt. Note: The reset value of the field is 0x20." />
    </Register>
    <Register start="+0x10" size="0" name="RCC_CFGR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SW" description="system clock and trace clock switch Set and reset by software to select system clock and trace clock sources (sys_ck and traceclk). Set by hardware in order to: force the selection of the HSI or CSI (depending on STOPWUCK selection) when leaving a system Stop mode force the selection of the HSI in case of failure of the HSE when used directly or indirectly as system clock others: reserved">
        <Enum name="B_0x0" start="0x0" description="HSI selected as system clock (hsi_ck) (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="CSI selected as system clock (csi_ck)" />
        <Enum name="B_0x2" start="0x2" description="HSE selected as system clock (hse_ck)" />
        <Enum name="B_0x3" start="0x3" description="PLL1 selected as system clock (pll1_p_ck for sys_ck, pll1_r_ck for traceclk)" />
      </BitField>
      <BitField start="3" size="3" name="SWS" description="system clock switch status Set and reset by hardware to indicate which clock source is used as system clock. others: reserved">
        <Enum name="B_0x0" start="0x0" description="HSI used as system clock (hsi_ck) (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="CSI used as system clock (csi_ck)" />
        <Enum name="B_0x2" start="0x2" description="HSE used as system clock (hse_ck)" />
        <Enum name="B_0x3" start="0x3" description="PLL1 used as system clock (pll1_p_ck)" />
      </BitField>
      <BitField start="6" size="1" name="STOPWUCK" description="system clock selection after a wake up from system Stop Set and reset by software to select the system wakeup clock from system Stop. The selected clock is also used as emergency clock for the clock security system (CSS) on HSE. See for details. STOPWUCK must not be modified when CSS is enabled (by HSECSSON bit) and the system clock is HSE (SWS&#xc3;&#x82;&#xc2; =&#xc3;&#x82;&#xc2; 10) or a switch on HSE is requested (SW&#xc3;&#x82;&#xc2; =10).">
        <Enum name="B_0x0" start="0x0" description="HSI selected as wake up clock from system Stop (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="CSI selected as wake up clock from system Stop" />
      </BitField>
      <BitField start="7" size="1" name="STOPKERWUCK" description="kernel clock selection after a wake up from system Stop Set and reset by software to select the kernel wakeup clock from system Stop. See for details.">
        <Enum name="B_0x0" start="0x0" description="HSI selected as wake up clock from system Stop (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="CSI selected as wake up clock from system Stop" />
      </BitField>
      <BitField start="8" size="6" name="RTCPRE" description="HSE division factor for RTC clock Set and cleared by software to divide the HSE to generate a clock for RTC. Caution: The software must set these bits correctly to ensure that the clock supplied to the RTC is lower than 1&#xc3;&#x82;&#xc2; MHz. These bits must be configured if needed before selecting the RTC clock source. ...">
        <Enum name="B_0x0" start="0x0" description="no clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="no clock" />
        <Enum name="B_0x2" start="0x2" description="HSE/2" />
        <Enum name="B_0x3" start="0x3" description="HSE/3" />
        <Enum name="B_0x4" start="0x4" description="HSE/4" />
        <Enum name="B_0x3E" start="0x3E" description="HSE/62" />
        <Enum name="B_0x3F" start="0x3F" description="HSE/63" />
      </BitField>
      <BitField start="15" size="1" name="TIMPRE" description="timers clocks prescaler selection This bit is set and reset by software to control the clock frequency of all the timers connected to APB1 and APB2 domains. Refer to for more details.">
        <Enum name="B_0x0" start="0x0" description="The timers kernel clock is equal to rcc_hclk1 if CDPPRE1 or CDPPRE2 corresponds to a division by 1 or 2, else it is equal to 2 x Frcc_pclk1 or 2 x Frcc_pclk2 (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="The timers kernel clock is equal to 2 x Frcc_pclk1 or 2 x Frcc_pclk2 if CDPPRE1 or CDPPRE2 corresponds to a division by 1, 2or 4, else it is equal to 4 x Frcc_pclk1 or 4 x Frcc_pclk2." />
      </BitField>
      <BitField start="18" size="4" name="MCO1PRE" description="MCO1 prescaler Set and cleared by software to configure the prescaler of the MCO1. Modification of this prescaler may generate glitches on MCO1. It is highly recommended to change this prescaler only after reset, before enabling the external oscillators and the PLLs. ...">
        <Enum name="B_0x0" start="0x0" description="prescaler disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="division by 1 (bypass)" />
        <Enum name="B_0x2" start="0x2" description="division by 2" />
        <Enum name="B_0x3" start="0x3" description="division by 3" />
        <Enum name="B_0x4" start="0x4" description="division by 4" />
        <Enum name="B_0xF" start="0xF" description="division by 15" />
      </BitField>
      <BitField start="22" size="3" name="MCO1SEL" description="Microcontroller clock output 1 Set and cleared by software. Clock source selection may generate glitches on MCO1. It is highly recommended to configure these bits only after reset, before enabling the external oscillators and the PLLs. others: reserved">
        <Enum name="B_0x0" start="0x0" description="HSI clock selected (hsi_ck) (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="LSE oscillator clock selected (lse_ck)" />
        <Enum name="B_0x2" start="0x2" description="HSE clock selected (hse_ck)" />
        <Enum name="B_0x3" start="0x3" description="PLL1 clock selected (pll1_q_ck)" />
        <Enum name="B_0x4" start="0x4" description="HSI48 clock selected (hsi48_ck)" />
      </BitField>
      <BitField start="25" size="4" name="MCO2PRE" description="MCO2 prescaler Set and cleared by software to configure the prescaler of the MCO2. Modification of this prescaler may generate glitches on MCO2. It is highly recommended to change this prescaler only after reset, before enabling the external oscillators and the PLLs. ...">
        <Enum name="B_0x0" start="0x0" description="prescaler disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="division by 1 (bypass)" />
        <Enum name="B_0x2" start="0x2" description="division by 2" />
        <Enum name="B_0x3" start="0x3" description="division by 3" />
        <Enum name="B_0x4" start="0x4" description="division by 4" />
        <Enum name="B_0xF" start="0xF" description="division by 15" />
      </BitField>
      <BitField start="29" size="3" name="MCO2SEL" description="microcontroller clock output 2 Set and cleared by software. Clock source selection may generate glitches on MCO2. It is highly recommended to configure these bits only after reset, before enabling the external oscillators and the PLLs. others: reserved">
        <Enum name="B_0x0" start="0x0" description="system clock selected (sys_ck) (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="PLL2 oscillator clock selected (pll2_p_ck)" />
        <Enum name="B_0x2" start="0x2" description="HSE clock selected (hse_ck)" />
        <Enum name="B_0x3" start="0x3" description="PLL1 clock selected (pll1_p_ck)" />
        <Enum name="B_0x4" start="0x4" description="CSI clock selected (csi_ck)" />
        <Enum name="B_0x5" start="0x5" description="LSI clock selected (lsi_ck)" />
      </BitField>
    </Register>
    <Register start="+0x18" size="0" name="RCC_CDCFGR1" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="HPRE" description="CPU domain AHB prescaler Set and reset by software to control the division factor of rcc_hclk3 and rcc_aclk. Changing this division ratio has an impact on the frequency of all bus matrix clocks. 0xxx: rcc_hclk3 = sys_cdcpre_ck (default after reset) Note: The clocks are divided by the new prescaler factor from1 to 16 periods of the slowest APB clock among rcc_pclk[4:1] after HPRE update. Note: Note also that rcc_hclk3 = rcc_aclk.">
        <Enum name="B_0x8" start="0x8" description="rcc_hclk3 = sys_cdcpre_ck / 2" />
        <Enum name="B_0x9" start="0x9" description="rcc_hclk3 = sys_cdcpre_ck / 4" />
        <Enum name="B_0xA" start="0xA" description="rcc_hclk3 = sys_cdcpre_ck / 8" />
        <Enum name="B_0xB" start="0xB" description="rcc_hclk3 = sys_cdcpre_ck / 16" />
        <Enum name="B_0xC" start="0xC" description="rcc_hclk3 = sys_cdcpre_ck / 64" />
        <Enum name="B_0xD" start="0xD" description="rcc_hclk3 = sys_cdcpre_ck / 128" />
        <Enum name="B_0xE" start="0xE" description="rcc_hclk3 = sys_cdcpre_ck / 256" />
        <Enum name="B_0xF" start="0xF" description="rcc_hclk3 = sys_cdcpre_ck / 512" />
      </BitField>
      <BitField start="4" size="3" name="CDPPRE" description="CPU domain APB3 prescaler Set and reset by software to control the division factor of rcc_pclk3. The clock is divided by the new prescaler factor from 1 to 16 cycles of rcc_hclk3 after CDPPRE write. 0xx: rcc_pclk3 = rcc_hclk3 (default after reset)">
        <Enum name="B_0x4" start="0x4" description="rcc_pclk3 = rcc_hclk3 / 2" />
        <Enum name="B_0x5" start="0x5" description="rcc_pclk3 = rcc_hclk3 / 4" />
        <Enum name="B_0x6" start="0x6" description="rcc_pclk3 = rcc_hclk3 / 8" />
        <Enum name="B_0x7" start="0x7" description="rcc_pclk3 = rcc_hclk3 / 16" />
      </BitField>
      <BitField start="8" size="4" name="CDCPRE" description="CPU domain core prescaler Set and reset by software to control the CPU domain CPU clock division factor. Changing this division ratio has an impact on the frequency of the CPU clock and all bus matrix clocks. After changing this prescaler value, it takes up to 16 periods of the slowest APB clock before the new division ratio is taken into account. The application can check if the new division factor is taken into account by reading back this register. 0xxx: sys_ck not divided (default after reset)">
        <Enum name="B_0x8" start="0x8" description="sys_ck divided by 2" />
        <Enum name="B_0x9" start="0x9" description="sys_ck divided by 4" />
        <Enum name="B_0xA" start="0xA" description="sys_ck divided by 8" />
        <Enum name="B_0xB" start="0xB" description="sys_ck divided by 16" />
        <Enum name="B_0xC" start="0xC" description="sys_ck divided by 64" />
        <Enum name="B_0xD" start="0xD" description="sys_ck divided by 128" />
        <Enum name="B_0xE" start="0xE" description="sys_ck divided by 256" />
        <Enum name="B_0xF" start="0xF" description="sys_ck divided by 512" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="0" name="RCC_CDCFGR2" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="3" name="CDPPRE1" description="CPU domain APB1 prescaler Set and reset by software to control the CPU domain APB1 clock division factor. The clock is divided by the new prescaler factor from 1 to 16 cycles of rcc_hclk1 after CDPPRE1 write. 0xx: rcc_pclk1 = rcc_hclk1 (default after reset)">
        <Enum name="B_0x4" start="0x4" description="rcc_pclk1 = rcc_hclk1 / 2" />
        <Enum name="B_0x5" start="0x5" description="rcc_pclk1 = rcc_hclk1 / 4" />
        <Enum name="B_0x6" start="0x6" description="rcc_pclk1 = rcc_hclk1 / 8" />
        <Enum name="B_0x7" start="0x7" description="rcc_pclk1 = rcc_hclk1 / 16" />
      </BitField>
      <BitField start="8" size="3" name="CDPPRE2" description="CPU domain APB2 prescaler Set and reset by software to control the CPU domain APB2 clock division factor. The clock is divided by the new prescaler factor from 1 to 16 cycles of rcc_hclk1 after CDPPRE2 write. 0xx: rcc_pclk2 = rcc_hclk1 (default after reset)">
        <Enum name="B_0x4" start="0x4" description="rcc_pclk2 = rcc_hclk1 / 2" />
        <Enum name="B_0x5" start="0x5" description="rcc_pclk2 = rcc_hclk1 / 4" />
        <Enum name="B_0x6" start="0x6" description="rcc_pclk2 = rcc_hclk1 / 8" />
        <Enum name="B_0x7" start="0x7" description="rcc_pclk2 = rcc_hclk1 / 16" />
      </BitField>
    </Register>
    <Register start="+0x20" size="0" name="RCC_SRDCFGR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="3" name="SRDPPRE" description="SmartRun domain APB4 prescaler Set and reset by software to control the SmartRun domain APB4 clock division factor. The clock is divided by the new prescaler factor from 1 to 16 cycles of rcc_hclk4 after SRDPPRE write. 0xx: rcc_pclk4 = rcc_hclk4 (default after reset)">
        <Enum name="B_0x4" start="0x4" description="rcc_pclk4 = rcc_hclk4 / 2" />
        <Enum name="B_0x5" start="0x5" description="rcc_pclk4 = rcc_hclk4 / 4" />
        <Enum name="B_0x6" start="0x6" description="rcc_pclk4 = rcc_hclk4 / 8" />
        <Enum name="B_0x7" start="0x7" description="rcc_pclk4 = rcc_hclk4 / 16" />
      </BitField>
    </Register>
    <Register start="+0x28" size="0" name="RCC_PLLCKSELR" access="Read/Write" reset_value="0x02020200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PLLSRC" description="DIVMx and PLLs clock source selection Set and reset by software to select the PLL clock source. These bits can be written only when all PLLs are disabled. In order to save power, when no PLL is used, the value of PLLSRC must be set to '11&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="HSI selected as PLL clock (hsi_ck) (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="CSI selected as PLL clock (csi_ck)" />
        <Enum name="B_0x2" start="0x2" description="HSE selected as PLL clock (hse_ck)" />
        <Enum name="B_0x3" start="0x3" description="no clock send to DIVMx divider and PLLs" />
      </BitField>
      <BitField start="4" size="6" name="DIVM1" description="prescaler for PLL1 Set and cleared by software to configure the prescaler of the PLL1. The hardware does not allow any modification of this prescaler when PLL1 is enabled (PLL1ON&#xc3;&#x82;&#xc2; =&#xc3;&#x82;&#xc2; 1). In order to save power when PLL1 is not used, the value of DIVM1 must be set to 0. ... ...">
        <Enum name="B_0x0" start="0x0" description="prescaler disabled" />
        <Enum name="B_0x1" start="0x1" description="division by 1 (bypass)" />
        <Enum name="B_0x2" start="0x2" description="division by 2" />
        <Enum name="B_0x3" start="0x3" description="division by 3" />
        <Enum name="B_0x20" start="0x20" description="division by 32 (default after reset)" />
        <Enum name="B_0x3F" start="0x3F" description="division by 63" />
      </BitField>
      <BitField start="12" size="6" name="DIVM2" description="prescaler for PLL2 Set and cleared by software to configure the prescaler of the PLL2. The hardware does not allow any modification of this prescaler when PLL2 is enabled (PLL2ON&#xc3;&#x82;&#xc2; =&#xc3;&#x82;&#xc2; 1). In order to save power when PLL2 is not used, the value of DIVM2 must be set to 0. ... ...">
        <Enum name="B_0x0" start="0x0" description="prescaler disabled" />
        <Enum name="B_0x1" start="0x1" description="division by 1 (bypass)" />
        <Enum name="B_0x2" start="0x2" description="division by 2" />
        <Enum name="B_0x3" start="0x3" description="division by 3" />
        <Enum name="B_0x20" start="0x20" description="division by 32 (default after reset)" />
        <Enum name="B_0x3F" start="0x3F" description="division by 63" />
      </BitField>
      <BitField start="20" size="6" name="DIVM3" description="prescaler for PLL3 Set and cleared by software to configure the prescaler of the PLL3. The hardware does not allow any modification of this prescaler when PLL3 is enabled (PLL3ON&#xc3;&#x82;&#xc2; =&#xc3;&#x82;&#xc2; 1). In order to save power when PLL3 is not used, the value of DIVM3 must be set to 0. ... ...">
        <Enum name="B_0x0" start="0x0" description="prescaler disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="division by 1 (bypass)" />
        <Enum name="B_0x2" start="0x2" description="division by 2" />
        <Enum name="B_0x3" start="0x3" description="division by 3" />
        <Enum name="B_0x20" start="0x20" description="division by 32 (default after reset)" />
        <Enum name="B_0x3F" start="0x3F" description="division by 63" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="0" name="RCC_PLLCFGR" access="Read/Write" reset_value="0x01FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PLL1FRACEN" description="PLL1 fractional latch enable Set and reset by software to latch the content of FRACN1 into the sigma-delta modulator. In order to latch the FRACN1 value into the sigma-delta modulator, PLL1FRACEN must be set to 0, then set to 1. The transition 0 to 1 transfers the content of FRACN1 into the modulator. Refer to for additional information." />
      <BitField start="1" size="1" name="PLL1VCOSEL" description="PLL1 VCO selection Set and reset by software to select the proper VCO frequency range used for PLL1. These bits must be written before enabling the PLL1.">
        <Enum name="B_0x0" start="0x0" description="wide VCO range from 128 to 560 MHz (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="medium VCO range from 150 to 420 MHz" />
      </BitField>
      <BitField start="2" size="2" name="PLL1RGE" description="PLL1 input frequency range Set and reset by software to select the proper reference frequency range used for PLL1. This bit must be written before enabling the PLL1.">
        <Enum name="B_0x0" start="0x0" description="PLL1 input (ref1_ck) clock range frequency between 1 and 2 MHz (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="PLL1 input (ref1_ck) clock range frequency between 2 and 4 MHz" />
        <Enum name="B_0x2" start="0x2" description="PLL1 input (ref1_ck) clock range frequency between 4 and 8 MHz" />
        <Enum name="B_0x3" start="0x3" description="PLL1 input (ref1_ck) clock range frequency between 8 and 16 MHz" />
      </BitField>
      <BitField start="4" size="1" name="PLL2FRACEN" description="PLL2 fractional latch enable Set and reset by software to latch the content of FRACN2 into the sigma-delta modulator. In order to latch the FRACN2 value into the sigma-delta modulator, PLL2FRACEN must be set to 0, then set to 1. The transition 0 to 1 transfers the content of FRACN2 into the modulator. Refer to for additional information." />
      <BitField start="5" size="1" name="PLL2VCOSEL" description="PLL2 VCO selection Set and reset by software to select the proper VCO frequency range used for PLL2. This bit must be written before enabling the PLL2.">
        <Enum name="B_0x0" start="0x0" description="wide VCO range 128 to 560 MHz (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="medium VCO range 150 to 420 MHz" />
      </BitField>
      <BitField start="6" size="2" name="PLL2RGE" description="PLL2 input frequency range Set and reset by software to select the proper reference frequency range used for PLL2. These bits must be written before enabling the PLL2.">
        <Enum name="B_0x0" start="0x0" description="PLL2 input (ref2_ck) clock range frequency between 1 and 2 MHz (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="PLL2 input (ref2_ck) clock range frequency between 2 and 4 MHz" />
        <Enum name="B_0x2" start="0x2" description="PLL2 input (ref2_ck) clock range frequency between 4 and 8 MHz" />
        <Enum name="B_0x3" start="0x3" description="PLL2 input (ref2_ck) clock range frequency between 8 and 16 MHz" />
      </BitField>
      <BitField start="8" size="1" name="PLL3FRACEN" description="PLL3 fractional latch enable Set and reset by software to latch the content of FRACN3 into the sigma-delta modulator. In order to latch the FRACN3 value into the sigma-delta modulator, PLL3FRACEN must be set to 0, then set to 1. The transition 0 to 1 transfers the content of FRACN3 into the modulator. Refer to for additional information." />
      <BitField start="9" size="1" name="PLL3VCOSEL" description="PLL3 VCO selection Set and reset by software to select the proper VCO frequency range used for PLL3. This bit must be written before enabling the PLL3.">
        <Enum name="B_0x0" start="0x0" description="wide VCO range 128 to 560 MHz (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="medium VCO range 150 to 420 MHz" />
      </BitField>
      <BitField start="10" size="2" name="PLL3RGE" description="PLL3 input frequency range Set and reset by software to select the proper reference frequency range used for PLL3. These bits must be written before enabling the PLL3.">
        <Enum name="B_0x0" start="0x0" description="PLL3 input (ref3_ck) clock range frequency between 1 and 2 MHz (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="PLL3 input (ref3_ck) clock range frequency between 2 and 4 MHz" />
        <Enum name="B_0x2" start="0x2" description="PLL3 input (ref3_ck) clock range frequency between 4 and 8 MHz" />
        <Enum name="B_0x3" start="0x3" description="PLL3 input (ref3_ck) clock range frequency between 8 and 16 MHz" />
      </BitField>
      <BitField start="16" size="1" name="DIVP1EN" description="PLL1 DIVP divider output enable Set and reset by software to enable the pll1_p_ck output of the PLL1. This bit can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0). In order to save power, when the pll1_p_ck output of the PLL1 is not used, the pll1_p_ck must be disabled.">
        <Enum name="B_0x0" start="0x0" description="pll1_p_ck output disabled" />
        <Enum name="B_0x1" start="0x1" description="pll1_p_ck output enabled (default after reset)" />
      </BitField>
      <BitField start="17" size="1" name="DIVQ1EN" description="PLL1 DIVQ divider output enable Set and reset by software to enable the pll1_q_ck output of the PLL1. In order to save power, when the pll1_q_ck output of the PLL1 is not used, the pll1_q_ck must be disabled. This bit can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0).">
        <Enum name="B_0x0" start="0x0" description="pll1_q_ck output disabled" />
        <Enum name="B_0x1" start="0x1" description="pll1_q_ck output enabled (default after reset)" />
      </BitField>
      <BitField start="18" size="1" name="DIVR1EN" description="PLL1 DIVR divider output enable Set and reset by software to enable the pll1_r_ck output of the PLL1. To save power, DIVR3EN and DIVR3 bits must be set to 0 when the pll3_r_ck is not used. This bit can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0).">
        <Enum name="B_0x0" start="0x0" description="pll1_r_ck output disabled" />
        <Enum name="B_0x1" start="0x1" description="pll1_r_ck output enabled (default after reset)" />
      </BitField>
      <BitField start="19" size="1" name="DIVP2EN" description="PLL2 DIVP divider output enable Set and reset by software to enable the pll2_p_ck output of the PLL2. This bit can be written only when the PLL2 is disabled (PLL2ON = 0 and PLL2RDY = 0). To save power, DIVR3EN and DIVR3 bits must be set to 0 when the pll3_r_ck is not used.">
        <Enum name="B_0x0" start="0x0" description="pll2_p_ck output disabled" />
        <Enum name="B_0x1" start="0x1" description="pll2_p_ck output enabled (default after reset)" />
      </BitField>
      <BitField start="20" size="1" name="DIVQ2EN" description="PLL2 DIVQ divider output enable Set and reset by software to enable the pll2_q_ck output of the PLL2. To save power, DIVR3EN and DIVR3 bits must be set to 0 when the pll3_r_ck is not used. This bit can be written only when the PLL2 is disabled (PLL2ON = 0 and PLL2RDY = 0).">
        <Enum name="B_0x0" start="0x0" description="pll2_q_ck output disabled" />
        <Enum name="B_0x1" start="0x1" description="pll2_q_ck output enabled (default after reset)" />
      </BitField>
      <BitField start="21" size="1" name="DIVR2EN" description="PLL2 DIVR divider output enable Set and reset by software to enable the pll2_r_ck output of the PLL2. To save power, DIVR3EN and DIVR3 bits must be set to 0 when the pll3_r_ck is not used. This bit can be written only when the PLL2 is disabled (PLL2ON = 0 and PLL2RDY = 0).">
        <Enum name="B_0x0" start="0x0" description="pll2_r_ck output disabled" />
        <Enum name="B_0x1" start="0x1" description="pll2_r_ck output enabled (default after reset)" />
      </BitField>
      <BitField start="22" size="1" name="DIVP3EN" description="PLL3 DIVP divider output enable Set and reset by software to enable the pll3_p_ck output of the PLL3. This bit can be written only when the PLL3 is disabled (PLL3ON = 0 and PLL3RDY = 0). To save power, DIVR3EN and DIVR3 bits must be set to 0 when the pll3_r_ck is not used.">
        <Enum name="B_0x0" start="0x0" description="pll3_p_ck output disabled" />
        <Enum name="B_0x1" start="0x1" description="pll3_p_ck output enabled (default after reset)" />
      </BitField>
      <BitField start="23" size="1" name="DIVQ3EN" description="PLL3 DIVQ divider output enable Set and reset by software to enable the pll3_q_ck output of the PLL3. To save power, DIVR3EN and DIVR3 bits must be set to 0 when the pll3_r_ck is not used. This bit can be written only when the PLL3 is disabled (PLL3ON = 0 and PLL3RDY = 0).">
        <Enum name="B_0x0" start="0x0" description="pll3_q_ck output disabled" />
        <Enum name="B_0x1" start="0x1" description="pll3_q_ck output enabled (default after reset)" />
      </BitField>
      <BitField start="24" size="1" name="DIVR3EN" description="PLL3 DIVR divider output enable Set and reset by software to enable the pll3_r_ck output of the PLL3. To save power, DIVR3EN and DIVR3 bits must be set to 0 when the pll3_r_ck is not used. This bit can be written only when the PLL3 is disabled (PLL3ON = 0 and PLL3RDY = 0).">
        <Enum name="B_0x0" start="0x0" description="pll3_r_ck output disabled" />
        <Enum name="B_0x1" start="0x1" description="pll3_r_ck output enabled (default after reset)" />
      </BitField>
    </Register>
    <Register start="+0x30" size="0" name="RCC_PLL1DIVR" access="Read/Write" reset_value="0x01010280" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="DIVN1" description="multiplication factor for PLL1 VCO Set and reset by software to control the multiplication factor of the VCO. These bits can be written only when the PLL is disabled (PLL1ON = PLL1RDY = 0). ..........: not used ... ... Others: wrong configurations The software must set correctly these bits to insure that the VCO output frequency is between its valid frequency range, that is: 128 to 560&#xc3;&#x82;&#xc2; MHz if PLL1VCOSEL = 0 150 to 420&#xc3;&#x82;&#xc2; MHz if PLL1VCOSEL = 1 VCO output frequency = Fref1_ck x DIVN1, when fractional value 0 has been loaded into FRACN1, with: DIVN1 between 8 and 420 The input frequency Fref1_ck must be between 1 and 16&#xc3;&#x82;&#xc2; MHz.">
        <Enum name="B_0x6" start="0x6" description="wrong configuration" />
        <Enum name="B_0x7" start="0x7" description="DIVN1 = 8" />
        <Enum name="B_0x80" start="0x80" description="DIVN1 = 129 (default after reset)" />
        <Enum name="B_0x1A3" start="0x1A3" description="DIVN1 = 420" />
      </BitField>
      <BitField start="9" size="7" name="DIVP1" description="PLL1 DIVP division factor Set and reset by software to control the frequency of the pll1_p_ck clock. These bits can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0). Note that odd division factors are not allowed. ...">
        <Enum name="B_0x0" start="0x0" description="not allowed" />
        <Enum name="B_0x1" start="0x1" description="pll1_p_ck = vco1_ck / 2 (default after reset)" />
        <Enum name="B_0x2" start="0x2" description="not allowed" />
        <Enum name="B_0x3" start="0x3" description="pll1_p_ck = vco1_ck / 4" />
        <Enum name="B_0x7F" start="0x7F" description="pll1_p_ck = vco1_ck / 128" />
      </BitField>
      <BitField start="16" size="7" name="DIVQ1" description="PLL1 DIVQ division factor Set and reset by software to control the frequency of the pll1_q_ck clock. These bits can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0). ...">
        <Enum name="B_0x0" start="0x0" description="pll1_q_ck = vco1_ck" />
        <Enum name="B_0x1" start="0x1" description="pll1_q_ck = vco1_ck / 2 (default after reset)" />
        <Enum name="B_0x2" start="0x2" description="pll1_q_ck = vco1_ck / 3" />
        <Enum name="B_0x3" start="0x3" description="pll1_q_ck = vco1_ck / 4" />
        <Enum name="B_0x7F" start="0x7F" description="pll1_q_ck = vco1_ck / 128" />
      </BitField>
      <BitField start="24" size="7" name="DIVR1" description="PLL1 DIVR division factor Set and reset by software to control the frequency of the pll1_r_ck clock. These bits can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0). ...">
        <Enum name="B_0x0" start="0x0" description="pll1_r_ck = vco1_ck" />
        <Enum name="B_0x1" start="0x1" description="pll1_r_ck = vco1_ck / 2 (default after reset)" />
        <Enum name="B_0x2" start="0x2" description="pll1_r_ck = vco1_ck / 3" />
        <Enum name="B_0x3" start="0x3" description="pll1_r_ck = vco1_ck / 4" />
        <Enum name="B_0x7F" start="0x7F" description="pll1_r_ck = vco1_ck / 128" />
      </BitField>
    </Register>
    <Register start="+0x34" size="0" name="RCC_PLL1FRACR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="13" name="FRACN1" description="fractional part of the multiplication factor for PLL1 VCO Set and reset by software to control the fractional part of the multiplication factor of the VCO. These bits can be written at any time, allowing dynamic fine-tuning of the PLL1 VCO. The software must set correctly these bits to insure that the VCO output frequency is between its valid frequency range, that is: 128 to 560&#xc3;&#x82;&#xc2; MHz if PLL1VCOSEL = 0 150 to 420&#xc3;&#x82;&#xc2; MHz if PLL1VCOSEL = 1 VCO output frequency = Fref1_ck x (DIVN1 + (FRACN1 / 213)), with DIVN1 between 8 and 420 FRACN1 can be between 0 and 213- 1 The input frequency Fref1_ck must be between 1 and 16 MHz. To change the FRACN value on-the-fly even if the PLL is enabled, the application must proceed as follows: Set the bit PLL1FRACEN to 0. Write the new fractional value into FRACN1. Set the bit PLL1FRACEN to 1." />
    </Register>
    <Register start="+0x38" size="0" name="RCC_PLL2DIVR" access="Read/Write" reset_value="0x01010280" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="DIVN2" description="multiplication factor for PLL2 VCO Set and reset by software to control the multiplication factor of the VCO. These bits can be written only when the PLL is disabled (PLL2ON = PLL2RDY = 0). ..........: not used ... ... Others: wrong configurations The software must set correctly these bits to insure that the VCO output frequency is between its valid frequency range, that is: 128 to 560&#xc3;&#x82;&#xc2; MHz if PLL2VCOSEL = 0 150 to 420&#xc3;&#x82;&#xc2; MHz if PLL2VCOSEL = 1 VCO output frequency = Fref2_ck x DIVN2, when fractional value 0 has been loaded into FRACN2, with DIVN2 between 8 and 420 The input frequency Fref2_ck must be between 1 and 16MHz.">
        <Enum name="B_0x6" start="0x6" description="wrong configuration" />
        <Enum name="B_0x7" start="0x7" description="DIVN2 = 8" />
        <Enum name="B_0x80" start="0x80" description="DIVN2 = 129 (default after reset)" />
        <Enum name="B_0x1A3" start="0x1A3" description="DIVN2 = 420" />
      </BitField>
      <BitField start="9" size="7" name="DIVP2" description="PLL2 DIVP division factor Set and reset by software to control the frequency of the pll2_p_ck clock. These bits can be written only when the PLL2 is disabled (PLL2ON = PLL2RDY = 0). ...">
        <Enum name="B_0x0" start="0x0" description="pll2_p_ck = vco2_ck" />
        <Enum name="B_0x1" start="0x1" description="pll2_p_ck = vco2_ck / 2 (default after reset)" />
        <Enum name="B_0x2" start="0x2" description="pll2_p_ck = vco2_ck / 3" />
        <Enum name="B_0x3" start="0x3" description="pll2_p_ck = vco2_ck / 4" />
        <Enum name="B_0x7F" start="0x7F" description="pll2_p_ck = vco2_ck / 128" />
      </BitField>
      <BitField start="16" size="7" name="DIVQ2" description="PLL2 DIVQ division factor Set and reset by software to control the frequency of the pll2_q_ck clock. These bits can be written only when the PLL2 is disabled (PLL2ON = PLL2RDY = 0). ...">
        <Enum name="B_0x0" start="0x0" description="pll2_q_ck = vco2_ck" />
        <Enum name="B_0x1" start="0x1" description="pll2_q_ck = vco2_ck / 2 (default after reset)" />
        <Enum name="B_0x2" start="0x2" description="pll2_q_ck = vco2_ck / 3" />
        <Enum name="B_0x3" start="0x3" description="pll2_q_ck = vco2_ck / 4" />
        <Enum name="B_0x7F" start="0x7F" description="pll2_q_ck = vco2_ck / 128" />
      </BitField>
      <BitField start="24" size="7" name="DIVR2" description="PLL2 DIVR division factor Set and reset by software to control the frequency of the pll2_r_ck clock. These bits can be written only when the PLL2 is disabled (PLL2ON = PLL2RDY = 0). ...">
        <Enum name="B_0x0" start="0x0" description="pll2_r_ck = vco2_ck" />
        <Enum name="B_0x1" start="0x1" description="pll2_r_ck = vco2_ck / 2 (default after reset)" />
        <Enum name="B_0x2" start="0x2" description="pll2_r_ck = vco2_ck / 3" />
        <Enum name="B_0x3" start="0x3" description="pll2_r_ck = vco2_ck / 4" />
        <Enum name="B_0x7F" start="0x7F" description="pll2_r_ck = vco2_ck / 128" />
      </BitField>
    </Register>
    <Register start="+0x3C" size="0" name="RCC_PLL2FRACR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="13" name="FRACN2" description="fractional part of the multiplication factor for PLL2 VCO Set and reset by software to control the fractional part of the multiplication factor of the VCO. These bits can be written at any time, allowing dynamic fine-tuning of the PLL2 VCO. The software must set correctly these bits to insure that the VCO output frequency is between its valid frequency range, that is: 128 to 560&#xc3;&#x82;&#xc2; MHz if PLL2VCOSEL = 0 150 to 420&#xc3;&#x82;&#xc2; MHz if PLL2VCOSEL = 1 VCO output frequency = Fref2_ck x (DIVN2 + (FRACN2 / 213)), with DIVN2 between 8 and 420 FRACN2 can be between 0 and 213 - 1 The input frequency Fref2_ck must be between 1 and 16 MHz. In order to change the FRACN value on-the-fly even if the PLL is enabled, the application must proceed as follows: Set the bit PLL2FRACEN to 0. Write the new fractional value into FRACN2. Set the bit PLL2FRACEN to 1." />
    </Register>
    <Register start="+0x40" size="0" name="RCC_PLL3DIVR" access="Read/Write" reset_value="0x01010280" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="DIVN3" description="Multiplication factor for PLL3 VCO Set and reset by software to control the multiplication factor of the VCO. These bits can be written only when the PLL is disabled (PLL3ON = PLL3RDY = 0). ...........: not used ... ... Others: wrong configurations The software must set correctly these bits to insure that the VCO output frequency is between its valid frequency range, that is: 128 to 560&#xc3;&#x82;&#xc2; MHz if PLL3VCOSEL = 0 150 to 420&#xc3;&#x82;&#xc2; MHz if PLL3VCOSEL = 1 VCO output frequency = Fref3_ck x DIVN3, when fractional value 0 has been loaded into FRACN3, with: DIVN3 between 8 and 420 The input frequency Fref3_ck must be between 1 and 16MHz">
        <Enum name="B_0x6" start="0x6" description="wrong configuration" />
        <Enum name="B_0x7" start="0x7" description="DIVN3 = 8" />
        <Enum name="B_0x80" start="0x80" description="DIVN3 = 129 (default after reset)" />
        <Enum name="B_0x1A3" start="0x1A3" description="DIVN3 = 420" />
      </BitField>
      <BitField start="9" size="7" name="DIVP3" description="PLL3 DIVP division factor Set and reset by software to control the frequency of the pll3_p_ck clock. These bits can be written only when the PLL3 is disabled (PLL3ON = PLL3RDY = 0). ...">
        <Enum name="B_0x0" start="0x0" description="pll3_p_ck = vco3_ck" />
        <Enum name="B_0x1" start="0x1" description="pll3_p_ck = vco3_ck / 2 (default after reset)" />
        <Enum name="B_0x2" start="0x2" description="pll3_p_ck = vco3_ck / 3" />
        <Enum name="B_0x3" start="0x3" description="pll3_p_ck = vco3_ck / 4" />
        <Enum name="B_0x7F" start="0x7F" description="pll3_p_ck = vco3_ck / 128" />
      </BitField>
      <BitField start="16" size="7" name="DIVQ3" description="PLL3 DIVQ division factor Set and reset by software to control the frequency of the pll3_q_ck clock. These bits can be written only when the PLL3 is disabled (PLL3ON = PLL3RDY = 0). ...">
        <Enum name="B_0x0" start="0x0" description="pll3_q_ck = vco3_ck" />
        <Enum name="B_0x1" start="0x1" description="pll3_q_ck = vco3_ck / 2 (default after reset)" />
        <Enum name="B_0x2" start="0x2" description="pll3_q_ck = vco3_ck / 3" />
        <Enum name="B_0x3" start="0x3" description="pll3_q_ck = vco3_ck / 4" />
        <Enum name="B_0x7F" start="0x7F" description="pll3_q_ck = vco3_ck / 128" />
      </BitField>
      <BitField start="24" size="7" name="DIVR3" description="PLL3 DIVR division factor Set and reset by software to control the frequency of the pll3_r_ck clock. These bits can be written only when the PLL3 is disabled (PLL3ON = PLL3RDY = 0). ...">
        <Enum name="B_0x0" start="0x0" description="pll3_r_ck = vco3_ck" />
        <Enum name="B_0x1" start="0x1" description="pll3_r_ck = vco3_ck / 2 (default after reset)" />
        <Enum name="B_0x2" start="0x2" description="pll3_r_ck = vco3_ck / 3" />
        <Enum name="B_0x3" start="0x3" description="pll3_r_ck = vco3_ck / 4" />
        <Enum name="B_0x7F" start="0x7F" description="pll3_r_ck = vco3_ck / 128" />
      </BitField>
    </Register>
    <Register start="+0x44" size="0" name="RCC_PLL3FRACR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="13" name="FRACN3" description="fractional part of the multiplication factor for PLL3 VCO Set and reset by software to control the fractional part of the multiplication factor of the VCO. These bits can be written at any time, allowing dynamic fine-tuning of the PLL3 VCO. The software must set correctly these bits to insure that the VCO output frequency is between its valid frequency range, that is: 128 to 560&#xc3;&#x82;&#xc2; MHz if PLL3VCOSEL = 0 150 to 420&#xc3;&#x82;&#xc2; MHz if PLL3VCOSEL = 1 VCO output frequency = Fref3_ck x (DIVN3 + (FRACN3 / 213)), with DIVN3 between 8 and 420 FRACN3 can be between 0 and 213 - 1 The input frequency Fref3_ck must be between 1 and 16 MHz. In order to change the FRACN value on-the-fly even if the PLL is enabled, the application must proceed as follows: Set the bit PLL1FRACEN to 0. Write the new fractional value into FRACN1. Set the bit PLL1FRACEN to 1." />
    </Register>
    <Register start="+0x4C" size="0" name="RCC_CDCCIPR" access="Read/Write" description="RCC CPU domain kernel clock configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FMCSEL" description="FMC kernel clock source selection">
        <Enum name="B_0x0" start="0x0" description="rcc_hclk3 selected as kernel peripheral clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll1_q_ck selected as kernel peripheral clock" />
        <Enum name="B_0x2" start="0x2" description="pll2_r_ck selected as kernel peripheral clock" />
        <Enum name="B_0x3" start="0x3" description="per_ck selected as kernel peripheral clock" />
      </BitField>
      <BitField start="4" size="2" name="OCTOSPISEL" description="OCTOSPI kernel clock source selection">
        <Enum name="B_0x0" start="0x0" description="rcc_hclk3 selected as kernel peripheral clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll1_q_ck selected as kernel peripheral clock" />
        <Enum name="B_0x2" start="0x2" description="pll2_r_ck selected as kernel peripheral clock" />
        <Enum name="B_0x3" start="0x3" description="per_ck selected as kernel peripheral clock" />
      </BitField>
      <BitField start="16" size="1" name="SDMMCSEL" description="SDMMC kernel clock source selection">
        <Enum name="B_0x0" start="0x0" description="pll1_q_ck selected as kernel peripheral clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll2_r_ck selected as kernel peripheral clock" />
      </BitField>
      <BitField start="28" size="2" name="CKPERSEL" description="per_ck clock source selection">
        <Enum name="B_0x0" start="0x0" description="hsi_ker_ck selected as per_ck clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="csi_ker_ck selected as per_ck clock" />
        <Enum name="B_0x2" start="0x2" description="hse_ck selected as per_ck clock" />
        <Enum name="B_0x3" start="0x3" description="reserved, the per_ck clock is disabled" />
      </BitField>
    </Register>
    <Register start="+0x50" size="0" name="RCC_CDCCIP1R" access="Read/Write" description="RCC CPU domain kernel clock configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SAI1SEL" description="SAI1 and DFSDM1 kernel Aclk clock source selection Set and reset by software. If the selected clock is the external clock and this clock is stopped, it isnot be possible to switch to another clock. Refer to for additional information. Note: DFSDM1 clock source selection is done by DFSDM1SEL. others: reserved, the kernel clock is disabled Note: I2S_CKIN is an external clock taken from a pin.">
        <Enum name="B_0x0" start="0x0" description="pll1_q_ck selected as SAI1 and DFSDM1 Aclk kernel clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll2_p_ck selected as SAI1 and DFSDM1 Aclk kernel clock" />
        <Enum name="B_0x2" start="0x2" description="pll3_p_ck selected as SAI1 and DFSDM1 Aclk kernel clock" />
        <Enum name="B_0x3" start="0x3" description="I2S_CKIN selected as SAI1 and DFSDM1 Aclk kernel clock" />
        <Enum name="B_0x4" start="0x4" description="per_ck selected as SAI1 and DFSDM1 Aclk kernel clock" />
      </BitField>
      <BitField start="6" size="3" name="SAI2ASEL" description="SAI2 kernel clock source A selection Set and reset by software. If the selected clock is the external clock and this clock is stopped, it is not be possible to switch to another clock. Refer to for additional information. others: reserved, the kernel clock is disabled Note: I2S_CKIN is an external clock taken from a pin. spdifrx_symb_ck is the symbol clock generated by the SPDIFRX (see ).">
        <Enum name="B_0x0" start="0x0" description="pll1_q_ck selected as SAI2 kernel clock A (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll2_p_ck selected as SAI2 kernel clock A" />
        <Enum name="B_0x2" start="0x2" description="pll3_p_ck selected as SAI2 kernel clock A" />
        <Enum name="B_0x3" start="0x3" description="I2S_CKIN selected as SAI2 kernel clock A" />
        <Enum name="B_0x4" start="0x4" description="per_ck selected as SAI2 kernel clock A" />
        <Enum name="B_0x5" start="0x5" description="spdifrx_symb_ck selected as SAI2 kernel clock A" />
      </BitField>
      <BitField start="9" size="3" name="SAI2BSEL" description="SAI2 kernel clock B source selection Set and reset by software. If the selected clock is the external clock and this clock is stopped, it is not be possible to switch to another clock. Refer to for additional information. others: reserved, the kernel clock is disabled Note: I2S_CKIN is an external clock taken from a pin. spdifrx_symb_ck is the symbol clock generated by the spdifrx (see ).">
        <Enum name="B_0x0" start="0x0" description="pll1_q_ck selected as SAI2 kernel clock B (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll2_p_ck selected as SAI2 kernel clock B" />
        <Enum name="B_0x2" start="0x2" description="pll3_p_ck selected as SAI2 kernel clock B" />
        <Enum name="B_0x3" start="0x3" description="I2S_CKIN selected as SAI2 kernel clock B" />
        <Enum name="B_0x4" start="0x4" description="per_ck selected as SAI2 kernel clock B" />
        <Enum name="B_0x5" start="0x5" description="spdifrx_symb_ck selected as SAI2 kernel clock B" />
      </BitField>
      <BitField start="12" size="3" name="SPI123SEL" description="SPI/I2S1,2 and 3 kernel clock source selection Set and reset by software. If the selected clock is the external clock and this clock is stopped, it is not be possible to switch to another clock. Refer to for additional information. others: reserved, the kernel clock is disabled Note: I2S_CKIN is an external clock taken from a pin.">
        <Enum name="B_0x0" start="0x0" description="pll1_q_ck selected as SPI/I2S1,2 and 3 kernel clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll2_p_ck selected as SPI/I2S1,2 and 3 kernel clock" />
        <Enum name="B_0x2" start="0x2" description="pll3_p_ck selected as SPI/I2S1,2 and 3 kernel clock" />
        <Enum name="B_0x3" start="0x3" description="I2S_CKIN selected as SPI/I2S1,2 and 3 kernel clock" />
        <Enum name="B_0x4" start="0x4" description="per_ck selected as SPI/I2S1,2 and 3 kernel clock" />
      </BitField>
      <BitField start="16" size="3" name="SPI45SEL" description="SPI4 and 5 kernel clock source selection Set and reset by software. others: reserved, the kernel clock is disabled">
        <Enum name="B_0x0" start="0x0" description="rcc_pclk2 clock selected as kernel clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll2_q_ck is selected as kernel clock" />
        <Enum name="B_0x2" start="0x2" description="pll3_q_ck is selected as kernel clock" />
        <Enum name="B_0x3" start="0x3" description="hsi_ker_ck is selected as kernel clock" />
        <Enum name="B_0x4" start="0x4" description="csi_ker_ck is selected as kernel clock" />
        <Enum name="B_0x5" start="0x5" description="hse_ck is selected as kernel clock" />
      </BitField>
      <BitField start="20" size="2" name="SPDIFRXSEL" description="SPDIFRX kernel clock source selection">
        <Enum name="B_0x0" start="0x0" description="pll1_q_ck selected as SPDIFRX kernel clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll2_r_ck selected as SPDIFRX kernel clock" />
        <Enum name="B_0x2" start="0x2" description="pll3_r_ck selected as SPDIFRX kernel clock" />
        <Enum name="B_0x3" start="0x3" description="hsi_ker_ck selected as SPDIFRX kernel clock" />
      </BitField>
      <BitField start="24" size="1" name="DFSDM1SEL" description="DFSDM1 kernel clock Clk source selection Set and reset by software. Note: the DFSDM1 Aclk clock source selection is done by SAI1SEL (see ).">
        <Enum name="B_0x0" start="0x0" description="rcc_pclk2 selected as DFSDM1 Clk kernel clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="sys_ck selected as DFSDM1 Clk kernel clock" />
      </BitField>
      <BitField start="28" size="2" name="FDCANSEL" description="FDCAN kernel clock source selection Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="hse_ck clock selected as FDCAN kernel clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll1_q_ck selected as FDCAN kernel clock" />
        <Enum name="B_0x2" start="0x2" description="pll2_q_ck selected as FDCAN kernel clock" />
        <Enum name="B_0x3" start="0x3" description="reserved, the kernel clock is disabled" />
      </BitField>
      <BitField start="31" size="1" name="SWPMISEL" description="SWPMI kernel clock source selection Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="rcc_pclk1 selected as SWPMI kernel clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="hsi_ker_ck selected as SWPMI kernel clock" />
      </BitField>
    </Register>
    <Register start="+0x54" size="0" name="RCC_CDCCIP2R" access="Read/Write" description="RCC CPU domain kernel clock configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="USART234578SEL" description="USART2/3, UART4,5, 7 and 8 (APB1) kernel clock source selection Set and reset by software. others: reserved, the kernel clock is disabled">
        <Enum name="B_0x0" start="0x0" description="rcc_pclk1 selected as kernel clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll2_q_ck selected as kernel clock" />
        <Enum name="B_0x2" start="0x2" description="pll3_q_ck selected as kernel clock" />
        <Enum name="B_0x3" start="0x3" description="hsi_ker_ck selected as kernel clock" />
        <Enum name="B_0x4" start="0x4" description="csi_ker_ck selected as kernel clock" />
        <Enum name="B_0x5" start="0x5" description="lse_ck selected as kernel clock" />
      </BitField>
      <BitField start="3" size="3" name="USART16910SEL" description="USART1, 6, 9 and 10 kernel clock source selection Set and reset by software. others: reserved, the kernel clock is disabled">
        <Enum name="B_0x0" start="0x0" description="rcc_pclk2 selected as kernel clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll2_q_ck selected as kernel clock" />
        <Enum name="B_0x2" start="0x2" description="pll3_q_ck selected as kernel clock" />
        <Enum name="B_0x3" start="0x3" description="hsi_ker_ck selected as kernel clock" />
        <Enum name="B_0x4" start="0x4" description="csi_ker_ck selected as kernel clock" />
        <Enum name="B_0x5" start="0x5" description="lse_ck selected as kernel clock" />
      </BitField>
      <BitField start="8" size="2" name="RNGSEL" description="RNG kernel clock source selection Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="hsi48_ck selected as kernel clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll1_q_ck selected as kernel clock" />
        <Enum name="B_0x2" start="0x2" description="lse_ck selected as kernel clock" />
        <Enum name="B_0x3" start="0x3" description="lsi_ck selected as kernel clock" />
      </BitField>
      <BitField start="12" size="2" name="I2C123SEL" description="I2C1,2,3 kernel clock source selection Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="rcc_pclk1 selected as kernel clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll3_r_ck selected as kernel clock" />
        <Enum name="B_0x2" start="0x2" description="hsi_ker_ck selected as kernel clock" />
        <Enum name="B_0x3" start="0x3" description="csi_ker_ck selected as kernel clock" />
      </BitField>
      <BitField start="20" size="2" name="USBSEL" description="USBOTG 1 and 2 kernel clock source selection Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="Disable the kernel clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll1_q_ck selected as kernel clock" />
        <Enum name="B_0x2" start="0x2" description="pll3_q_ck selected as kernel clock" />
        <Enum name="B_0x3" start="0x3" description="hsi48_ck selected as kernel clock" />
      </BitField>
      <BitField start="22" size="2" name="CECSEL" description="HDMI-CEC kernel clock source selection Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="lse_ck selected as kernel clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="lsi_ck selected as kernel clock" />
        <Enum name="B_0x2" start="0x2" description="csi_ker_ck divided by 122 selected as kernel clock" />
        <Enum name="B_0x3" start="0x3" description="reserved, the kernel clock is disabled" />
      </BitField>
      <BitField start="28" size="3" name="LPTIM1SEL" description="LPTIM1 kernel clock source selection Set and reset by software. others: reserved, the kernel clock is disabled">
        <Enum name="B_0x0" start="0x0" description="rcc_pclk1 selected as kernel peripheral clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll2_p_ck selected as kernel peripheral clock" />
        <Enum name="B_0x2" start="0x2" description="pll3_r_ck selected as kernel peripheral clock" />
        <Enum name="B_0x3" start="0x3" description="lse_ck selected as kernel peripheral clock" />
        <Enum name="B_0x4" start="0x4" description="lsi_ck selected as kernel peripheral clock" />
        <Enum name="B_0x5" start="0x5" description="per_ck selected as kernel peripheral clock" />
      </BitField>
    </Register>
    <Register start="+0x58" size="0" name="RCC_SRDCCIPR" access="Read/Write" description="RCC SmartRun domain kernel clock configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LPUART1SEL" description="LPUART1 kernel clock source selection Set and reset by software. others: reserved, the kernel clock is disabled">
        <Enum name="B_0x0" start="0x0" description="rcc_pclk4 selected as kernel peripheral clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll2_q_ck selected as kernel peripheral clock" />
        <Enum name="B_0x2" start="0x2" description="pll3_q_ck selected as kernel peripheral clock" />
        <Enum name="B_0x3" start="0x3" description="hsi_ker_ck selected as kernel peripheral clock" />
        <Enum name="B_0x4" start="0x4" description="csi_ker_ck selected as kernel peripheral clock" />
        <Enum name="B_0x5" start="0x5" description="lse_ck selected as kernel peripheral clock" />
      </BitField>
      <BitField start="8" size="2" name="I2C4SEL" description="I2C4 kernel clock source selection Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="rcc_pclk4 selected as kernel peripheral clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll3_r_ck selected as kernel peripheral clock" />
        <Enum name="B_0x2" start="0x2" description="hsi_ker_ck selected as kernel peripheral clock" />
        <Enum name="B_0x3" start="0x3" description="csi_ker_ck selected as kernel peripheral clock" />
      </BitField>
      <BitField start="10" size="3" name="LPTIM2SEL" description="LPTIM2 kernel clock source selection Set and reset by software. others: reserved, the kernel clock is disabled">
        <Enum name="B_0x0" start="0x0" description="rcc_pclk4 selected as kernel peripheral clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll2_p_ck selected as kernel peripheral clock" />
        <Enum name="B_0x2" start="0x2" description="pll3_r_ck selected as kernel peripheral clock" />
        <Enum name="B_0x3" start="0x3" description="lse_ck selected as kernel peripheral clock" />
        <Enum name="B_0x4" start="0x4" description="lsi_ck selected as kernel peripheral clock" />
        <Enum name="B_0x5" start="0x5" description="per_ck selected as kernel peripheral clock" />
      </BitField>
      <BitField start="13" size="3" name="LPTIM3SEL" description="LPTIM3 kernel clock source selection Set and reset by software. others: reserved, the kernel clock is disabled">
        <Enum name="B_0x0" start="0x0" description="rcc_pclk4 selected as kernel peripheral clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll2_p_ck selected as kernel peripheral clock" />
        <Enum name="B_0x2" start="0x2" description="pll3_r_ck selected as kernel peripheral clock" />
        <Enum name="B_0x3" start="0x3" description="lse_ck selected as kernel peripheral clock" />
        <Enum name="B_0x4" start="0x4" description="lsi_ck selected as kernel peripheral clock" />
        <Enum name="B_0x5" start="0x5" description="per_ck selected as kernel peripheral clock" />
      </BitField>
      <BitField start="16" size="2" name="ADCSEL" description="SAR ADC kernel clock source selection Set and reset by software. others: reserved, the kernel clock is disabled">
        <Enum name="B_0x0" start="0x0" description="pll2_p_ck selected as kernel peripheral clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll3_r_ck selected as kernel peripheral clock" />
        <Enum name="B_0x2" start="0x2" description="per_ck selected as kernel peripheral clock" />
      </BitField>
      <BitField start="27" size="1" name="DFSDM2SEL" description="DFSDM2 kernel Clk clock source selection Set and reset by software. Note: The DFSDM2 Aclk clock source selection is done by SPI6SEL (see and ).">
        <Enum name="B_0x0" start="0x0" description="rcc_pclk4 selected as DFSDM2 Clk kernel clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="sys_ck selected as DFSDM2 Clk kernel clock" />
      </BitField>
      <BitField start="28" size="3" name="SPI6SEL" description="SPI6 kernel clock source selection Set and reset by software. others: reserved, the kernel clock is disabled">
        <Enum name="B_0x0" start="0x0" description="rcc_pclk4 selected as kernel peripheral clock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="pll2_q_ck selected as kernel peripheral clock" />
        <Enum name="B_0x2" start="0x2" description="pll3_q_ck selected as kernel peripheral clock" />
        <Enum name="B_0x3" start="0x3" description="hsi_ker_ck selected as kernel peripheral clock" />
        <Enum name="B_0x4" start="0x4" description="csi_ker_ck selected as kernel peripheral clock" />
        <Enum name="B_0x5" start="0x5" description="hse_ck selected as kernel peripheral clock" />
        <Enum name="B_0x6" start="0x6" description="I2S_CKIN selected as kernel peripheral clock" />
      </BitField>
    </Register>
    <Register start="+0x60" size="0" name="RCC_CIER" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSIRDYIE" description="LSI ready interrupt enable Set and reset by software to enable/disable interrupt caused by the LSI oscillator stabilization.">
        <Enum name="B_0x0" start="0x0" description="LSI ready interrupt disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="LSI ready interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="LSERDYIE" description="LSE ready interrupt enable Set and reset by software to enable/disable interrupt caused by the LSE oscillator stabilization.">
        <Enum name="B_0x0" start="0x0" description="LSE ready interrupt disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="LSE ready interrupt enabled" />
      </BitField>
      <BitField start="2" size="1" name="HSIRDYIE" description="HSI ready interrupt enable Set and reset by software to enable/disable interrupt caused by the HSI oscillator stabilization.">
        <Enum name="B_0x0" start="0x0" description="HSI ready interrupt disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="HSI ready interrupt enabled" />
      </BitField>
      <BitField start="3" size="1" name="HSERDYIE" description="HSE ready interrupt enable Set and reset by software to enable/disable interrupt caused by the HSE oscillator stabilization.">
        <Enum name="B_0x0" start="0x0" description="HSE ready interrupt disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="HSE ready interrupt enabled" />
      </BitField>
      <BitField start="4" size="1" name="CSIRDYIE" description="CSI ready interrupt enable Set and reset by software to enable/disable interrupt caused by the CSI oscillator stabilization.">
        <Enum name="B_0x0" start="0x0" description="CSI ready interrupt disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="CSI ready interrupt enabled" />
      </BitField>
      <BitField start="5" size="1" name="HSI48RDYIE" description="HSI48 ready interrupt enable Set and reset by software to enable/disable interrupt caused by the HSI48 oscillator stabilization.">
        <Enum name="B_0x0" start="0x0" description="HSI48 ready interrupt disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="HSI48 ready interrupt enabled" />
      </BitField>
      <BitField start="6" size="1" name="PLL1RDYIE" description="PLL1 ready interrupt enable Set and reset by software to enable/disable interrupt caused by PLL1 lock.">
        <Enum name="B_0x0" start="0x0" description="PLL1 lock interrupt disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="PLL1 lock interrupt enabled" />
      </BitField>
      <BitField start="7" size="1" name="PLL2RDYIE" description="PLL2 ready interrupt enable Set and reset by software to enable/disable interrupt caused by PLL2 lock.">
        <Enum name="B_0x0" start="0x0" description="PLL2 lock interrupt disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="PLL2 lock interrupt enabled" />
      </BitField>
      <BitField start="8" size="1" name="PLL3RDYIE" description="PLL3 ready interrupt enable Set and reset by software to enable/disable interrupt caused by PLL3 lock.">
        <Enum name="B_0x0" start="0x0" description="PLL3 lock interrupt disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="PLL3 lock interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="LSECSSIE" description="LSE clock security system interrupt enable Set and reset by software to enable/disable interrupt caused by the clock security system (CSS) on external 32 kHz oscillator.">
        <Enum name="B_0x0" start="0x0" description="LSE CSS interrupt disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="LSE CSS interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x64" size="0" name="RCC_CIFR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSIRDYF" description="LSI ready interrupt flag Reset by software by writing LSIRDYC bit. Set by hardware when the LSI clock becomes stable and LSIRDYIE is set.">
        <Enum name="B_0x0" start="0x0" description="no clock ready interrupt caused by the LSI (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="clock ready interrupt caused by the LSI" />
      </BitField>
      <BitField start="1" size="1" name="LSERDYF" description="LSE ready interrupt flag Reset by software by writing LSERDYC bit. Set by hardware when the LSE clock becomes stable and LSERDYIE is set.">
        <Enum name="B_0x0" start="0x0" description="no clock ready interrupt caused by the LSE (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="clock ready interrupt caused by the LSE" />
      </BitField>
      <BitField start="2" size="1" name="HSIRDYF" description="HSI ready interrupt flag Reset by software by writing HSIRDYC bit. Set by hardware when the HSI clock becomes stable and HSIRDYIE is set.">
        <Enum name="B_0x0" start="0x0" description="no clock ready interrupt caused by the HSI (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="clock ready interrupt caused by the HSI" />
      </BitField>
      <BitField start="3" size="1" name="HSERDYF" description="HSE ready interrupt flag Reset by software by writing HSERDYC bit. Set by hardware when the HSE clock becomes stable and HSERDYIE is set.">
        <Enum name="B_0x0" start="0x0" description="no clock ready interrupt caused by the HSE (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="clock ready interrupt caused by the HSE" />
      </BitField>
      <BitField start="4" size="1" name="CSIRDYF" description="CSI ready interrupt flag Reset by software by writing CSIRDYC bit. Set by hardware when the CSI clock becomes stable and CSIRDYIE is set.">
        <Enum name="B_0x0" start="0x0" description="no clock ready interrupt caused by the CSI (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="clock ready interrupt caused by the CSI" />
      </BitField>
      <BitField start="5" size="1" name="HSI48RDYF" description="HSI48 ready interrupt flag Reset by software by writing HSI48RDYC bit. Set by hardware when the HSI48 clock becomes stable and HSI48RDYIE is set.">
        <Enum name="B_0x0" start="0x0" description="no clock ready interrupt caused by the HSI48 oscillator (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="clock ready interrupt caused by the HSI48 oscillator" />
      </BitField>
      <BitField start="6" size="1" name="PLL1RDYF" description="PLL1 ready interrupt flag Reset by software by writing PLL1RDYC bit. Set by hardware when the PLL1 locks and PLL1RDYIE is set.">
        <Enum name="B_0x0" start="0x0" description="no clock ready interrupt caused by PLL1 lock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="clock ready interrupt caused by PLL1 lock" />
      </BitField>
      <BitField start="7" size="1" name="PLL2RDYF" description="PLL2 ready interrupt flag Reset by software by writing PLL2RDYC bit. Set by hardware when the PLL2 locks and PLL2RDYIE is set.">
        <Enum name="B_0x0" start="0x0" description="no clock ready interrupt caused by PLL2 lock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="clock ready interrupt caused by PLL2 lock" />
      </BitField>
      <BitField start="8" size="1" name="PLL3RDYF" description="PLL3 ready interrupt flag Reset by software by writing PLL3RDYC bit. Set by hardware when the PLL3 locks and PLL3RDYIE is set.">
        <Enum name="B_0x0" start="0x0" description="no clock ready interrupt caused by PLL3 lock (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="clock ready interrupt caused by PLL3 lock" />
      </BitField>
      <BitField start="9" size="1" name="LSECSSF" description="LSE clock security system interrupt flag Reset by software by writing LSECSSC bit. Set by hardware when a failure is detected on the external 32 kHz oscillator and LSECSSIE is set.">
        <Enum name="B_0x0" start="0x0" description="no failure detected on the external 32 kHz oscillator (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="failure detected on the external 32 kHz oscillator" />
      </BitField>
      <BitField start="10" size="1" name="HSECSSF" description="HSE clock security system interrupt flag Reset by software by writing HSECSSC bit. Set by hardware in case of HSE clock failure.">
        <Enum name="B_0x0" start="0x0" description="no clock security interrupt caused by HSE clock failure (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="clock security interrupt caused by HSE clock failure" />
      </BitField>
    </Register>
    <Register start="+0x68" size="0" name="RCC_CICR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSIRDYC" description="LSI ready interrupt clear Set by software to clear LSIRDYF. Reset by hardware when clear done.">
        <Enum name="B_0x0" start="0x0" description="LSIRDYF no effect (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="LSIRDYF cleared" />
      </BitField>
      <BitField start="1" size="1" name="LSERDYC" description="LSE ready interrupt clear Set by software to clear LSERDYF. Reset by hardware when clear done.">
        <Enum name="B_0x0" start="0x0" description="LSERDYF no effect (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="LSERDYF cleared" />
      </BitField>
      <BitField start="2" size="1" name="HSIRDYC" description="HSI ready interrupt clear Set by software to clear HSIRDYF. Reset by hardware when clear done.">
        <Enum name="B_0x0" start="0x0" description="HSIRDYF no effect (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="HSIRDYF cleared" />
      </BitField>
      <BitField start="3" size="1" name="HSERDYC" description="HSE ready interrupt clear Set by software to clear HSERDYF. Reset by hardware when clear done.">
        <Enum name="B_0x0" start="0x0" description="HSERDYF no effect (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="HSERDYF cleared" />
      </BitField>
      <BitField start="4" size="1" name="CSIRDYC" description="CSI ready interrupt clear Set by software to clear CSIRDYF. Reset by hardware when clear done.">
        <Enum name="B_0x0" start="0x0" description="CSIRDYF no effect (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="CSIRDYF cleared" />
      </BitField>
      <BitField start="5" size="1" name="HSI48RDYC" description="HSI48 ready interrupt clear Set by software to clear HSI48RDYF. Reset by hardware when clear done.">
        <Enum name="B_0x0" start="0x0" description="HSI48RDYF no effect (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="HSI48RDYF cleared" />
      </BitField>
      <BitField start="6" size="1" name="PLL1RDYC" description="PLL1 ready interrupt clear Set by software to clear PLL1RDYF. Reset by hardware when clear done.">
        <Enum name="B_0x0" start="0x0" description="PLL1RDYF no effect (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="PLL1RDYF cleared" />
      </BitField>
      <BitField start="7" size="1" name="PLL2RDYC" description="PLL2 ready interrupt clear Set by software to clear PLL2RDYF. Reset by hardware when clear done.">
        <Enum name="B_0x0" start="0x0" description="PLL2RDYF no effect (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="PLL2RDYF cleared" />
      </BitField>
      <BitField start="8" size="1" name="PLL3RDYC" description="PLL3 ready interrupt clear Set by software to clear PLL3RDYF. Reset by hardware when clear done.">
        <Enum name="B_0x0" start="0x0" description="PLL3RDYF no effect (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="PLL3RDYF cleared" />
      </BitField>
      <BitField start="9" size="1" name="LSECSSC" description="LSE clock security system interrupt clear Set by software to clear LSECSSF. Reset by hardware when clear done.">
        <Enum name="B_0x0" start="0x0" description="LSECSSF no effect (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="LSECSSF cleared" />
      </BitField>
      <BitField start="10" size="1" name="HSECSSC" description="HSE clock security system interrupt clear Set by software to clear HSECSSF. Reset by hardware when clear done.">
        <Enum name="B_0x0" start="0x0" description="HSECSSF no effect (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="HSECSSF cleared" />
      </BitField>
    </Register>
    <Register start="+0x70" size="0" name="RCC_BDCR" access="Read/Write" description="RCC Backup domain control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSEON" description="LSE oscillator enabled Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="LSE oscillator OFF (default after Backup domain reset)" />
        <Enum name="B_0x1" start="0x1" description="LSE oscillator ON" />
      </BitField>
      <BitField start="1" size="1" name="LSERDY" description="LSE oscillator ready Set and reset by hardware to indicate when the LSE is stable. This bit needs 6 cycles of lse_ck clock to fall down after LSEON has been set to 0.">
        <Enum name="B_0x0" start="0x0" description="LSE oscillator not ready (default after Backup domain reset)" />
        <Enum name="B_0x1" start="0x1" description="LSE oscillator ready" />
      </BitField>
      <BitField start="2" size="1" name="LSEBYP" description="LSE oscillator bypass Set and reset by software to bypass oscillator in debug mode. This bit must not be written when the LSE is enabled (by LSEON) or ready (LSERDY = 1)">
        <Enum name="B_0x0" start="0x0" description="LSE oscillator not bypassed (default after Backup domain reset)" />
        <Enum name="B_0x1" start="0x1" description="LSE oscillator bypassed" />
      </BitField>
      <BitField start="3" size="2" name="LSEDRV" description="LSE oscillator driving capability Set by software to select the driving capability of the LSE oscillator.">
        <Enum name="B_0x0" start="0x0" description="lowest drive (default after Backup domain reset)" />
        <Enum name="B_0x1" start="0x1" description="medium-low drive" />
        <Enum name="B_0x2" start="0x2" description="medium-high drive" />
        <Enum name="B_0x3" start="0x3" description="highest drive" />
      </BitField>
      <BitField start="5" size="1" name="LSECSSON" description="LSE clock security system enable Set by software to enable the clock security system on 32 kHz oscillator. LSECSSON must be enabled after LSE is enabled (LSEON enabled) and ready (LSERDY set by hardware) and after RTCSEL is selected. Once enabled, this bit cannot be disabled, except after a LSE failure detection (LSECSSD = 1). In that case the software must disable LSECSSON.">
        <Enum name="B_0x0" start="0x0" description="CSS on 32 kHz oscillator OFF (default after Backup domain reset)" />
        <Enum name="B_0x1" start="0x1" description="CSS on 32 kHz oscillator ON" />
      </BitField>
      <BitField start="6" size="1" name="LSECSSD" description="LSE clock security system failure detection Set by hardware to indicate when a failure has been detected by the clock security system on the external 32 kHz oscillator.">
        <Enum name="B_0x0" start="0x0" description="no failure detected on 32 kHz oscillator (default after Backup domain reset)" />
        <Enum name="B_0x1" start="0x1" description="failure detected on 32 kHz oscillator" />
      </BitField>
      <BitField start="7" size="1" name="LSEEXT" description="low-speed external clock type in Bypass mode Set and reset by software to select the external clock type (analog or digital). The external clock must be enabled with the LSEON bit, to be used by the device. The LSEEXT bit can be written only if the LSE oscillator is disabled.">
        <Enum name="B_0x0" start="0x0" description="LSE in analog mode (default after Backup domain reset)" />
        <Enum name="B_0x1" start="0x1" description="LSE in digital mode (do not use if RTC is active)." />
      </BitField>
      <BitField start="8" size="2" name="RTCSEL" description="RTC clock source selection Set by software to select the clock source for the RTC. These bits can be written only one time (except in case of failure detection on LSE). These bits must be written before LSECSSON is enabled. The VSWRST bit can be used to reset them, then it can be written one time again. If HSE is selected as RTC clock, this clock is lost when the system is in Stop mode or in case of a pin reset (NRST).">
        <Enum name="B_0x0" start="0x0" description="no clock (default after Backup domain reset)" />
        <Enum name="B_0x1" start="0x1" description="LSE selected as RTC clock" />
        <Enum name="B_0x2" start="0x2" description="LSI selected as RTC clock" />
        <Enum name="B_0x3" start="0x3" description="HSE divided by RTCPRE value selected as RTC clock" />
      </BitField>
      <BitField start="15" size="1" name="RTCEN" description="RTC clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="rtc_ck disabled (default after Backup domain reset)" />
        <Enum name="B_0x1" start="0x1" description="rtc_ck enabled" />
      </BitField>
      <BitField start="16" size="1" name="VSWRST" description="VSwitch domain software reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="reset not activated (default after Backup domain reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the entire VSW domain" />
      </BitField>
    </Register>
    <Register start="+0x74" size="0" name="RCC_CSR" access="Read/Write" description="RCC clock control and status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSION" description="LSI oscillator enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="LSI is OFF (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="LSI is ON" />
      </BitField>
      <BitField start="1" size="1" name="LSIRDY" description="LSI oscillator ready Set and reset by hardware to indicate when the low-speed internal RC oscillator is stable. This bit needs 3 cycles of lsi_ck clock to fall down after LSION has been set to 0. This bit can be set even when LSION is not enabled if there is a request for LSI clock by the clock security system on LSE or by the low-speed watchdog or by the RTC.">
        <Enum name="B_0x0" start="0x0" description="LSI clock is not ready (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="LSI clock is ready" />
      </BitField>
    </Register>
    <Register start="+0x7C" size="0" name="RCC_AHB3RSTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MDMARST" description="MDMA block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset MDMA block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets MDMA block" />
      </BitField>
      <BitField start="4" size="1" name="DMA2DRST" description="DMA2D block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset DMA2D block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets DMA2D block" />
      </BitField>
      <BitField start="5" size="1" name="JPGDECRST" description="JPGDEC block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset JPGDEC block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets JPGDEC block" />
      </BitField>
      <BitField start="12" size="1" name="FMCRST" description="FMC block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset FMC block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets FMC block" />
      </BitField>
      <BitField start="14" size="1" name="OCTOSPI1RST" description="OCTOSPI1 and OCTOSPI1 delay blocks reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset OCTOSPI1 and OCTOSPI1 delay blocks (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets OCTOSPI1 and OCTOSPI1 delay blocks" />
      </BitField>
      <BitField start="16" size="1" name="SDMMC1RST" description="SDMMC1 and SDMMC1 delay blocks reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset SDMMC1 and SDMMC1 delay blocks (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets SDMMC1 and SDMMC1 delay blocks" />
      </BitField>
      <BitField start="19" size="1" name="OCTOSPI2RST" description="OCTOSPI2 and OCTOSPI2 delay block reset Set and reset by software">
        <Enum name="B_0x0" start="0x0" description="does not reset the OCTOSPI2 and OCTOSPI2 delay block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the OCTOSPI2 and OCTOSPI2 delay block" />
      </BitField>
      <BitField start="21" size="1" name="OCTOSPIMRST" description="OCTOSPIM reset Set and reset by software">
        <Enum name="B_0x0" start="0x0" description="does not reset the OCTOSPIM (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the OCTOSPIM" />
      </BitField>
      <BitField start="22" size="1" name="OTFD1RST" description="OTFD1 reset Set and reset by software Take care that resetting the OTFD means loosing the decryption key loaded during secure boot.">
        <Enum name="B_0x0" start="0x0" description="does not reset the OTFD1 (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the OTFD1" />
      </BitField>
      <BitField start="23" size="1" name="OTFD2RST" description="OTFD2 reset Set and reset by software Take care that resetting the OTFD means loosing the decryption key loaded during secure boot.">
        <Enum name="B_0x0" start="0x0" description="does not reset the OTFD2 (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the OTFD2" />
      </BitField>
      <BitField start="24" size="1" name="GFXMMURST" description="GFXMMU reset Set and reset by software">
        <Enum name="B_0x0" start="0x0" description="does not reset the GFXMMU (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the GFXMMU" />
      </BitField>
    </Register>
    <Register start="+0x80" size="0" name="RCC_AHB1RSTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1RST" description="DMA1 and DMAMUX1 blocks reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset DMA1 and DMAMUX1 blocks (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets DMA1 and DMAMUX1 blocks" />
      </BitField>
      <BitField start="1" size="1" name="DMA2RST" description="DMA2 and DMAMUX2 blocks reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset DMA2 and DMAMUX2 blocks (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets DMA2 and DMAMUX2 blocks" />
      </BitField>
      <BitField start="5" size="1" name="ADC12RST" description="ADC1 and 2 blocks reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset ADC1 and 2 blocks (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets ADC1 and 2 blocks" />
      </BitField>
      <BitField start="9" size="1" name="CRCRST" description="CRC block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset CRC block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets CRC block" />
      </BitField>
      <BitField start="25" size="1" name="USB1OTGRST" description="USB1OTG block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset USB1OTG block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets USB1OTG block" />
      </BitField>
    </Register>
    <Register start="+0x84" size="0" name="RCC_AHB2RSTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DCMI_PSSIRST" description="digital camera interface block reset (DCMI or PSSI depending which IP is active) Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the DCMI/PSSI block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the DCMI/PSSI block" />
      </BitField>
      <BitField start="2" size="1" name="HSEMRST" description="HSEM block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset HSEM block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets HSEM block" />
      </BitField>
      <BitField start="4" size="1" name="CRYPTRST" description="cryptography block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset cryptography block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets cryptography block" />
      </BitField>
      <BitField start="5" size="1" name="HASHRST" description="hash block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset hash block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets hash block" />
      </BitField>
      <BitField start="6" size="1" name="RNGRST" description="random number generator block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset RNG block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets RNG block" />
      </BitField>
      <BitField start="9" size="1" name="SDMMC2RST" description="SDMMC2 and SDMMC2 delay blocks reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset SDMMC2 and SDMMC2 delay blocks (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets SDMMC2 and SDMMC2 delay blocks" />
      </BitField>
      <BitField start="11" size="1" name="BDMA1RST" description="BDMA1 reset (DFSDM dedicated DMA) Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset DMA block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets DMA block" />
      </BitField>
    </Register>
    <Register start="+0x88" size="0" name="RCC_AHB4RSTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GPIOARST" description="GPIOA block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the GPIOA block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the GPIOA block" />
      </BitField>
      <BitField start="1" size="1" name="GPIOBRST" description="GPIOB block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the GPIOB block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the GPIOB block" />
      </BitField>
      <BitField start="2" size="1" name="GPIOCRST" description="GPIOC block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the GPIOC block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the GPIOC block" />
      </BitField>
      <BitField start="3" size="1" name="GPIODRST" description="GPIOD block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the GPIOD block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the GPIOD block" />
      </BitField>
      <BitField start="4" size="1" name="GPIOERST" description="GPIOE block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the GPIOE block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the GPIOE block" />
      </BitField>
      <BitField start="5" size="1" name="GPIOFRST" description="GPIOF block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the GPIOF block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the GPIOF block" />
      </BitField>
      <BitField start="6" size="1" name="GPIOGRST" description="GPIOG block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the GPIOG block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the GPIOG block" />
      </BitField>
      <BitField start="7" size="1" name="GPIOHRST" description="GPIOH block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the GPIOH block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the GPIOH block" />
      </BitField>
      <BitField start="8" size="1" name="GPIOIRST" description="GPIOI block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the GPIOI block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the GPIOI block" />
      </BitField>
      <BitField start="9" size="1" name="GPIOJRST" description="GPIOJ block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the GPIOJ block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the GPIOJ block" />
      </BitField>
      <BitField start="10" size="1" name="GPIOKRST" description="GPIOK block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the GPIOK block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the GPIOK block" />
      </BitField>
      <BitField start="21" size="1" name="BDMA2RST" description="SmartRun domain DMA and DMAMUX blocks reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the DMA and DMAMUX blocks (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the DMA and DMAMUX blocks" />
      </BitField>
    </Register>
    <Register start="+0x8C" size="0" name="RCC_APB3RSTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="LTDCRST" description="LTDC block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the LTDC block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the LTDC block" />
      </BitField>
    </Register>
    <Register start="+0x90" size="0" name="RCC_APB1LRSTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM2RST" description="TIM2 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the TIM2 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the TIM2 block" />
      </BitField>
      <BitField start="1" size="1" name="TIM3RST" description="TIM3 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the TIM3 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the TIM3 block" />
      </BitField>
      <BitField start="2" size="1" name="TIM4RST" description="TIM4 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the TIM4 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the TIM4 block" />
      </BitField>
      <BitField start="3" size="1" name="TIM5RST" description="TIM5 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the TIM5 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the TIM5 block" />
      </BitField>
      <BitField start="4" size="1" name="TIM6RST" description="TIM6 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the TIM6 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the TIM6 block" />
      </BitField>
      <BitField start="5" size="1" name="TIM7RST" description="TIM7 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the TIM7 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the TIM7 block" />
      </BitField>
      <BitField start="6" size="1" name="TIM12RST" description="TIM12 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the TIM12 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the TIM12 block" />
      </BitField>
      <BitField start="7" size="1" name="TIM13RST" description="TIM13 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the TIM13 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the TIM13 block" />
      </BitField>
      <BitField start="8" size="1" name="TIM14RST" description="TIM14 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the TIM14 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the TIM14 block" />
      </BitField>
      <BitField start="9" size="1" name="LPTIM1RST" description="LPTIM1 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the LPTIM1 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the LPTIM1 block" />
      </BitField>
      <BitField start="14" size="1" name="SPI2RST" description="SPI2 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the SPI2 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the SPI2 block" />
      </BitField>
      <BitField start="15" size="1" name="SPI3RST" description="SPI3 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the SPI3 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the SPI3 block" />
      </BitField>
      <BitField start="16" size="1" name="SPDIFRXRST" description="SPDIFRX block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the SPDIFRX block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the SPDIFRX block" />
      </BitField>
      <BitField start="17" size="1" name="USART2RST" description="USART2 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the USART2 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the USART2 block" />
      </BitField>
      <BitField start="18" size="1" name="USART3RST" description="USART3 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the USART3 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the USART3 block" />
      </BitField>
      <BitField start="19" size="1" name="UART4RST" description="UART4 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the UART4 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the UART4 block" />
      </BitField>
      <BitField start="20" size="1" name="UART5RST" description="UART5 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the UART5 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the UART5 block" />
      </BitField>
      <BitField start="21" size="1" name="I2C1RST" description="I2C1 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the I2C1 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the I2C1 block" />
      </BitField>
      <BitField start="22" size="1" name="I2C2RST" description="I2C2 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the I2C2 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the I2C2 block" />
      </BitField>
      <BitField start="23" size="1" name="I2C3RST" description="I2C3 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the I2C3 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the I2C3 block" />
      </BitField>
      <BitField start="27" size="1" name="CECRST" description="HDMI-CEC block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the HDMI-CEC block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the HDMI-CEC block" />
      </BitField>
      <BitField start="29" size="1" name="DAC1RST" description="DAC1 (containing two converters) reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the DAC1 (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the DAC1" />
      </BitField>
      <BitField start="30" size="1" name="UART7RST" description="UART7 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the UART7 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the UART7 block" />
      </BitField>
      <BitField start="31" size="1" name="UART8RST" description="UART8 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the UART8 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the UART8 block" />
      </BitField>
    </Register>
    <Register start="+0x94" size="0" name="RCC_APB1HRSTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="CRSRST" description="clock recovery system reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset CRS (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets CRS" />
      </BitField>
      <BitField start="2" size="1" name="SWPMIRST" description="SWPMI block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the SWPMI block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the SWPMI block" />
      </BitField>
      <BitField start="4" size="1" name="OPAMPRST" description="OPAMP block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the OPAMP block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the OPAMP block" />
      </BitField>
      <BitField start="5" size="1" name="MDIOSRST" description="MDIOS block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the MDIOS block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the MDIOS block" />
      </BitField>
      <BitField start="8" size="1" name="FDCANRST" description="FDCAN block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the FDCAN block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the FDCAN block" />
      </BitField>
    </Register>
    <Register start="+0x98" size="0" name="RCC_APB2RSTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM1RST" description="TIM1 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the TIM1 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the TIM1 block" />
      </BitField>
      <BitField start="1" size="1" name="TIM8RST" description="TIM8 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the TIM8 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the TIM8 block" />
      </BitField>
      <BitField start="4" size="1" name="USART1RST" description="USART1 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the USART1 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the USART1 block" />
      </BitField>
      <BitField start="5" size="1" name="USART6RST" description="USART6 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the USART6 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the USART6 block" />
      </BitField>
      <BitField start="6" size="1" name="UART9RST" description="UART9 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the UART9 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the UART9 block" />
      </BitField>
      <BitField start="7" size="1" name="USART10RST" description="USART10 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the USART10 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the USART10 block" />
      </BitField>
      <BitField start="12" size="1" name="SPI1RST" description="SPI1 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the SPI1 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the SPI1 block" />
      </BitField>
      <BitField start="13" size="1" name="SPI4RST" description="SPI4 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the SPI4 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the SPI4 block" />
      </BitField>
      <BitField start="16" size="1" name="TIM15RST" description="TIM15 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the TIM15 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the TIM15 block" />
      </BitField>
      <BitField start="17" size="1" name="TIM16RST" description="TIM16 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the TIM16 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the TIM16 block" />
      </BitField>
      <BitField start="18" size="1" name="TIM17RST" description="TIM17 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the TIM17 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the TIM17 block" />
      </BitField>
      <BitField start="20" size="1" name="SPI5RST" description="SPI5 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the SPI5 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the SPI5 block" />
      </BitField>
      <BitField start="22" size="1" name="SAI1RST" description="SAI1 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the SAI1 (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the SAI1" />
      </BitField>
      <BitField start="23" size="1" name="SAI2RST" description="SAI2 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the SAI2 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the SAI2 block" />
      </BitField>
      <BitField start="30" size="1" name="DFSDM1RST" description="DFSDM1 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset DFSDM1 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets DFSDM1 block" />
      </BitField>
    </Register>
    <Register start="+0x9C" size="0" name="RCC_APB4RSTR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SYSCFGRST" description="SYSCFG block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the SYSCFG block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the SYSCFG block" />
      </BitField>
      <BitField start="3" size="1" name="LPUART1RST" description="LPUART1 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the LPUART1 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the LPUART1 block" />
      </BitField>
      <BitField start="5" size="1" name="SPI6RST" description="SPI6 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the SPI6 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the SPI6 block" />
      </BitField>
      <BitField start="7" size="1" name="I2C4RST" description="I2C4 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the I2C4 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the I2C4 block" />
      </BitField>
      <BitField start="9" size="1" name="LPTIM2RST" description="LPTIM2 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the LPTIM2 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the LPTIM2 block" />
      </BitField>
      <BitField start="10" size="1" name="LPTIM3RST" description="LPTIM3 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the LPTIM3 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the LPTIM3 block" />
      </BitField>
      <BitField start="13" size="1" name="DAC2RST" description="DAC2 (containing one converter) reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the DAC2 (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the DAC2" />
      </BitField>
      <BitField start="14" size="1" name="COMP12RST" description="COMP1 and 2 blocks reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the COMP1 and 2 blocks (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the COMP1 and 2 blocks" />
      </BitField>
      <BitField start="15" size="1" name="VREFRST" description="VREF block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the VREF block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the VREF block" />
      </BitField>
      <BitField start="26" size="1" name="DTSRST" description="Digital temperature sensor block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the DTS block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the DTS block" />
      </BitField>
      <BitField start="27" size="1" name="DFSDM2RST" description="DFSDM2 block reset Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="does not reset the DFSDM2 block (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the DFSDM2 block" />
      </BitField>
    </Register>
    <Register start="+0xA8" size="0" name="RCC_SRDAMR" access="Read/Write" description="RCC SmartRun domain Autonomous mode register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BDMA2AMEN" description="SmartRun domain DMA and DMAMUX Autonomous mode enable Set and reset by software. Refer to for additional information.">
        <Enum name="B_0x0" start="0x0" description="BDMA2 and DMAMUX2 peripheral clocks disabled when the CPU is in CStop (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="BDMA2 and DMAMUX2 peripheral clocks enabled when the SmartRun domain is in Run." />
      </BitField>
      <BitField start="1" size="1" name="GPIOAMEN" description="GPIO Autonomous mode enable Set and reset by software. Refer to for additional information.">
        <Enum name="B_0x0" start="0x0" description="GPIO peripheral clocks disabled when the CPU is in CStop (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="GPIO peripheral clocks enabled when the SmartRun domain is in Run." />
      </BitField>
      <BitField start="3" size="1" name="LPUART1AMEN" description="LPUART1 Autonomous mode enable Set and reset by software. Refer to for additional information.">
        <Enum name="B_0x0" start="0x0" description="LPUART1 peripheral clocks disabled when the CPU is in CStop (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="LPUART1 peripheral clocks enabled when the SmartRun domain is in Run mode. Kernel clock is enabled when the SmartRun domain is in Stop mode." />
      </BitField>
      <BitField start="5" size="1" name="SPI6AMEN" description="SPI6 Autonomous mode enable Set and reset by software. Refer to for additional information.">
        <Enum name="B_0x0" start="0x0" description="SPI6 peripheral clocks disabled when the CPU is in CStop (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="SPI6 peripheral clocks enabled when the SmartRun domain is in Run mode. Kernel clock is enabled when the SmartRun domain is in Stop mode." />
      </BitField>
      <BitField start="7" size="1" name="I2C4AMEN" description="I2C4 Autonomous mode enable Set and reset by software. Refer to for additional information.">
        <Enum name="B_0x0" start="0x0" description="I2C4 peripheral clocks disabled when the CPU is in CStop (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="I2C4 peripheral clocks enabled when the SmartRun domain is in Run mode. Kernel clock is enabled when the SmartRun domain is in Stop mode." />
      </BitField>
      <BitField start="9" size="1" name="LPTIM2AMEN" description="LPTIM2 Autonomous mode enable Set and reset by software. Refer to for additional information">
        <Enum name="B_0x0" start="0x0" description="LPTIM2 peripheral clocks are disabled when the CPU is in CStop (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="LPTIM2 peripheral clocks enabled when the SmartRun domain is in Run mode. Kernel clock is enabled when the SmartRun domain is in Stop mode." />
      </BitField>
      <BitField start="10" size="1" name="LPTIM3AMEN" description="LPTIM3 Autonomous mode enable Set and reset by software. Refer to for additional information.">
        <Enum name="B_0x0" start="0x0" description="LPTIM3 peripheral clocks disabled when the CPU is in CStop (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="LPTIM3 peripheral clocks enabled when the SmartRun domain is in Run mode. Kernel clock is enabled when the SmartRun domain is in Stop mode." />
      </BitField>
      <BitField start="13" size="1" name="DAC2AMEN" description="DAC2 (containing one converter) Autonomous mode enable Set and reset by software. Refer to for additional information.">
        <Enum name="B_0x0" start="0x0" description="DAC2 peripheral clocks disabled when the CPU is in CStop (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="DAC2 peripheral clocks enabled when the SmartRun domain is in Run." />
      </BitField>
      <BitField start="14" size="1" name="COMP12AMEN" description="COMP1 and 2 Autonomous mode enable Set and reset by software. Refer to for additional information.">
        <Enum name="B_0x0" start="0x0" description="COMP1 and 2 peripheral clocks disabled when the CPU is in CStop (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="COMP1 and 2 peripheral clocks enabled when the SmartRun domain is in Run." />
      </BitField>
      <BitField start="15" size="1" name="VREFAMEN" description="VREF Autonomous mode enable Set and reset by software. Refer to for additional information.">
        <Enum name="B_0x0" start="0x0" description="VREF clocks disabled when the CPU is in CStop (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="VREF clocks enabled when the SmartRun domain is in Run or Stop mode." />
      </BitField>
      <BitField start="16" size="1" name="RTCAMEN" description="RTC Autonomous mode enable Set and reset by software. Refer to for additional information.">
        <Enum name="B_0x0" start="0x0" description="RTC bus clocks disabled when the CPU is in CStop (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="RTC bus clocks enabled when the SmartRun domain is in Run." />
      </BitField>
      <BitField start="26" size="1" name="DTSAMEN" description="Digital temperature sensor Autonomous mode enable Set and reset by software. Refer to for additional information.">
        <Enum name="B_0x0" start="0x0" description="DTS clocks disabled when the CPU is in CStop (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="DTS clocks enabled when the SmartRun domain is in Run." />
      </BitField>
      <BitField start="27" size="1" name="DFSDM2AMEN" description="DFSDM2 Autonomous mode enable Set and reset by software. Refer to for additional information.">
        <Enum name="B_0x0" start="0x0" description="DFSDM2 clock disabled when the CPU is in CStop (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="DFSDM2 peripheral clocks enabled when the SmartRun domain is in Run mode. Kernel clock enabled when the SmartRun domain is in Stop mode." />
      </BitField>
      <BitField start="28" size="1" name="BKPRAMAMEN" description="Backup RAM Autonomous mode enable Set and reset by software. Refer to for additional information.">
        <Enum name="B_0x0" start="0x0" description="Backup RAM clock disabled when the CPU is in CStop (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="Backup RAM clock enabling is controlled by the SmartRun domain state." />
      </BitField>
      <BitField start="29" size="1" name="SRDSRAMAMEN" description="SmartRun domain SRAM Autonomous mode enable Set and reset by software. Refer to for additional information.">
        <Enum name="B_0x0" start="0x0" description="SRDSRAM clock disabled when the CPU is in CStop (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="SRDSRAM bus clock enabled when the SmartRun domain is in Run." />
      </BitField>
    </Register>
    <Register start="+0xB0" size="0" name="RCC_CKGAENR" access="Read/Write" description="RCC AXI clocks gating enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="AXICKG" description="AXI interconnect matrix clock gating This bit is set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The clock gating is disabled. The clock is always enabled" />
        <Enum name="B_0x1" start="0x1" description="The clock gating is enabled. The AXI interconnect matrix clock is enabled on bus transaction request." />
      </BitField>
      <BitField start="1" size="1" name="AHBCKG" description="AXI master AHB clock gating This bit is set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The clock gating is disabled. The clock is always enabled." />
        <Enum name="B_0x1" start="0x1" description="The clock gating is enabled. The AXI matrix master AHB clock is enabled on bus transaction request." />
      </BitField>
      <BitField start="2" size="1" name="CPUCKG" description="AXI master CPU clock gating This bit is set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The clock gating is disabled. The clock is always enabled." />
        <Enum name="B_0x1" start="0x1" description="The clock gating is enabled. The AXI matrix master CPU clock is enabled on bus transaction request." />
      </BitField>
      <BitField start="3" size="1" name="SDMMCCKG" description="AXI master SDMMC clock gating This bit is set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The clock gating is disabled. The clock is always enabled." />
        <Enum name="B_0x1" start="0x1" description="The clock gating is enabled. The AXI matrix master SDMMC clock is enabled on bus transaction request." />
      </BitField>
      <BitField start="4" size="1" name="MDMACKG" description="AXI master MDMA clock gating This bit is set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The clock gating is disabled. The clock is always enabled" />
        <Enum name="B_0x1" start="0x1" description="The clock gating is enabled. The AXI matrix master MDMA clock is enabled on bus transaction request." />
      </BitField>
      <BitField start="5" size="1" name="DMA2DCKG" description="AXI master DMA2D clock gating This bit is set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The clock gating is disabled. The clock is always enabled" />
        <Enum name="B_0x1" start="0x1" description="The clock gating is enabled. The AXI matrix master DMA2D clock is enabled on bus transaction request." />
      </BitField>
      <BitField start="6" size="1" name="LTDCCKG" description="AXI master LTDC clock gating This bit is set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The clock gating is disabled. The clock is always enabled." />
        <Enum name="B_0x1" start="0x1" description="The clock gating is enabled. The AXI matrix master LTDC clock is enabled on bus transaction request." />
      </BitField>
      <BitField start="7" size="1" name="GFXMMUMCKG" description="AXI master GFXMMU clock gating This bit is set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The clock gating is disabled. The clock is always enabled" />
        <Enum name="B_0x1" start="0x1" description="The clock gating is enabled. The AXI matrix master GFXMMU clock is enabled on bus transaction request." />
      </BitField>
      <BitField start="8" size="1" name="AHB12CKG" description="AXI slave AHB12 clock gating This bit is set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The clock gating is disabled. The clock is always enabled" />
        <Enum name="B_0x1" start="0x1" description="The clock gating is enabled. The AXI matrix slave AHB12 clock is enabled on bus transaction request." />
      </BitField>
      <BitField start="9" size="1" name="AHB34CKG" description="AXI slave AHB34 clock gating This bit is set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The clock gating is disabled. The clock is always enabled" />
        <Enum name="B_0x1" start="0x1" description="The clock gating is enabled. The AXI matrix slave AHB34 clock is enabled on bus transaction request." />
      </BitField>
      <BitField start="10" size="1" name="FLIFTCKG" description="AXI slave Flash interface (FLIFT) clock gating This bit is set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The clock gating is disabled. The clock is always enabled." />
        <Enum name="B_0x1" start="0x1" description="The clock gating is enabled. The AXI matrix slave FLIFT clock is enabled on bus transaction request." />
      </BitField>
      <BitField start="11" size="1" name="OCTOSPI2CKG" description="AXI slave OCTOSPI2 clock gating This bit is set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The clock gating is disabled. The clock is always enabled." />
        <Enum name="B_0x1" start="0x1" description="The clock gating is enabled. The AXI matrix slave OCTOSPI2 clock is enabled on bus transaction request." />
      </BitField>
      <BitField start="12" size="1" name="FMCCKG" description="AXI slave FMC clock gating This bit is set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The clock gating is disabled. The clock is always enabled." />
        <Enum name="B_0x1" start="0x1" description="The clock gating is enabled. The AXI matrix slave FMC clock is enabled on bus transaction request." />
      </BitField>
      <BitField start="13" size="1" name="OCTOSPI1CKG" description="AXI slave OCTOSPI1 clock gating This bit is set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The clock gating is disabled. The clock is always enabled." />
        <Enum name="B_0x1" start="0x1" description="The clock gating is enabled. The AXI matrix slave OCTOSPI1 clock is enabled on bus transaction request." />
      </BitField>
      <BitField start="14" size="1" name="AXIRAM1CKG" description="AXI slave SRAM1 clock gating This bit is set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The clock gating is disabled. The clock is always enabled." />
        <Enum name="B_0x1" start="0x1" description="The clock gating is enabled. The AXI matrix slave SRAM1 clock is enabled on bus transaction request." />
      </BitField>
      <BitField start="15" size="1" name="AXIRAM2CKG" description="AXI matrix slave SRAM2 clock gating This bit is set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The clock gating is disabled. The clock is always enabled." />
        <Enum name="B_0x1" start="0x1" description="The clock gating is enabled. The AXI matrix slave SRAM2 clock is enabled on bus transaction request." />
      </BitField>
      <BitField start="16" size="1" name="AXIRAM3CKG" description="AXI matrix slave SRAM3 clock gating This bit is set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The clock gating is disabled. The clock is always enabled." />
        <Enum name="B_0x1" start="0x1" description="The clock gating is enabled. The AXI matrix slave SRAM3 clock is enabled on bus transaction request." />
      </BitField>
      <BitField start="17" size="1" name="GFXMMUSCKG" description="AXI matrix slave GFXMMU clock gating This bit is set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The clock gating is disabled. The clock is always enabled" />
        <Enum name="B_0x1" start="0x1" description="The clock gating is enabled. The AXI matrix slave GFXMMU clock is enabled on bus transaction request." />
      </BitField>
      <BitField start="29" size="1" name="ECCRAMCKG" description="RAM error code correction (ECC) clock gating This bit is set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The clock gating is disabled. The clock is always enabled." />
        <Enum name="B_0x1" start="0x1" description="The clock gating is enabled. The ECC clock is enabled only during a RAM access." />
      </BitField>
      <BitField start="30" size="1" name="EXTICKG" description="EXTI clock gating This bit is set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The clock gating is disabled. The clock is always enabled." />
        <Enum name="B_0x1" start="0x1" description="The clock gating is enabled. The clock is enabled after an event detection and stopped again when the event flag is cleared." />
      </BitField>
      <BitField start="31" size="1" name="JTAGCKG" description="JTAG automatic clock gating This bit is set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The clock gating is disabled. The clock is always enabled." />
        <Enum name="B_0x1" start="0x1" description="The clock gating is enabled. The clock is disabled except if a JTAG connection has been detected" />
      </BitField>
    </Register>
    <Register start="+0x130" size="0" name="RCC_RSR" access="Read/Write" description="RCC reset status register" reset_value="0x00E80000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="RMVF" description="remove reset flag Set and reset by software to reset the value of the reset flags.">
        <Enum name="B_0x0" start="0x0" description="reset of the reset flags not activated (default after power-on reset)" />
        <Enum name="B_0x1" start="0x1" description="resets the value of the reset flags" />
      </BitField>
      <BitField start="19" size="1" name="CDRSTF" description="CPU domain power-switch reset flag Reset by software by writing the RMVF bit. Set by hardware when a the CPU domain exits from DStop or after of power-on reset. Set also when the CPU domain exists DStop2 but only when a pad reset has occurred during DStop2 (PINRST bit also set by hardware)">
        <Enum name="B_0x0" start="0x0" description="no CPU domain power-switch reset occurred" />
        <Enum name="B_0x1" start="0x1" description="CPU domain power-switch (ePOD2) reset occurred (default after power-on reset)" />
      </BitField>
      <BitField start="21" size="1" name="BORRSTF" description="BOR reset flag Reset by software by writing the RMVF bit. Set by hardware when a BOR reset occurs (pwr_bor_rst).">
        <Enum name="B_0x0" start="0x0" description="no BOR reset occurred" />
        <Enum name="B_0x1" start="0x1" description="BOR reset occurred (default after power-on reset)" />
      </BitField>
      <BitField start="22" size="1" name="PINRSTF" description="pin reset flag (NRST) Reset by software by writing the RMVF bit. Set by hardware when a reset from pin occurs.">
        <Enum name="B_0x0" start="0x0" description="no reset from pin occurred" />
        <Enum name="B_0x1" start="0x1" description="reset from pin occurred (default after power-on reset)" />
      </BitField>
      <BitField start="23" size="1" name="PORRSTF" description="POR/PDR reset flag Reset by software by writing the RMVF bit. Set by hardware when a POR/PDR reset occurs.">
        <Enum name="B_0x0" start="0x0" description="no POR/PDR reset occurred" />
        <Enum name="B_0x1" start="0x1" description="POR/PDR reset occurred (default after power-on reset)" />
      </BitField>
      <BitField start="24" size="1" name="SFTRSTF" description="system reset from CPU reset flag Reset by software by writing the RMVF bit. Set by hardware when the system reset is due to CPU.The CPU can generate a system reset by writing SYSRESETREQ bit of AIRCR register of the core M7.">
        <Enum name="B_0x0" start="0x0" description="no CPU software reset occurred (default after power-on reset)" />
        <Enum name="B_0x1" start="0x1" description="a system reset has been generated by the CPU" />
      </BitField>
      <BitField start="26" size="1" name="IWDGRSTF" description="independent watchdog reset flag Reset by software by writing the RMVF bit. Set by hardware when an independent watchdog reset occurs.">
        <Enum name="B_0x0" start="0x0" description="no independent watchdog reset occurred (default after power-on reset)" />
        <Enum name="B_0x1" start="0x1" description="independent watchdog reset occurred" />
      </BitField>
      <BitField start="28" size="1" name="WWDGRSTF" description="window watchdog reset flag Reset by software by writing the RMVF bit. Set by hardware when a window watchdog reset occurs.">
        <Enum name="B_0x0" start="0x0" description="no window watchdog reset occurred from WWDG (default after power-on reset)" />
        <Enum name="B_0x1" start="0x1" description="window watchdog reset occurred from WWDG" />
      </BitField>
      <BitField start="30" size="1" name="LPWRRSTF" description="reset due to illegal CD DStop or CD DStop2 or CPU CStop flag Reset by software by writing the RMVF bit. Set by hardware when the CPU domain goes erroneously in DStop or DStop2, or when the CPU goes erroneously in CStop.">
        <Enum name="B_0x0" start="0x0" description="no illegal reset occurred (default after power-on reset)" />
        <Enum name="B_0x1" start="0x1" description="illegal CD DStop or CD DStop2 or CPU CStop reset occurred" />
      </BitField>
    </Register>
    <Register start="+0x134" size="0" name="RCC_AHB3ENR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MDMAEN" description="MDMA peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="MDMA peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="MDMA peripheral clock enabled" />
      </BitField>
      <BitField start="4" size="1" name="DMA2DEN" description="DMA2D peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="DMA2D peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="DMA2D peripheral clock enabled" />
      </BitField>
      <BitField start="5" size="1" name="JPGDECEN" description="JPGDEC peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="JPGDEC peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="JPGDEC peripheral clock enabled" />
      </BitField>
      <BitField start="12" size="1" name="FMCEN" description="FMC peripheral clocks enable Set and reset by software. The peripheral clocks of the FMC are the kernel clock selected by FMCSEL and provided to fmc_ker_ck input, and the rcc_hclk3 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="FMC peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="FMC peripheral clocks enabled" />
      </BitField>
      <BitField start="14" size="1" name="OCTOSPI1EN" description="OCTOSPI1 and OCTOSPI1 delay clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="OCTOSPI1 and OCTOSPI1 delay clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="OCTOSPI1 and OCTOSPI1 delay clock enabled" />
      </BitField>
      <BitField start="16" size="1" name="SDMMC1EN" description="SDMMC1 and SDMMC1 delay clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="SDMMC1 and SDMMC1 delay clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="SDMMC1 and SDMMC1 delay clock enabled" />
      </BitField>
      <BitField start="19" size="1" name="OCTOSPI2EN" description="OCTOSPI2 clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="OCTOSPI2 and OCTOSPI2 delay clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="OCTOSPI2 OCTOSPI2 delay clock enabled" />
      </BitField>
      <BitField start="21" size="1" name="OCTOSPIMEN" description="OCTOSPIM clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="OCTOSPIM clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="OCTOSPIM clock enabled" />
      </BitField>
      <BitField start="22" size="1" name="OTFD1EN" description="OTFD1 clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="OTFD1 clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="OTFD1 clock enabled" />
      </BitField>
      <BitField start="23" size="1" name="OTFD2EN" description="OTFD2 clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="OTFD2 clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="OTFD2 clock enabled" />
      </BitField>
      <BitField start="24" size="1" name="GFXMMUEN" description="GFXMMU clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GFXMMU clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="GFXMMU clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x138" size="0" name="RCC_AHB1ENR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1EN" description="DMA1 clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="DMA1 clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="DMA1 clock enabled" />
      </BitField>
      <BitField start="1" size="1" name="DMA2EN" description="DMA2 clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="DMA2 clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="DMA2 clock enabled" />
      </BitField>
      <BitField start="5" size="1" name="ADC12EN" description="ADC1 and 2 peripheral clocks enable Set and reset by software. The peripheral clocks of the ADC1 and 2 are the kernel clock selected by ADCSEL and provided to adc_ker_ck input, and the rcc_hclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="ADC1 and 2 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="ADC1 and 2 peripheral clocks enabled" />
      </BitField>
      <BitField start="9" size="1" name="CRCEN" description="CRC peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="CRC peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="CRC peripheral clock enabled" />
      </BitField>
      <BitField start="25" size="1" name="USB1OTGEN" description="USB1OTG peripheral clocks enable Set and reset by software. The peripheral clocks of the USB1OTG are the kernel clock selected by USBSEL and the rcc_hclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="USB1OTG peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="USB1OTG peripheral clocks enabled" />
      </BitField>
      <BitField start="26" size="1" name="USB1ULPIEN" description="USB_PHY1 clocks enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="USB1ULPI PHY clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="USB1ULPI PHY clocks enabled" />
      </BitField>
    </Register>
    <Register start="+0x13C" size="0" name="RCC_AHB2ENR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DCMI_PSSIEN" description="digital camera interface peripheral clock enable (DCMI or PSSI depending which IP is active) Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="DCMI/PSSI peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="DCMI/PSSI peripheral clock enabled" />
      </BitField>
      <BitField start="2" size="1" name="HSEMEN" description="HSEM peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="HSEM peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="HSEM peripheral clock enabled" />
      </BitField>
      <BitField start="4" size="1" name="CRYPTEN" description="CRYPT peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="CRYPT peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="CRYPT peripheral clock enabled" />
      </BitField>
      <BitField start="5" size="1" name="HASHEN" description="HASH peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="HASH peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="HASH peripheral clock enabled" />
      </BitField>
      <BitField start="6" size="1" name="RNGEN" description="RNG peripheral clocks enable Set and reset by software. The peripheral clocks of the RNG are the kernel clock selected by RNGSEL and provided to rng_clk input, and the rcc_hclk2 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="RNG peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="RNG peripheral clocks enabled:" />
      </BitField>
      <BitField start="9" size="1" name="SDMMC2EN" description="SDMMC2 and SDMMC2 delay clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="SDMMC2 and SDMMC2 delay clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="SDMMC2 and SDMMC2 delay clock enabled" />
      </BitField>
      <BitField start="11" size="1" name="BDMA1EN" description="DMA clock enable (DFSDM dedicated DMA) Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="DMA clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="DMA clock enabled" />
      </BitField>
      <BitField start="29" size="1" name="AHBSRAM1EN" description="AHBSRAM1 block enable Set and reset by software. When set, this bit indicates that the SRAM1 is allocated by the CPU. It causes the CPU domain to take into account also the CPU operation modes, keeping the CPU domain in DRun when the CPU is in CRun.">
        <Enum name="B_0x0" start="0x0" description="AHBSRAM1 interface clock is disabled. (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="AHBSRAM1 interface clock is enabled." />
      </BitField>
      <BitField start="30" size="1" name="AHBSRAM2EN" description="AHBSRAM2 block enable Set and reset by software. When set, this bit indicates that the SRAM2 is allocated by the CPU. It causes the CPU domain to take into account also the CPU operation modes, keeping the CPU domain in DRun when the CPU is in CRun.">
        <Enum name="B_0x0" start="0x0" description="AHBSRAM2 interface clock is disabled. (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="AHBSRAM2 interface clock is enabled." />
      </BitField>
    </Register>
    <Register start="+0x140" size="0" name="RCC_AHB4ENR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GPIOAEN" description="GPIOA peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOA peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="GPIOA peripheral clock enabled" />
      </BitField>
      <BitField start="1" size="1" name="GPIOBEN" description="GPIOB peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOB peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="GPIOB peripheral clock enabled" />
      </BitField>
      <BitField start="2" size="1" name="GPIOCEN" description="GPIOC peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOC peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="GPIOC peripheral clock enabled" />
      </BitField>
      <BitField start="3" size="1" name="GPIODEN" description="GPIOD peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOD peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="GPIOD peripheral clock enabled" />
      </BitField>
      <BitField start="4" size="1" name="GPIOEEN" description="GPIOE peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOE peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="GPIOE peripheral clock enabled" />
      </BitField>
      <BitField start="5" size="1" name="GPIOFEN" description="GPIOF peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOF peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="GPIOF peripheral clock enabled" />
      </BitField>
      <BitField start="6" size="1" name="GPIOGEN" description="GPIOG peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOG peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="GPIOG peripheral clock enabled" />
      </BitField>
      <BitField start="7" size="1" name="GPIOHEN" description="GPIOH peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOH peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="GPIOH peripheral clock enabled" />
      </BitField>
      <BitField start="8" size="1" name="GPIOIEN" description="GPIOI peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOI peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="GPIOI peripheral clock enabled" />
      </BitField>
      <BitField start="9" size="1" name="GPIOJEN" description="GPIOJ peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOJ peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="GPIOJ peripheral clock enabled" />
      </BitField>
      <BitField start="10" size="1" name="GPIOKEN" description="GPIOK peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOK peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="GPIOK peripheral clock enabled" />
      </BitField>
      <BitField start="21" size="1" name="BDMA2EN" description="SmartRun domain DMA and DMAMUX clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="BDMA2 and DMAMUX2 clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="BDMA2 and DMAMUX2 clock enabled" />
      </BitField>
      <BitField start="28" size="1" name="BKPRAMEN" description="Backup RAM clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="Backup RAM clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="Backup RAM clock enabled" />
      </BitField>
      <BitField start="29" size="1" name="SRDSRAMEN" description="SmartRun domain SRAM clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="SRDSRAM clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="SRDSRAM clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x144" size="0" name="RCC_APB3ENR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="LTDCEN" description="LTDC clock enable Provides the clock (ltdc_pclk, ltdc_aclk, ltdc_ker_ck) to the LTDC block. Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="LTDC peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="LTDC peripheral clock provided to the LTDC block" />
      </BitField>
      <BitField start="6" size="1" name="WWDGEN" description="WWDG clock enable Set by software, and reset by hardware when a system reset occurs. Note that in order to work properly, before enabling the WWDG, the bit WW1RSC must be set to 1.">
        <Enum name="B_0x0" start="0x0" description="WWDG peripheral clock disable (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="WWDG peripheral clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x148" size="0" name="RCC_APB1LENR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM2EN" description="TIM2 peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM2 peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="TIM2 peripheral clock enabled" />
      </BitField>
      <BitField start="1" size="1" name="TIM3EN" description="TIM3 peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM3 peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="TIM3 peripheral clock enabled" />
      </BitField>
      <BitField start="2" size="1" name="TIM4EN" description="TIM4 peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM4 peripheral clock disable (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="TIM4 peripheral clock enabled" />
      </BitField>
      <BitField start="3" size="1" name="TIM5EN" description="TIM5 peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM5 peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="TIM5 peripheral clock enabled" />
      </BitField>
      <BitField start="4" size="1" name="TIM6EN" description="TIM6 peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM6 peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="TIM6 peripheral clock enabled" />
      </BitField>
      <BitField start="5" size="1" name="TIM7EN" description="TIM7 peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM7 peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="TIM7 peripheral clock enabled" />
      </BitField>
      <BitField start="6" size="1" name="TIM12EN" description="TIM12 peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM12 peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="TIM12 peripheral clock enabled" />
      </BitField>
      <BitField start="7" size="1" name="TIM13EN" description="TIM13 peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM13 peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="TIM13 peripheral clock enabled" />
      </BitField>
      <BitField start="8" size="1" name="TIM14EN" description="TIM14 peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM14 peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="TIM14 peripheral clock enabled" />
      </BitField>
      <BitField start="9" size="1" name="LPTIM1EN" description="LPTIM1 peripheral clocks enable Set and reset by software. The peripheral clocks of the LPTIM1 are the kernel clock selected by LPTIM1SEL and provided to lptim_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="LPTIM1 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="LPTIM1 peripheral clocks enabled" />
      </BitField>
      <BitField start="14" size="1" name="SPI2EN" description="SPI2 peripheral clocks enable Set and reset by software. The peripheral clocks of the SPI2 are the kernel clock selected by I2S123SRC and provided to spi_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="SPI2 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="SPI2 peripheral clocks enabled" />
      </BitField>
      <BitField start="15" size="1" name="SPI3EN" description="SPI3 peripheral clocks enable Set and reset by software. The peripheral clocks of the SPI3 are the kernel clock selected by I2S123SRC and provided to spi_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="SPI3 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="SPI3 peripheral clocks enabled" />
      </BitField>
      <BitField start="16" size="1" name="SPDIFRXEN" description="SPDIFRX peripheral clocks enable Set and reset by software. The peripheral clocks of the SPDIFRX are the kernel clock selected by SPDIFRXSEL and provided to spdifrx_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="SPDIFRX peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="SPDIFRX peripheral clocks enabled" />
      </BitField>
      <BitField start="17" size="1" name="USART2EN" description="USART2peripheral clocks enable Set and reset by software. The peripheral clocks of the USART2 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="USART2 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="USART2 peripheral clocks enabled" />
      </BitField>
      <BitField start="18" size="1" name="USART3EN" description="USART3 peripheral clocks enable Set and reset by software. The peripheral clocks of the USART3 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="USART3 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="USART3 peripheral clocks enabled" />
      </BitField>
      <BitField start="19" size="1" name="UART4EN" description="UART4 peripheral clocks enable Set and reset by software. The peripheral clocks of the UART4 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="UART4 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="UART4 peripheral clocks enabled" />
      </BitField>
      <BitField start="20" size="1" name="UART5EN" description="UART5 peripheral clocks enable Set and reset by software. The peripheral clocks of the UART5 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="UART5 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="UART5 peripheral clocks enabled" />
      </BitField>
      <BitField start="21" size="1" name="I2C1EN" description="I2C1 peripheral clocks enable Set and reset by software. The peripheral clocks of the I2C1 are the kernel clock selected by I2C123SEL and provided to i2C_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="I2C1 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="I2C1 peripheral clocks enabled" />
      </BitField>
      <BitField start="22" size="1" name="I2C2EN" description="I2C2 peripheral clocks enable Set and reset by software. The peripheral clocks of the I2C2 are the kernel clock selected by I2C123SEL and provided to i2C_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="I2C2 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="I2C2 peripheral clocks enabled" />
      </BitField>
      <BitField start="23" size="1" name="I2C3EN" description="I2C3 peripheral clocks enable Set and reset by software. The peripheral clocks of the I2C3 are the kernel clock selected by I2C123SEL and provided to i2C_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="I2C3 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="I2C3 peripheral clocks enabled" />
      </BitField>
      <BitField start="27" size="1" name="CECEN" description="HDMI-CEC peripheral clock enable Set and reset by software. The peripheral clocks of the HDMI-CEC are the kernel clock selected by CECSEL and provided to cec_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="HDMI-CEC peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="HDMI-CEC peripheral clock enabled" />
      </BitField>
      <BitField start="29" size="1" name="DAC1EN" description="DAC1 (containing two converters) peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="DAC1 peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="DAC1 peripheral clock enabled" />
      </BitField>
      <BitField start="30" size="1" name="UART7EN" description="UART7 peripheral clocks enable Set and reset by software. The peripheral clocks of the UART7 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="UART7 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="UART7 peripheral clocks enabled" />
      </BitField>
      <BitField start="31" size="1" name="UART8EN" description="UART8 peripheral clocks enable Set and reset by software. The peripheral clocks of the UART8 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="UART8 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="UART8 peripheral clocks enabled" />
      </BitField>
    </Register>
    <Register start="+0x14C" size="0" name="RCC_APB1HENR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="CRSEN" description="clock recovery system peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="CRS peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="CRS peripheral clock enabled" />
      </BitField>
      <BitField start="2" size="1" name="SWPMIEN" description="SWPMI peripheral clocks enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="SWPMI peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="SWPMI peripheral clocks enabled:" />
      </BitField>
      <BitField start="4" size="1" name="OPAMPEN" description="OPAMP peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="OPAMP peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="OPAMP peripheral clock enabled" />
      </BitField>
      <BitField start="5" size="1" name="MDIOSEN" description="MDIOS peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="MDIOS peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="MDIOS peripheral clock enabled" />
      </BitField>
      <BitField start="8" size="1" name="FDCANEN" description="FDCAN peripheral clocks enable Set and reset by software. The peripheral clocks of the FDCAN are the kernel clock selected by FDCANSEL and provided to fdcan_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="FDCAN peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="FDCAN peripheral clocks enabled:" />
      </BitField>
    </Register>
    <Register start="+0x150" size="0" name="RCC_APB2ENR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM1EN" description="TIM1 peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM1 peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="TIM1 peripheral clock enabled" />
      </BitField>
      <BitField start="1" size="1" name="TIM8EN" description="TIM8 peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM8 peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="TIM8 peripheral clock enabled" />
      </BitField>
      <BitField start="4" size="1" name="USART1EN" description="USART1 peripheral clocks enable Set and reset by software. The peripheral clocks of the USART1 are the kernel clock selected by USART16910SEL and provided to UCKL input, and the rcc_pclk2 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="USART1 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="USART1 peripheral clocks enabled:" />
      </BitField>
      <BitField start="5" size="1" name="USART6EN" description="USART6 peripheral clocks enable Set and reset by software. The peripheral clocks of the USART6 are the kernel clock selected by USART16910SEL and provided to UCKL input, and the rcc_pclk2 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="USART6 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="USART6 peripheral clocks enabled:" />
      </BitField>
      <BitField start="6" size="1" name="UART9EN" description="UART9 peripheral clocks enable Set and reset by software. The peripheral clocks of the UART9 are the kernel clock selected by USART16910SEL and provided to UCKL input, and the rcc_pclk2 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="UART9 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="UART9 peripheral clocks enabled:" />
      </BitField>
      <BitField start="7" size="1" name="USART10EN" description="USART10 peripheral clocks enable Set and reset by software. The peripheral clocks of the USART10 are the kernel clock selected by USART16910SEL and provided to UCKL input, and the rcc_pclk2 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="USART10 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="USART10 peripheral clocks enabled:" />
      </BitField>
      <BitField start="12" size="1" name="SPI1EN" description="SPI1 Peripheral Clocks Enable Set and reset by software. The peripheral clocks of the SPI1 are: the kernel clock selected by I2S123SRC and provided to spi_ker_ck input, and the rcc_pclk2 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="SPI1 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="SPI1 peripheral clocks enabled:" />
      </BitField>
      <BitField start="13" size="1" name="SPI4EN" description="SPI4 Peripheral Clocks Enable Set and reset by software. The peripheral clocks of the SPI4 are: the kernel clock selected by SPI45SEL and provided to spi_ker_ck input, and the rcc_pclk2 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="SPI4 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="SPI4 peripheral clocks enabled:" />
      </BitField>
      <BitField start="16" size="1" name="TIM15EN" description="TIM15 peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM15 peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="TIM15 peripheral clock enabled" />
      </BitField>
      <BitField start="17" size="1" name="TIM16EN" description="TIM16 peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM16 peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="TIM16 peripheral clock enabled" />
      </BitField>
      <BitField start="18" size="1" name="TIM17EN" description="TIM17 peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM17 peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="TIM17 peripheral clock enabled" />
      </BitField>
      <BitField start="20" size="1" name="SPI5EN" description="SPI5 peripheral clocks enable Set and reset by software. The peripheral clocks of the SPI5 are the kernel clock selected by SPI45SEL and provided to spi_ker_ck input, and the rcc_pclk2 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="SPI5 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="SPI5 peripheral clocks enabled:" />
      </BitField>
      <BitField start="22" size="1" name="SAI1EN" description="SAI1 peripheral clocks enable Set and reset by software. The peripheral clocks of the SAI1 are: the kernel clock selected by SAI1SEL and provided to sai_a_ker_ck and sai_b_ker_ck inputs, and the rcc_pclk2 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="SAI1 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="SAI1 peripheral clocks enabled:" />
      </BitField>
      <BitField start="23" size="1" name="SAI2EN" description="SAI2 peripheral clocks enable Set and reset by software. The peripheral clocks of the SAI2 are the kernel clock selected by SAI2SEL and provided to sai_a_ker_ck and sai_b_ker_ck inputs, and the rcc_pclk2 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="SAI2 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="SAI2 peripheral clocks enabled" />
      </BitField>
      <BitField start="30" size="1" name="DFSDM1EN" description="DFSDM1 peripheral clocks enable Set and reset by software. DFSDM1 peripheral clocks are the kernel clocks selected by SAI1SEL and DFSDM1SEL and provided to Aclk and clk inputs respectively,">
        <Enum name="B_0x0" start="0x0" description="DFSDM1 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="DFSDM1 peripheral clocks enabled" />
      </BitField>
    </Register>
    <Register start="+0x154" size="0" name="RCC_APB4ENR" access="Read/Write" reset_value="0x00010000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SYSCFGEN" description="SYSCFG peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="SYSCFG peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="SYSCFG peripheral clock enabled" />
      </BitField>
      <BitField start="3" size="1" name="LPUART1EN" description="LPUART1 peripheral clocks enable Set and reset by software. The peripheral clocks of the LPUART1 are the kernel clock selected by LPUART1SEL and provided to lpuart_ker_ck input, and the rcc_pclk4 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="LPUART1 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="LPUART1 peripheral clocks enabled" />
      </BitField>
      <BitField start="5" size="1" name="SPI6EN" description="SPI6 peripheral clocks enable Set and reset by software. The peripheral clocks of the SPI6 are the kernel clock selected by SPI6SEL and provided to spi_ker_ck input, and the rcc_pclk4 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="SPI6 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="SPI6 peripheral clocks enabled" />
      </BitField>
      <BitField start="7" size="1" name="I2C4EN" description="I2C4 peripheral clocks enable Set and reset by software. The peripheral clocks of the I2C4 are the kernel clock selected by I2C4SEL and provided to i2C_ker_ck input, and the rcc_pclk4 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="I2C4 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="I2C4 peripheral clocks enabled" />
      </BitField>
      <BitField start="9" size="1" name="LPTIM2EN" description="LPTIM2 peripheral clocks enable Set and reset by software. The peripheral clocks of the LPTIM2 are the kernel clock selected by LPTIM2SEL and provided to lptim_ker_ck input, and the rcc_pclk4 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="LPTIM2 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="LPTIM2 peripheral clocks enabled" />
      </BitField>
      <BitField start="10" size="1" name="LPTIM3EN" description="LPTIM3 peripheral clocks enable Set and reset by software. The peripheral clocks of the LPTIM3 are the kernel clock selected by LPTIM345SEL and provided to lptim_ker_ck input, and the rcc_pclk4 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="LPTIM3 peripheral clocks disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="LPTIM3 peripheral clocks enabled" />
      </BitField>
      <BitField start="13" size="1" name="DAC2EN" description="DAC2 (containing one converter) peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="DAC2 peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="DAC2 peripheral clock enabled" />
      </BitField>
      <BitField start="14" size="1" name="COMP12EN" description="COMP1 and 2 peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="COMP1 and 2 peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="COMP1 and 2 peripheral clock enabled" />
      </BitField>
      <BitField start="15" size="1" name="VREFEN" description="VREF peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="VREF peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="VREF peripheral clock enabled" />
      </BitField>
      <BitField start="16" size="1" name="RTCAPBEN" description="RTC APB clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The register clock interface of the RTC (APB) is disabled" />
        <Enum name="B_0x1" start="0x1" description="The register clock interface of the RTC (APB) is enabled (default after reset)" />
      </BitField>
      <BitField start="26" size="1" name="DTSEN" description="Digital temperature sensor peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="DTS peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="DTS peripheral clock enabled" />
      </BitField>
      <BitField start="27" size="1" name="DFSDM2EN" description="DFSDM2peripheral clock enable Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="DFSDM2peripheral peripheral clock disabled (default after reset)" />
        <Enum name="B_0x1" start="0x1" description="DFSDM2peripheral peripheral clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x15C" size="0" name="RCC_AHB3LPENR" access="Read/Write" reset_value="0xFDE95131" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MDMALPEN" description="MDMA clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="MDMA peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="MDMA peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="4" size="1" name="DMA2DLPEN" description="DMA2D clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="DMA2D peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="DMA2D peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="5" size="1" name="JPGDECLPEN" description="JPGDEC clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="JPGDEC peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="JPGDEC peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="8" size="1" name="FLITFLPEN" description="FLITF clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="FLITF clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="FLITF clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="12" size="1" name="FMCLPEN" description="FMC peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the FMC are the kernel clock selected by FMCSEL and provided to fmc_ker_ck input, and the rcc_hclk3 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="FMC peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="FMC peripheral clocks enabled during CSleep mode (default after reset):" />
      </BitField>
      <BitField start="14" size="1" name="OCTOSPI1LPEN" description="OCTOSPI1 and OCTOSPI1 delay clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="OCTOSPI1 and OCTOSPI1 delay clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="OCTOSPI1 and OCTOSPI1 delay clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="16" size="1" name="SDMMC1LPEN" description="SDMMC1 and SDMMC1 delay clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="SDMMC1 and SDMMC1 delay clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="SDMMC1 and SDMMC1 delay clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="19" size="1" name="OCTOSPI2LPEN" description="OCTOSPI2 and OCTOSPI2 delay clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="OCTOSPI2 and OCTOSPI2 delay clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="OCTOSPI2 and OCTOSPI2 delay clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="21" size="1" name="OCTOSPIMLPEN" description="OCTOSPIM block clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="OCTOSPIM interface clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="OCTOSPIM interface clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="22" size="1" name="OTFD1LPEN" description="OTFD1 block clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="OTFD1 interface clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="OTFD1 interface clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="23" size="1" name="OTFD2LPEN" description="OTFD2 block clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="OTFD2 interface clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="OTFD2 interface clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="24" size="1" name="GFXMMULPEN" description="GFXMMU block clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GFXMMU interface clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="GFXMMU interface clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="26" size="1" name="AXISRAM2LPEN" description="AXISRAM2 block clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="AXISRAM2 interface clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="AXISRAM2 interface clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="27" size="1" name="AXISRAM3LPEN" description="AXISRAM3 block clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="AXISRAM3 interface clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="AXISRAM3 interface clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="28" size="1" name="DTCM1LPEN" description="DTCM1 block clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="DTCM1 interface clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="DTCM1 interface clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="29" size="1" name="DTCM2LPEN" description="DTCM2 block clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="DTCM2 interface clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="DTCM2 interface clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="30" size="1" name="ITCMLPEN" description="ITCM block clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="ITCM interface clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="ITCM interface clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="31" size="1" name="AXISRAM1LPEN" description="AXISRAM1 block clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="AXISRAM1 interface clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="AXISRAM1 interface clock enabled during CSleep mode (default after reset)" />
      </BitField>
    </Register>
    <Register start="+0x160" size="0" name="RCC_AHB1LPENR" access="Read/Write" reset_value="0x06000223" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1LPEN" description="DMA1 clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="DMA1 clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="DMA1 clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="1" size="1" name="DMA2LPEN" description="DMA2 clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="DMA2 clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="DMA2 clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="5" size="1" name="ADC12LPEN" description="ADC1 and 2 peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the ADC1 and 2 are the kernel clock selected by ADCSEL and provided to adc_ker_ck input, and the rcc_hclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="ADC1 and 2 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="ADC1 and 2 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="9" size="1" name="CRCLPEN" description="CRC peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="CRC peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="CRC peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="25" size="1" name="USB1OTGLPEN" description="USB1OTG peripheral clock enable during CSleep mode Set and reset by software. The peripheral clocks of the USB1OTG are the kernel clock selected by USBSEL and the rcc_hclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="USB1OTG peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="USB1OTG peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="26" size="1" name="USB1ULPILPEN" description="USB_PHY1 clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="USB_PHY1 peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="USB_PHY1 peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
    </Register>
    <Register start="+0x164" size="0" name="RCC_AHB2LPENR" access="Read/Write" reset_value="0x60000A71" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DCMI_PSSILPEN" description="digital camera interface peripheral clock enable during CSleep mode (DCMI or PSSI depending which IP is active) Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="DCMI/PSSI peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="DCMI/PSSI peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="4" size="1" name="CRYPTLPEN" description="CRYPT peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="CRYPT peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="CRYPT peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="5" size="1" name="HASHLPEN" description="HASH peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="HASH peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="HASH peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="6" size="1" name="RNGLPEN" description="RNG peripheral clock enable during CSleep mode Set and reset by software. The peripheral clocks of the RNG are the kernel clock selected by RNGSEL and provided to rng_clk input, and the rcc_hclk2 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="RNG peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="RNG peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="9" size="1" name="SDMMC2LPEN" description="SDMMC2 and SDMMC2 delay clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="SDMMC2 and SDMMC2 delay clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="SDMMC2 and SDMMC2 delay clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="11" size="1" name="DFSDMDMALPEN" description="DFSDMDMA clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="DFSDMDMA clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="DFSDMDMA clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="29" size="1" name="AHBSRAM1LPEN" description="AHBSRAM1 clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="AHBSRAM1 clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="AHBSRAM1 clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="30" size="1" name="AHBSRAM2LPEN" description="AHBSRAM2 clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="AHBSRAM2 clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="AHBSRAM2 clock enabled during CSleep mode (default after reset)" />
      </BitField>
    </Register>
    <Register start="+0x168" size="0" name="RCC_AHB4LPENR" access="Read/Write" reset_value="0x302007FF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GPIOALPEN" description="GPIOA peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOA peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="GPIOA peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="1" size="1" name="GPIOBLPEN" description="GPIOB peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOB peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="GPIOB peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="2" size="1" name="GPIOCLPEN" description="GPIOC peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOC peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="GPIOC peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="3" size="1" name="GPIODLPEN" description="GPIOD peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOD peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="GPIOD peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="4" size="1" name="GPIOELPEN" description="GPIOE peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOE peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="GPIOE peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="5" size="1" name="GPIOFLPEN" description="GPIOF peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOF peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="GPIOF peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="6" size="1" name="GPIOGLPEN" description="GPIOG peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOG peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="GPIOG peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="7" size="1" name="GPIOHLPEN" description="GPIOH peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOH peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="GPIOH peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="8" size="1" name="GPIOILPEN" description="GPIOI peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOI peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="GPIOI peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="9" size="1" name="GPIOJLPEN" description="GPIOJ peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOJ peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="GPIOJ peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="10" size="1" name="GPIOKLPEN" description="GPIOK peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="GPIOK peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="GPIOK peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="21" size="1" name="BDMA2LPEN" description="SmartRun domain DMA and DMAMUX clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="BDMA2 and DMAMUX2 clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="BDMA2 and DMAMUX2 clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="28" size="1" name="BKPRAMLPEN" description="Backup RAM clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="Backup RAM clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="Backup RAM clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="29" size="1" name="SRDSRAMLPEN" description="SmartRun domain SRAM clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="SRDSRAM clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="SRDSRAM clock enabled during CSleep mode (default after reset)" />
      </BitField>
    </Register>
    <Register start="+0x16C" size="0" name="RCC_APB3LPENR" access="Read/Write" reset_value="0x00000048" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="LTDCLPEN" description="LTDC peripheral clock enable during CSleep mode Set and reset by software. The LTDC peripheral clocks are the kernel clock provided to ltdc_ker_ck input and the rcc_pclk3 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="LTDC clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="LTDC clock provided to the LTDC during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="6" size="1" name="WWDGLPEN" description="WWDG clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="WWDG clock disable during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="WWDG clock enabled during CSleep mode (default after reset)" />
      </BitField>
    </Register>
    <Register start="+0x170" size="0" name="RCC_APB1LLPENR" access="Read/Write" reset_value="0xE8FFC3FF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM2LPEN" description="TIM2 peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM2 peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="TIM2 peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="1" size="1" name="TIM3LPEN" description="TIM3 peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM3 peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="TIM3 peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="2" size="1" name="TIM4LPEN" description="TIM4 peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM4 peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="TIM4 peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="3" size="1" name="TIM5LPEN" description="TIM5 peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM5 peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="TIM5 peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="4" size="1" name="TIM6LPEN" description="TIM6 peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM6 peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="TIM6 peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="5" size="1" name="TIM7LPEN" description="TIM7 peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM7 peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="TIM7 peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="6" size="1" name="TIM12LPEN" description="TIM12 peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM12 peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="TIM12 peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="7" size="1" name="TIM13LPEN" description="TIM13 peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM13 peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="TIM13 peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="8" size="1" name="TIM14LPEN" description="TIM14 peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM14 peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="TIM14 peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="9" size="1" name="LPTIM1LPEN" description="LPTIM1 peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the LPTIM1 are the kernel clock selected by LPTIM1SEL and provided to lptim_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="LPTIM1 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="LPTIM1 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="14" size="1" name="SPI2LPEN" description="SPI2 peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the SPI2 are the kernel clock selected by I2S123SRC and provided to spi_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="SPI2 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="SPI2 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="15" size="1" name="SPI3LPEN" description="SPI3 peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the SPI3 are the kernel clock selected by I2S123SRC and provided to spi_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="SPI3 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="SPI3 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="16" size="1" name="SPDIFRXLPEN" description="SPDIFRX peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the SPDIFRX are: the kernel clock selected by SPDIFRXSEL and provided to spdifrx_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="SPDIFRX peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="SPDIFRX peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="17" size="1" name="USART2LPEN" description="USART2 peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the USART2 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="USART2 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="USART2 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="18" size="1" name="USART3LPEN" description="USART3 peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the USART3 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="USART3 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="USART3 peripheral clocks enabled during CSleep mode (default after reset):" />
      </BitField>
      <BitField start="19" size="1" name="UART4LPEN" description="UART4 peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the UART4 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="UART4 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="UART4 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="20" size="1" name="UART5LPEN" description="UART5 peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the UART5 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="UART5 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="UART5 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="21" size="1" name="I2C1LPEN" description="I2C1 peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the I2C1 are the kernel clock selected by I2C123SEL and provided to i2C_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="I2C1 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="I2C1 peripheral clocks enabled during CSleep mode (default after reset):" />
      </BitField>
      <BitField start="22" size="1" name="I2C2LPEN" description="I2C2 peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the I2C2 are the kernel clock selected by I2C123SEL and provided to i2C_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="I2C2 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="I2C2 peripheral clocks enabled during CSleep mode (default after reset):" />
      </BitField>
      <BitField start="23" size="1" name="I2C3LPEN" description="I2C3 peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the I2C3 are the kernel clock selected by I2C123SEL and provided to i2C_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="I2C3 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="I2C3 peripheral clocks enabled during CSleep mode (default after reset):" />
      </BitField>
      <BitField start="27" size="1" name="CECLPEN" description="HDMI-CEC peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the HDMI-CEC are the kernel clock selected by CECSEL and provided to cec_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="HDMI-CEC peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="HDMI-CEC peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="29" size="1" name="DAC1LPEN" description="DAC1 (containing two converters) peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="DAC1 peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="DAC1 peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="30" size="1" name="UART7LPEN" description="UART7 peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the UART7 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="UART7 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="UART7 peripheral clocks enabled during CSleep mode (default after reset):" />
      </BitField>
      <BitField start="31" size="1" name="UART8LPEN" description="UART8 peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the UART8 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="UART8 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="UART8 peripheral clocks enabled during CSleep mode (default after reset):" />
      </BitField>
    </Register>
    <Register start="+0x174" size="0" name="RCC_APB1HLPENR" access="Read/Write" reset_value="0x00000136" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="CRSLPEN" description="clock recovery system peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="CRS peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="CRS peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="2" size="1" name="SWPMILPEN" description="SWPMI peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the SWPMI are the kernel clock selected by SWPMISEL and provided to swpmi_ker_ck input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="SWPMI peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="SWPMI peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="4" size="1" name="OPAMPLPEN" description="OPAMP peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="OPAMP peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="OPAMP peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="5" size="1" name="MDIOSLPEN" description="MDIOS peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="MDIOS peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="MDIOS peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="8" size="1" name="FDCANLPEN" description="FDCAN peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the FDCAN are: the kernel clock selected by FDCANSEL and provided to fdcan_clk input, and the rcc_pclk1 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="FDCAN peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="FDCAN peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
    </Register>
    <Register start="+0x178" size="0" name="RCC_APB2LPENR" access="Read/Write" reset_value="0x40D730F3" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM1LPEN" description="TIM1 peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM1 peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="TIM1 peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="1" size="1" name="TIM8LPEN" description="TIM8 peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM8 peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="TIM8 peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="4" size="1" name="USART1LPEN" description="USART1 peripheral clock enable during CSleep mode Set and reset by software. The peripheral clocks of the USART1 are the kernel clock selected by USART16910SEL and provided to usart_ker_ck inputs, and the rcc_pclk2 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="USART1 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="USART1 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="5" size="1" name="USART6LPEN" description="USART6 peripheral clock enable during CSleep mode Set and reset by software. The peripheral clocks of the USART6 are the kernel clock selected by USART16910SEL and provided to usart_ker_ck input, and the rcc_pclk2 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="USART6 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="USART6 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="6" size="1" name="UART9LPEN" description="UART9 peripheral clock enable during CSleep mode Set and reset by software. The peripheral clocks of the UART9 are the kernel clock selected by USART16910SEL and provided to usart_ker_ck input, and the rcc_pclk2 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="UART9 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="UART9 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="7" size="1" name="USART10LPEN" description="USART10 peripheral clock enable during CSleep mode Set and reset by software. The peripheral clocks of the USART10 are the kernel clock selected by USART16910SEL and provided to usart_ker_ck input, and the rcc_pclk2 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="USART10 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="USART10 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="12" size="1" name="SPI1LPEN" description="SPI1 peripheral clock enable during CSleep mode Set and reset by software. The peripheral clocks of the SPI1 are: the kernel clock selected by I2S123SRC and provided to spi_ker_ck input, and the rcc_pclk2 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="SPI1 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="SPI1 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="13" size="1" name="SPI4LPEN" description="SPI4 peripheral clock enable during CSleep mode Set and reset by software. The peripheral clocks of the SPI4 are: the kernel clock selected by SPI45SEL and provided to spi_ker_ck input, and the rcc_pclk2 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="SPI4 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="SPI4 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="16" size="1" name="TIM15LPEN" description="TIM15 peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM15 peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="TIM15 peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="17" size="1" name="TIM16LPEN" description="TIM16 peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM16 peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="TIM16 peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="18" size="1" name="TIM17LPEN" description="TIM17 peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="TIM17 peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="TIM17 peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="20" size="1" name="SPI5LPEN" description="SPI5 peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the SPI5 are the kernel clock selected by SPI45SEL and provided to spi_ker_ck input, and the rcc_pclk2 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="SPI5 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="SPI5 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="22" size="1" name="SAI1LPEN" description="SAI1 peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the SAI1 are: the kernel clock selected by SAI1SEL and provided to sai_a_ker_ck and sai_b_ker_ck inputs, and the rcc_pclk2 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="SAI1 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="SAI1 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="23" size="1" name="SAI2LPEN" description="SAI2 peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the SAI2 are the kernel clock selected by SAI23EL and provided to sai_a_ker_ck and sai_b_ker_ck inputs, and the rcc_pclk2 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="SAI2 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="SAI2 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="30" size="1" name="DFSDM1LPEN" description="DFSDM1 peripheral clocks enable during CSleep mode Set and reset by software. DFSDM1 peripheral clocks are the kernel clocks selected by SAI1SEL and DFSDM1SEL and provided to Aclk and clk inputs respectively, and the rcc_pclk2 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="DFSDM1 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="DFSDM1 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
    </Register>
    <Register start="+0x17C" size="0" name="RCC_APB4LPENR" access="Read/Write" reset_value="0x0C01E6AA" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SYSCFGLPEN" description="SYSCFG peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="SYSCFG peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="SYSCFG peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="3" size="1" name="LPUART1LPEN" description="LPUART1 peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the LPUART1 are the kernel clock selected by LPUART1SEL and provided to lpuart_ker_ck input, and the rcc_pclk4 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="LPUART1 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="LPUART1 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="5" size="1" name="SPI6LPEN" description="SPI6 peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the SPI6 are the kernel clock selected by SPI6SEL and provided to com_ck input, and the rcc_pclk4 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="SPI6 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="SPI6 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="7" size="1" name="I2C4LPEN" description="I2C4 peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the I2C4 are the kernel clock selected by I2C4SEL and provided to i2C_ker_ck input, and the rcc_pclk4 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="I2C4 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="I2C4 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="9" size="1" name="LPTIM2LPEN" description="LPTIM2 peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the LPTIM2 are the kernel clock selected by LPTIM2SEL and provided to lptim_ker_ck input, and the rcc_pclk4 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="LPTIM2 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="LPTIM2 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="10" size="1" name="LPTIM3LPEN" description="LPTIM3 peripheral clocks enable during CSleep mode Set and reset by software. The peripheral clocks of the LPTIM3 are the kernel clock selected by LPTIM345SEL and provided to lptim_ker_ck input, and the rcc_pclk4 bus interface clock.">
        <Enum name="B_0x0" start="0x0" description="LPTIM3 peripheral clocks disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="LPTIM3 peripheral clocks enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="13" size="1" name="DAC2LPEN" description="DAC2 (containing one converter) peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="DAC2 peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="DAC2 peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="14" size="1" name="COMP12LPEN" description="COMP1 and 2 peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="COMP1 and 2 peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="COMP1 and 2 peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="15" size="1" name="VREFLPEN" description="VREF peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="VREF peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="VREF peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="16" size="1" name="RTCAPBLPEN" description="RTC APB clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="The register clock interface of the RTC (APB) is disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="The register clock interface of the RTC (APB) is enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="26" size="1" name="DTSLPEN" description="temperature sensor peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="DTS peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="DTS peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
      <BitField start="27" size="1" name="DFSDM2LPEN" description="DFSDM2 peripheral clock enable during CSleep mode Set and reset by software.">
        <Enum name="B_0x0" start="0x0" description="DFSDM2 peripheral clock disabled during CSleep mode" />
        <Enum name="B_0x1" start="0x1" description="DFSDM2 peripheral clock enabled during CSleep mode (default after reset)" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RNG" start="0x48021800" description="RNG">
    <Register start="+0x0" size="0" name="RNG_CR" access="Read/Write" description="RNG control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="RNGEN" description="Random number generator enable" />
      <BitField start="3" size="1" name="IE" description="Interrupt enable" />
      <BitField start="5" size="1" name="CED" description="Clock error detection Note: The clock error detection can be used only when ck_rc48 or ck_pll1_q (ck_pll1_q = 48MHz) source is selected otherwise, CED bit must be equal to 1. The clock error detection cannot be enabled nor disabled on the fly when RNG peripheral is enabled, to enable or disable CED the RNG must be disabled." />
    </Register>
    <Register start="+0x4" size="0" name="RNG_SR" access="Read/Write" description="RNG status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DRDY" description="Data ready Note: If IE=1 in RNG_CR, an interrupt is generated when DRDY=1. It can rise when the peripheral is disabled. When the output buffer becomes empty (after reading RNG_DR), this bit returns to 0 until a new random value is generated." />
      <BitField start="1" size="1" name="CECS" description="Clock error current status Note: This bit is meaningless if CED (Clock error detection) bit in RNG_CR is equal to 1." />
      <BitField start="2" size="1" name="SECS" description="Seed error current status ** More than 64 consecutive bits at the same value (0 or 1) ** More than 32 consecutive alternances of 0 and 1 (0101010101...01)" />
      <BitField start="5" size="1" name="CEIS" description="Clock error interrupt status This bit is set at the same time as CECS. It is cleared by writing it to 0. An interrupt is pending if IE = 1 in the RNG_CR register. Note: This bit is meaningless if CED (Clock error detection) bit in RNG_CR is equal to 1." />
      <BitField start="6" size="1" name="SEIS" description="Seed error interrupt status This bit is set at the same time as SECS. It is cleared by writing it to 0. ** More than 64 consecutive bits at the same value (0 or 1) ** More than 32 consecutive alternances of 0 and 1 (0101010101...01) An interrupt is pending if IE = 1 in the RNG_CR register." />
    </Register>
    <Register start="+0x8" size="0" name="RNG_DR" access="ReadOnly" description="The RNG_DR register is a read-only register that delivers a 32-bit random value when read. The content of this register is valid when DRDY= 1, even if RNGEN=0." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RNDATA" description="Random data 32-bit random data which are valid when DRDY=1." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RTC" start="0x58004000" description="RTC">
    <Register start="+0x0" size="0" name="RTC_TR" access="Read/Write" description="RTC time register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SU" description="Second units in BCD format" />
      <BitField start="4" size="3" name="ST" description="Second tens in BCD format" />
      <BitField start="8" size="4" name="MNU" description="Minute units in BCD format" />
      <BitField start="12" size="3" name="MNT" description="Minute tens in BCD format" />
      <BitField start="16" size="4" name="HU" description="Hour units in BCD format" />
      <BitField start="20" size="2" name="HT" description="Hour tens in BCD format" />
      <BitField start="22" size="1" name="PM" description="AM/PM notation">
        <Enum name="B_0x0" start="0x0" description="AM or 24-hour format" />
        <Enum name="B_0x1" start="0x1" description="PM" />
      </BitField>
    </Register>
    <Register start="+0x4" size="0" name="RTC_DR" access="Read/Write" description="RTC date register" reset_value="0x00002101" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DU" description="Date units in BCD format" />
      <BitField start="4" size="2" name="DT" description="Date tens in BCD format" />
      <BitField start="8" size="4" name="MU" description="Month units in BCD format" />
      <BitField start="12" size="1" name="MT" description="Month tens in BCD format" />
      <BitField start="13" size="3" name="WDU" description="Week day units ...">
        <Enum name="B_0x0" start="0x0" description="forbidden" />
        <Enum name="B_0x1" start="0x1" description="Monday" />
        <Enum name="B_0x7" start="0x7" description="Sunday" />
      </BitField>
      <BitField start="16" size="4" name="YU" description="Year units in BCD format" />
      <BitField start="20" size="4" name="YT" description="Year tens in BCD format" />
    </Register>
    <Register start="+0x8" size="0" name="RTC_SSR" access="Read/Write" description="RTC sub second register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SS" description="Sub second value SS[15:0] is the value in the synchronous prescaler counter. The fraction of a second is given by the formula below: Second fraction = (PREDIV_S - SS) / (PREDIV_S + 1) Note: SS can be larger than PREDIV_S only after a shift operation. In that case, the correct time/date is one second less than as indicated by RTC_TR/RTC_DR." />
    </Register>
    <Register start="+0xC" size="0" name="RTC_ICSR" access="Read/Write" description="RTC initialization control and status register" reset_value="0x00000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ALRAWF" description="Alarm A write flag This bit is set by hardware when alarm A values can be changed, after the ALRAE bit has been set to 0 in RTC_CR. It is cleared by hardware in initialization mode.">
        <Enum name="B_0x0" start="0x0" description="Alarm A update not allowed" />
        <Enum name="B_0x1" start="0x1" description="Alarm A update allowed" />
      </BitField>
      <BitField start="1" size="1" name="ALRBWF" description="Alarm B write flag This bit is set by hardware when alarm B values can be changed, after the ALRBE bit has been set to 0 in RTC_CR. It is cleared by hardware in initialization mode.">
        <Enum name="B_0x0" start="0x0" description="Alarm B update not allowed" />
        <Enum name="B_0x1" start="0x1" description="Alarm B update allowed" />
      </BitField>
      <BitField start="2" size="1" name="WUTWF" description="Wakeup timer write flag This bit is set by hardware when WUT value can be changed, after the WUTE bit has been set to 0 in RTC_CR. It is cleared by hardware in initialization mode.">
        <Enum name="B_0x0" start="0x0" description="Wakeup timer configuration update not allowed except in initialization mode" />
        <Enum name="B_0x1" start="0x1" description="Wakeup timer configuration update allowed" />
      </BitField>
      <BitField start="3" size="1" name="SHPF" description="Shift operation pending This flag is set by hardware as soon as a shift operation is initiated by a write to the RTC_SHIFTR register. It is cleared by hardware when the corresponding shift operation has been executed. Writing to the SHPF bit has no effect.">
        <Enum name="B_0x0" start="0x0" description="No shift operation is pending" />
        <Enum name="B_0x1" start="0x1" description="A shift operation is pending" />
      </BitField>
      <BitField start="4" size="1" name="INITS" description="Initialization status flag This bit is set by hardware when the calendar year field is different from 0 (Backup domain reset state).">
        <Enum name="B_0x0" start="0x0" description="Calendar has not been initialized" />
        <Enum name="B_0x1" start="0x1" description="Calendar has been initialized" />
      </BitField>
      <BitField start="5" size="1" name="RSF" description="Registers synchronization flag This bit is set by hardware each time the calendar registers are copied into the shadow registers (RTC_SSRx, RTC_TRx and RTC_DRx). This bit is cleared by hardware in initialization mode, while a shift operation is pending (SHPF = 1), or when in bypass shadow register mode (BYPSHAD = 1). This bit can also be cleared by software. It is cleared either by software or by hardware in initialization mode.">
        <Enum name="B_0x0" start="0x0" description="Calendar shadow registers not yet synchronized" />
        <Enum name="B_0x1" start="0x1" description="Calendar shadow registers synchronized" />
      </BitField>
      <BitField start="6" size="1" name="INITF" description="Initialization flag When this bit is set to 1, the RTC is in initialization state, and the time, date and prescaler registers can be updated.">
        <Enum name="B_0x0" start="0x0" description="Calendar registers update is not allowed" />
        <Enum name="B_0x1" start="0x1" description="Calendar registers update is allowed" />
      </BitField>
      <BitField start="7" size="1" name="INIT" description="Initialization mode">
        <Enum name="B_0x0" start="0x0" description="Free running mode" />
        <Enum name="B_0x1" start="0x1" description="Initialization mode used to program time and date register (RTC_TR and RTC_DR), and prescaler register (RTC_PRER). Counters are stopped and start counting from the new value when INIT is reset." />
      </BitField>
      <BitField start="16" size="1" name="RECALPF" description="Recalibration pending Flag The RECALPF status flag is automatically set to 1 when software writes to the RTC_CALR register, indicating that the RTC_CALR register is blocked. When the new calibration settings are taken into account, this bit returns to 0. Refer to ." />
    </Register>
    <Register start="+0x10" size="0" name="RTC_PRER" access="Read/Write" description="RTC prescaler register" reset_value="0x007F00FF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="PREDIV_S" description="Synchronous prescaler factor This is the synchronous division factor: ck_spre frequency = ck_apre frequency/(PREDIV_S+1)" />
      <BitField start="16" size="7" name="PREDIV_A" description="Asynchronous prescaler factor This is the asynchronous division factor: ck_apre frequency = RTCCLK frequency/(PREDIV_A+1)" />
    </Register>
    <Register start="+0x14" size="0" name="RTC_WUTR" access="Read/Write" description="RTC wakeup timer register" reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WUT" description="Wakeup auto-reload value bits When the wakeup timer is enabled (WUTE set to 1), the WUTF flag is set every (WUT[15:0]&#xc3;&#x82;&#xc2; +&#xc3;&#x82;&#xc2; 1) ck_wut cycles. The ck_wut period is selected through WUCKSEL[2:0] bits of the RTC_CR register. When WUCKSEL[2] = 1, the wakeup timer becomes 17-bits and WUCKSEL[1] effectively becomes WUT[16] the most-significant bit to be reloaded into the timer. The first assertion of WUTF occurs between WUT and (WUT + 1) ck_wut cycles after WUTE is set. Setting WUT[15:0] to 0x0000 with WUCKSEL[2:0] = 011 (RTCCLK/2) is forbidden." />
    </Register>
    <Register start="+0x18" size="0" name="RTC_CR" access="Read/Write" description="RTC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="WUCKSEL" description="ck_wut wakeup clock selection 10x: ck_spre (usually 1&#xc3;&#x82;&#xc2; Hz) clock is selected 11x: ck_spre (usually 1&#xc3;&#x82;&#xc2; Hz) clock is selected and 216&#xc3;&#x82;&#xc2; is added to the WUT counter value">
        <Enum name="B_0x0" start="0x0" description="RTC/16 clock is selected" />
        <Enum name="B_0x1" start="0x1" description="RTC/8 clock is selected" />
        <Enum name="B_0x2" start="0x2" description="RTC/4 clock is selected" />
        <Enum name="B_0x3" start="0x3" description="RTC/2 clock is selected" />
      </BitField>
      <BitField start="3" size="1" name="TSEDGE" description="Timestamp event active edge TSE must be reset when TSEDGE is changed to avoid unwanted TSF setting.">
        <Enum name="B_0x0" start="0x0" description="RTC_TS input rising edge generates a timestamp event" />
        <Enum name="B_0x1" start="0x1" description="RTC_TS input falling edge generates a timestamp event" />
      </BitField>
      <BitField start="4" size="1" name="REFCKON" description="RTC_REFIN reference clock detection enable (50 or 60&#xc3;&#x82;&#xc2; Hz) Note: PREDIV_S must be 0x00FF.">
        <Enum name="B_0x0" start="0x0" description="RTC_REFIN detection disabled" />
        <Enum name="B_0x1" start="0x1" description="RTC_REFIN detection enabled" />
      </BitField>
      <BitField start="5" size="1" name="BYPSHAD" description="Bypass the shadow registers Note: If the frequency of the APB1 clock is less than seven times the frequency of RTCCLK, BYPSHAD must be set to 1.">
        <Enum name="B_0x0" start="0x0" description="Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken from the shadow registers, which are updated once every two RTCCLK cycles." />
        <Enum name="B_0x1" start="0x1" description="Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken directly from the calendar counters." />
      </BitField>
      <BitField start="6" size="1" name="FMT" description="Hour format">
        <Enum name="B_0x0" start="0x0" description="24 hour/day format" />
        <Enum name="B_0x1" start="0x1" description="AM/PM hour format" />
      </BitField>
      <BitField start="8" size="1" name="ALRAE" description="Alarm A enable">
        <Enum name="B_0x0" start="0x0" description="Alarm A disabled" />
        <Enum name="B_0x1" start="0x1" description="Alarm A enabled" />
      </BitField>
      <BitField start="9" size="1" name="ALRBE" description="Alarm B enable">
        <Enum name="B_0x0" start="0x0" description="Alarm B disabled" />
        <Enum name="B_0x1" start="0x1" description="Alarm B enabled" />
      </BitField>
      <BitField start="10" size="1" name="WUTE" description="Wakeup timer enable Note: When the wakeup timer is disabled, wait for WUTWF=1 before enabling it again.">
        <Enum name="B_0x0" start="0x0" description="Wakeup timer disabled" />
        <Enum name="B_0x1" start="0x1" description="Wakeup timer enabled" />
      </BitField>
      <BitField start="11" size="1" name="TSE" description="timestamp enable">
        <Enum name="B_0x0" start="0x0" description="timestamp disable" />
        <Enum name="B_0x1" start="0x1" description="timestamp enable" />
      </BitField>
      <BitField start="12" size="1" name="ALRAIE" description="Alarm A interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Alarm A interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Alarm A interrupt enabled" />
      </BitField>
      <BitField start="13" size="1" name="ALRBIE" description="Alarm B interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Alarm B interrupt disable" />
        <Enum name="B_0x1" start="0x1" description="Alarm B interrupt enable" />
      </BitField>
      <BitField start="14" size="1" name="WUTIE" description="Wakeup timer interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Wakeup timer interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Wakeup timer interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="TSIE" description="Timestamp interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Timestamp interrupt disable" />
        <Enum name="B_0x1" start="0x1" description="Timestamp interrupt enable" />
      </BitField>
      <BitField start="16" size="1" name="ADD1H" description="Add 1 hour (summer time change) When this bit is set outside initialization mode, 1 hour is added to the calendar time. This bit is always read as 0.">
        <Enum name="B_0x0" start="0x0" description="No effect" />
        <Enum name="B_0x1" start="0x1" description="Adds 1 hour to the current time. This can be used for summer time change" />
      </BitField>
      <BitField start="17" size="1" name="SUB1H" description="Subtract 1 hour (winter time change) When this bit is set outside initialization mode, 1 hour is subtracted to the calendar time if the current hour is not 0. This bit is always read as 0. Setting this bit has no effect when current hour is 0.">
        <Enum name="B_0x0" start="0x0" description="No effect" />
        <Enum name="B_0x1" start="0x1" description="Subtracts 1 hour to the current time. This can be used for winter time change." />
      </BitField>
      <BitField start="18" size="1" name="BKP" description="Backup This bit can be written by the user to memorize whether the daylight saving time change has been performed or not." />
      <BitField start="19" size="1" name="COSEL" description="Calibration output selection When COE = 1, this bit selects which signal is output on CALIB. These frequencies are valid for RTCCLK at 32.768&#xc3;&#x82;&#xc2; kHz and prescalers at their default values (PREDIV_A = 127 and PREDIV_S = 255). Refer to .">
        <Enum name="B_0x0" start="0x0" description="Calibration output is 512 Hz" />
        <Enum name="B_0x1" start="0x1" description="Calibration output is 1 Hz" />
      </BitField>
      <BitField start="20" size="1" name="POL" description="Output polarity This bit is used to configure the polarity of TAMPALRM output.">
        <Enum name="B_0x0" start="0x0" description="The pin is high when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0]), or when a TAMPxF/ITAMPxF is asserted (if TAMPOE = 1)." />
        <Enum name="B_0x1" start="0x1" description="The pin is low when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0]), or when a TAMPxF/ITAMPxF is asserted (if TAMPOE = 1)." />
      </BitField>
      <BitField start="21" size="2" name="OSEL" description="Output selection These bits are used to select the flag to be routed to TAMPALRM output.">
        <Enum name="B_0x0" start="0x0" description="Output disabled" />
        <Enum name="B_0x1" start="0x1" description="Alarm A output enabled" />
        <Enum name="B_0x2" start="0x2" description="Alarm B output enabled" />
        <Enum name="B_0x3" start="0x3" description="Wakeup output enabled" />
      </BitField>
      <BitField start="23" size="1" name="COE" description="Calibration output enable This bit enables the CALIB output">
        <Enum name="B_0x0" start="0x0" description="Calibration output disabled" />
        <Enum name="B_0x1" start="0x1" description="Calibration output enabled" />
      </BitField>
      <BitField start="24" size="1" name="ITSE" description="timestamp on internal event enable">
        <Enum name="B_0x0" start="0x0" description="internal event timestamp disabled" />
        <Enum name="B_0x1" start="0x1" description="internal event timestamp enabled" />
      </BitField>
      <BitField start="25" size="1" name="TAMPTS" description="Activate timestamp on tamper detection event TAMPTS is valid even if TSE = 0 in the RTC_CR register. Timestamp flag is set after the tamper flags, therefore if TAMPTS and TSIE are set, it is recommended to disable the tamper interrupts in order to avoid servicing 2 interrupts.">
        <Enum name="B_0x0" start="0x0" description="Tamper detection event does not cause a RTC timestamp to be saved" />
        <Enum name="B_0x1" start="0x1" description="Save RTC timestamp on tamper detection event" />
      </BitField>
      <BitField start="26" size="1" name="TAMPOE" description="Tamper detection output enable on TAMPALRM">
        <Enum name="B_0x0" start="0x0" description="The tamper flag is not routed on TAMPALRM" />
        <Enum name="B_0x1" start="0x1" description="The tamper flag is routed on TAMPALRM, combined with the signal provided by OSEL and with the polarity provided by POL." />
      </BitField>
      <BitField start="29" size="1" name="TAMPALRM_PU" description="TAMPALRM pull-up enable">
        <Enum name="B_0x0" start="0x0" description="No pull-up is applied on TAMPALRM output" />
        <Enum name="B_0x1" start="0x1" description="A pull-up is applied on TAMPALRM output" />
      </BitField>
      <BitField start="30" size="1" name="TAMPALRM_TYPE" description="TAMPALRM output type">
        <Enum name="B_0x0" start="0x0" description="TAMPALRM is push-pull output" />
        <Enum name="B_0x1" start="0x1" description="TAMPALRM is open-drain output" />
      </BitField>
      <BitField start="31" size="1" name="OUT2EN" description="RTC_OUT2 output enable Setting this bit allows to remap the RTC outputs on RTC_OUT2 as follows: OUT2EN = 0: RTC output 2 disable If OSEL &#xc3;&#xa2;&#xc2;&#x89;&#xc2; 00 or TAMPOE = 1: TAMPALRM is output on RTC_OUT1 If OSEL = 00 and TAMPOE = 0 and COE = 1: CALIB is output on RTC_OUT1 OUT2EN = 1: RTC output 2 enable If (OSEL &#xc3;&#xa2;&#xc2;&#x89;&#xc2; 00 or TAMPOE = 1) and COE = 0: TAMPALRM is output on RTC_OUT2 If OSEL = 00 and TAMPOE = 0 and COE = 1: CALIB is output on RTC_OUT2 If (OSEL&#xc3;&#xa2;&#xc2;&#x89;&#xc2; 00 or TAMPOE = 1) and COE = 1: CALIB is output on RTC_OUT2 and TAMPALRM is output on RTC_OUT1." />
    </Register>
    <Register start="+0x24" size="0" name="RTC_WPR" access="Read/Write" description="RTC write protection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="KEY" description="Write protection key This byte is written by software. Reading this byte always returns 0x00. Refer to for a description of how to unlock RTC register write protection." />
    </Register>
    <Register start="+0x28" size="0" name="RTC_CALR" access="Read/Write" description="RTC calibration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CALM" description="Calibration minus The frequency of the calendar is reduced by masking CALM out of 220 RTCCLK pulses (32 seconds if the input frequency is 32768&#xc3;&#x82;&#xc2; Hz). This decreases the frequency of the calendar with a resolution of 0.9537&#xc3;&#x82;&#xc2; ppm. To increase the frequency of the calendar, this feature should be used in conjunction with CALP. See ." />
      <BitField start="13" size="1" name="CALW16" description="Use a 16-second calibration cycle period When CALW16 is set to 1, the 16-second calibration cycle period is selected. This bit must not be set to 1 if CALW8 = 1. Note: CALM[0] is stuck at 0 when CALW16 = 1. Refer to calibration." />
      <BitField start="14" size="1" name="CALW8" description="Use an 8-second calibration cycle period When CALW8 is set to 1, the 8-second calibration cycle period is selected. Note: CALM[1:0] are stuck at 00 when CALW8 = 1. Refer to digital calibration." />
      <BitField start="15" size="1" name="CALP" description="Increase frequency of RTC by 488.5&#xc3;&#x82;&#xc2; ppm This feature is intended to be used in conjunction with CALM, which lowers the frequency of the calendar with a fine resolution. if the input frequency is 32768&#xc3;&#x82;&#xc2; Hz, the number of RTCCLK pulses added during a 32-second window is calculated as follows: (512 &#xc3;&#x83;&#xc2;&#x97; CALP) - CALM. Refer to .">
        <Enum name="B_0x0" start="0x0" description="No RTCCLK pulses are added." />
        <Enum name="B_0x1" start="0x1" description="One RTCCLK pulse is effectively inserted every 211 pulses (frequency increased by 488.5&#xc3;&#x82;&#xc2; ppm)." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="0" name="RTC_SHIFTR" access="Read/Write" description="RTC shift control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="SUBFS" description="Subtract a fraction of a second These bits are write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF = 1, in RTC_ICSR). The value which is written to SUBFS is added to the synchronous prescaler counter. Since this counter counts down, this operation effectively subtracts from (delays) the clock by: Delay (seconds) = SUBFS / (PREDIV_S + 1) A fraction of a second can effectively be added to the clock (advancing the clock) when the ADD1S function is used in conjunction with SUBFS, effectively advancing the clock by: Advance (seconds) = (1 - (SUBFS / (PREDIV_S + 1))). Note: Writing to SUBFS causes RSF to be cleared. Software can then wait until RSF = 1 to be sure that the shadow registers have been updated with the shifted time." />
      <BitField start="31" size="1" name="ADD1S" description="Add one second This bit is write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF = 1, in RTC_ICSR). This function is intended to be used with SUBFS (see description below) in order to effectively add a fraction of a second to the clock in an atomic operation.">
        <Enum name="B_0x0" start="0x0" description="No effect" />
        <Enum name="B_0x1" start="0x1" description="Add one second to the clock/calendar" />
      </BitField>
    </Register>
    <Register start="+0x30" size="0" name="RTC_TSTR" access="Read/Write" description="RTC timestamp time register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SU" description="Second units in BCD format." />
      <BitField start="4" size="3" name="ST" description="Second tens in BCD format." />
      <BitField start="8" size="4" name="MNU" description="Minute units in BCD format." />
      <BitField start="12" size="3" name="MNT" description="Minute tens in BCD format." />
      <BitField start="16" size="4" name="HU" description="Hour units in BCD format." />
      <BitField start="20" size="2" name="HT" description="Hour tens in BCD format." />
      <BitField start="22" size="1" name="PM" description="AM/PM notation">
        <Enum name="B_0x0" start="0x0" description="AM or 24-hour format" />
        <Enum name="B_0x1" start="0x1" description="PM" />
      </BitField>
    </Register>
    <Register start="+0x34" size="0" name="RTC_TSDR" access="Read/Write" description="RTC timestamp date register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DU" description="Date units in BCD format" />
      <BitField start="4" size="2" name="DT" description="Date tens in BCD format" />
      <BitField start="8" size="4" name="MU" description="Month units in BCD format" />
      <BitField start="12" size="1" name="MT" description="Month tens in BCD format" />
      <BitField start="13" size="3" name="WDU" description="Week day units" />
    </Register>
    <Register start="+0x38" size="0" name="RTC_TSSSR" access="Read/Write" description="RTC timestamp sub second register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SS" description="Sub second value SS[15:0] is the value of the synchronous prescaler counter when the timestamp event occurred." />
    </Register>
    <Register start="+0x40" size="0" name="RTC_ALRMAR" access="Read/Write" description="RTC alarm A register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SU" description="Second units in BCD format." />
      <BitField start="4" size="3" name="ST" description="Second tens in BCD format." />
      <BitField start="7" size="1" name="MSK1" description="Alarm A seconds mask">
        <Enum name="B_0x0" start="0x0" description="Alarm A set if the seconds match" />
        <Enum name="B_0x1" start="0x1" description="Seconds don't care in alarm A comparison" />
      </BitField>
      <BitField start="8" size="4" name="MNU" description="Minute units in BCD format" />
      <BitField start="12" size="3" name="MNT" description="Minute tens in BCD format" />
      <BitField start="15" size="1" name="MSK2" description="Alarm A minutes mask">
        <Enum name="B_0x0" start="0x0" description="Alarm A set if the minutes match" />
        <Enum name="B_0x1" start="0x1" description="Minutes don't care in alarm A comparison" />
      </BitField>
      <BitField start="16" size="4" name="HU" description="Hour units in BCD format" />
      <BitField start="20" size="2" name="HT" description="Hour tens in BCD format" />
      <BitField start="22" size="1" name="PM" description="AM/PM notation">
        <Enum name="B_0x0" start="0x0" description="AM or 24-hour format" />
        <Enum name="B_0x1" start="0x1" description="PM" />
      </BitField>
      <BitField start="23" size="1" name="MSK3" description="Alarm A hours mask">
        <Enum name="B_0x0" start="0x0" description="Alarm A set if the hours match" />
        <Enum name="B_0x1" start="0x1" description="Hours don't care in alarm A comparison" />
      </BitField>
      <BitField start="24" size="4" name="DU" description="Date units or day in BCD format" />
      <BitField start="28" size="2" name="DT" description="Date tens in BCD format" />
      <BitField start="30" size="1" name="WDSEL" description="Week day selection">
        <Enum name="B_0x0" start="0x0" description="DU[3:0] represents the date units" />
        <Enum name="B_0x1" start="0x1" description="DU[3:0] represents the week day. DT[1:0] is don't care." />
      </BitField>
      <BitField start="31" size="1" name="MSK4" description="Alarm A date mask">
        <Enum name="B_0x0" start="0x0" description="Alarm A set if the date/day match" />
        <Enum name="B_0x1" start="0x1" description="Date/day don't care in alarm A comparison" />
      </BitField>
    </Register>
    <Register start="+0x44" size="0" name="RTC_ALRMASSR" access="Read/Write" description="RTC alarm A sub second register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="SS" description="Sub seconds value This value is compared with the contents of the synchronous prescaler counter to determine if alarm A is to be activated. Only bits 0 up MASKSS-1 are compared." />
      <BitField start="24" size="4" name="MASKSS" description="Mask the most-significant bits starting at this bit 2: SS[14:2] are don't care in alarm A comparison. Only SS[1:0] are compared. 3: SS[14:3] are don't care in alarm A comparison. Only SS[2:0] are compared. ... 12: SS[14:12] are don't care in alarm A comparison. SS[11:0] are compared. 13: SS[14:13] are don't care in alarm A comparison. SS[12:0] are compared. 14: SS[14] is don't care in alarm A comparison. SS[13:0] are compared. 15: All 15 SS bits are compared and must match to activate alarm. The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation. Note: The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation.">
        <Enum name="B_0x0" start="0x0" description="No comparison on sub seconds for alarm A. The alarm is set when the seconds unit is incremented (assuming that the rest of the fields match)." />
        <Enum name="B_0x1" start="0x1" description="SS[14:1] are don't care in alarm A comparison. Only SS[0] is compared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="0" name="RTC_ALRMBR" access="Read/Write" description="RTC alarm B register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SU" description="Second units in BCD format" />
      <BitField start="4" size="3" name="ST" description="Second tens in BCD format" />
      <BitField start="7" size="1" name="MSK1" description="Alarm B seconds mask">
        <Enum name="B_0x0" start="0x0" description="Alarm B set if the seconds match" />
        <Enum name="B_0x1" start="0x1" description="Seconds don't care in alarm B comparison" />
      </BitField>
      <BitField start="8" size="4" name="MNU" description="Minute units in BCD format" />
      <BitField start="12" size="3" name="MNT" description="Minute tens in BCD format" />
      <BitField start="15" size="1" name="MSK2" description="Alarm B minutes mask">
        <Enum name="B_0x0" start="0x0" description="Alarm B set if the minutes match" />
        <Enum name="B_0x1" start="0x1" description="Minutes don't care in alarm B comparison" />
      </BitField>
      <BitField start="16" size="4" name="HU" description="Hour units in BCD format" />
      <BitField start="20" size="2" name="HT" description="Hour tens in BCD format" />
      <BitField start="22" size="1" name="PM" description="AM/PM notation">
        <Enum name="B_0x0" start="0x0" description="AM or 24-hour format" />
        <Enum name="B_0x1" start="0x1" description="PM" />
      </BitField>
      <BitField start="23" size="1" name="MSK3" description="Alarm B hours mask">
        <Enum name="B_0x0" start="0x0" description="Alarm B set if the hours match" />
        <Enum name="B_0x1" start="0x1" description="Hours don't care in alarm B comparison" />
      </BitField>
      <BitField start="24" size="4" name="DU" description="Date units or day in BCD format" />
      <BitField start="28" size="2" name="DT" description="Date tens in BCD format" />
      <BitField start="30" size="1" name="WDSEL" description="Week day selection">
        <Enum name="B_0x0" start="0x0" description="DU[3:0] represents the date units" />
        <Enum name="B_0x1" start="0x1" description="DU[3:0] represents the week day. DT[1:0] is don't care." />
      </BitField>
      <BitField start="31" size="1" name="MSK4" description="Alarm B date mask">
        <Enum name="B_0x0" start="0x0" description="Alarm B set if the date and day match" />
        <Enum name="B_0x1" start="0x1" description="Date and day don't care in alarm B comparison" />
      </BitField>
    </Register>
    <Register start="+0x4C" size="0" name="RTC_ALRMBSSR" access="Read/Write" description="RTC alarm B sub second register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="SS" description="Sub seconds value This value is compared with the contents of the synchronous prescaler counter to determine if alarm B is to be activated. Only bits 0 up to MASKSS-1 are compared." />
      <BitField start="24" size="4" name="MASKSS" description="Mask the most-significant bits starting at this bit ... The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation.">
        <Enum name="B_0x0" start="0x0" description="No comparison on sub seconds for alarm B. The alarm is set when the seconds unit is incremented (assuming that the rest of the fields match)." />
        <Enum name="B_0x1" start="0x1" description="SS[14:1] are don't care in alarm B comparison. Only SS[0] is compared." />
        <Enum name="B_0x2" start="0x2" description="SS[14:2] are don't care in alarm B comparison. Only SS[1:0] are compared." />
        <Enum name="B_0x3" start="0x3" description="SS[14:3] are don't care in alarm B comparison. Only SS[2:0] are compared." />
        <Enum name="B_0xC" start="0xC" description="SS[14:12] are don't care in alarm B comparison. SS[11:0] are compared." />
        <Enum name="B_0xD" start="0xD" description="SS[14:13] are don't care in alarm B comparison. SS[12:0] are compared." />
        <Enum name="B_0xE" start="0xE" description="SS[14] is don't care in alarm B comparison. SS[13:0] are compared." />
        <Enum name="B_0xF" start="0xF" description="All 15 SS bits are compared and must match to activate alarm." />
      </BitField>
    </Register>
    <Register start="+0x50" size="0" name="RTC_SR" access="Read/Write" description="RTC status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ALRAF" description="Alarm A flag This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the alarm A register (RTC_ALRMAR)." />
      <BitField start="1" size="1" name="ALRBF" description="Alarm B flag This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the alarm B register (RTC_ALRMBR)." />
      <BitField start="2" size="1" name="WUTF" description="Wakeup timer flag This flag is set by hardware when the wakeup auto-reload counter reaches 0. This flag must be cleared by software at least 1.5 RTCCLK periods before WUTF is set to 1 again." />
      <BitField start="3" size="1" name="TSF" description="Timestamp flag This flag is set by hardware when a timestamp event occurs. If ITSF flag is set, TSF must be cleared together with ITSF." />
      <BitField start="4" size="1" name="TSOVF" description="Timestamp overflow flag This flag is set by hardware when a timestamp event occurs while TSF is already set. It is recommended to check and then clear TSOVF only after clearing the TSF bit. Otherwise, an overflow might not be noticed if a timestamp event occurs immediately before the TSF bit is cleared." />
      <BitField start="5" size="1" name="ITSF" description="Internal timestamp flag This flag is set by hardware when a timestamp on the internal event occurs." />
    </Register>
    <Register start="+0x54" size="0" name="RTC_MISR" access="Read/Write" description="RTC masked interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ALRAMF" description="Alarm A masked flag This flag is set by hardware when the alarm A interrupt occurs." />
      <BitField start="1" size="1" name="ALRBMF" description="Alarm B masked flag This flag is set by hardware when the alarm B interrupt occurs." />
      <BitField start="2" size="1" name="WUTMF" description="Wakeup timer masked flag This flag is set by hardware when the wakeup timer interrupt occurs. This flag must be cleared by software at least 1.5 RTCCLK periods before WUTF is set to 1 again." />
      <BitField start="3" size="1" name="TSMF" description="Timestamp masked flag This flag is set by hardware when a timestamp interrupt occurs. If ITSF flag is set, TSF must be cleared together with ITSF." />
      <BitField start="4" size="1" name="TSOVMF" description="Timestamp overflow masked flag This flag is set by hardware when a timestamp interrupt occurs while TSMF is already set. It is recommended to check and then clear TSOVF only after clearing the TSF bit. Otherwise, an overflow might not be noticed if a timestamp event occurs immediately before the TSF bit is cleared." />
      <BitField start="5" size="1" name="ITSMF" description="Internal timestamp masked flag This flag is set by hardware when a timestamp on the internal event occurs and timestampinterrupt is raised." />
    </Register>
    <Register start="+0x5C" size="0" name="RTC_SCR" access="Read/Write" description="RTC status clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CALRAF" description="Clear alarm A flag Writing 1 in this bit clears the ALRBF bit in the RTC_SR register." />
      <BitField start="1" size="1" name="CALRBF" description="Clear alarm B flag Writing 1 in this bit clears the ALRBF bit in the RTC_SR register." />
      <BitField start="2" size="1" name="CWUTF" description="Clear wakeup timer flag Writing 1 in this bit clears the WUTF bit in the RTC_SR register." />
      <BitField start="3" size="1" name="CTSF" description="Clear timestamp flag Writing 1 in this bit clears the TSOVF bit in the RTC_SR register. If ITSF flag is set, TSF must be cleared together with ITSF by setting CRSF and CITSF." />
      <BitField start="4" size="1" name="CTSOVF" description="Clear timestamp overflow flag Writing 1 in this bit clears the TSOVF bit in the RTC_SR register. It is recommended to check and then clear TSOVF only after clearing the TSF bit. Otherwise, an overflow might not be noticed if a timestamp event occurs immediately before the TSF bit is cleared." />
      <BitField start="5" size="1" name="CITSF" description="Clear internal timestamp flag Writing 1 in this bit clears the ITSF bit in the RTC_SR register." />
    </Register>
    <Register start="+0x60" size="0" name="RTC_CFGR" access="Read/Write" description="RTC configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OUT2_RMP" description="RTC_OUT2 mapping">
        <Enum name="B_0x0" start="0x0" description="RTC_OUT2 is mapped on PB2" />
        <Enum name="B_0x1" start="0x1" description="RTC_OUT2 is mapped on PI8" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SAI1" start="0x40015800" description="SAI">
    <Register start="+0x0" size="0" name="SAI_GCR" access="Read/Write" description="Global configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SYNCIN" description="Synchronization inputs" />
      <BitField start="4" size="2" name="SYNCOUT" description="Synchronization outputs These bits are set and cleared by software." />
    </Register>
    <Register start="+0x4" size="0" name="SAI_ACR1" access="Read/Write" description="Configuration register 1" reset_value="0x00000040" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE" description="SAIx audio block mode immediately" />
      <BitField start="2" size="2" name="PRTCFG" description="Protocol configuration. These bits are set and cleared by software. These bits have to be configured when the audio block is disabled." />
      <BitField start="5" size="3" name="DS" description="Data size. These bits are set and cleared by software. These bits are ignored when the SPDIF protocols are selected (bit PRTCFG[1:0]), because the frame and the data size are fixed in such case. When the companding mode is selected through COMP[1:0] bits, DS[1:0] are ignored since the data size is fixed to 8 bits by the algorithm. These bits must be configured when the audio block is disabled." />
      <BitField start="8" size="1" name="LSBFIRST" description="Least significant bit first. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in AC97 audio protocol since AC97 data are always transferred with the MSB first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are always transferred with LSB first." />
      <BitField start="9" size="1" name="CKSTR" description="Clock strobing edge. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in SPDIF audio protocol." />
      <BitField start="10" size="2" name="SYNCEN" description="Synchronization enable. These bits are set and cleared by software. They must be configured when the audio sub-block is disabled. Note: The audio sub-block should be configured as asynchronous when SPDIF mode is enabled." />
      <BitField start="12" size="1" name="MONO" description="Mono mode. This bit is set and cleared by software. It is meaningful only when the number of slots is equal to 2. When the mono mode is selected, slot 0 data are duplicated on slot 1 when the audio block operates as a transmitter. In reception mode, the slot1 is discarded and only the data received from slot 0 are stored. Refer to Section: Mono/stereo mode for more details." />
      <BitField start="13" size="1" name="OUTDRIV" description="Output drive. This bit is set and cleared by software. Note: This bit has to be set before enabling the audio block and after the audio block configuration." />
      <BitField start="16" size="1" name="SAIXEN" description="Audio block enable where x is A or B. This bit is set by software. To switch off the audio block, the application software must program this bit to 0 and poll the bit till it reads back 0, meaning that the block is completely disabled. Before setting this bit to 1, check that it is set to 0, otherwise the enable command will not be taken into account. This bit allows to control the state of SAIx audio block. If it is disabled when an audio frame transfer is ongoing, the ongoing transfer completes and the cell is fully disabled at the end of this audio frame transfer. Note: When SAIx block is configured in master mode, the clock must be present on the input of SAIx before setting SAIXEN bit." />
      <BitField start="17" size="1" name="DMAEN" description="DMA enable. This bit is set and cleared by software. Note: Since the audio block defaults to operate as a transmitter after reset, the MODE[1:0] bits must be configured before setting DMAEN to avoid a DMA request in receiver mode." />
      <BitField start="19" size="1" name="NOMCK" description="No divider" />
      <BitField start="20" size="4" name="MCKDIV" description="Master clock divider. These bits are set and cleared by software. These bits are meaningless when the audio block operates in slave mode. They have to be configured when the audio block is disabled. Others: the master clock frequency is calculated accordingly to the following formula:" />
      <BitField start="26" size="1" name="OSR" description="Oversampling ratio for master clock" />
    </Register>
    <Register start="+0x8" size="0" name="SAI_ACR2" access="Read/Write" description="Configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FTH" description="FIFO threshold. This bit is set and cleared by software." />
      <BitField start="3" size="1" name="FFLUSH" description="FIFO flush. This bit is set by software. It is always read as 0. This bit should be configured when the SAI is disabled." />
      <BitField start="4" size="1" name="TRIS" description="Tristate management on data line. This bit is set and cleared by software. It is meaningful only if the audio block is configured as a transmitter. This bit is not used when the audio block is configured in SPDIF mode. It should be configured when SAI is disabled. Refer to Section: Output data line management on an inactive slot for more details." />
      <BitField start="5" size="1" name="MUTE" description="Mute. This bit is set and cleared by software. It is meaningful only when the audio block operates as a transmitter. The MUTE value is linked to value of MUTEVAL if the number of slots is lower or equal to 2, or equal to 0 if it is greater than 2. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks." />
      <BitField start="6" size="1" name="MUTEVAL" description="Mute value. This bit is set and cleared by software.It must be written before enabling the audio block: SAIXEN. This bit is meaningful only when the audio block operates as a transmitter, the number of slots is lower or equal to 2 and the MUTE bit is set. If more slots are declared, the bit value sent during the transmission in mute mode is equal to 0, whatever the value of MUTEVAL. if the number of slot is lower or equal to 2 and MUTEVAL = 1, the MUTE value transmitted for each slot is the one sent during the previous frame. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks." />
      <BitField start="7" size="6" name="MUTECNT" description="Mute counter. These bits are set and cleared by software. They are used only in reception mode. The value set in these bits is compared to the number of consecutive mute frames detected in reception. When the number of mute frames is equal to this value, the flag MUTEDET will be set and an interrupt will be generated if bit MUTEDETIE is set. Refer to Section: Mute mode for more details." />
      <BitField start="13" size="1" name="CPL" description="Complement bit. This bit is set and cleared by software. It defines the type of complement to be used for companding mode Note: This bit has effect only when the companding mode is -Law algorithm or A-Law algorithm." />
      <BitField start="14" size="2" name="COMP" description="Companding mode. These bits are set and cleared by software. The -Law and the A-Law log are a part of the CCITT G.711 recommendation, the type of complement that will be used depends on CPL bit. The data expansion or data compression are determined by the state of bit MODE[0]. The data compression is applied if the audio block is configured as a transmitter. The data expansion is automatically applied when the audio block is configured as a receiver. Refer to Section: Companding mode for more details. Note: Companding mode is applicable only when TDM is selected." />
    </Register>
    <Register start="+0xC" size="0" name="SAI_AFRCR" access="Read/Write" description="This register has no meaning in AC97 and SPDIF audio protocol" reset_value="0x00000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FRL" description="Frame length. These bits are set and cleared by software. They define the audio frame length expressed in number of SCK clock cycles: the number of bits in the frame is equal to FRL[7:0] + 1. The minimum number of bits to transfer in an audio frame must be equal to 8, otherwise the audio block will behaves in an unexpected way. This is the case when the data size is 8 bits and only one slot 0 is defined in NBSLOT[4:0] of SAI_xSLOTR register (NBSLOT[3:0] = 0000). In master mode, if the master clock (available on MCLK_x pin) is used, the frame length should be aligned with a number equal to a power of 2, ranging from 8 to 256. When the master clock is not used (NODIV = 1), it is recommended to program the frame length to an value ranging from 8 to 256. These bits are meaningless and are not used in AC97 or SPDIF audio block configuration." />
      <BitField start="8" size="7" name="FSALL" description="Frame synchronization active level length. These bits are set and cleared by software. They specify the length in number of bit clock (SCK) + 1 (FSALL[6:0] + 1) of the active level of the FS signal in the audio frame These bits are meaningless and are not used in AC97 or SPDIF audio block configuration. They must be configured when the audio block is disabled." />
      <BitField start="16" size="1" name="FSDEF" description="Frame synchronization definition. This bit is set and cleared by software. When the bit is set, the number of slots defined in the SAI_xSLOTR register has to be even. It means that half of this number of slots will be dedicated to the left channel and the other slots for the right channel (e.g: this bit has to be set for I2S or MSB/LSB-justified protocols...). This bit is meaningless and is not used in AC97 or SPDIF audio block configuration. It must be configured when the audio block is disabled." />
      <BitField start="17" size="1" name="FSPOL" description="Frame synchronization polarity. This bit is set and cleared by software. It is used to configure the level of the start of frame on the FS signal. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled." />
      <BitField start="18" size="1" name="FSOFF" description="Frame synchronization offset. This bit is set and cleared by software. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled." />
    </Register>
    <Register start="+0x10" size="0" name="SAI_ASLOTR" access="Read/Write" description="This register has no meaning in AC97 and SPDIF audio protocol" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FBOFF" description="First bit offset These bits are set and cleared by software. The value set in this bitfield defines the position of the first data transfer bit in the slot. It represents an offset value. In transmission mode, the bits outside the data field are forced to 0. In reception mode, the extra received bits are discarded. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="6" size="2" name="SLOTSZ" description="Slot size This bits is set and cleared by software. The slot size must be higher or equal to the data size. If this condition is not respected, the behavior of the SAI will be undetermined. Refer to Section: Output data line management on an inactive slot for information on how to drive SD line. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="8" size="4" name="NBSLOT" description="Number of slots in an audio frame. These bits are set and cleared by software. The value set in this bitfield represents the number of slots + 1 in the audio frame (including the number of inactive slots). The maximum number of slots is 16. The number of slots should be even if FSDEF bit in the SAI_xFRCR register is set. The number of slots must be configured when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="16" size="16" name="SLOTEN" description="Slot enable. These bits are set and cleared by software. Each SLOTEN bit corresponds to a slot position from 0 to 15 (maximum 16 slots). The slot must be enabled when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
    </Register>
    <Register start="+0x14" size="0" name="SAI_AIM" access="Read/Write" description="Interrupt mask register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDRIE" description="Overrun/underrun interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set." />
      <BitField start="1" size="1" name="MUTEDETIE" description="Mute detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set. This bit has a meaning only if the audio block is configured in receiver mode." />
      <BitField start="2" size="1" name="WCKCFGIE" description="Wrong clock configuration interrupt enable. This bit is set and cleared by software. This bit is taken into account only if the audio block is configured as a master (MODE[1] = 0) and NODIV = 0. It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set. Note: This bit is used only in TDM mode and is meaningless in other modes." />
      <BitField start="3" size="1" name="FREQIE" description="FIFO request interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set. Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be configured before setting FREQIE to avoid a parasitic interruption in receiver mode," />
      <BitField start="4" size="1" name="CNRDYIE" description="Codec not ready interrupt enable (AC97). This bit is set and cleared by software. When the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC97 frame if the Codec connected to this line is ready or not. If it is not ready, the CNRDY flag in the SAI_xSR register is set and an interruption i generated. This bit has a meaning only if the AC97 mode is selected through PRTCFG[1:0] bits and the audio block is operates as a receiver." />
      <BitField start="5" size="1" name="AFSDETIE" description="Anticipated frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the AFSDET bit in the SAI_xSR register is set. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master." />
      <BitField start="6" size="1" name="LFSDETIE" description="Late frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the LFSDET bit is set in the SAI_xSR register. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master." />
    </Register>
    <Register start="+0x18" size="0" name="SAI_ASR" access="ReadOnly" description="Status register" reset_value="0x00000008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDR" description="Overrun / underrun. This bit is read only. The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register." />
      <BitField start="1" size="1" name="MUTEDET" description="Mute detection. This bit is read only. This flag is set if consecutive 0 values are received in each slot of a given audio frame and for a consecutive number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register). It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets bit CMUTEDET in the SAI_xCLRFR register." />
      <BitField start="2" size="1" name="WCKCFG" description="Wrong clock configuration flag. This bit is read only. This bit is used only when the audio block operates in master mode (MODE[1] = 0) and NODIV = 0. It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register. This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register." />
      <BitField start="3" size="1" name="FREQ" description="FIFO request. This bit is read only. The request depends on the audio block configuration: If the block is configured in transmission mode, the FIFO request is related to a write request operation in the SAI_xDR. If the block configured in reception, the FIFO request related to a read request operation from the SAI_xDR. This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register." />
      <BitField start="4" size="1" name="CNRDY" description="Codec not ready. This bit is read only. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register and configured in receiver mode. It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register. This flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR register." />
      <BitField start="5" size="1" name="AFSDET" description="Anticipated frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97or SPDIF mode. It can generate an interrupt if AFSDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets CAFSDET bit in SAI_xCLRFR register." />
      <BitField start="6" size="1" name="LFSDET" description="Late frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97 or SPDIF mode. It can generate an interrupt if LFSDETIE bit is set in the SAI_xIM register. This flag is cleared when the software sets bit CLFSDET in SAI_xCLRFR register" />
      <BitField start="16" size="3" name="FLVL" description="FIFO level threshold. This bit is read only. The FIFO level threshold flag is managed only by hardware and its setting depends on SAI block configuration (transmitter or receiver mode). If the SAI block is configured as transmitter: If SAI block is configured as receiver:" />
    </Register>
    <Register start="+0x1C" size="0" name="SAI_ACLRFR" access="WriteOnly" description="Clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COVRUDR" description="Clear overrun / underrun. This bit is write only. Programming this bit to 1 clears the OVRUDR flag in the SAI_xSR register. Reading this bit always returns the value 0." />
      <BitField start="1" size="1" name="CMUTEDET" description="Mute detection flag. This bit is write only. Programming this bit to 1 clears the MUTEDET flag in the SAI_xSR register. Reading this bit always returns the value 0." />
      <BitField start="2" size="1" name="CWCKCFG" description="Clear wrong clock configuration flag. This bit is write only. Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register. This bit is used only when the audio block is set as master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1 register. Reading this bit always returns the value 0." />
      <BitField start="4" size="1" name="CCNRDY" description="Clear Codec not ready flag. This bit is write only. Programming this bit to 1 clears the CNRDY flag in the SAI_xSR register. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register. Reading this bit always returns the value 0." />
      <BitField start="5" size="1" name="CAFSDET" description="Clear anticipated frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the AFSDET flag in the SAI_xSR register. It is not used in AC97or SPDIF mode. Reading this bit always returns the value 0." />
      <BitField start="6" size="1" name="CLFSDET" description="Clear late frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the LFSDET flag in the SAI_xSR register. This bit is not used in AC97or SPDIF mode Reading this bit always returns the value 0." />
    </Register>
    <Register start="+0x20" size="0" name="SAI_ADR" access="Read/Write" description="Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data A write to this register loads the FIFO provided the FIFO is not full. A read from this register empties the FIFO if the FIFO is not empty." />
    </Register>
    <Register start="+0x24" size="0" name="SAI_BCR1" access="Read/Write" description="Configuration register 1" reset_value="0x00000040" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE" description="SAIx audio block mode immediately" />
      <BitField start="2" size="2" name="PRTCFG" description="Protocol configuration. These bits are set and cleared by software. These bits have to be configured when the audio block is disabled." />
      <BitField start="5" size="3" name="DS" description="Data size. These bits are set and cleared by software. These bits are ignored when the SPDIF protocols are selected (bit PRTCFG[1:0]), because the frame and the data size are fixed in such case. When the companding mode is selected through COMP[1:0] bits, DS[1:0] are ignored since the data size is fixed to 8 bits by the algorithm. These bits must be configured when the audio block is disabled." />
      <BitField start="8" size="1" name="LSBFIRST" description="Least significant bit first. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in AC97 audio protocol since AC97 data are always transferred with the MSB first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are always transferred with LSB first." />
      <BitField start="9" size="1" name="CKSTR" description="Clock strobing edge. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in SPDIF audio protocol." />
      <BitField start="10" size="2" name="SYNCEN" description="Synchronization enable. These bits are set and cleared by software. They must be configured when the audio sub-block is disabled. Note: The audio sub-block should be configured as asynchronous when SPDIF mode is enabled." />
      <BitField start="12" size="1" name="MONO" description="Mono mode. This bit is set and cleared by software. It is meaningful only when the number of slots is equal to 2. When the mono mode is selected, slot 0 data are duplicated on slot 1 when the audio block operates as a transmitter. In reception mode, the slot1 is discarded and only the data received from slot 0 are stored. Refer to Section: Mono/stereo mode for more details." />
      <BitField start="13" size="1" name="OUTDRIV" description="Output drive. This bit is set and cleared by software. Note: This bit has to be set before enabling the audio block and after the audio block configuration." />
      <BitField start="16" size="1" name="SAIXEN" description="Audio block enable where x is A or B. This bit is set by software. To switch off the audio block, the application software must program this bit to 0 and poll the bit till it reads back 0, meaning that the block is completely disabled. Before setting this bit to 1, check that it is set to 0, otherwise the enable command will not be taken into account. This bit allows to control the state of SAIx audio block. If it is disabled when an audio frame transfer is ongoing, the ongoing transfer completes and the cell is fully disabled at the end of this audio frame transfer. Note: When SAIx block is configured in master mode, the clock must be present on the input of SAIx before setting SAIXEN bit." />
      <BitField start="17" size="1" name="DMAEN" description="DMA enable. This bit is set and cleared by software. Note: Since the audio block defaults to operate as a transmitter after reset, the MODE[1:0] bits must be configured before setting DMAEN to avoid a DMA request in receiver mode." />
      <BitField start="19" size="1" name="NOMCK" description="No divider" />
      <BitField start="20" size="4" name="MCKDIV" description="Master clock divider. These bits are set and cleared by software. These bits are meaningless when the audio block operates in slave mode. They have to be configured when the audio block is disabled. Others: the master clock frequency is calculated accordingly to the following formula:" />
      <BitField start="26" size="1" name="OSR" description="Oversampling ratio for master clock" />
    </Register>
    <Register start="+0x28" size="0" name="SAI_BCR2" access="Read/Write" description="Configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FTH" description="FIFO threshold. This bit is set and cleared by software." />
      <BitField start="3" size="1" name="FFLUSH" description="FIFO flush. This bit is set by software. It is always read as 0. This bit should be configured when the SAI is disabled." />
      <BitField start="4" size="1" name="TRIS" description="Tristate management on data line. This bit is set and cleared by software. It is meaningful only if the audio block is configured as a transmitter. This bit is not used when the audio block is configured in SPDIF mode. It should be configured when SAI is disabled. Refer to Section: Output data line management on an inactive slot for more details." />
      <BitField start="5" size="1" name="MUTE" description="Mute. This bit is set and cleared by software. It is meaningful only when the audio block operates as a transmitter. The MUTE value is linked to value of MUTEVAL if the number of slots is lower or equal to 2, or equal to 0 if it is greater than 2. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks." />
      <BitField start="6" size="1" name="MUTEVAL" description="Mute value. This bit is set and cleared by software.It must be written before enabling the audio block: SAIXEN. This bit is meaningful only when the audio block operates as a transmitter, the number of slots is lower or equal to 2 and the MUTE bit is set. If more slots are declared, the bit value sent during the transmission in mute mode is equal to 0, whatever the value of MUTEVAL. if the number of slot is lower or equal to 2 and MUTEVAL = 1, the MUTE value transmitted for each slot is the one sent during the previous frame. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks." />
      <BitField start="7" size="6" name="MUTECNT" description="Mute counter. These bits are set and cleared by software. They are used only in reception mode. The value set in these bits is compared to the number of consecutive mute frames detected in reception. When the number of mute frames is equal to this value, the flag MUTEDET will be set and an interrupt will be generated if bit MUTEDETIE is set. Refer to Section: Mute mode for more details." />
      <BitField start="13" size="1" name="CPL" description="Complement bit. This bit is set and cleared by software. It defines the type of complement to be used for companding mode Note: This bit has effect only when the companding mode is -Law algorithm or A-Law algorithm." />
      <BitField start="14" size="2" name="COMP" description="Companding mode. These bits are set and cleared by software. The -Law and the A-Law log are a part of the CCITT G.711 recommendation, the type of complement that will be used depends on CPL bit. The data expansion or data compression are determined by the state of bit MODE[0]. The data compression is applied if the audio block is configured as a transmitter. The data expansion is automatically applied when the audio block is configured as a receiver. Refer to Section: Companding mode for more details. Note: Companding mode is applicable only when TDM is selected." />
    </Register>
    <Register start="+0x2C" size="0" name="SAI_BFRCR" access="Read/Write" description="This register has no meaning in AC97 and SPDIF audio protocol" reset_value="0x00000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FRL" description="Frame length. These bits are set and cleared by software. They define the audio frame length expressed in number of SCK clock cycles: the number of bits in the frame is equal to FRL[7:0] + 1. The minimum number of bits to transfer in an audio frame must be equal to 8, otherwise the audio block will behaves in an unexpected way. This is the case when the data size is 8 bits and only one slot 0 is defined in NBSLOT[4:0] of SAI_xSLOTR register (NBSLOT[3:0] = 0000). In master mode, if the master clock (available on MCLK_x pin) is used, the frame length should be aligned with a number equal to a power of 2, ranging from 8 to 256. When the master clock is not used (NODIV = 1), it is recommended to program the frame length to an value ranging from 8 to 256. These bits are meaningless and are not used in AC97 or SPDIF audio block configuration." />
      <BitField start="8" size="7" name="FSALL" description="Frame synchronization active level length. These bits are set and cleared by software. They specify the length in number of bit clock (SCK) + 1 (FSALL[6:0] + 1) of the active level of the FS signal in the audio frame These bits are meaningless and are not used in AC97 or SPDIF audio block configuration. They must be configured when the audio block is disabled." />
      <BitField start="16" size="1" name="FSDEF" description="Frame synchronization definition. This bit is set and cleared by software. When the bit is set, the number of slots defined in the SAI_xSLOTR register has to be even. It means that half of this number of slots will be dedicated to the left channel and the other slots for the right channel (e.g: this bit has to be set for I2S or MSB/LSB-justified protocols...). This bit is meaningless and is not used in AC97 or SPDIF audio block configuration. It must be configured when the audio block is disabled." />
      <BitField start="17" size="1" name="FSPOL" description="Frame synchronization polarity. This bit is set and cleared by software. It is used to configure the level of the start of frame on the FS signal. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled." />
      <BitField start="18" size="1" name="FSOFF" description="Frame synchronization offset. This bit is set and cleared by software. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled." />
    </Register>
    <Register start="+0x30" size="0" name="SAI_BSLOTR" access="Read/Write" description="This register has no meaning in AC97 and SPDIF audio protocol" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FBOFF" description="First bit offset These bits are set and cleared by software. The value set in this bitfield defines the position of the first data transfer bit in the slot. It represents an offset value. In transmission mode, the bits outside the data field are forced to 0. In reception mode, the extra received bits are discarded. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="6" size="2" name="SLOTSZ" description="Slot size This bits is set and cleared by software. The slot size must be higher or equal to the data size. If this condition is not respected, the behavior of the SAI will be undetermined. Refer to Section: Output data line management on an inactive slot for information on how to drive SD line. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="8" size="4" name="NBSLOT" description="Number of slots in an audio frame. These bits are set and cleared by software. The value set in this bitfield represents the number of slots + 1 in the audio frame (including the number of inactive slots). The maximum number of slots is 16. The number of slots should be even if FSDEF bit in the SAI_xFRCR register is set. The number of slots must be configured when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="16" size="16" name="SLOTEN" description="Slot enable. These bits are set and cleared by software. Each SLOTEN bit corresponds to a slot position from 0 to 15 (maximum 16 slots). The slot must be enabled when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
    </Register>
    <Register start="+0x34" size="0" name="SAI_BIM" access="Read/Write" description="Interrupt mask register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDRIE" description="Overrun/underrun interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set." />
      <BitField start="1" size="1" name="MUTEDETIE" description="Mute detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set. This bit has a meaning only if the audio block is configured in receiver mode." />
      <BitField start="2" size="1" name="WCKCFGIE" description="Wrong clock configuration interrupt enable. This bit is set and cleared by software. This bit is taken into account only if the audio block is configured as a master (MODE[1] = 0) and NODIV = 0. It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set. Note: This bit is used only in TDM mode and is meaningless in other modes." />
      <BitField start="3" size="1" name="FREQIE" description="FIFO request interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set. Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be configured before setting FREQIE to avoid a parasitic interruption in receiver mode," />
      <BitField start="4" size="1" name="CNRDYIE" description="Codec not ready interrupt enable (AC97). This bit is set and cleared by software. When the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC97 frame if the Codec connected to this line is ready or not. If it is not ready, the CNRDY flag in the SAI_xSR register is set and an interruption i generated. This bit has a meaning only if the AC97 mode is selected through PRTCFG[1:0] bits and the audio block is operates as a receiver." />
      <BitField start="5" size="1" name="AFSDETIE" description="Anticipated frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the AFSDET bit in the SAI_xSR register is set. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master." />
      <BitField start="6" size="1" name="LFSDETIE" description="Late frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the LFSDET bit is set in the SAI_xSR register. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master." />
    </Register>
    <Register start="+0x38" size="0" name="SAI_BSR" access="ReadOnly" description="Status register" reset_value="0x00000008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDR" description="Overrun / underrun. This bit is read only. The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register." />
      <BitField start="1" size="1" name="MUTEDET" description="Mute detection. This bit is read only. This flag is set if consecutive 0 values are received in each slot of a given audio frame and for a consecutive number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register). It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets bit CMUTEDET in the SAI_xCLRFR register." />
      <BitField start="2" size="1" name="WCKCFG" description="Wrong clock configuration flag. This bit is read only. This bit is used only when the audio block operates in master mode (MODE[1] = 0) and NODIV = 0. It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register. This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register." />
      <BitField start="3" size="1" name="FREQ" description="FIFO request. This bit is read only. The request depends on the audio block configuration: If the block is configured in transmission mode, the FIFO request is related to a write request operation in the SAI_xDR. If the block configured in reception, the FIFO request related to a read request operation from the SAI_xDR. This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register." />
      <BitField start="4" size="1" name="CNRDY" description="Codec not ready. This bit is read only. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register and configured in receiver mode. It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register. This flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR register." />
      <BitField start="5" size="1" name="AFSDET" description="Anticipated frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97or SPDIF mode. It can generate an interrupt if AFSDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets CAFSDET bit in SAI_xCLRFR register." />
      <BitField start="6" size="1" name="LFSDET" description="Late frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97 or SPDIF mode. It can generate an interrupt if LFSDETIE bit is set in the SAI_xIM register. This flag is cleared when the software sets bit CLFSDET in SAI_xCLRFR register" />
      <BitField start="16" size="3" name="FLVL" description="FIFO level threshold. This bit is read only. The FIFO level threshold flag is managed only by hardware and its setting depends on SAI block configuration (transmitter or receiver mode). If the SAI block is configured as transmitter: If SAI block is configured as receiver:" />
    </Register>
    <Register start="+0x3C" size="0" name="SAI_BCLRFR" access="WriteOnly" description="Clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COVRUDR" description="Clear overrun / underrun. This bit is write only. Programming this bit to 1 clears the OVRUDR flag in the SAI_xSR register. Reading this bit always returns the value 0." />
      <BitField start="1" size="1" name="CMUTEDET" description="Mute detection flag. This bit is write only. Programming this bit to 1 clears the MUTEDET flag in the SAI_xSR register. Reading this bit always returns the value 0." />
      <BitField start="2" size="1" name="CWCKCFG" description="Clear wrong clock configuration flag. This bit is write only. Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register. This bit is used only when the audio block is set as master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1 register. Reading this bit always returns the value 0." />
      <BitField start="4" size="1" name="CCNRDY" description="Clear Codec not ready flag. This bit is write only. Programming this bit to 1 clears the CNRDY flag in the SAI_xSR register. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register. Reading this bit always returns the value 0." />
      <BitField start="5" size="1" name="CAFSDET" description="Clear anticipated frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the AFSDET flag in the SAI_xSR register. It is not used in AC97or SPDIF mode. Reading this bit always returns the value 0." />
      <BitField start="6" size="1" name="CLFSDET" description="Clear late frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the LFSDET flag in the SAI_xSR register. This bit is not used in AC97or SPDIF mode Reading this bit always returns the value 0." />
    </Register>
    <Register start="+0x40" size="0" name="SAI_BDR" access="Read/Write" description="Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data A write to this register loads the FIFO provided the FIFO is not full. A read from this register empties the FIFO if the FIFO is not empty." />
    </Register>
    <Register start="+0x44" size="0" name="SAI_PDMCR" access="Read/Write" description="PDM control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDMEN" description="PDM enable" />
      <BitField start="4" size="2" name="MICNBR" description="Number of microphones" />
      <BitField start="8" size="1" name="CKEN1" description="Clock enable of bitstream clock number 1" />
      <BitField start="9" size="1" name="CKEN2" description="Clock enable of bitstream clock number 2" />
      <BitField start="10" size="1" name="CKEN3" description="Clock enable of bitstream clock number 3" />
      <BitField start="11" size="1" name="CKEN4" description="Clock enable of bitstream clock number 4" />
    </Register>
    <Register start="+0x48" size="0" name="SAI_PDMDLY" access="Read/Write" description="PDM delay register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="DLYM1L" description="Delay line adjust for first microphone of pair 1" />
      <BitField start="4" size="3" name="DLYM1R" description="Delay line adjust for second microphone of pair 1" />
      <BitField start="8" size="3" name="DLYM2L" description="Delay line for first microphone of pair 2" />
      <BitField start="12" size="3" name="DLYM2R" description="Delay line for second microphone of pair 2" />
      <BitField start="16" size="3" name="DLYM3L" description="Delay line for first microphone of pair 3" />
      <BitField start="20" size="3" name="DLYM3R" description="Delay line for second microphone of pair 3" />
      <BitField start="24" size="3" name="DLYM4L" description="Delay line for first microphone of pair 4" />
      <BitField start="28" size="3" name="DLYM4R" description="Delay line for second microphone of pair 4" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SAI2" start="0x40015C00" description="SAI">
    <Register start="+0x0" size="0" name="SAI_GCR" access="Read/Write" description="Global configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SYNCIN" description="Synchronization inputs" />
      <BitField start="4" size="2" name="SYNCOUT" description="Synchronization outputs These bits are set and cleared by software." />
    </Register>
    <Register start="+0x4" size="0" name="SAI_ACR1" access="Read/Write" description="Configuration register 1" reset_value="0x00000040" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE" description="SAIx audio block mode immediately" />
      <BitField start="2" size="2" name="PRTCFG" description="Protocol configuration. These bits are set and cleared by software. These bits have to be configured when the audio block is disabled." />
      <BitField start="5" size="3" name="DS" description="Data size. These bits are set and cleared by software. These bits are ignored when the SPDIF protocols are selected (bit PRTCFG[1:0]), because the frame and the data size are fixed in such case. When the companding mode is selected through COMP[1:0] bits, DS[1:0] are ignored since the data size is fixed to 8 bits by the algorithm. These bits must be configured when the audio block is disabled." />
      <BitField start="8" size="1" name="LSBFIRST" description="Least significant bit first. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in AC97 audio protocol since AC97 data are always transferred with the MSB first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are always transferred with LSB first." />
      <BitField start="9" size="1" name="CKSTR" description="Clock strobing edge. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in SPDIF audio protocol." />
      <BitField start="10" size="2" name="SYNCEN" description="Synchronization enable. These bits are set and cleared by software. They must be configured when the audio sub-block is disabled. Note: The audio sub-block should be configured as asynchronous when SPDIF mode is enabled." />
      <BitField start="12" size="1" name="MONO" description="Mono mode. This bit is set and cleared by software. It is meaningful only when the number of slots is equal to 2. When the mono mode is selected, slot 0 data are duplicated on slot 1 when the audio block operates as a transmitter. In reception mode, the slot1 is discarded and only the data received from slot 0 are stored. Refer to Section: Mono/stereo mode for more details." />
      <BitField start="13" size="1" name="OUTDRIV" description="Output drive. This bit is set and cleared by software. Note: This bit has to be set before enabling the audio block and after the audio block configuration." />
      <BitField start="16" size="1" name="SAIXEN" description="Audio block enable where x is A or B. This bit is set by software. To switch off the audio block, the application software must program this bit to 0 and poll the bit till it reads back 0, meaning that the block is completely disabled. Before setting this bit to 1, check that it is set to 0, otherwise the enable command will not be taken into account. This bit allows to control the state of SAIx audio block. If it is disabled when an audio frame transfer is ongoing, the ongoing transfer completes and the cell is fully disabled at the end of this audio frame transfer. Note: When SAIx block is configured in master mode, the clock must be present on the input of SAIx before setting SAIXEN bit." />
      <BitField start="17" size="1" name="DMAEN" description="DMA enable. This bit is set and cleared by software. Note: Since the audio block defaults to operate as a transmitter after reset, the MODE[1:0] bits must be configured before setting DMAEN to avoid a DMA request in receiver mode." />
      <BitField start="19" size="1" name="NOMCK" description="No divider" />
      <BitField start="20" size="4" name="MCKDIV" description="Master clock divider. These bits are set and cleared by software. These bits are meaningless when the audio block operates in slave mode. They have to be configured when the audio block is disabled. Others: the master clock frequency is calculated accordingly to the following formula:" />
      <BitField start="26" size="1" name="OSR" description="Oversampling ratio for master clock" />
    </Register>
    <Register start="+0x8" size="0" name="SAI_ACR2" access="Read/Write" description="Configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FTH" description="FIFO threshold. This bit is set and cleared by software." />
      <BitField start="3" size="1" name="FFLUSH" description="FIFO flush. This bit is set by software. It is always read as 0. This bit should be configured when the SAI is disabled." />
      <BitField start="4" size="1" name="TRIS" description="Tristate management on data line. This bit is set and cleared by software. It is meaningful only if the audio block is configured as a transmitter. This bit is not used when the audio block is configured in SPDIF mode. It should be configured when SAI is disabled. Refer to Section: Output data line management on an inactive slot for more details." />
      <BitField start="5" size="1" name="MUTE" description="Mute. This bit is set and cleared by software. It is meaningful only when the audio block operates as a transmitter. The MUTE value is linked to value of MUTEVAL if the number of slots is lower or equal to 2, or equal to 0 if it is greater than 2. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks." />
      <BitField start="6" size="1" name="MUTEVAL" description="Mute value. This bit is set and cleared by software.It must be written before enabling the audio block: SAIXEN. This bit is meaningful only when the audio block operates as a transmitter, the number of slots is lower or equal to 2 and the MUTE bit is set. If more slots are declared, the bit value sent during the transmission in mute mode is equal to 0, whatever the value of MUTEVAL. if the number of slot is lower or equal to 2 and MUTEVAL = 1, the MUTE value transmitted for each slot is the one sent during the previous frame. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks." />
      <BitField start="7" size="6" name="MUTECNT" description="Mute counter. These bits are set and cleared by software. They are used only in reception mode. The value set in these bits is compared to the number of consecutive mute frames detected in reception. When the number of mute frames is equal to this value, the flag MUTEDET will be set and an interrupt will be generated if bit MUTEDETIE is set. Refer to Section: Mute mode for more details." />
      <BitField start="13" size="1" name="CPL" description="Complement bit. This bit is set and cleared by software. It defines the type of complement to be used for companding mode Note: This bit has effect only when the companding mode is -Law algorithm or A-Law algorithm." />
      <BitField start="14" size="2" name="COMP" description="Companding mode. These bits are set and cleared by software. The -Law and the A-Law log are a part of the CCITT G.711 recommendation, the type of complement that will be used depends on CPL bit. The data expansion or data compression are determined by the state of bit MODE[0]. The data compression is applied if the audio block is configured as a transmitter. The data expansion is automatically applied when the audio block is configured as a receiver. Refer to Section: Companding mode for more details. Note: Companding mode is applicable only when TDM is selected." />
    </Register>
    <Register start="+0xC" size="0" name="SAI_AFRCR" access="Read/Write" description="This register has no meaning in AC97 and SPDIF audio protocol" reset_value="0x00000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FRL" description="Frame length. These bits are set and cleared by software. They define the audio frame length expressed in number of SCK clock cycles: the number of bits in the frame is equal to FRL[7:0] + 1. The minimum number of bits to transfer in an audio frame must be equal to 8, otherwise the audio block will behaves in an unexpected way. This is the case when the data size is 8 bits and only one slot 0 is defined in NBSLOT[4:0] of SAI_xSLOTR register (NBSLOT[3:0] = 0000). In master mode, if the master clock (available on MCLK_x pin) is used, the frame length should be aligned with a number equal to a power of 2, ranging from 8 to 256. When the master clock is not used (NODIV = 1), it is recommended to program the frame length to an value ranging from 8 to 256. These bits are meaningless and are not used in AC97 or SPDIF audio block configuration." />
      <BitField start="8" size="7" name="FSALL" description="Frame synchronization active level length. These bits are set and cleared by software. They specify the length in number of bit clock (SCK) + 1 (FSALL[6:0] + 1) of the active level of the FS signal in the audio frame These bits are meaningless and are not used in AC97 or SPDIF audio block configuration. They must be configured when the audio block is disabled." />
      <BitField start="16" size="1" name="FSDEF" description="Frame synchronization definition. This bit is set and cleared by software. When the bit is set, the number of slots defined in the SAI_xSLOTR register has to be even. It means that half of this number of slots will be dedicated to the left channel and the other slots for the right channel (e.g: this bit has to be set for I2S or MSB/LSB-justified protocols...). This bit is meaningless and is not used in AC97 or SPDIF audio block configuration. It must be configured when the audio block is disabled." />
      <BitField start="17" size="1" name="FSPOL" description="Frame synchronization polarity. This bit is set and cleared by software. It is used to configure the level of the start of frame on the FS signal. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled." />
      <BitField start="18" size="1" name="FSOFF" description="Frame synchronization offset. This bit is set and cleared by software. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled." />
    </Register>
    <Register start="+0x10" size="0" name="SAI_ASLOTR" access="Read/Write" description="This register has no meaning in AC97 and SPDIF audio protocol" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FBOFF" description="First bit offset These bits are set and cleared by software. The value set in this bitfield defines the position of the first data transfer bit in the slot. It represents an offset value. In transmission mode, the bits outside the data field are forced to 0. In reception mode, the extra received bits are discarded. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="6" size="2" name="SLOTSZ" description="Slot size This bits is set and cleared by software. The slot size must be higher or equal to the data size. If this condition is not respected, the behavior of the SAI will be undetermined. Refer to Section: Output data line management on an inactive slot for information on how to drive SD line. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="8" size="4" name="NBSLOT" description="Number of slots in an audio frame. These bits are set and cleared by software. The value set in this bitfield represents the number of slots + 1 in the audio frame (including the number of inactive slots). The maximum number of slots is 16. The number of slots should be even if FSDEF bit in the SAI_xFRCR register is set. The number of slots must be configured when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="16" size="16" name="SLOTEN" description="Slot enable. These bits are set and cleared by software. Each SLOTEN bit corresponds to a slot position from 0 to 15 (maximum 16 slots). The slot must be enabled when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
    </Register>
    <Register start="+0x14" size="0" name="SAI_AIM" access="Read/Write" description="Interrupt mask register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDRIE" description="Overrun/underrun interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set." />
      <BitField start="1" size="1" name="MUTEDETIE" description="Mute detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set. This bit has a meaning only if the audio block is configured in receiver mode." />
      <BitField start="2" size="1" name="WCKCFGIE" description="Wrong clock configuration interrupt enable. This bit is set and cleared by software. This bit is taken into account only if the audio block is configured as a master (MODE[1] = 0) and NODIV = 0. It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set. Note: This bit is used only in TDM mode and is meaningless in other modes." />
      <BitField start="3" size="1" name="FREQIE" description="FIFO request interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set. Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be configured before setting FREQIE to avoid a parasitic interruption in receiver mode," />
      <BitField start="4" size="1" name="CNRDYIE" description="Codec not ready interrupt enable (AC97). This bit is set and cleared by software. When the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC97 frame if the Codec connected to this line is ready or not. If it is not ready, the CNRDY flag in the SAI_xSR register is set and an interruption i generated. This bit has a meaning only if the AC97 mode is selected through PRTCFG[1:0] bits and the audio block is operates as a receiver." />
      <BitField start="5" size="1" name="AFSDETIE" description="Anticipated frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the AFSDET bit in the SAI_xSR register is set. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master." />
      <BitField start="6" size="1" name="LFSDETIE" description="Late frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the LFSDET bit is set in the SAI_xSR register. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master." />
    </Register>
    <Register start="+0x18" size="0" name="SAI_ASR" access="ReadOnly" description="Status register" reset_value="0x00000008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDR" description="Overrun / underrun. This bit is read only. The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register." />
      <BitField start="1" size="1" name="MUTEDET" description="Mute detection. This bit is read only. This flag is set if consecutive 0 values are received in each slot of a given audio frame and for a consecutive number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register). It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets bit CMUTEDET in the SAI_xCLRFR register." />
      <BitField start="2" size="1" name="WCKCFG" description="Wrong clock configuration flag. This bit is read only. This bit is used only when the audio block operates in master mode (MODE[1] = 0) and NODIV = 0. It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register. This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register." />
      <BitField start="3" size="1" name="FREQ" description="FIFO request. This bit is read only. The request depends on the audio block configuration: If the block is configured in transmission mode, the FIFO request is related to a write request operation in the SAI_xDR. If the block configured in reception, the FIFO request related to a read request operation from the SAI_xDR. This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register." />
      <BitField start="4" size="1" name="CNRDY" description="Codec not ready. This bit is read only. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register and configured in receiver mode. It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register. This flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR register." />
      <BitField start="5" size="1" name="AFSDET" description="Anticipated frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97or SPDIF mode. It can generate an interrupt if AFSDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets CAFSDET bit in SAI_xCLRFR register." />
      <BitField start="6" size="1" name="LFSDET" description="Late frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97 or SPDIF mode. It can generate an interrupt if LFSDETIE bit is set in the SAI_xIM register. This flag is cleared when the software sets bit CLFSDET in SAI_xCLRFR register" />
      <BitField start="16" size="3" name="FLVL" description="FIFO level threshold. This bit is read only. The FIFO level threshold flag is managed only by hardware and its setting depends on SAI block configuration (transmitter or receiver mode). If the SAI block is configured as transmitter: If SAI block is configured as receiver:" />
    </Register>
    <Register start="+0x1C" size="0" name="SAI_ACLRFR" access="WriteOnly" description="Clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COVRUDR" description="Clear overrun / underrun. This bit is write only. Programming this bit to 1 clears the OVRUDR flag in the SAI_xSR register. Reading this bit always returns the value 0." />
      <BitField start="1" size="1" name="CMUTEDET" description="Mute detection flag. This bit is write only. Programming this bit to 1 clears the MUTEDET flag in the SAI_xSR register. Reading this bit always returns the value 0." />
      <BitField start="2" size="1" name="CWCKCFG" description="Clear wrong clock configuration flag. This bit is write only. Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register. This bit is used only when the audio block is set as master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1 register. Reading this bit always returns the value 0." />
      <BitField start="4" size="1" name="CCNRDY" description="Clear Codec not ready flag. This bit is write only. Programming this bit to 1 clears the CNRDY flag in the SAI_xSR register. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register. Reading this bit always returns the value 0." />
      <BitField start="5" size="1" name="CAFSDET" description="Clear anticipated frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the AFSDET flag in the SAI_xSR register. It is not used in AC97or SPDIF mode. Reading this bit always returns the value 0." />
      <BitField start="6" size="1" name="CLFSDET" description="Clear late frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the LFSDET flag in the SAI_xSR register. This bit is not used in AC97or SPDIF mode Reading this bit always returns the value 0." />
    </Register>
    <Register start="+0x20" size="0" name="SAI_ADR" access="Read/Write" description="Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data A write to this register loads the FIFO provided the FIFO is not full. A read from this register empties the FIFO if the FIFO is not empty." />
    </Register>
    <Register start="+0x24" size="0" name="SAI_BCR1" access="Read/Write" description="Configuration register 1" reset_value="0x00000040" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE" description="SAIx audio block mode immediately" />
      <BitField start="2" size="2" name="PRTCFG" description="Protocol configuration. These bits are set and cleared by software. These bits have to be configured when the audio block is disabled." />
      <BitField start="5" size="3" name="DS" description="Data size. These bits are set and cleared by software. These bits are ignored when the SPDIF protocols are selected (bit PRTCFG[1:0]), because the frame and the data size are fixed in such case. When the companding mode is selected through COMP[1:0] bits, DS[1:0] are ignored since the data size is fixed to 8 bits by the algorithm. These bits must be configured when the audio block is disabled." />
      <BitField start="8" size="1" name="LSBFIRST" description="Least significant bit first. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in AC97 audio protocol since AC97 data are always transferred with the MSB first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are always transferred with LSB first." />
      <BitField start="9" size="1" name="CKSTR" description="Clock strobing edge. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in SPDIF audio protocol." />
      <BitField start="10" size="2" name="SYNCEN" description="Synchronization enable. These bits are set and cleared by software. They must be configured when the audio sub-block is disabled. Note: The audio sub-block should be configured as asynchronous when SPDIF mode is enabled." />
      <BitField start="12" size="1" name="MONO" description="Mono mode. This bit is set and cleared by software. It is meaningful only when the number of slots is equal to 2. When the mono mode is selected, slot 0 data are duplicated on slot 1 when the audio block operates as a transmitter. In reception mode, the slot1 is discarded and only the data received from slot 0 are stored. Refer to Section: Mono/stereo mode for more details." />
      <BitField start="13" size="1" name="OUTDRIV" description="Output drive. This bit is set and cleared by software. Note: This bit has to be set before enabling the audio block and after the audio block configuration." />
      <BitField start="16" size="1" name="SAIXEN" description="Audio block enable where x is A or B. This bit is set by software. To switch off the audio block, the application software must program this bit to 0 and poll the bit till it reads back 0, meaning that the block is completely disabled. Before setting this bit to 1, check that it is set to 0, otherwise the enable command will not be taken into account. This bit allows to control the state of SAIx audio block. If it is disabled when an audio frame transfer is ongoing, the ongoing transfer completes and the cell is fully disabled at the end of this audio frame transfer. Note: When SAIx block is configured in master mode, the clock must be present on the input of SAIx before setting SAIXEN bit." />
      <BitField start="17" size="1" name="DMAEN" description="DMA enable. This bit is set and cleared by software. Note: Since the audio block defaults to operate as a transmitter after reset, the MODE[1:0] bits must be configured before setting DMAEN to avoid a DMA request in receiver mode." />
      <BitField start="19" size="1" name="NOMCK" description="No divider" />
      <BitField start="20" size="4" name="MCKDIV" description="Master clock divider. These bits are set and cleared by software. These bits are meaningless when the audio block operates in slave mode. They have to be configured when the audio block is disabled. Others: the master clock frequency is calculated accordingly to the following formula:" />
      <BitField start="26" size="1" name="OSR" description="Oversampling ratio for master clock" />
    </Register>
    <Register start="+0x28" size="0" name="SAI_BCR2" access="Read/Write" description="Configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FTH" description="FIFO threshold. This bit is set and cleared by software." />
      <BitField start="3" size="1" name="FFLUSH" description="FIFO flush. This bit is set by software. It is always read as 0. This bit should be configured when the SAI is disabled." />
      <BitField start="4" size="1" name="TRIS" description="Tristate management on data line. This bit is set and cleared by software. It is meaningful only if the audio block is configured as a transmitter. This bit is not used when the audio block is configured in SPDIF mode. It should be configured when SAI is disabled. Refer to Section: Output data line management on an inactive slot for more details." />
      <BitField start="5" size="1" name="MUTE" description="Mute. This bit is set and cleared by software. It is meaningful only when the audio block operates as a transmitter. The MUTE value is linked to value of MUTEVAL if the number of slots is lower or equal to 2, or equal to 0 if it is greater than 2. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks." />
      <BitField start="6" size="1" name="MUTEVAL" description="Mute value. This bit is set and cleared by software.It must be written before enabling the audio block: SAIXEN. This bit is meaningful only when the audio block operates as a transmitter, the number of slots is lower or equal to 2 and the MUTE bit is set. If more slots are declared, the bit value sent during the transmission in mute mode is equal to 0, whatever the value of MUTEVAL. if the number of slot is lower or equal to 2 and MUTEVAL = 1, the MUTE value transmitted for each slot is the one sent during the previous frame. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks." />
      <BitField start="7" size="6" name="MUTECNT" description="Mute counter. These bits are set and cleared by software. They are used only in reception mode. The value set in these bits is compared to the number of consecutive mute frames detected in reception. When the number of mute frames is equal to this value, the flag MUTEDET will be set and an interrupt will be generated if bit MUTEDETIE is set. Refer to Section: Mute mode for more details." />
      <BitField start="13" size="1" name="CPL" description="Complement bit. This bit is set and cleared by software. It defines the type of complement to be used for companding mode Note: This bit has effect only when the companding mode is -Law algorithm or A-Law algorithm." />
      <BitField start="14" size="2" name="COMP" description="Companding mode. These bits are set and cleared by software. The -Law and the A-Law log are a part of the CCITT G.711 recommendation, the type of complement that will be used depends on CPL bit. The data expansion or data compression are determined by the state of bit MODE[0]. The data compression is applied if the audio block is configured as a transmitter. The data expansion is automatically applied when the audio block is configured as a receiver. Refer to Section: Companding mode for more details. Note: Companding mode is applicable only when TDM is selected." />
    </Register>
    <Register start="+0x2C" size="0" name="SAI_BFRCR" access="Read/Write" description="This register has no meaning in AC97 and SPDIF audio protocol" reset_value="0x00000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FRL" description="Frame length. These bits are set and cleared by software. They define the audio frame length expressed in number of SCK clock cycles: the number of bits in the frame is equal to FRL[7:0] + 1. The minimum number of bits to transfer in an audio frame must be equal to 8, otherwise the audio block will behaves in an unexpected way. This is the case when the data size is 8 bits and only one slot 0 is defined in NBSLOT[4:0] of SAI_xSLOTR register (NBSLOT[3:0] = 0000). In master mode, if the master clock (available on MCLK_x pin) is used, the frame length should be aligned with a number equal to a power of 2, ranging from 8 to 256. When the master clock is not used (NODIV = 1), it is recommended to program the frame length to an value ranging from 8 to 256. These bits are meaningless and are not used in AC97 or SPDIF audio block configuration." />
      <BitField start="8" size="7" name="FSALL" description="Frame synchronization active level length. These bits are set and cleared by software. They specify the length in number of bit clock (SCK) + 1 (FSALL[6:0] + 1) of the active level of the FS signal in the audio frame These bits are meaningless and are not used in AC97 or SPDIF audio block configuration. They must be configured when the audio block is disabled." />
      <BitField start="16" size="1" name="FSDEF" description="Frame synchronization definition. This bit is set and cleared by software. When the bit is set, the number of slots defined in the SAI_xSLOTR register has to be even. It means that half of this number of slots will be dedicated to the left channel and the other slots for the right channel (e.g: this bit has to be set for I2S or MSB/LSB-justified protocols...). This bit is meaningless and is not used in AC97 or SPDIF audio block configuration. It must be configured when the audio block is disabled." />
      <BitField start="17" size="1" name="FSPOL" description="Frame synchronization polarity. This bit is set and cleared by software. It is used to configure the level of the start of frame on the FS signal. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled." />
      <BitField start="18" size="1" name="FSOFF" description="Frame synchronization offset. This bit is set and cleared by software. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled." />
    </Register>
    <Register start="+0x30" size="0" name="SAI_BSLOTR" access="Read/Write" description="This register has no meaning in AC97 and SPDIF audio protocol" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FBOFF" description="First bit offset These bits are set and cleared by software. The value set in this bitfield defines the position of the first data transfer bit in the slot. It represents an offset value. In transmission mode, the bits outside the data field are forced to 0. In reception mode, the extra received bits are discarded. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="6" size="2" name="SLOTSZ" description="Slot size This bits is set and cleared by software. The slot size must be higher or equal to the data size. If this condition is not respected, the behavior of the SAI will be undetermined. Refer to Section: Output data line management on an inactive slot for information on how to drive SD line. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="8" size="4" name="NBSLOT" description="Number of slots in an audio frame. These bits are set and cleared by software. The value set in this bitfield represents the number of slots + 1 in the audio frame (including the number of inactive slots). The maximum number of slots is 16. The number of slots should be even if FSDEF bit in the SAI_xFRCR register is set. The number of slots must be configured when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="16" size="16" name="SLOTEN" description="Slot enable. These bits are set and cleared by software. Each SLOTEN bit corresponds to a slot position from 0 to 15 (maximum 16 slots). The slot must be enabled when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
    </Register>
    <Register start="+0x34" size="0" name="SAI_BIM" access="Read/Write" description="Interrupt mask register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDRIE" description="Overrun/underrun interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set." />
      <BitField start="1" size="1" name="MUTEDETIE" description="Mute detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set. This bit has a meaning only if the audio block is configured in receiver mode." />
      <BitField start="2" size="1" name="WCKCFGIE" description="Wrong clock configuration interrupt enable. This bit is set and cleared by software. This bit is taken into account only if the audio block is configured as a master (MODE[1] = 0) and NODIV = 0. It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set. Note: This bit is used only in TDM mode and is meaningless in other modes." />
      <BitField start="3" size="1" name="FREQIE" description="FIFO request interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set. Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be configured before setting FREQIE to avoid a parasitic interruption in receiver mode," />
      <BitField start="4" size="1" name="CNRDYIE" description="Codec not ready interrupt enable (AC97). This bit is set and cleared by software. When the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC97 frame if the Codec connected to this line is ready or not. If it is not ready, the CNRDY flag in the SAI_xSR register is set and an interruption i generated. This bit has a meaning only if the AC97 mode is selected through PRTCFG[1:0] bits and the audio block is operates as a receiver." />
      <BitField start="5" size="1" name="AFSDETIE" description="Anticipated frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the AFSDET bit in the SAI_xSR register is set. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master." />
      <BitField start="6" size="1" name="LFSDETIE" description="Late frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the LFSDET bit is set in the SAI_xSR register. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master." />
    </Register>
    <Register start="+0x38" size="0" name="SAI_BSR" access="ReadOnly" description="Status register" reset_value="0x00000008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDR" description="Overrun / underrun. This bit is read only. The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register." />
      <BitField start="1" size="1" name="MUTEDET" description="Mute detection. This bit is read only. This flag is set if consecutive 0 values are received in each slot of a given audio frame and for a consecutive number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register). It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets bit CMUTEDET in the SAI_xCLRFR register." />
      <BitField start="2" size="1" name="WCKCFG" description="Wrong clock configuration flag. This bit is read only. This bit is used only when the audio block operates in master mode (MODE[1] = 0) and NODIV = 0. It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register. This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register." />
      <BitField start="3" size="1" name="FREQ" description="FIFO request. This bit is read only. The request depends on the audio block configuration: If the block is configured in transmission mode, the FIFO request is related to a write request operation in the SAI_xDR. If the block configured in reception, the FIFO request related to a read request operation from the SAI_xDR. This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register." />
      <BitField start="4" size="1" name="CNRDY" description="Codec not ready. This bit is read only. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register and configured in receiver mode. It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register. This flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR register." />
      <BitField start="5" size="1" name="AFSDET" description="Anticipated frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97or SPDIF mode. It can generate an interrupt if AFSDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets CAFSDET bit in SAI_xCLRFR register." />
      <BitField start="6" size="1" name="LFSDET" description="Late frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97 or SPDIF mode. It can generate an interrupt if LFSDETIE bit is set in the SAI_xIM register. This flag is cleared when the software sets bit CLFSDET in SAI_xCLRFR register" />
      <BitField start="16" size="3" name="FLVL" description="FIFO level threshold. This bit is read only. The FIFO level threshold flag is managed only by hardware and its setting depends on SAI block configuration (transmitter or receiver mode). If the SAI block is configured as transmitter: If SAI block is configured as receiver:" />
    </Register>
    <Register start="+0x3C" size="0" name="SAI_BCLRFR" access="WriteOnly" description="Clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COVRUDR" description="Clear overrun / underrun. This bit is write only. Programming this bit to 1 clears the OVRUDR flag in the SAI_xSR register. Reading this bit always returns the value 0." />
      <BitField start="1" size="1" name="CMUTEDET" description="Mute detection flag. This bit is write only. Programming this bit to 1 clears the MUTEDET flag in the SAI_xSR register. Reading this bit always returns the value 0." />
      <BitField start="2" size="1" name="CWCKCFG" description="Clear wrong clock configuration flag. This bit is write only. Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register. This bit is used only when the audio block is set as master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1 register. Reading this bit always returns the value 0." />
      <BitField start="4" size="1" name="CCNRDY" description="Clear Codec not ready flag. This bit is write only. Programming this bit to 1 clears the CNRDY flag in the SAI_xSR register. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register. Reading this bit always returns the value 0." />
      <BitField start="5" size="1" name="CAFSDET" description="Clear anticipated frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the AFSDET flag in the SAI_xSR register. It is not used in AC97or SPDIF mode. Reading this bit always returns the value 0." />
      <BitField start="6" size="1" name="CLFSDET" description="Clear late frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the LFSDET flag in the SAI_xSR register. This bit is not used in AC97or SPDIF mode Reading this bit always returns the value 0." />
    </Register>
    <Register start="+0x40" size="0" name="SAI_BDR" access="Read/Write" description="Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data A write to this register loads the FIFO provided the FIFO is not full. A read from this register empties the FIFO if the FIFO is not empty." />
    </Register>
    <Register start="+0x44" size="0" name="SAI_PDMCR" access="Read/Write" description="PDM control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDMEN" description="PDM enable" />
      <BitField start="4" size="2" name="MICNBR" description="Number of microphones" />
      <BitField start="8" size="1" name="CKEN1" description="Clock enable of bitstream clock number 1" />
      <BitField start="9" size="1" name="CKEN2" description="Clock enable of bitstream clock number 2" />
      <BitField start="10" size="1" name="CKEN3" description="Clock enable of bitstream clock number 3" />
      <BitField start="11" size="1" name="CKEN4" description="Clock enable of bitstream clock number 4" />
    </Register>
    <Register start="+0x48" size="0" name="SAI_PDMDLY" access="Read/Write" description="PDM delay register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="DLYM1L" description="Delay line adjust for first microphone of pair 1" />
      <BitField start="4" size="3" name="DLYM1R" description="Delay line adjust for second microphone of pair 1" />
      <BitField start="8" size="3" name="DLYM2L" description="Delay line for first microphone of pair 2" />
      <BitField start="12" size="3" name="DLYM2R" description="Delay line for second microphone of pair 2" />
      <BitField start="16" size="3" name="DLYM3L" description="Delay line for first microphone of pair 3" />
      <BitField start="20" size="3" name="DLYM3R" description="Delay line for second microphone of pair 3" />
      <BitField start="24" size="3" name="DLYM4L" description="Delay line for first microphone of pair 4" />
      <BitField start="28" size="3" name="DLYM4R" description="Delay line for second microphone of pair 4" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCB" start="0xE000ED00" description="System control block">
    <Register start="+0x0" size="0" name="CPUID" access="ReadOnly" description="CPUID base register" reset_value="0x410FC241" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="Revision" description="Revision number" />
      <BitField start="4" size="12" name="PartNo" description="Part number of the processor" />
      <BitField start="16" size="4" name="Constant" description="Reads as 0xF" />
      <BitField start="20" size="4" name="Variant" description="Variant number" />
      <BitField start="24" size="8" name="Implementer" description="Implementer code" />
    </Register>
    <Register start="+0x4" size="0" name="ICSR" access="Read/Write" description="Interrupt control and state register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="VECTACTIVE" description="Active vector" />
      <BitField start="11" size="1" name="RETTOBASE" description="Return to base level" />
      <BitField start="12" size="7" name="VECTPENDING" description="Pending vector" />
      <BitField start="22" size="1" name="ISRPENDING" description="Interrupt pending flag" />
      <BitField start="25" size="1" name="PENDSTCLR" description="SysTick exception clear-pending bit" />
      <BitField start="26" size="1" name="PENDSTSET" description="SysTick exception set-pending bit" />
      <BitField start="27" size="1" name="PENDSVCLR" description="PendSV clear-pending bit" />
      <BitField start="28" size="1" name="PENDSVSET" description="PendSV set-pending bit" />
      <BitField start="31" size="1" name="NMIPENDSET" description="NMI set-pending bit." />
    </Register>
    <Register start="+0x8" size="0" name="VTOR" access="Read/Write" description="Vector table offset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="21" name="TBLOFF" description="Vector table base offset field" />
    </Register>
    <Register start="+0xC" size="0" name="AIRCR" access="Read/Write" description="Application interrupt and reset control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VECTRESET" description="VECTRESET" />
      <BitField start="1" size="1" name="VECTCLRACTIVE" description="VECTCLRACTIVE" />
      <BitField start="2" size="1" name="SYSRESETREQ" description="SYSRESETREQ" />
      <BitField start="8" size="3" name="PRIGROUP" description="PRIGROUP" />
      <BitField start="15" size="1" name="ENDIANESS" description="ENDIANESS" />
      <BitField start="16" size="16" name="VECTKEYSTAT" description="Register key" />
    </Register>
    <Register start="+0x10" size="0" name="SCR" access="Read/Write" description="System control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SLEEPONEXIT" description="SLEEPONEXIT" />
      <BitField start="2" size="1" name="SLEEPDEEP" description="SLEEPDEEP" />
      <BitField start="4" size="1" name="SEVEONPEND" description="Send Event on Pending bit" />
    </Register>
    <Register start="+0x14" size="0" name="CCR" access="Read/Write" description="Configuration and control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="NONBASETHRDENA" description="Configures how the processor enters Thread mode" />
      <BitField start="1" size="1" name="USERSETMPEND" description="USERSETMPEND" />
      <BitField start="3" size="1" name="UNALIGN__TRP" description="UNALIGN_ TRP" />
      <BitField start="4" size="1" name="DIV_0_TRP" description="DIV_0_TRP" />
      <BitField start="8" size="1" name="BFHFNMIGN" description="BFHFNMIGN" />
      <BitField start="9" size="1" name="STKALIGN" description="STKALIGN" />
      <BitField start="16" size="1" name="DC" description="DC" />
      <BitField start="17" size="1" name="IC" description="IC" />
      <BitField start="18" size="1" name="BP" description="BP" />
    </Register>
    <Register start="+0x18" size="0" name="SHPR1" access="Read/Write" description="System handler priority registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PRI_4" description="Priority of system handler 4" />
      <BitField start="8" size="8" name="PRI_5" description="Priority of system handler 5" />
      <BitField start="16" size="8" name="PRI_6" description="Priority of system handler 6" />
    </Register>
    <Register start="+0x1C" size="0" name="SHPR2" access="Read/Write" description="System handler priority registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="PRI_11" description="Priority of system handler 11" />
    </Register>
    <Register start="+0x20" size="0" name="SHPR3" access="Read/Write" description="System handler priority registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="PRI_14" description="Priority of system handler 14" />
      <BitField start="24" size="8" name="PRI_15" description="Priority of system handler 15" />
    </Register>
    <Register start="+0x24" size="0" name="SHCSR" access="Read/Write" description="System handler control and state register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEMFAULTACT" description="Memory management fault exception active bit" />
      <BitField start="1" size="1" name="BUSFAULTACT" description="Bus fault exception active bit" />
      <BitField start="3" size="1" name="USGFAULTACT" description="Usage fault exception active bit" />
      <BitField start="7" size="1" name="SVCALLACT" description="SVC call active bit" />
      <BitField start="8" size="1" name="MONITORACT" description="Debug monitor active bit" />
      <BitField start="10" size="1" name="PENDSVACT" description="PendSV exception active bit" />
      <BitField start="11" size="1" name="SYSTICKACT" description="SysTick exception active bit" />
      <BitField start="12" size="1" name="USGFAULTPENDED" description="Usage fault exception pending bit" />
      <BitField start="13" size="1" name="MEMFAULTPENDED" description="Memory management fault exception pending bit" />
      <BitField start="14" size="1" name="BUSFAULTPENDED" description="Bus fault exception pending bit" />
      <BitField start="15" size="1" name="SVCALLPENDED" description="SVC call pending bit" />
      <BitField start="16" size="1" name="MEMFAULTENA" description="Memory management fault enable bit" />
      <BitField start="17" size="1" name="BUSFAULTENA" description="Bus fault enable bit" />
      <BitField start="18" size="1" name="USGFAULTENA" description="Usage fault enable bit" />
    </Register>
    <Register start="+0x28" size="0" name="CFSR_UFSR_BFSR_MMFSR" access="Read/Write" description="Configurable fault status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IACCVIOL" description="IACCVIOL" />
      <BitField start="1" size="1" name="DACCVIOL" description="DACCVIOL" />
      <BitField start="3" size="1" name="MUNSTKERR" description="MUNSTKERR" />
      <BitField start="4" size="1" name="MSTKERR" description="MSTKERR" />
      <BitField start="5" size="1" name="MLSPERR" description="MLSPERR" />
      <BitField start="7" size="1" name="MMARVALID" description="MMARVALID" />
      <BitField start="8" size="1" name="IBUSERR" description="Instruction bus error" />
      <BitField start="9" size="1" name="PRECISERR" description="Precise data bus error" />
      <BitField start="10" size="1" name="IMPRECISERR" description="Imprecise data bus error" />
      <BitField start="11" size="1" name="UNSTKERR" description="Bus fault on unstacking for a return from exception" />
      <BitField start="12" size="1" name="STKERR" description="Bus fault on stacking for exception entry" />
      <BitField start="13" size="1" name="LSPERR" description="Bus fault on floating-point lazy state preservation" />
      <BitField start="15" size="1" name="BFARVALID" description="Bus Fault Address Register (BFAR) valid flag" />
      <BitField start="16" size="1" name="UNDEFINSTR" description="Undefined instruction usage fault" />
      <BitField start="17" size="1" name="INVSTATE" description="Invalid state usage fault" />
      <BitField start="18" size="1" name="INVPC" description="Invalid PC load usage fault" />
      <BitField start="19" size="1" name="NOCP" description="No coprocessor usage fault." />
      <BitField start="24" size="1" name="UNALIGNED" description="Unaligned access usage fault" />
      <BitField start="25" size="1" name="DIVBYZERO" description="Divide by zero usage fault" />
    </Register>
    <Register start="+0x2C" size="0" name="HFSR" access="Read/Write" description="Hard fault status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="VECTTBL" description="Vector table hard fault" />
      <BitField start="30" size="1" name="FORCED" description="Forced hard fault" />
      <BitField start="31" size="1" name="DEBUG_VT" description="Reserved for Debug use" />
    </Register>
    <Register start="+0x34" size="0" name="MMFAR" access="Read/Write" description="Memory management fault address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDRESS" description="Memory management fault address" />
    </Register>
    <Register start="+0x38" size="0" name="BFAR" access="Read/Write" description="Bus fault address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDRESS" description="Bus fault address" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCB_ACTRL" start="0xE000E008" description="System control block ACTLR">
    <Register start="+0x0" size="0" name="ACTRL" access="Read/Write" description="Auxiliary control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="DISFOLD" description="DISFOLD" />
      <BitField start="10" size="1" name="FPEXCODIS" description="FPEXCODIS" />
      <BitField start="11" size="1" name="DISRAMODE" description="DISRAMODE" />
      <BitField start="12" size="1" name="DISITMATBFLUSH" description="DISITMATBFLUSH" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SDMMC1" start="0x52007000" description="SDMMC1">
    <Register start="+0x0" size="0" name="SDMMC_POWER" access="Read/Write" description="SDMMC power control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PWRCTRL" description="SDMMC state control bits. These bits can only be written when the SDMMC is not in the power-on state (PWRCTRL?11). These bits are used to define the functional state of the SDMMC signals: Any further write will be ignored, PWRCTRL value will keep 11." />
      <BitField start="2" size="1" name="VSWITCH" description="Voltage switch sequence start. This bit is used to start the timing critical section of the voltage switch sequence:" />
      <BitField start="3" size="1" name="VSWITCHEN" description="Voltage switch procedure enable. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). This bit is used to stop the SDMMC_CK after the voltage switch command response:" />
      <BitField start="4" size="1" name="DIRPOL" description="Data and command direction signals polarity selection. This bit can only be written when the SDMMC is in the power-off state (PWRCTRL = 00)." />
    </Register>
    <Register start="+0x4" size="0" name="SDMMC_CLKCR" access="Read/Write" description="The SDMMC_CLKCR register controls the SDMMC_CK output clock, the SDMMC_RX_CLK receive clock, and the bus width." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLKDIV" description="Clock divide factor This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0). This field defines the divide factor between the input clock (SDMMCCLK) and the output clock (SDMMC_CK): SDMMC_CK frequency = SDMMCCLK / [2 * CLKDIV]. 0xx: etc.. xxx: etc.." />
      <BitField start="12" size="1" name="PWRSAV" description="Power saving configuration bit This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0) For power saving, the SDMMC_CK clock output can be disabled when the bus is idle by setting PWRSAV:" />
      <BitField start="14" size="2" name="WIDBUS" description="Wide bus mode enable bit This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)" />
      <BitField start="16" size="1" name="NEGEDGE" description="SDMMC_CK dephasing selection bit for data and Command. This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0). When clock division = 1 (CLKDIV = 0), this bit has no effect. Data and Command change on SDMMC_CK falling edge. When clock division &amp;gt;1 (CLKDIV &amp;gt; 0) &amp;amp; DDR = 0: - SDMMC_CK edge occurs on SDMMCCLK rising edge. When clock division &gt;1 (CLKDIV &gt; 0) &amp; DDR = 1: - Data changed on the SDMMCCLK falling edge succeeding a SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK rising edge. - Data changed on the SDMMC_CK falling edge succeeding a SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK rising edge." />
      <BitField start="17" size="1" name="HWFC_EN" description="Hardware flow control enable This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0) When Hardware flow control is enabled, the meaning of the TXFIFOE and RXFIFOF flags change, please see SDMMC status register definition in Section56.8.11." />
      <BitField start="18" size="1" name="DDR" description="Data rate signaling selection This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0) DDR rate shall only be selected with 4-bit or 8-bit wide bus mode. (WIDBUS &amp;gt; 00). DDR = 1 has no effect when WIDBUS = 00 (1-bit wide bus). DDR rate shall only be selected with clock division &amp;gt;1. (CLKDIV &amp;gt; 0)" />
      <BitField start="19" size="1" name="BUSSPEED" description="Bus speed mode selection between DS, HS, SDR12, SDR25 and SDR50, DDR50, SDR104. This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)" />
      <BitField start="20" size="2" name="SELCLKRX" description="Receive clock selection. These bits can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)" />
    </Register>
    <Register start="+0x8" size="0" name="SDMMC_ARGR" access="Read/Write" description="The SDMMC_ARGR register contains a 32-bit command argument, which is sent to a card as part of a command message." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDARG" description="Command argument. These bits can only be written by firmware when CPSM is disabled (CPSMEN = 0). Command argument sent to a card as part of a command message. If a command contains an argument, it must be loaded into this register before writing a command to the command register." />
    </Register>
    <Register start="+0xC" size="0" name="SDMMC_CMDR" access="Read/Write" description="The SDMMC_CMDR register contains the command index and command type bits. The command index is sent to a card as part of a command message. The command type bits control the command path state machine (CPSM)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CMDINDEX" description="Command index. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). The command index is sent to the card as part of a command message." />
      <BitField start="6" size="1" name="CMDTRANS" description="The CPSM treats the command as a data transfer command, stops the interrupt period, and signals DataEnable to the DPSM This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). If this bit is set, the CPSM issues an end of interrupt period and issues DataEnable signal to the DPSM when the command is sent." />
      <BitField start="7" size="1" name="CMDSTOP" description="The CPSM treats the command as a Stop Transmission command and signals Abort to the DPSM. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). If this bit is set, the CPSM issues the Abort signal to the DPSM when the command is sent." />
      <BitField start="8" size="2" name="WAITRESP" description="Wait for response bits. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). They are used to configure whether the CPSM is to wait for a response, and if yes, which kind of response." />
      <BitField start="10" size="1" name="WAITINT" description="CPSM waits for interrupt request. If this bit is set, the CPSM disables command timeout and waits for an card interrupt request (Response). If this bit is cleared in the CPSM Wait state, will cause the abort of the interrupt mode." />
      <BitField start="11" size="1" name="WAITPEND" description="CPSM Waits for end of data transfer (CmdPend internal signal) from DPSM. This bit when set, the CPSM waits for the end of data transfer trigger before it starts sending a command. WAITPEND is only taken into account when DTMODE = MMC stream data transfer, WIDBUS = 1-bit wide bus mode, DPSMACT = 1 and DTDIR = from host to card." />
      <BitField start="12" size="1" name="CPSMEN" description="Command path state machine (CPSM) Enable bit This bit is written 1 by firmware, and cleared by hardware when the CPSM enters the Idle state. If this bit is set, the CPSM is enabled. When DTEN = 1, no command will be transfered nor boot procedure will be started. CPSMEN is cleared to 0." />
      <BitField start="13" size="1" name="DTHOLD" description="Hold new data block transmission and reception in the DPSM. If this bit is set, the DPSM will not move from the Wait_S state to the Send state or from the Wait_R state to the Receive state." />
      <BitField start="14" size="1" name="BOOTMODE" description="Select the boot mode procedure to be used. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0)" />
      <BitField start="15" size="1" name="BOOTEN" description="Enable boot mode procedure." />
      <BitField start="16" size="1" name="CMDSUSPEND" description="The CPSM treats the command as a Suspend or Resume command and signals interrupt period start/end. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). CMDSUSPEND = 1 and CMDTRANS = 0 Suspend command, start interrupt period when response bit BS=0. CMDSUSPEND = 1 and CMDTRANS = 1 Resume command with data, end interrupt period when response bit DF=1." />
    </Register>
    <Register start="+0x14" size="0" name="SDMMC_RESP1R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS1" description="see Table 432" />
    </Register>
    <Register start="+0x18" size="0" name="SDMMC_RESP2R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS2" description="see Table404." />
    </Register>
    <Register start="+0x1C" size="0" name="SDMMC_RESP3R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS3" description="see Table404." />
    </Register>
    <Register start="+0x20" size="0" name="SDMMC_RESP4R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS4" description="see Table404." />
    </Register>
    <Register start="+0x24" size="0" name="SDMMC_DTIMER" access="Read/Write" description="The SDMMC_DTIMER register contains the data timeout period, in card bus clock periods. A counter loads the value from the SDMMC_DTIMER register, and starts decrementing when the data path state machine (DPSM) enters the Wait_R or Busy state. If the timer reaches 0 while the DPSM is in either of these states, the timeout status flag is set." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATATIME" description="Data and R1b busy timeout period This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0). Data and R1b busy timeout period expressed in card bus clock periods." />
    </Register>
    <Register start="+0x28" size="0" name="SDMMC_DLENR" access="Read/Write" description="The SDMMC_DLENR register contains the number of data bytes to be transferred. The value is loaded into the data counter when data transfer starts." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="25" name="DATALENGTH" description="Data length value This register can only be written by firmware when DPSM is inactive (DPSMACT = 0). Number of data bytes to be transferred. When DDR = 1 DATALENGTH is truncated to a multiple of 2. (The last odd byte is not transfered) When DATALENGTH = 0 no data will be transfered, when requested by a CPSMEN and CMDTRANS = 1 also no command will be transfered. DTEN and CPSMEN are cleared to 0." />
    </Register>
    <Register start="+0x2C" size="0" name="SDMMC_DCTRL" access="Read/Write" description="The SDMMC_DCTRL register control the data path state machine (DPSM)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DTEN" description="Data transfer enable bit This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). This bit is cleared by Hardware when data transfer completes. This bit shall only be used to transfer data when no associated data transfer command is used, i.e. shall not be used with SD or eMMC cards." />
      <BitField start="1" size="1" name="DTDIR" description="Data transfer direction selection This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="2" size="2" name="DTMODE" description="Data transfer mode selection. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="4" size="4" name="DBLOCKSIZE" description="Data block size This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). Define the data block length when the block data transfer mode is selected: When DATALENGTH is not a multiple of DBLOCKSIZE, the transfered data is truncated at a multiple of DBLOCKSIZE. (Any remain data will not be transfered.) When DDR = 1, DBLOCKSIZE = 0000 shall not be used. (No data will be transfered)" />
      <BitField start="8" size="1" name="RWSTART" description="Read wait start. If this bit is set, read wait operation starts." />
      <BitField start="9" size="1" name="RWSTOP" description="Read wait stop This bit is written by firmware and auto cleared by hardware when the DPSM moves from the READ_WAIT state to the WAIT_R or IDLE state." />
      <BitField start="10" size="1" name="RWMOD" description="Read wait mode. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="11" size="1" name="SDIOEN" description="SD I/O interrupt enable functions This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). If this bit is set, the DPSM enables the SD I/O card specific interrupt operation." />
      <BitField start="12" size="1" name="BOOTACKEN" description="Enable the reception of the boot acknowledgment. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="13" size="1" name="FIFORST" description="FIFO reset, will flush any remaining data. This bit can only be written by firmware when IDMAEN= 0 and DPSM is active (DPSMACT = 1). This bit will only take effect when a transfer error or transfer hold occurs." />
    </Register>
    <Register start="+0x30" size="0" name="SDMMC_DCNTR" access="ReadOnly" description="The SDMMC_DCNTR register loads the value from the data length register (see SDMMC_DLENR) when the DPSM moves from the Idle state to the Wait_R or Wait_S state. As data is transferred, the counter decrements the value until it reaches 0. The DPSM then moves to the Idle state and when there has been no error, the data status end flag (DATAEND) is set." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="25" name="DATACOUNT" description="Data count value When read, the number of remaining data bytes to be transferred is returned. Write has no effect." />
    </Register>
    <Register start="+0x34" size="0" name="SDMMC_STAR" access="ReadOnly" description="The SDMMC_STAR register is a read-only register. It contains two types of flag:Static flags (bits [29,21,11:0]): these bits remain asserted until they are cleared by writing to the SDMMC interrupt Clear register (see SDMMC_ICR)Dynamic flags (bits [20:12]): these bits change state depending on the state of the underlying logic (for example, FIFO full and empty flags are asserted and de-asserted as data while written to the FIFO)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCRCFAIL" description="Command response received (CRC check failed). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="1" size="1" name="DCRCFAIL" description="Data block sent/received (CRC check failed). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="2" size="1" name="CTIMEOUT" description="Command response timeout. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR. The Command Timeout period has a fixed value of 64 SDMMC_CK clock periods." />
      <BitField start="3" size="1" name="DTIMEOUT" description="Data timeout. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="4" size="1" name="TXUNDERR" description="Transmit FIFO underrun error or IDMA read transfer error. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="5" size="1" name="RXOVERR" description="Received FIFO overrun error or IDMA write transfer error. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="6" size="1" name="CMDREND" description="Command response received (CRC check passed, or no CRC). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="7" size="1" name="CMDSENT" description="Command sent (no response required). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="8" size="1" name="DATAEND" description="Data transfer ended correctly. (data counter, DATACOUNT is zero and no errors occur). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="9" size="1" name="DHOLD" description="Data transfer Hold. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="10" size="1" name="DBCKEND" description="Data block sent/received. (CRC check passed) and DPSM moves to the READWAIT state. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="11" size="1" name="DABORT" description="Data transfer aborted by CMD12. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="12" size="1" name="DPSMACT" description="Data path state machine active, i.e. not in Idle state. This is a hardware status flag only, does not generate an interrupt." />
      <BitField start="13" size="1" name="CPSMACT" description="Command path state machine active, i.e. not in Idle state. This is a hardware status flag only, does not generate an interrupt." />
      <BitField start="14" size="1" name="TXFIFOHE" description="Transmit FIFO half empty At least half the number of words can be written into the FIFO. This bit is cleared when the FIFO becomes half+1 full." />
      <BitField start="15" size="1" name="RXFIFOHF" description="Receive FIFO half full There are at least half the number of words in the FIFO. This bit is cleared when the FIFO becomes half+1 empty." />
      <BitField start="16" size="1" name="TXFIFOF" description="Transmit FIFO full This is a hardware status flag only, does not generate an interrupt. This bit is cleared when one FIFO location becomes empty." />
      <BitField start="17" size="1" name="RXFIFOF" description="Receive FIFO full This bit is cleared when one FIFO location becomes empty." />
      <BitField start="18" size="1" name="TXFIFOE" description="Transmit FIFO empty This bit is cleared when one FIFO location becomes full." />
      <BitField start="19" size="1" name="RXFIFOE" description="Receive FIFO empty This is a hardware status flag only, does not generate an interrupt. This bit is cleared when one FIFO location becomes full." />
      <BitField start="20" size="1" name="BUSYD0" description="Inverted value of SDMMC_D0 line (Busy), sampled at the end of a CMD response and a second time 2 SDMMC_CK cycles after the CMD response. This bit is reset to not busy when the SDMMCD0 line changes from busy to not busy. This bit does not signal busy due to data transfer. This is a hardware status flag only, it does not generate an interrupt." />
      <BitField start="21" size="1" name="BUSYD0END" description="end of SDMMC_D0 Busy following a CMD response detected. This indicates only end of busy following a CMD response. This bit does not signal busy due to data transfer. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="22" size="1" name="SDIOIT" description="SDIO interrupt received. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="23" size="1" name="ACKFAIL" description="Boot acknowledgment received (boot acknowledgment check fail). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="24" size="1" name="ACKTIMEOUT" description="Boot acknowledgment timeout. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="25" size="1" name="VSWEND" description="Voltage switch critical timing section completion. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="26" size="1" name="CKSTOP" description="SDMMC_CK stopped in Voltage switch procedure. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="27" size="1" name="IDMATE" description="IDMA transfer error. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="28" size="1" name="IDMABTC" description="IDMA buffer transfer complete. interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
    </Register>
    <Register start="+0x38" size="0" name="SDMMC_ICR" access="Read/Write" description="The SDMMC_ICR register is a write-only register. Writing a bit with 1 clears the corresponding bit in the SDMMC_STAR status register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCRCFAILC" description="CCRCFAIL flag clear bit Set by software to clear the CCRCFAIL flag." />
      <BitField start="1" size="1" name="DCRCFAILC" description="DCRCFAIL flag clear bit Set by software to clear the DCRCFAIL flag." />
      <BitField start="2" size="1" name="CTIMEOUTC" description="CTIMEOUT flag clear bit Set by software to clear the CTIMEOUT flag." />
      <BitField start="3" size="1" name="DTIMEOUTC" description="DTIMEOUT flag clear bit Set by software to clear the DTIMEOUT flag." />
      <BitField start="4" size="1" name="TXUNDERRC" description="TXUNDERR flag clear bit Set by software to clear TXUNDERR flag." />
      <BitField start="5" size="1" name="RXOVERRC" description="RXOVERR flag clear bit Set by software to clear the RXOVERR flag." />
      <BitField start="6" size="1" name="CMDRENDC" description="CMDREND flag clear bit Set by software to clear the CMDREND flag." />
      <BitField start="7" size="1" name="CMDSENTC" description="CMDSENT flag clear bit Set by software to clear the CMDSENT flag." />
      <BitField start="8" size="1" name="DATAENDC" description="DATAEND flag clear bit Set by software to clear the DATAEND flag." />
      <BitField start="9" size="1" name="DHOLDC" description="DHOLD flag clear bit Set by software to clear the DHOLD flag." />
      <BitField start="10" size="1" name="DBCKENDC" description="DBCKEND flag clear bit Set by software to clear the DBCKEND flag." />
      <BitField start="11" size="1" name="DABORTC" description="DABORT flag clear bit Set by software to clear the DABORT flag." />
      <BitField start="21" size="1" name="BUSYD0ENDC" description="BUSYD0END flag clear bit Set by software to clear the BUSYD0END flag." />
      <BitField start="22" size="1" name="SDIOITC" description="SDIOIT flag clear bit Set by software to clear the SDIOIT flag." />
      <BitField start="23" size="1" name="ACKFAILC" description="ACKFAIL flag clear bit Set by software to clear the ACKFAIL flag." />
      <BitField start="24" size="1" name="ACKTIMEOUTC" description="ACKTIMEOUT flag clear bit Set by software to clear the ACKTIMEOUT flag." />
      <BitField start="25" size="1" name="VSWENDC" description="VSWEND flag clear bit Set by software to clear the VSWEND flag." />
      <BitField start="26" size="1" name="CKSTOPC" description="CKSTOP flag clear bit Set by software to clear the CKSTOP flag." />
      <BitField start="27" size="1" name="IDMATEC" description="IDMA transfer error clear bit Set by software to clear the IDMATE flag." />
      <BitField start="28" size="1" name="IDMABTCC" description="IDMA buffer transfer complete clear bit Set by software to clear the IDMABTC flag." />
    </Register>
    <Register start="+0x3C" size="0" name="SDMMC_MASKR" access="Read/Write" description="The interrupt mask register determines which status flags generate an interrupt request by setting the corresponding bit to 1." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCRCFAILIE" description="Command CRC fail interrupt enable Set and cleared by software to enable/disable interrupt caused by command CRC failure." />
      <BitField start="1" size="1" name="DCRCFAILIE" description="Data CRC fail interrupt enable Set and cleared by software to enable/disable interrupt caused by data CRC failure." />
      <BitField start="2" size="1" name="CTIMEOUTIE" description="Command timeout interrupt enable Set and cleared by software to enable/disable interrupt caused by command timeout." />
      <BitField start="3" size="1" name="DTIMEOUTIE" description="Data timeout interrupt enable Set and cleared by software to enable/disable interrupt caused by data timeout." />
      <BitField start="4" size="1" name="TXUNDERRIE" description="Tx FIFO underrun error interrupt enable Set and cleared by software to enable/disable interrupt caused by Tx FIFO underrun error." />
      <BitField start="5" size="1" name="RXOVERRIE" description="Rx FIFO overrun error interrupt enable Set and cleared by software to enable/disable interrupt caused by Rx FIFO overrun error." />
      <BitField start="6" size="1" name="CMDRENDIE" description="Command response received interrupt enable Set and cleared by software to enable/disable interrupt caused by receiving command response." />
      <BitField start="7" size="1" name="CMDSENTIE" description="Command sent interrupt enable Set and cleared by software to enable/disable interrupt caused by sending command." />
      <BitField start="8" size="1" name="DATAENDIE" description="Data end interrupt enable Set and cleared by software to enable/disable interrupt caused by data end." />
      <BitField start="9" size="1" name="DHOLDIE" description="Data hold interrupt enable Set and cleared by software to enable/disable the interrupt generated when sending new data is hold in the DPSM Wait_S state." />
      <BitField start="10" size="1" name="DBCKENDIE" description="Data block end interrupt enable Set and cleared by software to enable/disable interrupt caused by data block end." />
      <BitField start="11" size="1" name="DABORTIE" description="Data transfer aborted interrupt enable Set and cleared by software to enable/disable interrupt caused by a data transfer being aborted." />
      <BitField start="14" size="1" name="TXFIFOHEIE" description="Tx FIFO half empty interrupt enable Set and cleared by software to enable/disable interrupt caused by Tx FIFO half empty." />
      <BitField start="15" size="1" name="RXFIFOHFIE" description="Rx FIFO half full interrupt enable Set and cleared by software to enable/disable interrupt caused by Rx FIFO half full." />
      <BitField start="17" size="1" name="RXFIFOFIE" description="Rx FIFO full interrupt enable Set and cleared by software to enable/disable interrupt caused by Rx FIFO full." />
      <BitField start="18" size="1" name="TXFIFOEIE" description="Tx FIFO empty interrupt enable Set and cleared by software to enable/disable interrupt caused by Tx FIFO empty." />
      <BitField start="21" size="1" name="BUSYD0ENDIE" description="BUSYD0END interrupt enable Set and cleared by software to enable/disable the interrupt generated when SDMMC_D0 signal changes from busy to NOT busy following a CMD response." />
      <BitField start="22" size="1" name="SDIOITIE" description="SDIO mode interrupt received interrupt enable Set and cleared by software to enable/disable the interrupt generated when receiving the SDIO mode interrupt." />
      <BitField start="23" size="1" name="ACKFAILIE" description="Acknowledgment Fail interrupt enable Set and cleared by software to enable/disable interrupt caused by acknowledgment Fail." />
      <BitField start="24" size="1" name="ACKTIMEOUTIE" description="Acknowledgment timeout interrupt enable Set and cleared by software to enable/disable interrupt caused by acknowledgment timeout." />
      <BitField start="25" size="1" name="VSWENDIE" description="Voltage switch critical timing section completion interrupt enable Set and cleared by software to enable/disable the interrupt generated when voltage switch critical timing section completion." />
      <BitField start="26" size="1" name="CKSTOPIE" description="Voltage Switch clock stopped interrupt enable Set and cleared by software to enable/disable interrupt caused by Voltage Switch clock stopped." />
      <BitField start="28" size="1" name="IDMABTCIE" description="IDMA buffer transfer complete interrupt enable Set and cleared by software to enable/disable the interrupt generated when the IDMA has transferred all data belonging to a memory buffer." />
    </Register>
    <Register start="+0x40" size="0" name="SDMMC_ACKTIMER" access="Read/Write" description="The SDMMC_ACKTIMER register contains the acknowledgment timeout period, in SDMMC_CK bus clock periods. A counter loads the value from the SDMMC_ACKTIMER register, and starts decrementing when the data path state machine (DPSM) enters the Wait_Ack state. If the timer reaches 0 while the DPSM is in this states, the acknowledgment timeout status flag is set." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="25" name="ACKTIME" description="Boot acknowledgment timeout period This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). Boot acknowledgment timeout period expressed in card bus clock periods." />
    </Register>
    <Register start="+0x50" size="0" name="SDMMC_IDMACTRLR" access="Read/Write" description="The receive and transmit FIFOs can be read or written as 32-bit wide registers. The FIFOs contain 32 entries on 32 sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IDMAEN" description="IDMA enable This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="1" size="1" name="IDMABMODE" description="Buffer mode selection. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="2" size="1" name="IDMABACT" description="Double buffer mode active buffer indication This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). When IDMA is enabled this bit is toggled by hardware." />
    </Register>
    <Register start="+0x54" size="0" name="SDMMC_IDMABSIZER" access="Read/Write" description="The SDMMC_IDMABSIZER register contains the buffers size when in double buffer configuration." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="8" name="IDMABNDT" description="Number of transfers per buffer. This 8-bit value shall be multiplied by 8 to get the size of the buffer in 32-bit words and by 32 to get the size of the buffer in bytes. Example: IDMABNDT = 0x01: buffer size = 8 words = 32 bytes. These bits can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
    </Register>
    <Register start="+0x58" size="0" name="SDMMC_IDMABASE0R" access="Read/Write" description="The SDMMC_IDMABASE0R register contains the memory buffer base address in single buffer configuration and the buffer 0 base address in double buffer configuration." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IDMABASE0" description="Buffer 0 memory base address bits [31:2], shall be word aligned (bit [1:0] are always 0 and read only). This register can be written by firmware when DPSM is inactive (DPSMACT = 0), and can dynamically be written by firmware when DPSM active (DPSMACT = 1) and memory buffer 0 is inactive (IDMABACT = 1)." />
    </Register>
    <Register start="+0x5C" size="0" name="SDMMC_IDMABASE1R" access="Read/Write" description="The SDMMC_IDMABASE1R register contains the double buffer configuration second buffer memory base address." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IDMABASE1" description="Buffer 1 memory base address, shall be word aligned (bit [1:0] are always 0 and read only). This register can be written by firmware when DPSM is inactive (DPSMACT = 0), and can dynamically be written by firmware when DPSM active (DPSMACT = 1) and memory buffer 1 is inactive (IDMABACT = 0)." />
    </Register>
    <Register start="+0x80" size="0" name="SDMMC_FIFOR" access="Read/Write" description="The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO.When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FIFODATA" description="Receive and transmit FIFO data This register can only be read or written by firmware when the DPSM is active (DPSMACT=1). The FIFO data occupies 16 entries of 32-bit words." />
    </Register>
    <Register start="+0x3F4" size="0" name="SDMMC_VER" access="ReadOnly" description="SDMMC IP version register" reset_value="0x00000010" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MINREV" description="IP minor revision number." />
      <BitField start="4" size="4" name="MAJREV" description="IP major revision number." />
    </Register>
    <Register start="+0x3F8" size="0" name="SDMMC_ID" access="ReadOnly" description="SDMMC IP identification register" reset_value="0x00140022" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IP_ID" description="SDMMC IP identification." />
    </Register>
    <Register start="+0x10" size="0" name="SDMMC_RESPCMDR" access="ReadOnly" description="SDMMC command response register" reset_value="0xA3C5DD01" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="RESPCMD" description="Response command index" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SDMMC2" start="0x48022400" description="SDMMC1">
    <Register start="+0x0" size="0" name="SDMMC_POWER" access="Read/Write" description="SDMMC power control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PWRCTRL" description="SDMMC state control bits. These bits can only be written when the SDMMC is not in the power-on state (PWRCTRL?11). These bits are used to define the functional state of the SDMMC signals: Any further write will be ignored, PWRCTRL value will keep 11." />
      <BitField start="2" size="1" name="VSWITCH" description="Voltage switch sequence start. This bit is used to start the timing critical section of the voltage switch sequence:" />
      <BitField start="3" size="1" name="VSWITCHEN" description="Voltage switch procedure enable. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). This bit is used to stop the SDMMC_CK after the voltage switch command response:" />
      <BitField start="4" size="1" name="DIRPOL" description="Data and command direction signals polarity selection. This bit can only be written when the SDMMC is in the power-off state (PWRCTRL = 00)." />
    </Register>
    <Register start="+0x4" size="0" name="SDMMC_CLKCR" access="Read/Write" description="The SDMMC_CLKCR register controls the SDMMC_CK output clock, the SDMMC_RX_CLK receive clock, and the bus width." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLKDIV" description="Clock divide factor This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0). This field defines the divide factor between the input clock (SDMMCCLK) and the output clock (SDMMC_CK): SDMMC_CK frequency = SDMMCCLK / [2 * CLKDIV]. 0xx: etc.. xxx: etc.." />
      <BitField start="12" size="1" name="PWRSAV" description="Power saving configuration bit This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0) For power saving, the SDMMC_CK clock output can be disabled when the bus is idle by setting PWRSAV:" />
      <BitField start="14" size="2" name="WIDBUS" description="Wide bus mode enable bit This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)" />
      <BitField start="16" size="1" name="NEGEDGE" description="SDMMC_CK dephasing selection bit for data and Command. This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0). When clock division = 1 (CLKDIV = 0), this bit has no effect. Data and Command change on SDMMC_CK falling edge. When clock division &amp;gt;1 (CLKDIV &amp;gt; 0) &amp;amp; DDR = 0: - SDMMC_CK edge occurs on SDMMCCLK rising edge. When clock division &gt;1 (CLKDIV &gt; 0) &amp; DDR = 1: - Data changed on the SDMMCCLK falling edge succeeding a SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK rising edge. - Data changed on the SDMMC_CK falling edge succeeding a SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK rising edge." />
      <BitField start="17" size="1" name="HWFC_EN" description="Hardware flow control enable This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0) When Hardware flow control is enabled, the meaning of the TXFIFOE and RXFIFOF flags change, please see SDMMC status register definition in Section56.8.11." />
      <BitField start="18" size="1" name="DDR" description="Data rate signaling selection This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0) DDR rate shall only be selected with 4-bit or 8-bit wide bus mode. (WIDBUS &amp;gt; 00). DDR = 1 has no effect when WIDBUS = 00 (1-bit wide bus). DDR rate shall only be selected with clock division &amp;gt;1. (CLKDIV &amp;gt; 0)" />
      <BitField start="19" size="1" name="BUSSPEED" description="Bus speed mode selection between DS, HS, SDR12, SDR25 and SDR50, DDR50, SDR104. This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)" />
      <BitField start="20" size="2" name="SELCLKRX" description="Receive clock selection. These bits can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)" />
    </Register>
    <Register start="+0x8" size="0" name="SDMMC_ARGR" access="Read/Write" description="The SDMMC_ARGR register contains a 32-bit command argument, which is sent to a card as part of a command message." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDARG" description="Command argument. These bits can only be written by firmware when CPSM is disabled (CPSMEN = 0). Command argument sent to a card as part of a command message. If a command contains an argument, it must be loaded into this register before writing a command to the command register." />
    </Register>
    <Register start="+0xC" size="0" name="SDMMC_CMDR" access="Read/Write" description="The SDMMC_CMDR register contains the command index and command type bits. The command index is sent to a card as part of a command message. The command type bits control the command path state machine (CPSM)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CMDINDEX" description="Command index. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). The command index is sent to the card as part of a command message." />
      <BitField start="6" size="1" name="CMDTRANS" description="The CPSM treats the command as a data transfer command, stops the interrupt period, and signals DataEnable to the DPSM This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). If this bit is set, the CPSM issues an end of interrupt period and issues DataEnable signal to the DPSM when the command is sent." />
      <BitField start="7" size="1" name="CMDSTOP" description="The CPSM treats the command as a Stop Transmission command and signals Abort to the DPSM. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). If this bit is set, the CPSM issues the Abort signal to the DPSM when the command is sent." />
      <BitField start="8" size="2" name="WAITRESP" description="Wait for response bits. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). They are used to configure whether the CPSM is to wait for a response, and if yes, which kind of response." />
      <BitField start="10" size="1" name="WAITINT" description="CPSM waits for interrupt request. If this bit is set, the CPSM disables command timeout and waits for an card interrupt request (Response). If this bit is cleared in the CPSM Wait state, will cause the abort of the interrupt mode." />
      <BitField start="11" size="1" name="WAITPEND" description="CPSM Waits for end of data transfer (CmdPend internal signal) from DPSM. This bit when set, the CPSM waits for the end of data transfer trigger before it starts sending a command. WAITPEND is only taken into account when DTMODE = MMC stream data transfer, WIDBUS = 1-bit wide bus mode, DPSMACT = 1 and DTDIR = from host to card." />
      <BitField start="12" size="1" name="CPSMEN" description="Command path state machine (CPSM) Enable bit This bit is written 1 by firmware, and cleared by hardware when the CPSM enters the Idle state. If this bit is set, the CPSM is enabled. When DTEN = 1, no command will be transfered nor boot procedure will be started. CPSMEN is cleared to 0." />
      <BitField start="13" size="1" name="DTHOLD" description="Hold new data block transmission and reception in the DPSM. If this bit is set, the DPSM will not move from the Wait_S state to the Send state or from the Wait_R state to the Receive state." />
      <BitField start="14" size="1" name="BOOTMODE" description="Select the boot mode procedure to be used. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0)" />
      <BitField start="15" size="1" name="BOOTEN" description="Enable boot mode procedure." />
      <BitField start="16" size="1" name="CMDSUSPEND" description="The CPSM treats the command as a Suspend or Resume command and signals interrupt period start/end. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). CMDSUSPEND = 1 and CMDTRANS = 0 Suspend command, start interrupt period when response bit BS=0. CMDSUSPEND = 1 and CMDTRANS = 1 Resume command with data, end interrupt period when response bit DF=1." />
    </Register>
    <Register start="+0x14" size="0" name="SDMMC_RESP1R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS1" description="see Table 432" />
    </Register>
    <Register start="+0x18" size="0" name="SDMMC_RESP2R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS2" description="see Table404." />
    </Register>
    <Register start="+0x1C" size="0" name="SDMMC_RESP3R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS3" description="see Table404." />
    </Register>
    <Register start="+0x20" size="0" name="SDMMC_RESP4R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS4" description="see Table404." />
    </Register>
    <Register start="+0x24" size="0" name="SDMMC_DTIMER" access="Read/Write" description="The SDMMC_DTIMER register contains the data timeout period, in card bus clock periods. A counter loads the value from the SDMMC_DTIMER register, and starts decrementing when the data path state machine (DPSM) enters the Wait_R or Busy state. If the timer reaches 0 while the DPSM is in either of these states, the timeout status flag is set." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATATIME" description="Data and R1b busy timeout period This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0). Data and R1b busy timeout period expressed in card bus clock periods." />
    </Register>
    <Register start="+0x28" size="0" name="SDMMC_DLENR" access="Read/Write" description="The SDMMC_DLENR register contains the number of data bytes to be transferred. The value is loaded into the data counter when data transfer starts." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="25" name="DATALENGTH" description="Data length value This register can only be written by firmware when DPSM is inactive (DPSMACT = 0). Number of data bytes to be transferred. When DDR = 1 DATALENGTH is truncated to a multiple of 2. (The last odd byte is not transfered) When DATALENGTH = 0 no data will be transfered, when requested by a CPSMEN and CMDTRANS = 1 also no command will be transfered. DTEN and CPSMEN are cleared to 0." />
    </Register>
    <Register start="+0x2C" size="0" name="SDMMC_DCTRL" access="Read/Write" description="The SDMMC_DCTRL register control the data path state machine (DPSM)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DTEN" description="Data transfer enable bit This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). This bit is cleared by Hardware when data transfer completes. This bit shall only be used to transfer data when no associated data transfer command is used, i.e. shall not be used with SD or eMMC cards." />
      <BitField start="1" size="1" name="DTDIR" description="Data transfer direction selection This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="2" size="2" name="DTMODE" description="Data transfer mode selection. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="4" size="4" name="DBLOCKSIZE" description="Data block size This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). Define the data block length when the block data transfer mode is selected: When DATALENGTH is not a multiple of DBLOCKSIZE, the transfered data is truncated at a multiple of DBLOCKSIZE. (Any remain data will not be transfered.) When DDR = 1, DBLOCKSIZE = 0000 shall not be used. (No data will be transfered)" />
      <BitField start="8" size="1" name="RWSTART" description="Read wait start. If this bit is set, read wait operation starts." />
      <BitField start="9" size="1" name="RWSTOP" description="Read wait stop This bit is written by firmware and auto cleared by hardware when the DPSM moves from the READ_WAIT state to the WAIT_R or IDLE state." />
      <BitField start="10" size="1" name="RWMOD" description="Read wait mode. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="11" size="1" name="SDIOEN" description="SD I/O interrupt enable functions This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). If this bit is set, the DPSM enables the SD I/O card specific interrupt operation." />
      <BitField start="12" size="1" name="BOOTACKEN" description="Enable the reception of the boot acknowledgment. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="13" size="1" name="FIFORST" description="FIFO reset, will flush any remaining data. This bit can only be written by firmware when IDMAEN= 0 and DPSM is active (DPSMACT = 1). This bit will only take effect when a transfer error or transfer hold occurs." />
    </Register>
    <Register start="+0x30" size="0" name="SDMMC_DCNTR" access="ReadOnly" description="The SDMMC_DCNTR register loads the value from the data length register (see SDMMC_DLENR) when the DPSM moves from the Idle state to the Wait_R or Wait_S state. As data is transferred, the counter decrements the value until it reaches 0. The DPSM then moves to the Idle state and when there has been no error, the data status end flag (DATAEND) is set." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="25" name="DATACOUNT" description="Data count value When read, the number of remaining data bytes to be transferred is returned. Write has no effect." />
    </Register>
    <Register start="+0x34" size="0" name="SDMMC_STAR" access="ReadOnly" description="The SDMMC_STAR register is a read-only register. It contains two types of flag:Static flags (bits [29,21,11:0]): these bits remain asserted until they are cleared by writing to the SDMMC interrupt Clear register (see SDMMC_ICR)Dynamic flags (bits [20:12]): these bits change state depending on the state of the underlying logic (for example, FIFO full and empty flags are asserted and de-asserted as data while written to the FIFO)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCRCFAIL" description="Command response received (CRC check failed). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="1" size="1" name="DCRCFAIL" description="Data block sent/received (CRC check failed). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="2" size="1" name="CTIMEOUT" description="Command response timeout. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR. The Command Timeout period has a fixed value of 64 SDMMC_CK clock periods." />
      <BitField start="3" size="1" name="DTIMEOUT" description="Data timeout. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="4" size="1" name="TXUNDERR" description="Transmit FIFO underrun error or IDMA read transfer error. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="5" size="1" name="RXOVERR" description="Received FIFO overrun error or IDMA write transfer error. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="6" size="1" name="CMDREND" description="Command response received (CRC check passed, or no CRC). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="7" size="1" name="CMDSENT" description="Command sent (no response required). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="8" size="1" name="DATAEND" description="Data transfer ended correctly. (data counter, DATACOUNT is zero and no errors occur). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="9" size="1" name="DHOLD" description="Data transfer Hold. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="10" size="1" name="DBCKEND" description="Data block sent/received. (CRC check passed) and DPSM moves to the READWAIT state. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="11" size="1" name="DABORT" description="Data transfer aborted by CMD12. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="12" size="1" name="DPSMACT" description="Data path state machine active, i.e. not in Idle state. This is a hardware status flag only, does not generate an interrupt." />
      <BitField start="13" size="1" name="CPSMACT" description="Command path state machine active, i.e. not in Idle state. This is a hardware status flag only, does not generate an interrupt." />
      <BitField start="14" size="1" name="TXFIFOHE" description="Transmit FIFO half empty At least half the number of words can be written into the FIFO. This bit is cleared when the FIFO becomes half+1 full." />
      <BitField start="15" size="1" name="RXFIFOHF" description="Receive FIFO half full There are at least half the number of words in the FIFO. This bit is cleared when the FIFO becomes half+1 empty." />
      <BitField start="16" size="1" name="TXFIFOF" description="Transmit FIFO full This is a hardware status flag only, does not generate an interrupt. This bit is cleared when one FIFO location becomes empty." />
      <BitField start="17" size="1" name="RXFIFOF" description="Receive FIFO full This bit is cleared when one FIFO location becomes empty." />
      <BitField start="18" size="1" name="TXFIFOE" description="Transmit FIFO empty This bit is cleared when one FIFO location becomes full." />
      <BitField start="19" size="1" name="RXFIFOE" description="Receive FIFO empty This is a hardware status flag only, does not generate an interrupt. This bit is cleared when one FIFO location becomes full." />
      <BitField start="20" size="1" name="BUSYD0" description="Inverted value of SDMMC_D0 line (Busy), sampled at the end of a CMD response and a second time 2 SDMMC_CK cycles after the CMD response. This bit is reset to not busy when the SDMMCD0 line changes from busy to not busy. This bit does not signal busy due to data transfer. This is a hardware status flag only, it does not generate an interrupt." />
      <BitField start="21" size="1" name="BUSYD0END" description="end of SDMMC_D0 Busy following a CMD response detected. This indicates only end of busy following a CMD response. This bit does not signal busy due to data transfer. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="22" size="1" name="SDIOIT" description="SDIO interrupt received. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="23" size="1" name="ACKFAIL" description="Boot acknowledgment received (boot acknowledgment check fail). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="24" size="1" name="ACKTIMEOUT" description="Boot acknowledgment timeout. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="25" size="1" name="VSWEND" description="Voltage switch critical timing section completion. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="26" size="1" name="CKSTOP" description="SDMMC_CK stopped in Voltage switch procedure. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="27" size="1" name="IDMATE" description="IDMA transfer error. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="28" size="1" name="IDMABTC" description="IDMA buffer transfer complete. interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
    </Register>
    <Register start="+0x38" size="0" name="SDMMC_ICR" access="Read/Write" description="The SDMMC_ICR register is a write-only register. Writing a bit with 1 clears the corresponding bit in the SDMMC_STAR status register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCRCFAILC" description="CCRCFAIL flag clear bit Set by software to clear the CCRCFAIL flag." />
      <BitField start="1" size="1" name="DCRCFAILC" description="DCRCFAIL flag clear bit Set by software to clear the DCRCFAIL flag." />
      <BitField start="2" size="1" name="CTIMEOUTC" description="CTIMEOUT flag clear bit Set by software to clear the CTIMEOUT flag." />
      <BitField start="3" size="1" name="DTIMEOUTC" description="DTIMEOUT flag clear bit Set by software to clear the DTIMEOUT flag." />
      <BitField start="4" size="1" name="TXUNDERRC" description="TXUNDERR flag clear bit Set by software to clear TXUNDERR flag." />
      <BitField start="5" size="1" name="RXOVERRC" description="RXOVERR flag clear bit Set by software to clear the RXOVERR flag." />
      <BitField start="6" size="1" name="CMDRENDC" description="CMDREND flag clear bit Set by software to clear the CMDREND flag." />
      <BitField start="7" size="1" name="CMDSENTC" description="CMDSENT flag clear bit Set by software to clear the CMDSENT flag." />
      <BitField start="8" size="1" name="DATAENDC" description="DATAEND flag clear bit Set by software to clear the DATAEND flag." />
      <BitField start="9" size="1" name="DHOLDC" description="DHOLD flag clear bit Set by software to clear the DHOLD flag." />
      <BitField start="10" size="1" name="DBCKENDC" description="DBCKEND flag clear bit Set by software to clear the DBCKEND flag." />
      <BitField start="11" size="1" name="DABORTC" description="DABORT flag clear bit Set by software to clear the DABORT flag." />
      <BitField start="21" size="1" name="BUSYD0ENDC" description="BUSYD0END flag clear bit Set by software to clear the BUSYD0END flag." />
      <BitField start="22" size="1" name="SDIOITC" description="SDIOIT flag clear bit Set by software to clear the SDIOIT flag." />
      <BitField start="23" size="1" name="ACKFAILC" description="ACKFAIL flag clear bit Set by software to clear the ACKFAIL flag." />
      <BitField start="24" size="1" name="ACKTIMEOUTC" description="ACKTIMEOUT flag clear bit Set by software to clear the ACKTIMEOUT flag." />
      <BitField start="25" size="1" name="VSWENDC" description="VSWEND flag clear bit Set by software to clear the VSWEND flag." />
      <BitField start="26" size="1" name="CKSTOPC" description="CKSTOP flag clear bit Set by software to clear the CKSTOP flag." />
      <BitField start="27" size="1" name="IDMATEC" description="IDMA transfer error clear bit Set by software to clear the IDMATE flag." />
      <BitField start="28" size="1" name="IDMABTCC" description="IDMA buffer transfer complete clear bit Set by software to clear the IDMABTC flag." />
    </Register>
    <Register start="+0x3C" size="0" name="SDMMC_MASKR" access="Read/Write" description="The interrupt mask register determines which status flags generate an interrupt request by setting the corresponding bit to 1." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCRCFAILIE" description="Command CRC fail interrupt enable Set and cleared by software to enable/disable interrupt caused by command CRC failure." />
      <BitField start="1" size="1" name="DCRCFAILIE" description="Data CRC fail interrupt enable Set and cleared by software to enable/disable interrupt caused by data CRC failure." />
      <BitField start="2" size="1" name="CTIMEOUTIE" description="Command timeout interrupt enable Set and cleared by software to enable/disable interrupt caused by command timeout." />
      <BitField start="3" size="1" name="DTIMEOUTIE" description="Data timeout interrupt enable Set and cleared by software to enable/disable interrupt caused by data timeout." />
      <BitField start="4" size="1" name="TXUNDERRIE" description="Tx FIFO underrun error interrupt enable Set and cleared by software to enable/disable interrupt caused by Tx FIFO underrun error." />
      <BitField start="5" size="1" name="RXOVERRIE" description="Rx FIFO overrun error interrupt enable Set and cleared by software to enable/disable interrupt caused by Rx FIFO overrun error." />
      <BitField start="6" size="1" name="CMDRENDIE" description="Command response received interrupt enable Set and cleared by software to enable/disable interrupt caused by receiving command response." />
      <BitField start="7" size="1" name="CMDSENTIE" description="Command sent interrupt enable Set and cleared by software to enable/disable interrupt caused by sending command." />
      <BitField start="8" size="1" name="DATAENDIE" description="Data end interrupt enable Set and cleared by software to enable/disable interrupt caused by data end." />
      <BitField start="9" size="1" name="DHOLDIE" description="Data hold interrupt enable Set and cleared by software to enable/disable the interrupt generated when sending new data is hold in the DPSM Wait_S state." />
      <BitField start="10" size="1" name="DBCKENDIE" description="Data block end interrupt enable Set and cleared by software to enable/disable interrupt caused by data block end." />
      <BitField start="11" size="1" name="DABORTIE" description="Data transfer aborted interrupt enable Set and cleared by software to enable/disable interrupt caused by a data transfer being aborted." />
      <BitField start="14" size="1" name="TXFIFOHEIE" description="Tx FIFO half empty interrupt enable Set and cleared by software to enable/disable interrupt caused by Tx FIFO half empty." />
      <BitField start="15" size="1" name="RXFIFOHFIE" description="Rx FIFO half full interrupt enable Set and cleared by software to enable/disable interrupt caused by Rx FIFO half full." />
      <BitField start="17" size="1" name="RXFIFOFIE" description="Rx FIFO full interrupt enable Set and cleared by software to enable/disable interrupt caused by Rx FIFO full." />
      <BitField start="18" size="1" name="TXFIFOEIE" description="Tx FIFO empty interrupt enable Set and cleared by software to enable/disable interrupt caused by Tx FIFO empty." />
      <BitField start="21" size="1" name="BUSYD0ENDIE" description="BUSYD0END interrupt enable Set and cleared by software to enable/disable the interrupt generated when SDMMC_D0 signal changes from busy to NOT busy following a CMD response." />
      <BitField start="22" size="1" name="SDIOITIE" description="SDIO mode interrupt received interrupt enable Set and cleared by software to enable/disable the interrupt generated when receiving the SDIO mode interrupt." />
      <BitField start="23" size="1" name="ACKFAILIE" description="Acknowledgment Fail interrupt enable Set and cleared by software to enable/disable interrupt caused by acknowledgment Fail." />
      <BitField start="24" size="1" name="ACKTIMEOUTIE" description="Acknowledgment timeout interrupt enable Set and cleared by software to enable/disable interrupt caused by acknowledgment timeout." />
      <BitField start="25" size="1" name="VSWENDIE" description="Voltage switch critical timing section completion interrupt enable Set and cleared by software to enable/disable the interrupt generated when voltage switch critical timing section completion." />
      <BitField start="26" size="1" name="CKSTOPIE" description="Voltage Switch clock stopped interrupt enable Set and cleared by software to enable/disable interrupt caused by Voltage Switch clock stopped." />
      <BitField start="28" size="1" name="IDMABTCIE" description="IDMA buffer transfer complete interrupt enable Set and cleared by software to enable/disable the interrupt generated when the IDMA has transferred all data belonging to a memory buffer." />
    </Register>
    <Register start="+0x40" size="0" name="SDMMC_ACKTIMER" access="Read/Write" description="The SDMMC_ACKTIMER register contains the acknowledgment timeout period, in SDMMC_CK bus clock periods. A counter loads the value from the SDMMC_ACKTIMER register, and starts decrementing when the data path state machine (DPSM) enters the Wait_Ack state. If the timer reaches 0 while the DPSM is in this states, the acknowledgment timeout status flag is set." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="25" name="ACKTIME" description="Boot acknowledgment timeout period This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). Boot acknowledgment timeout period expressed in card bus clock periods." />
    </Register>
    <Register start="+0x50" size="0" name="SDMMC_IDMACTRLR" access="Read/Write" description="The receive and transmit FIFOs can be read or written as 32-bit wide registers. The FIFOs contain 32 entries on 32 sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IDMAEN" description="IDMA enable This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="1" size="1" name="IDMABMODE" description="Buffer mode selection. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="2" size="1" name="IDMABACT" description="Double buffer mode active buffer indication This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). When IDMA is enabled this bit is toggled by hardware." />
    </Register>
    <Register start="+0x54" size="0" name="SDMMC_IDMABSIZER" access="Read/Write" description="The SDMMC_IDMABSIZER register contains the buffers size when in double buffer configuration." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="8" name="IDMABNDT" description="Number of transfers per buffer. This 8-bit value shall be multiplied by 8 to get the size of the buffer in 32-bit words and by 32 to get the size of the buffer in bytes. Example: IDMABNDT = 0x01: buffer size = 8 words = 32 bytes. These bits can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
    </Register>
    <Register start="+0x58" size="0" name="SDMMC_IDMABASE0R" access="Read/Write" description="The SDMMC_IDMABASE0R register contains the memory buffer base address in single buffer configuration and the buffer 0 base address in double buffer configuration." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IDMABASE0" description="Buffer 0 memory base address bits [31:2], shall be word aligned (bit [1:0] are always 0 and read only). This register can be written by firmware when DPSM is inactive (DPSMACT = 0), and can dynamically be written by firmware when DPSM active (DPSMACT = 1) and memory buffer 0 is inactive (IDMABACT = 1)." />
    </Register>
    <Register start="+0x5C" size="0" name="SDMMC_IDMABASE1R" access="Read/Write" description="The SDMMC_IDMABASE1R register contains the double buffer configuration second buffer memory base address." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IDMABASE1" description="Buffer 1 memory base address, shall be word aligned (bit [1:0] are always 0 and read only). This register can be written by firmware when DPSM is inactive (DPSMACT = 0), and can dynamically be written by firmware when DPSM active (DPSMACT = 1) and memory buffer 1 is inactive (IDMABACT = 0)." />
    </Register>
    <Register start="+0x80" size="0" name="SDMMC_FIFOR" access="Read/Write" description="The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO.When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FIFODATA" description="Receive and transmit FIFO data This register can only be read or written by firmware when the DPSM is active (DPSMACT=1). The FIFO data occupies 16 entries of 32-bit words." />
    </Register>
    <Register start="+0x3F4" size="0" name="SDMMC_VER" access="ReadOnly" description="SDMMC IP version register" reset_value="0x00000010" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MINREV" description="IP minor revision number." />
      <BitField start="4" size="4" name="MAJREV" description="IP major revision number." />
    </Register>
    <Register start="+0x3F8" size="0" name="SDMMC_ID" access="ReadOnly" description="SDMMC IP identification register" reset_value="0x00140022" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IP_ID" description="SDMMC IP identification." />
    </Register>
    <Register start="+0x10" size="0" name="SDMMC_RESPCMDR" access="ReadOnly" description="SDMMC command response register" reset_value="0xA3C5DD01" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="RESPCMD" description="Response command index" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPDIFRX" start="0x40004000" description="Receiver Interface">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="Control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SPDIFRXEN" description="Peripheral Block Enable" />
      <BitField start="2" size="1" name="RXDMAEN" description="Receiver DMA ENable for data flow" />
      <BitField start="3" size="1" name="RXSTEO" description="STerEO Mode" />
      <BitField start="4" size="2" name="DRFMT" description="RX Data format" />
      <BitField start="6" size="1" name="PMSK" description="Mask Parity error bit" />
      <BitField start="7" size="1" name="VMSK" description="Mask of Validity bit" />
      <BitField start="8" size="1" name="CUMSK" description="Mask of channel status and user bits" />
      <BitField start="9" size="1" name="PTMSK" description="Mask of Preamble Type bits" />
      <BitField start="10" size="1" name="CBDMAEN" description="Control Buffer DMA ENable for control flow" />
      <BitField start="11" size="1" name="CHSEL" description="Channel Selection" />
      <BitField start="12" size="2" name="NBTR" description="Maximum allowed re-tries during synchronization phase" />
      <BitField start="14" size="1" name="WFA" description="Wait For Activity" />
      <BitField start="16" size="3" name="INSEL" description="input selection" />
      <BitField start="20" size="1" name="CKSEN" description="Symbol Clock Enable" />
      <BitField start="21" size="1" name="CKSBKPEN" description="Backup Symbol Clock Enable" />
    </Register>
    <Register start="+0x4" size="0" name="IMR" access="Read/Write" description="Interrupt mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="1" size="1" name="CSRNEIE" description="Control Buffer Ready Interrupt Enable" />
      <BitField start="2" size="1" name="PERRIE" description="Parity error interrupt enable" />
      <BitField start="3" size="1" name="OVRIE" description="Overrun error Interrupt Enable" />
      <BitField start="4" size="1" name="SBLKIE" description="Synchronization Block Detected Interrupt Enable" />
      <BitField start="5" size="1" name="SYNCDIE" description="Synchronization Done" />
      <BitField start="6" size="1" name="IFEIE" description="Serial Interface Error Interrupt Enable" />
    </Register>
    <Register start="+0x8" size="0" name="SR" access="ReadOnly" description="Status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXNE" description="Read data register not empty" />
      <BitField start="1" size="1" name="CSRNE" description="Control Buffer register is not empty" />
      <BitField start="2" size="1" name="PERR" description="Parity error" />
      <BitField start="3" size="1" name="OVR" description="Overrun error" />
      <BitField start="4" size="1" name="SBD" description="Synchronization Block Detected" />
      <BitField start="5" size="1" name="SYNCD" description="Synchronization Done" />
      <BitField start="6" size="1" name="FERR" description="Framing error" />
      <BitField start="7" size="1" name="SERR" description="Synchronization error" />
      <BitField start="8" size="1" name="TERR" description="Time-out error" />
      <BitField start="16" size="15" name="WIDTH5" description="Duration of 5 symbols counted with SPDIF_CLK" />
    </Register>
    <Register start="+0xC" size="0" name="IFCR" access="WriteOnly" description="Interrupt Flag Clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="PERRCF" description="Clears the Parity error flag" />
      <BitField start="3" size="1" name="OVRCF" description="Clears the Overrun error flag" />
      <BitField start="4" size="1" name="SBDCF" description="Clears the Synchronization Block Detected flag" />
      <BitField start="5" size="1" name="SYNCDCF" description="Clears the Synchronization Done flag" />
    </Register>
    <Register start="+0x10" size="0" name="DR_00" access="ReadOnly" description="Data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="DR" description="Parity Error bit" />
      <BitField start="24" size="1" name="PE" description="Parity Error bit" />
      <BitField start="25" size="1" name="V" description="Validity bit" />
      <BitField start="26" size="1" name="U" description="User bit" />
      <BitField start="27" size="1" name="C" description="Channel Status bit" />
      <BitField start="28" size="2" name="PT" description="Preamble Type" />
    </Register>
    <Register start="+0x14" size="0" name="CSR" access="ReadOnly" description="Channel Status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="USR" description="User data information" />
      <BitField start="16" size="8" name="CS" description="Channel A status information" />
      <BitField start="24" size="1" name="SOB" description="Start Of Block" />
    </Register>
    <Register start="+0x18" size="0" name="DIR" access="ReadOnly" description="Debug Information register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="THI" description="Threshold HIGH" />
      <BitField start="16" size="13" name="TLO" description="Threshold LOW" />
    </Register>
    <Register start="+0x3F4" size="0" name="VERR" access="ReadOnly" description="SPDIFRX version register" reset_value="0x00000012" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MINREV" description="Minor revision" />
      <BitField start="4" size="4" name="MAJREV" description="Major revision" />
    </Register>
    <Register start="+0x3F8" size="0" name="IDR" access="ReadOnly" description="SPDIFRX identification register" reset_value="0x00130041" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ID" description="SPDIFRX identifier" />
    </Register>
    <Register start="+0x3FC" size="0" name="SIDR" access="ReadOnly" description="SPDIFRX size identification register" reset_value="0xA3C5DD01" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SID" description="Size identification" />
    </Register>
    <Register start="+0x10" size="0" name="DR_01" access="ReadOnly" description="Data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="Parity Error bit" />
      <BitField start="1" size="1" name="V" description="Validity bit" />
      <BitField start="2" size="1" name="U" description="User bit" />
      <BitField start="3" size="1" name="C" description="Channel Status bit" />
      <BitField start="4" size="2" name="PT" description="Preamble Type" />
      <BitField start="8" size="24" name="DR" description="Data value" />
    </Register>
    <Register start="+0x10" size="0" name="DR_10" access="ReadOnly" description="Data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DRNL1" description="Data value" />
      <BitField start="16" size="16" name="DRNL2" description="Data value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI1" start="0x40013000" description="Serial peripheral interface">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SPE" description="Serial Peripheral Enable" />
      <BitField start="8" size="1" name="MASRX" description="Master automatic SUSP in Receive mode" />
      <BitField start="9" size="1" name="CSTART" description="Master transfer start" />
      <BitField start="10" size="1" name="CSUSP" description="Master SUSPend request" />
      <BitField start="11" size="1" name="HDDIR" description="Rx/Tx direction at Half-duplex mode" />
      <BitField start="12" size="1" name="SSI" description="Internal SS signal input level" />
      <BitField start="13" size="1" name="CRC33_17" description="32-bit CRC polynomial configuration" />
      <BitField start="14" size="1" name="RCRCI" description="CRC calculation initialization pattern control for receiver" />
      <BitField start="15" size="1" name="TCRCI" description="CRC calculation initialization pattern control for transmitter" />
      <BitField start="16" size="1" name="IOLOCK" description="Locking the AF configuration of associated IOs" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSIZE" description="Number of data at current transfer" />
      <BitField start="16" size="16" name="TSER" description="Number of data transfer extension to be reload into TSIZE just when a previous" />
    </Register>
    <Register start="+0x8" size="0" name="CFG1" access="Read/Write" description="configuration register 1" reset_value="0x00070007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DSIZE" description="Number of bits in at single SPI data frame" />
      <BitField start="5" size="4" name="FTHVL" description="threshold level" />
      <BitField start="9" size="2" name="UDRCFG" description="Behavior of slave transmitter at underrun condition" />
      <BitField start="11" size="2" name="UDRDET" description="Detection of underrun condition at slave transmitter" />
      <BitField start="14" size="1" name="RXDMAEN" description="Rx DMA stream enable" />
      <BitField start="15" size="1" name="TXDMAEN" description="Tx DMA stream enable" />
      <BitField start="16" size="5" name="CRCSIZE" description="Length of CRC frame to be transacted and compared" />
      <BitField start="22" size="1" name="CRCEN" description="Hardware CRC computation enable" />
      <BitField start="28" size="3" name="MBR" description="Master baud rate" />
    </Register>
    <Register start="+0xC" size="0" name="CFG2" access="Read/Write" description="configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MSSI" description="Master SS Idleness" />
      <BitField start="4" size="4" name="MIDI" description="Master Inter-Data Idleness" />
      <BitField start="15" size="1" name="IOSWP" description="Swap functionality of MISO and MOSI pins" />
      <BitField start="17" size="2" name="COMM" description="SPI Communication Mode" />
      <BitField start="19" size="3" name="SP" description="Serial Protocol" />
      <BitField start="22" size="1" name="MASTER" description="SPI Master" />
      <BitField start="23" size="1" name="LSBFRST" description="Data frame format" />
      <BitField start="24" size="1" name="CPHA" description="Clock phase" />
      <BitField start="25" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="26" size="1" name="SSM" description="Software management of SS signal input" />
      <BitField start="28" size="1" name="SSIOP" description="SS input/output polarity" />
      <BitField start="29" size="1" name="SSOE" description="SS output enable" />
      <BitField start="30" size="1" name="SSOM" description="SS output management in master mode" />
      <BitField start="31" size="1" name="AFCNTR" description="Alternate function GPIOs control" />
    </Register>
    <Register start="+0x10" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXPIE" description="RXP Interrupt Enable" />
      <BitField start="1" size="1" name="TXPIE" description="TXP interrupt enable" />
      <BitField start="2" size="1" name="DPXPIE" description="DXP interrupt enabled" />
      <BitField start="3" size="1" name="EOTIE" description="EOT, SUSP and TXC interrupt enable" />
      <BitField start="4" size="1" name="TXTFIE" description="TXTFIE interrupt enable" />
      <BitField start="5" size="1" name="UDRIE" description="UDR interrupt enable" />
      <BitField start="6" size="1" name="OVRIE" description="OVR interrupt enable" />
      <BitField start="7" size="1" name="CRCEIE" description="CRC Interrupt enable" />
      <BitField start="8" size="1" name="TIFREIE" description="TIFRE interrupt enable" />
      <BitField start="9" size="1" name="MODFIE" description="Mode Fault interrupt enable" />
      <BitField start="10" size="1" name="TSERFIE" description="Additional number of transactions reload interrupt enable" />
    </Register>
    <Register start="+0x14" size="0" name="SR" access="ReadOnly" description="Status Register" reset_value="0x00001002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXP" description="Rx-Packet available" />
      <BitField start="1" size="1" name="TXP" description="Tx-Packet space available" />
      <BitField start="2" size="1" name="DXP" description="Duplex Packet" />
      <BitField start="3" size="1" name="EOT" description="End Of Transfer" />
      <BitField start="4" size="1" name="TXTF" description="Transmission Transfer Filled" />
      <BitField start="5" size="1" name="UDR" description="Underrun at slave transmission mode" />
      <BitField start="6" size="1" name="OVR" description="Overrun" />
      <BitField start="7" size="1" name="CRCE" description="CRC Error" />
      <BitField start="8" size="1" name="TIFRE" description="TI frame format error" />
      <BitField start="9" size="1" name="MODF" description="Mode Fault" />
      <BitField start="10" size="1" name="TSERF" description="Additional number of SPI data to be transacted was reload" />
      <BitField start="11" size="1" name="SUSP" description="SUSPend" />
      <BitField start="12" size="1" name="TXC" description="TxFIFO transmission complete" />
      <BitField start="13" size="2" name="RXPLVL" description="RxFIFO Packing LeVeL" />
      <BitField start="15" size="1" name="RXWNE" description="RxFIFO Word Not Empty" />
      <BitField start="16" size="16" name="CTSIZE" description="Number of data frames remaining in current TSIZE session" />
    </Register>
    <Register start="+0x18" size="0" name="IFCR" access="WriteOnly" description="Interrupt/Status Flags Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="EOTC" description="End Of Transfer flag clear" />
      <BitField start="4" size="1" name="TXTFC" description="Transmission Transfer Filled flag clear" />
      <BitField start="5" size="1" name="UDRC" description="Underrun flag clear" />
      <BitField start="6" size="1" name="OVRC" description="Overrun flag clear" />
      <BitField start="7" size="1" name="CRCEC" description="CRC Error flag clear" />
      <BitField start="8" size="1" name="TIFREC" description="TI frame format error flag clear" />
      <BitField start="9" size="1" name="MODFC" description="Mode Fault flag clear" />
      <BitField start="10" size="1" name="TSERFC" description="TSERFC flag clear" />
      <BitField start="11" size="1" name="SUSPC" description="SUSPend flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="TXDR" access="WriteOnly" description="Transmit Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDR" description="Transmit data register" />
    </Register>
    <Register start="+0x30" size="0" name="RXDR" access="ReadOnly" description="Receive Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDR" description="Receive data register" />
    </Register>
    <Register start="+0x40" size="0" name="CRCPOLY" access="Read/Write" description="Polynomial Register" reset_value="0x00000107" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x44" size="0" name="TXCRC" access="Read/Write" description="Transmitter CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXCRC" description="CRC register for transmitter" />
    </Register>
    <Register start="+0x48" size="0" name="RXCRC" access="Read/Write" description="Receiver CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXCRC" description="CRC register for receiver" />
    </Register>
    <Register start="+0x4C" size="0" name="UDRDR" access="Read/Write" description="Underrun Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UDRDR" description="Data at slave underrun condition" />
    </Register>
    <Register start="+0x50" size="0" name="CGFR" access="Read/Write" description="configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2SMOD" description="I2S mode selection" />
      <BitField start="1" size="3" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="4" size="2" name="I2SSTD" description="I2S standard selection" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="8" size="2" name="DATLEN" description="Data length to be transferred" />
      <BitField start="10" size="1" name="CHLEN" description="Channel length (number of bits per audio channel)" />
      <BitField start="11" size="1" name="CKPOL" description="Serial audio clock polarity" />
      <BitField start="12" size="1" name="FIXCH" description="Word select inversion" />
      <BitField start="13" size="1" name="WSINV" description="Fixed channel length in SLAVE" />
      <BitField start="14" size="1" name="DATFMT" description="Data format" />
      <BitField start="16" size="8" name="I2SDIV" description="I2S linear prescaler" />
      <BitField start="24" size="1" name="ODD" description="Odd factor for the prescaler" />
      <BitField start="25" size="1" name="MCKOE" description="Master clock output enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI2" start="0x40003800" description="Serial peripheral interface">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SPE" description="Serial Peripheral Enable" />
      <BitField start="8" size="1" name="MASRX" description="Master automatic SUSP in Receive mode" />
      <BitField start="9" size="1" name="CSTART" description="Master transfer start" />
      <BitField start="10" size="1" name="CSUSP" description="Master SUSPend request" />
      <BitField start="11" size="1" name="HDDIR" description="Rx/Tx direction at Half-duplex mode" />
      <BitField start="12" size="1" name="SSI" description="Internal SS signal input level" />
      <BitField start="13" size="1" name="CRC33_17" description="32-bit CRC polynomial configuration" />
      <BitField start="14" size="1" name="RCRCI" description="CRC calculation initialization pattern control for receiver" />
      <BitField start="15" size="1" name="TCRCI" description="CRC calculation initialization pattern control for transmitter" />
      <BitField start="16" size="1" name="IOLOCK" description="Locking the AF configuration of associated IOs" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSIZE" description="Number of data at current transfer" />
      <BitField start="16" size="16" name="TSER" description="Number of data transfer extension to be reload into TSIZE just when a previous" />
    </Register>
    <Register start="+0x8" size="0" name="CFG1" access="Read/Write" description="configuration register 1" reset_value="0x00070007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DSIZE" description="Number of bits in at single SPI data frame" />
      <BitField start="5" size="4" name="FTHVL" description="threshold level" />
      <BitField start="9" size="2" name="UDRCFG" description="Behavior of slave transmitter at underrun condition" />
      <BitField start="11" size="2" name="UDRDET" description="Detection of underrun condition at slave transmitter" />
      <BitField start="14" size="1" name="RXDMAEN" description="Rx DMA stream enable" />
      <BitField start="15" size="1" name="TXDMAEN" description="Tx DMA stream enable" />
      <BitField start="16" size="5" name="CRCSIZE" description="Length of CRC frame to be transacted and compared" />
      <BitField start="22" size="1" name="CRCEN" description="Hardware CRC computation enable" />
      <BitField start="28" size="3" name="MBR" description="Master baud rate" />
    </Register>
    <Register start="+0xC" size="0" name="CFG2" access="Read/Write" description="configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MSSI" description="Master SS Idleness" />
      <BitField start="4" size="4" name="MIDI" description="Master Inter-Data Idleness" />
      <BitField start="15" size="1" name="IOSWP" description="Swap functionality of MISO and MOSI pins" />
      <BitField start="17" size="2" name="COMM" description="SPI Communication Mode" />
      <BitField start="19" size="3" name="SP" description="Serial Protocol" />
      <BitField start="22" size="1" name="MASTER" description="SPI Master" />
      <BitField start="23" size="1" name="LSBFRST" description="Data frame format" />
      <BitField start="24" size="1" name="CPHA" description="Clock phase" />
      <BitField start="25" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="26" size="1" name="SSM" description="Software management of SS signal input" />
      <BitField start="28" size="1" name="SSIOP" description="SS input/output polarity" />
      <BitField start="29" size="1" name="SSOE" description="SS output enable" />
      <BitField start="30" size="1" name="SSOM" description="SS output management in master mode" />
      <BitField start="31" size="1" name="AFCNTR" description="Alternate function GPIOs control" />
    </Register>
    <Register start="+0x10" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXPIE" description="RXP Interrupt Enable" />
      <BitField start="1" size="1" name="TXPIE" description="TXP interrupt enable" />
      <BitField start="2" size="1" name="DPXPIE" description="DXP interrupt enabled" />
      <BitField start="3" size="1" name="EOTIE" description="EOT, SUSP and TXC interrupt enable" />
      <BitField start="4" size="1" name="TXTFIE" description="TXTFIE interrupt enable" />
      <BitField start="5" size="1" name="UDRIE" description="UDR interrupt enable" />
      <BitField start="6" size="1" name="OVRIE" description="OVR interrupt enable" />
      <BitField start="7" size="1" name="CRCEIE" description="CRC Interrupt enable" />
      <BitField start="8" size="1" name="TIFREIE" description="TIFRE interrupt enable" />
      <BitField start="9" size="1" name="MODFIE" description="Mode Fault interrupt enable" />
      <BitField start="10" size="1" name="TSERFIE" description="Additional number of transactions reload interrupt enable" />
    </Register>
    <Register start="+0x14" size="0" name="SR" access="ReadOnly" description="Status Register" reset_value="0x00001002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXP" description="Rx-Packet available" />
      <BitField start="1" size="1" name="TXP" description="Tx-Packet space available" />
      <BitField start="2" size="1" name="DXP" description="Duplex Packet" />
      <BitField start="3" size="1" name="EOT" description="End Of Transfer" />
      <BitField start="4" size="1" name="TXTF" description="Transmission Transfer Filled" />
      <BitField start="5" size="1" name="UDR" description="Underrun at slave transmission mode" />
      <BitField start="6" size="1" name="OVR" description="Overrun" />
      <BitField start="7" size="1" name="CRCE" description="CRC Error" />
      <BitField start="8" size="1" name="TIFRE" description="TI frame format error" />
      <BitField start="9" size="1" name="MODF" description="Mode Fault" />
      <BitField start="10" size="1" name="TSERF" description="Additional number of SPI data to be transacted was reload" />
      <BitField start="11" size="1" name="SUSP" description="SUSPend" />
      <BitField start="12" size="1" name="TXC" description="TxFIFO transmission complete" />
      <BitField start="13" size="2" name="RXPLVL" description="RxFIFO Packing LeVeL" />
      <BitField start="15" size="1" name="RXWNE" description="RxFIFO Word Not Empty" />
      <BitField start="16" size="16" name="CTSIZE" description="Number of data frames remaining in current TSIZE session" />
    </Register>
    <Register start="+0x18" size="0" name="IFCR" access="WriteOnly" description="Interrupt/Status Flags Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="EOTC" description="End Of Transfer flag clear" />
      <BitField start="4" size="1" name="TXTFC" description="Transmission Transfer Filled flag clear" />
      <BitField start="5" size="1" name="UDRC" description="Underrun flag clear" />
      <BitField start="6" size="1" name="OVRC" description="Overrun flag clear" />
      <BitField start="7" size="1" name="CRCEC" description="CRC Error flag clear" />
      <BitField start="8" size="1" name="TIFREC" description="TI frame format error flag clear" />
      <BitField start="9" size="1" name="MODFC" description="Mode Fault flag clear" />
      <BitField start="10" size="1" name="TSERFC" description="TSERFC flag clear" />
      <BitField start="11" size="1" name="SUSPC" description="SUSPend flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="TXDR" access="WriteOnly" description="Transmit Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDR" description="Transmit data register" />
    </Register>
    <Register start="+0x30" size="0" name="RXDR" access="ReadOnly" description="Receive Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDR" description="Receive data register" />
    </Register>
    <Register start="+0x40" size="0" name="CRCPOLY" access="Read/Write" description="Polynomial Register" reset_value="0x00000107" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x44" size="0" name="TXCRC" access="Read/Write" description="Transmitter CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXCRC" description="CRC register for transmitter" />
    </Register>
    <Register start="+0x48" size="0" name="RXCRC" access="Read/Write" description="Receiver CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXCRC" description="CRC register for receiver" />
    </Register>
    <Register start="+0x4C" size="0" name="UDRDR" access="Read/Write" description="Underrun Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UDRDR" description="Data at slave underrun condition" />
    </Register>
    <Register start="+0x50" size="0" name="CGFR" access="Read/Write" description="configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2SMOD" description="I2S mode selection" />
      <BitField start="1" size="3" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="4" size="2" name="I2SSTD" description="I2S standard selection" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="8" size="2" name="DATLEN" description="Data length to be transferred" />
      <BitField start="10" size="1" name="CHLEN" description="Channel length (number of bits per audio channel)" />
      <BitField start="11" size="1" name="CKPOL" description="Serial audio clock polarity" />
      <BitField start="12" size="1" name="FIXCH" description="Word select inversion" />
      <BitField start="13" size="1" name="WSINV" description="Fixed channel length in SLAVE" />
      <BitField start="14" size="1" name="DATFMT" description="Data format" />
      <BitField start="16" size="8" name="I2SDIV" description="I2S linear prescaler" />
      <BitField start="24" size="1" name="ODD" description="Odd factor for the prescaler" />
      <BitField start="25" size="1" name="MCKOE" description="Master clock output enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI3" start="0x40003C00" description="Serial peripheral interface">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SPE" description="Serial Peripheral Enable" />
      <BitField start="8" size="1" name="MASRX" description="Master automatic SUSP in Receive mode" />
      <BitField start="9" size="1" name="CSTART" description="Master transfer start" />
      <BitField start="10" size="1" name="CSUSP" description="Master SUSPend request" />
      <BitField start="11" size="1" name="HDDIR" description="Rx/Tx direction at Half-duplex mode" />
      <BitField start="12" size="1" name="SSI" description="Internal SS signal input level" />
      <BitField start="13" size="1" name="CRC33_17" description="32-bit CRC polynomial configuration" />
      <BitField start="14" size="1" name="RCRCI" description="CRC calculation initialization pattern control for receiver" />
      <BitField start="15" size="1" name="TCRCI" description="CRC calculation initialization pattern control for transmitter" />
      <BitField start="16" size="1" name="IOLOCK" description="Locking the AF configuration of associated IOs" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSIZE" description="Number of data at current transfer" />
      <BitField start="16" size="16" name="TSER" description="Number of data transfer extension to be reload into TSIZE just when a previous" />
    </Register>
    <Register start="+0x8" size="0" name="CFG1" access="Read/Write" description="configuration register 1" reset_value="0x00070007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DSIZE" description="Number of bits in at single SPI data frame" />
      <BitField start="5" size="4" name="FTHVL" description="threshold level" />
      <BitField start="9" size="2" name="UDRCFG" description="Behavior of slave transmitter at underrun condition" />
      <BitField start="11" size="2" name="UDRDET" description="Detection of underrun condition at slave transmitter" />
      <BitField start="14" size="1" name="RXDMAEN" description="Rx DMA stream enable" />
      <BitField start="15" size="1" name="TXDMAEN" description="Tx DMA stream enable" />
      <BitField start="16" size="5" name="CRCSIZE" description="Length of CRC frame to be transacted and compared" />
      <BitField start="22" size="1" name="CRCEN" description="Hardware CRC computation enable" />
      <BitField start="28" size="3" name="MBR" description="Master baud rate" />
    </Register>
    <Register start="+0xC" size="0" name="CFG2" access="Read/Write" description="configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MSSI" description="Master SS Idleness" />
      <BitField start="4" size="4" name="MIDI" description="Master Inter-Data Idleness" />
      <BitField start="15" size="1" name="IOSWP" description="Swap functionality of MISO and MOSI pins" />
      <BitField start="17" size="2" name="COMM" description="SPI Communication Mode" />
      <BitField start="19" size="3" name="SP" description="Serial Protocol" />
      <BitField start="22" size="1" name="MASTER" description="SPI Master" />
      <BitField start="23" size="1" name="LSBFRST" description="Data frame format" />
      <BitField start="24" size="1" name="CPHA" description="Clock phase" />
      <BitField start="25" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="26" size="1" name="SSM" description="Software management of SS signal input" />
      <BitField start="28" size="1" name="SSIOP" description="SS input/output polarity" />
      <BitField start="29" size="1" name="SSOE" description="SS output enable" />
      <BitField start="30" size="1" name="SSOM" description="SS output management in master mode" />
      <BitField start="31" size="1" name="AFCNTR" description="Alternate function GPIOs control" />
    </Register>
    <Register start="+0x10" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXPIE" description="RXP Interrupt Enable" />
      <BitField start="1" size="1" name="TXPIE" description="TXP interrupt enable" />
      <BitField start="2" size="1" name="DPXPIE" description="DXP interrupt enabled" />
      <BitField start="3" size="1" name="EOTIE" description="EOT, SUSP and TXC interrupt enable" />
      <BitField start="4" size="1" name="TXTFIE" description="TXTFIE interrupt enable" />
      <BitField start="5" size="1" name="UDRIE" description="UDR interrupt enable" />
      <BitField start="6" size="1" name="OVRIE" description="OVR interrupt enable" />
      <BitField start="7" size="1" name="CRCEIE" description="CRC Interrupt enable" />
      <BitField start="8" size="1" name="TIFREIE" description="TIFRE interrupt enable" />
      <BitField start="9" size="1" name="MODFIE" description="Mode Fault interrupt enable" />
      <BitField start="10" size="1" name="TSERFIE" description="Additional number of transactions reload interrupt enable" />
    </Register>
    <Register start="+0x14" size="0" name="SR" access="ReadOnly" description="Status Register" reset_value="0x00001002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXP" description="Rx-Packet available" />
      <BitField start="1" size="1" name="TXP" description="Tx-Packet space available" />
      <BitField start="2" size="1" name="DXP" description="Duplex Packet" />
      <BitField start="3" size="1" name="EOT" description="End Of Transfer" />
      <BitField start="4" size="1" name="TXTF" description="Transmission Transfer Filled" />
      <BitField start="5" size="1" name="UDR" description="Underrun at slave transmission mode" />
      <BitField start="6" size="1" name="OVR" description="Overrun" />
      <BitField start="7" size="1" name="CRCE" description="CRC Error" />
      <BitField start="8" size="1" name="TIFRE" description="TI frame format error" />
      <BitField start="9" size="1" name="MODF" description="Mode Fault" />
      <BitField start="10" size="1" name="TSERF" description="Additional number of SPI data to be transacted was reload" />
      <BitField start="11" size="1" name="SUSP" description="SUSPend" />
      <BitField start="12" size="1" name="TXC" description="TxFIFO transmission complete" />
      <BitField start="13" size="2" name="RXPLVL" description="RxFIFO Packing LeVeL" />
      <BitField start="15" size="1" name="RXWNE" description="RxFIFO Word Not Empty" />
      <BitField start="16" size="16" name="CTSIZE" description="Number of data frames remaining in current TSIZE session" />
    </Register>
    <Register start="+0x18" size="0" name="IFCR" access="WriteOnly" description="Interrupt/Status Flags Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="EOTC" description="End Of Transfer flag clear" />
      <BitField start="4" size="1" name="TXTFC" description="Transmission Transfer Filled flag clear" />
      <BitField start="5" size="1" name="UDRC" description="Underrun flag clear" />
      <BitField start="6" size="1" name="OVRC" description="Overrun flag clear" />
      <BitField start="7" size="1" name="CRCEC" description="CRC Error flag clear" />
      <BitField start="8" size="1" name="TIFREC" description="TI frame format error flag clear" />
      <BitField start="9" size="1" name="MODFC" description="Mode Fault flag clear" />
      <BitField start="10" size="1" name="TSERFC" description="TSERFC flag clear" />
      <BitField start="11" size="1" name="SUSPC" description="SUSPend flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="TXDR" access="WriteOnly" description="Transmit Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDR" description="Transmit data register" />
    </Register>
    <Register start="+0x30" size="0" name="RXDR" access="ReadOnly" description="Receive Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDR" description="Receive data register" />
    </Register>
    <Register start="+0x40" size="0" name="CRCPOLY" access="Read/Write" description="Polynomial Register" reset_value="0x00000107" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x44" size="0" name="TXCRC" access="Read/Write" description="Transmitter CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXCRC" description="CRC register for transmitter" />
    </Register>
    <Register start="+0x48" size="0" name="RXCRC" access="Read/Write" description="Receiver CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXCRC" description="CRC register for receiver" />
    </Register>
    <Register start="+0x4C" size="0" name="UDRDR" access="Read/Write" description="Underrun Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UDRDR" description="Data at slave underrun condition" />
    </Register>
    <Register start="+0x50" size="0" name="CGFR" access="Read/Write" description="configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2SMOD" description="I2S mode selection" />
      <BitField start="1" size="3" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="4" size="2" name="I2SSTD" description="I2S standard selection" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="8" size="2" name="DATLEN" description="Data length to be transferred" />
      <BitField start="10" size="1" name="CHLEN" description="Channel length (number of bits per audio channel)" />
      <BitField start="11" size="1" name="CKPOL" description="Serial audio clock polarity" />
      <BitField start="12" size="1" name="FIXCH" description="Word select inversion" />
      <BitField start="13" size="1" name="WSINV" description="Fixed channel length in SLAVE" />
      <BitField start="14" size="1" name="DATFMT" description="Data format" />
      <BitField start="16" size="8" name="I2SDIV" description="I2S linear prescaler" />
      <BitField start="24" size="1" name="ODD" description="Odd factor for the prescaler" />
      <BitField start="25" size="1" name="MCKOE" description="Master clock output enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI4" start="0x40013400" description="Serial peripheral interface">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SPE" description="Serial Peripheral Enable" />
      <BitField start="8" size="1" name="MASRX" description="Master automatic SUSP in Receive mode" />
      <BitField start="9" size="1" name="CSTART" description="Master transfer start" />
      <BitField start="10" size="1" name="CSUSP" description="Master SUSPend request" />
      <BitField start="11" size="1" name="HDDIR" description="Rx/Tx direction at Half-duplex mode" />
      <BitField start="12" size="1" name="SSI" description="Internal SS signal input level" />
      <BitField start="13" size="1" name="CRC33_17" description="32-bit CRC polynomial configuration" />
      <BitField start="14" size="1" name="RCRCI" description="CRC calculation initialization pattern control for receiver" />
      <BitField start="15" size="1" name="TCRCI" description="CRC calculation initialization pattern control for transmitter" />
      <BitField start="16" size="1" name="IOLOCK" description="Locking the AF configuration of associated IOs" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSIZE" description="Number of data at current transfer" />
      <BitField start="16" size="16" name="TSER" description="Number of data transfer extension to be reload into TSIZE just when a previous" />
    </Register>
    <Register start="+0x8" size="0" name="CFG1" access="Read/Write" description="configuration register 1" reset_value="0x00070007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DSIZE" description="Number of bits in at single SPI data frame" />
      <BitField start="5" size="4" name="FTHVL" description="threshold level" />
      <BitField start="9" size="2" name="UDRCFG" description="Behavior of slave transmitter at underrun condition" />
      <BitField start="11" size="2" name="UDRDET" description="Detection of underrun condition at slave transmitter" />
      <BitField start="14" size="1" name="RXDMAEN" description="Rx DMA stream enable" />
      <BitField start="15" size="1" name="TXDMAEN" description="Tx DMA stream enable" />
      <BitField start="16" size="5" name="CRCSIZE" description="Length of CRC frame to be transacted and compared" />
      <BitField start="22" size="1" name="CRCEN" description="Hardware CRC computation enable" />
      <BitField start="28" size="3" name="MBR" description="Master baud rate" />
    </Register>
    <Register start="+0xC" size="0" name="CFG2" access="Read/Write" description="configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MSSI" description="Master SS Idleness" />
      <BitField start="4" size="4" name="MIDI" description="Master Inter-Data Idleness" />
      <BitField start="15" size="1" name="IOSWP" description="Swap functionality of MISO and MOSI pins" />
      <BitField start="17" size="2" name="COMM" description="SPI Communication Mode" />
      <BitField start="19" size="3" name="SP" description="Serial Protocol" />
      <BitField start="22" size="1" name="MASTER" description="SPI Master" />
      <BitField start="23" size="1" name="LSBFRST" description="Data frame format" />
      <BitField start="24" size="1" name="CPHA" description="Clock phase" />
      <BitField start="25" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="26" size="1" name="SSM" description="Software management of SS signal input" />
      <BitField start="28" size="1" name="SSIOP" description="SS input/output polarity" />
      <BitField start="29" size="1" name="SSOE" description="SS output enable" />
      <BitField start="30" size="1" name="SSOM" description="SS output management in master mode" />
      <BitField start="31" size="1" name="AFCNTR" description="Alternate function GPIOs control" />
    </Register>
    <Register start="+0x10" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXPIE" description="RXP Interrupt Enable" />
      <BitField start="1" size="1" name="TXPIE" description="TXP interrupt enable" />
      <BitField start="2" size="1" name="DPXPIE" description="DXP interrupt enabled" />
      <BitField start="3" size="1" name="EOTIE" description="EOT, SUSP and TXC interrupt enable" />
      <BitField start="4" size="1" name="TXTFIE" description="TXTFIE interrupt enable" />
      <BitField start="5" size="1" name="UDRIE" description="UDR interrupt enable" />
      <BitField start="6" size="1" name="OVRIE" description="OVR interrupt enable" />
      <BitField start="7" size="1" name="CRCEIE" description="CRC Interrupt enable" />
      <BitField start="8" size="1" name="TIFREIE" description="TIFRE interrupt enable" />
      <BitField start="9" size="1" name="MODFIE" description="Mode Fault interrupt enable" />
      <BitField start="10" size="1" name="TSERFIE" description="Additional number of transactions reload interrupt enable" />
    </Register>
    <Register start="+0x14" size="0" name="SR" access="ReadOnly" description="Status Register" reset_value="0x00001002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXP" description="Rx-Packet available" />
      <BitField start="1" size="1" name="TXP" description="Tx-Packet space available" />
      <BitField start="2" size="1" name="DXP" description="Duplex Packet" />
      <BitField start="3" size="1" name="EOT" description="End Of Transfer" />
      <BitField start="4" size="1" name="TXTF" description="Transmission Transfer Filled" />
      <BitField start="5" size="1" name="UDR" description="Underrun at slave transmission mode" />
      <BitField start="6" size="1" name="OVR" description="Overrun" />
      <BitField start="7" size="1" name="CRCE" description="CRC Error" />
      <BitField start="8" size="1" name="TIFRE" description="TI frame format error" />
      <BitField start="9" size="1" name="MODF" description="Mode Fault" />
      <BitField start="10" size="1" name="TSERF" description="Additional number of SPI data to be transacted was reload" />
      <BitField start="11" size="1" name="SUSP" description="SUSPend" />
      <BitField start="12" size="1" name="TXC" description="TxFIFO transmission complete" />
      <BitField start="13" size="2" name="RXPLVL" description="RxFIFO Packing LeVeL" />
      <BitField start="15" size="1" name="RXWNE" description="RxFIFO Word Not Empty" />
      <BitField start="16" size="16" name="CTSIZE" description="Number of data frames remaining in current TSIZE session" />
    </Register>
    <Register start="+0x18" size="0" name="IFCR" access="WriteOnly" description="Interrupt/Status Flags Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="EOTC" description="End Of Transfer flag clear" />
      <BitField start="4" size="1" name="TXTFC" description="Transmission Transfer Filled flag clear" />
      <BitField start="5" size="1" name="UDRC" description="Underrun flag clear" />
      <BitField start="6" size="1" name="OVRC" description="Overrun flag clear" />
      <BitField start="7" size="1" name="CRCEC" description="CRC Error flag clear" />
      <BitField start="8" size="1" name="TIFREC" description="TI frame format error flag clear" />
      <BitField start="9" size="1" name="MODFC" description="Mode Fault flag clear" />
      <BitField start="10" size="1" name="TSERFC" description="TSERFC flag clear" />
      <BitField start="11" size="1" name="SUSPC" description="SUSPend flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="TXDR" access="WriteOnly" description="Transmit Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDR" description="Transmit data register" />
    </Register>
    <Register start="+0x30" size="0" name="RXDR" access="ReadOnly" description="Receive Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDR" description="Receive data register" />
    </Register>
    <Register start="+0x40" size="0" name="CRCPOLY" access="Read/Write" description="Polynomial Register" reset_value="0x00000107" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x44" size="0" name="TXCRC" access="Read/Write" description="Transmitter CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXCRC" description="CRC register for transmitter" />
    </Register>
    <Register start="+0x48" size="0" name="RXCRC" access="Read/Write" description="Receiver CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXCRC" description="CRC register for receiver" />
    </Register>
    <Register start="+0x4C" size="0" name="UDRDR" access="Read/Write" description="Underrun Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UDRDR" description="Data at slave underrun condition" />
    </Register>
    <Register start="+0x50" size="0" name="CGFR" access="Read/Write" description="configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2SMOD" description="I2S mode selection" />
      <BitField start="1" size="3" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="4" size="2" name="I2SSTD" description="I2S standard selection" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="8" size="2" name="DATLEN" description="Data length to be transferred" />
      <BitField start="10" size="1" name="CHLEN" description="Channel length (number of bits per audio channel)" />
      <BitField start="11" size="1" name="CKPOL" description="Serial audio clock polarity" />
      <BitField start="12" size="1" name="FIXCH" description="Word select inversion" />
      <BitField start="13" size="1" name="WSINV" description="Fixed channel length in SLAVE" />
      <BitField start="14" size="1" name="DATFMT" description="Data format" />
      <BitField start="16" size="8" name="I2SDIV" description="I2S linear prescaler" />
      <BitField start="24" size="1" name="ODD" description="Odd factor for the prescaler" />
      <BitField start="25" size="1" name="MCKOE" description="Master clock output enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI5" start="0x40015000" description="Serial peripheral interface">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SPE" description="Serial Peripheral Enable" />
      <BitField start="8" size="1" name="MASRX" description="Master automatic SUSP in Receive mode" />
      <BitField start="9" size="1" name="CSTART" description="Master transfer start" />
      <BitField start="10" size="1" name="CSUSP" description="Master SUSPend request" />
      <BitField start="11" size="1" name="HDDIR" description="Rx/Tx direction at Half-duplex mode" />
      <BitField start="12" size="1" name="SSI" description="Internal SS signal input level" />
      <BitField start="13" size="1" name="CRC33_17" description="32-bit CRC polynomial configuration" />
      <BitField start="14" size="1" name="RCRCI" description="CRC calculation initialization pattern control for receiver" />
      <BitField start="15" size="1" name="TCRCI" description="CRC calculation initialization pattern control for transmitter" />
      <BitField start="16" size="1" name="IOLOCK" description="Locking the AF configuration of associated IOs" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSIZE" description="Number of data at current transfer" />
      <BitField start="16" size="16" name="TSER" description="Number of data transfer extension to be reload into TSIZE just when a previous" />
    </Register>
    <Register start="+0x8" size="0" name="CFG1" access="Read/Write" description="configuration register 1" reset_value="0x00070007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DSIZE" description="Number of bits in at single SPI data frame" />
      <BitField start="5" size="4" name="FTHVL" description="threshold level" />
      <BitField start="9" size="2" name="UDRCFG" description="Behavior of slave transmitter at underrun condition" />
      <BitField start="11" size="2" name="UDRDET" description="Detection of underrun condition at slave transmitter" />
      <BitField start="14" size="1" name="RXDMAEN" description="Rx DMA stream enable" />
      <BitField start="15" size="1" name="TXDMAEN" description="Tx DMA stream enable" />
      <BitField start="16" size="5" name="CRCSIZE" description="Length of CRC frame to be transacted and compared" />
      <BitField start="22" size="1" name="CRCEN" description="Hardware CRC computation enable" />
      <BitField start="28" size="3" name="MBR" description="Master baud rate" />
    </Register>
    <Register start="+0xC" size="0" name="CFG2" access="Read/Write" description="configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MSSI" description="Master SS Idleness" />
      <BitField start="4" size="4" name="MIDI" description="Master Inter-Data Idleness" />
      <BitField start="15" size="1" name="IOSWP" description="Swap functionality of MISO and MOSI pins" />
      <BitField start="17" size="2" name="COMM" description="SPI Communication Mode" />
      <BitField start="19" size="3" name="SP" description="Serial Protocol" />
      <BitField start="22" size="1" name="MASTER" description="SPI Master" />
      <BitField start="23" size="1" name="LSBFRST" description="Data frame format" />
      <BitField start="24" size="1" name="CPHA" description="Clock phase" />
      <BitField start="25" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="26" size="1" name="SSM" description="Software management of SS signal input" />
      <BitField start="28" size="1" name="SSIOP" description="SS input/output polarity" />
      <BitField start="29" size="1" name="SSOE" description="SS output enable" />
      <BitField start="30" size="1" name="SSOM" description="SS output management in master mode" />
      <BitField start="31" size="1" name="AFCNTR" description="Alternate function GPIOs control" />
    </Register>
    <Register start="+0x10" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXPIE" description="RXP Interrupt Enable" />
      <BitField start="1" size="1" name="TXPIE" description="TXP interrupt enable" />
      <BitField start="2" size="1" name="DPXPIE" description="DXP interrupt enabled" />
      <BitField start="3" size="1" name="EOTIE" description="EOT, SUSP and TXC interrupt enable" />
      <BitField start="4" size="1" name="TXTFIE" description="TXTFIE interrupt enable" />
      <BitField start="5" size="1" name="UDRIE" description="UDR interrupt enable" />
      <BitField start="6" size="1" name="OVRIE" description="OVR interrupt enable" />
      <BitField start="7" size="1" name="CRCEIE" description="CRC Interrupt enable" />
      <BitField start="8" size="1" name="TIFREIE" description="TIFRE interrupt enable" />
      <BitField start="9" size="1" name="MODFIE" description="Mode Fault interrupt enable" />
      <BitField start="10" size="1" name="TSERFIE" description="Additional number of transactions reload interrupt enable" />
    </Register>
    <Register start="+0x14" size="0" name="SR" access="ReadOnly" description="Status Register" reset_value="0x00001002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXP" description="Rx-Packet available" />
      <BitField start="1" size="1" name="TXP" description="Tx-Packet space available" />
      <BitField start="2" size="1" name="DXP" description="Duplex Packet" />
      <BitField start="3" size="1" name="EOT" description="End Of Transfer" />
      <BitField start="4" size="1" name="TXTF" description="Transmission Transfer Filled" />
      <BitField start="5" size="1" name="UDR" description="Underrun at slave transmission mode" />
      <BitField start="6" size="1" name="OVR" description="Overrun" />
      <BitField start="7" size="1" name="CRCE" description="CRC Error" />
      <BitField start="8" size="1" name="TIFRE" description="TI frame format error" />
      <BitField start="9" size="1" name="MODF" description="Mode Fault" />
      <BitField start="10" size="1" name="TSERF" description="Additional number of SPI data to be transacted was reload" />
      <BitField start="11" size="1" name="SUSP" description="SUSPend" />
      <BitField start="12" size="1" name="TXC" description="TxFIFO transmission complete" />
      <BitField start="13" size="2" name="RXPLVL" description="RxFIFO Packing LeVeL" />
      <BitField start="15" size="1" name="RXWNE" description="RxFIFO Word Not Empty" />
      <BitField start="16" size="16" name="CTSIZE" description="Number of data frames remaining in current TSIZE session" />
    </Register>
    <Register start="+0x18" size="0" name="IFCR" access="WriteOnly" description="Interrupt/Status Flags Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="EOTC" description="End Of Transfer flag clear" />
      <BitField start="4" size="1" name="TXTFC" description="Transmission Transfer Filled flag clear" />
      <BitField start="5" size="1" name="UDRC" description="Underrun flag clear" />
      <BitField start="6" size="1" name="OVRC" description="Overrun flag clear" />
      <BitField start="7" size="1" name="CRCEC" description="CRC Error flag clear" />
      <BitField start="8" size="1" name="TIFREC" description="TI frame format error flag clear" />
      <BitField start="9" size="1" name="MODFC" description="Mode Fault flag clear" />
      <BitField start="10" size="1" name="TSERFC" description="TSERFC flag clear" />
      <BitField start="11" size="1" name="SUSPC" description="SUSPend flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="TXDR" access="WriteOnly" description="Transmit Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDR" description="Transmit data register" />
    </Register>
    <Register start="+0x30" size="0" name="RXDR" access="ReadOnly" description="Receive Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDR" description="Receive data register" />
    </Register>
    <Register start="+0x40" size="0" name="CRCPOLY" access="Read/Write" description="Polynomial Register" reset_value="0x00000107" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x44" size="0" name="TXCRC" access="Read/Write" description="Transmitter CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXCRC" description="CRC register for transmitter" />
    </Register>
    <Register start="+0x48" size="0" name="RXCRC" access="Read/Write" description="Receiver CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXCRC" description="CRC register for receiver" />
    </Register>
    <Register start="+0x4C" size="0" name="UDRDR" access="Read/Write" description="Underrun Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UDRDR" description="Data at slave underrun condition" />
    </Register>
    <Register start="+0x50" size="0" name="CGFR" access="Read/Write" description="configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2SMOD" description="I2S mode selection" />
      <BitField start="1" size="3" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="4" size="2" name="I2SSTD" description="I2S standard selection" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="8" size="2" name="DATLEN" description="Data length to be transferred" />
      <BitField start="10" size="1" name="CHLEN" description="Channel length (number of bits per audio channel)" />
      <BitField start="11" size="1" name="CKPOL" description="Serial audio clock polarity" />
      <BitField start="12" size="1" name="FIXCH" description="Word select inversion" />
      <BitField start="13" size="1" name="WSINV" description="Fixed channel length in SLAVE" />
      <BitField start="14" size="1" name="DATFMT" description="Data format" />
      <BitField start="16" size="8" name="I2SDIV" description="I2S linear prescaler" />
      <BitField start="24" size="1" name="ODD" description="Odd factor for the prescaler" />
      <BitField start="25" size="1" name="MCKOE" description="Master clock output enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI6" start="0x58001400" description="Serial peripheral interface">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SPE" description="Serial Peripheral Enable" />
      <BitField start="8" size="1" name="MASRX" description="Master automatic SUSP in Receive mode" />
      <BitField start="9" size="1" name="CSTART" description="Master transfer start" />
      <BitField start="10" size="1" name="CSUSP" description="Master SUSPend request" />
      <BitField start="11" size="1" name="HDDIR" description="Rx/Tx direction at Half-duplex mode" />
      <BitField start="12" size="1" name="SSI" description="Internal SS signal input level" />
      <BitField start="13" size="1" name="CRC33_17" description="32-bit CRC polynomial configuration" />
      <BitField start="14" size="1" name="RCRCI" description="CRC calculation initialization pattern control for receiver" />
      <BitField start="15" size="1" name="TCRCI" description="CRC calculation initialization pattern control for transmitter" />
      <BitField start="16" size="1" name="IOLOCK" description="Locking the AF configuration of associated IOs" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSIZE" description="Number of data at current transfer" />
      <BitField start="16" size="16" name="TSER" description="Number of data transfer extension to be reload into TSIZE just when a previous" />
    </Register>
    <Register start="+0x8" size="0" name="CFG1" access="Read/Write" description="configuration register 1" reset_value="0x00070007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DSIZE" description="Number of bits in at single SPI data frame" />
      <BitField start="5" size="4" name="FTHVL" description="threshold level" />
      <BitField start="9" size="2" name="UDRCFG" description="Behavior of slave transmitter at underrun condition" />
      <BitField start="11" size="2" name="UDRDET" description="Detection of underrun condition at slave transmitter" />
      <BitField start="14" size="1" name="RXDMAEN" description="Rx DMA stream enable" />
      <BitField start="15" size="1" name="TXDMAEN" description="Tx DMA stream enable" />
      <BitField start="16" size="5" name="CRCSIZE" description="Length of CRC frame to be transacted and compared" />
      <BitField start="22" size="1" name="CRCEN" description="Hardware CRC computation enable" />
      <BitField start="28" size="3" name="MBR" description="Master baud rate" />
    </Register>
    <Register start="+0xC" size="0" name="CFG2" access="Read/Write" description="configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MSSI" description="Master SS Idleness" />
      <BitField start="4" size="4" name="MIDI" description="Master Inter-Data Idleness" />
      <BitField start="15" size="1" name="IOSWP" description="Swap functionality of MISO and MOSI pins" />
      <BitField start="17" size="2" name="COMM" description="SPI Communication Mode" />
      <BitField start="19" size="3" name="SP" description="Serial Protocol" />
      <BitField start="22" size="1" name="MASTER" description="SPI Master" />
      <BitField start="23" size="1" name="LSBFRST" description="Data frame format" />
      <BitField start="24" size="1" name="CPHA" description="Clock phase" />
      <BitField start="25" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="26" size="1" name="SSM" description="Software management of SS signal input" />
      <BitField start="28" size="1" name="SSIOP" description="SS input/output polarity" />
      <BitField start="29" size="1" name="SSOE" description="SS output enable" />
      <BitField start="30" size="1" name="SSOM" description="SS output management in master mode" />
      <BitField start="31" size="1" name="AFCNTR" description="Alternate function GPIOs control" />
    </Register>
    <Register start="+0x10" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXPIE" description="RXP Interrupt Enable" />
      <BitField start="1" size="1" name="TXPIE" description="TXP interrupt enable" />
      <BitField start="2" size="1" name="DPXPIE" description="DXP interrupt enabled" />
      <BitField start="3" size="1" name="EOTIE" description="EOT, SUSP and TXC interrupt enable" />
      <BitField start="4" size="1" name="TXTFIE" description="TXTFIE interrupt enable" />
      <BitField start="5" size="1" name="UDRIE" description="UDR interrupt enable" />
      <BitField start="6" size="1" name="OVRIE" description="OVR interrupt enable" />
      <BitField start="7" size="1" name="CRCEIE" description="CRC Interrupt enable" />
      <BitField start="8" size="1" name="TIFREIE" description="TIFRE interrupt enable" />
      <BitField start="9" size="1" name="MODFIE" description="Mode Fault interrupt enable" />
      <BitField start="10" size="1" name="TSERFIE" description="Additional number of transactions reload interrupt enable" />
    </Register>
    <Register start="+0x14" size="0" name="SR" access="ReadOnly" description="Status Register" reset_value="0x00001002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXP" description="Rx-Packet available" />
      <BitField start="1" size="1" name="TXP" description="Tx-Packet space available" />
      <BitField start="2" size="1" name="DXP" description="Duplex Packet" />
      <BitField start="3" size="1" name="EOT" description="End Of Transfer" />
      <BitField start="4" size="1" name="TXTF" description="Transmission Transfer Filled" />
      <BitField start="5" size="1" name="UDR" description="Underrun at slave transmission mode" />
      <BitField start="6" size="1" name="OVR" description="Overrun" />
      <BitField start="7" size="1" name="CRCE" description="CRC Error" />
      <BitField start="8" size="1" name="TIFRE" description="TI frame format error" />
      <BitField start="9" size="1" name="MODF" description="Mode Fault" />
      <BitField start="10" size="1" name="TSERF" description="Additional number of SPI data to be transacted was reload" />
      <BitField start="11" size="1" name="SUSP" description="SUSPend" />
      <BitField start="12" size="1" name="TXC" description="TxFIFO transmission complete" />
      <BitField start="13" size="2" name="RXPLVL" description="RxFIFO Packing LeVeL" />
      <BitField start="15" size="1" name="RXWNE" description="RxFIFO Word Not Empty" />
      <BitField start="16" size="16" name="CTSIZE" description="Number of data frames remaining in current TSIZE session" />
    </Register>
    <Register start="+0x18" size="0" name="IFCR" access="WriteOnly" description="Interrupt/Status Flags Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="EOTC" description="End Of Transfer flag clear" />
      <BitField start="4" size="1" name="TXTFC" description="Transmission Transfer Filled flag clear" />
      <BitField start="5" size="1" name="UDRC" description="Underrun flag clear" />
      <BitField start="6" size="1" name="OVRC" description="Overrun flag clear" />
      <BitField start="7" size="1" name="CRCEC" description="CRC Error flag clear" />
      <BitField start="8" size="1" name="TIFREC" description="TI frame format error flag clear" />
      <BitField start="9" size="1" name="MODFC" description="Mode Fault flag clear" />
      <BitField start="10" size="1" name="TSERFC" description="TSERFC flag clear" />
      <BitField start="11" size="1" name="SUSPC" description="SUSPend flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="TXDR" access="WriteOnly" description="Transmit Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDR" description="Transmit data register" />
    </Register>
    <Register start="+0x30" size="0" name="RXDR" access="ReadOnly" description="Receive Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDR" description="Receive data register" />
    </Register>
    <Register start="+0x40" size="0" name="CRCPOLY" access="Read/Write" description="Polynomial Register" reset_value="0x00000107" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x44" size="0" name="TXCRC" access="Read/Write" description="Transmitter CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXCRC" description="CRC register for transmitter" />
    </Register>
    <Register start="+0x48" size="0" name="RXCRC" access="Read/Write" description="Receiver CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXCRC" description="CRC register for receiver" />
    </Register>
    <Register start="+0x4C" size="0" name="UDRDR" access="Read/Write" description="Underrun Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UDRDR" description="Data at slave underrun condition" />
    </Register>
    <Register start="+0x50" size="0" name="CGFR" access="Read/Write" description="configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2SMOD" description="I2S mode selection" />
      <BitField start="1" size="3" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="4" size="2" name="I2SSTD" description="I2S standard selection" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="8" size="2" name="DATLEN" description="Data length to be transferred" />
      <BitField start="10" size="1" name="CHLEN" description="Channel length (number of bits per audio channel)" />
      <BitField start="11" size="1" name="CKPOL" description="Serial audio clock polarity" />
      <BitField start="12" size="1" name="FIXCH" description="Word select inversion" />
      <BitField start="13" size="1" name="WSINV" description="Fixed channel length in SLAVE" />
      <BitField start="14" size="1" name="DATFMT" description="Data format" />
      <BitField start="16" size="8" name="I2SDIV" description="I2S linear prescaler" />
      <BitField start="24" size="1" name="ODD" description="Odd factor for the prescaler" />
      <BitField start="25" size="1" name="MCKOE" description="Master clock output enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="STK" start="0xE000E010" description="SysTick timer">
    <Register start="+0x0" size="0" name="CSR" access="Read/Write" description="SysTick control and status register" reset_value="0X00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="Counter enable" />
      <BitField start="1" size="1" name="TICKINT" description="SysTick exception request enable" />
      <BitField start="2" size="1" name="CLKSOURCE" description="Clock source selection" />
      <BitField start="16" size="1" name="COUNTFLAG" description="COUNTFLAG" />
    </Register>
    <Register start="+0x4" size="0" name="RVR" access="Read/Write" description="SysTick reload value register" reset_value="0X00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RELOAD" description="RELOAD value" />
    </Register>
    <Register start="+0x8" size="0" name="CVR" access="Read/Write" description="SysTick current value register" reset_value="0X00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CURRENT" description="Current counter value" />
    </Register>
    <Register start="+0xC" size="0" name="CALIB" access="Read/Write" description="SysTick calibration value register" reset_value="0X00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="TENMS" description="Calibration value" />
      <BitField start="30" size="1" name="SKEW" description="SKEW flag: Indicates whether the TENMS value is exact" />
      <BitField start="31" size="1" name="NOREF" description="NOREF flag. Reads as zero" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SWPMI" start="0x40008800" description="Single Wire Protocol Master Interface">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="SWPMI Configuration/Control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXDMA" description="Reception DMA enable" />
      <BitField start="1" size="1" name="TXDMA" description="Transmission DMA enable" />
      <BitField start="2" size="1" name="RXMODE" description="Reception buffering mode" />
      <BitField start="3" size="1" name="TXMODE" description="Transmission buffering mode" />
      <BitField start="4" size="1" name="LPBK" description="Loopback mode enable" />
      <BitField start="5" size="1" name="SWPACT" description="Single wire protocol master interface activate" />
      <BitField start="10" size="1" name="DEACT" description="Single wire protocol master interface deactivate" />
      <BitField start="11" size="1" name="SWPTEN" description="Single wire protocol master transceiver enable" />
    </Register>
    <Register start="+0x4" size="0" name="BRR" access="Read/Write" description="SWPMI Bitrate register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BR" description="Bitrate prescaler" />
    </Register>
    <Register start="+0xC" size="0" name="ISR" access="ReadOnly" description="SWPMI Interrupt and Status register" reset_value="0x000002C2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXBFF" description="Receive buffer full flag" />
      <BitField start="1" size="1" name="TXBEF" description="Transmit buffer empty flag" />
      <BitField start="2" size="1" name="RXBERF" description="Receive CRC error flag" />
      <BitField start="3" size="1" name="RXOVRF" description="Receive overrun error flag" />
      <BitField start="4" size="1" name="TXUNRF" description="Transmit underrun error flag" />
      <BitField start="5" size="1" name="RXNE" description="Receive data register not empty" />
      <BitField start="6" size="1" name="TXE" description="Transmit data register empty" />
      <BitField start="7" size="1" name="TCF" description="Transfer complete flag" />
      <BitField start="8" size="1" name="SRF" description="Slave resume flag" />
      <BitField start="9" size="1" name="SUSP" description="SUSPEND flag" />
      <BitField start="10" size="1" name="DEACTF" description="DEACTIVATED flag" />
      <BitField start="11" size="1" name="RDYF" description="transceiver ready flag" />
    </Register>
    <Register start="+0x10" size="0" name="ICR" access="WriteOnly" description="SWPMI Interrupt Flag Clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CRXBFF" description="Clear receive buffer full flag" />
      <BitField start="1" size="1" name="CTXBEF" description="Clear transmit buffer empty flag" />
      <BitField start="2" size="1" name="CRXBERF" description="Clear receive CRC error flag" />
      <BitField start="3" size="1" name="CRXOVRF" description="Clear receive overrun error flag" />
      <BitField start="4" size="1" name="CTXUNRF" description="Clear transmit underrun error flag" />
      <BitField start="7" size="1" name="CTCF" description="Clear transfer complete flag" />
      <BitField start="8" size="1" name="CSRF" description="Clear slave resume flag" />
      <BitField start="11" size="1" name="CRDYF" description="Clear transceiver ready flag" />
    </Register>
    <Register start="+0x14" size="0" name="IER" access="Read/Write" description="SWPMI Interrupt Enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXBFIE" description="Receive buffer full interrupt enable" />
      <BitField start="1" size="1" name="TXBEIE" description="Transmit buffer empty interrupt enable" />
      <BitField start="2" size="1" name="RXBERIE" description="Receive CRC error interrupt enable" />
      <BitField start="3" size="1" name="RXOVRIE" description="Receive overrun error interrupt enable" />
      <BitField start="4" size="1" name="TXUNRIE" description="Transmit underrun error interrupt enable" />
      <BitField start="5" size="1" name="RIE" description="Receive interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Transmit interrupt enable" />
      <BitField start="7" size="1" name="TCIE" description="Transmit complete interrupt enable" />
      <BitField start="8" size="1" name="SRIE" description="Slave resume interrupt enable" />
      <BitField start="11" size="1" name="RDYIE" description="Transceiver ready interrupt enable" />
    </Register>
    <Register start="+0x18" size="0" name="RFL" access="ReadOnly" description="SWPMI Receive Frame Length register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="RFL" description="Receive frame length" />
    </Register>
    <Register start="+0x1C" size="0" name="TDR" access="WriteOnly" description="SWPMI Transmit data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TD" description="Transmit data" />
    </Register>
    <Register start="+0x20" size="0" name="RDR" access="ReadOnly" description="SWPMI Receive data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RD" description="received data" />
    </Register>
    <Register start="+0x24" size="0" name="OR" access="Read/Write" description="SWPMI Option register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWP_TBYP" description="SWP transceiver bypass" />
      <BitField start="1" size="1" name="SWP_CLASS" description="SWP class selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SYSCFG" start="0x58000400" description="System configuration controller">
    <Register start="+0x4" size="0" name="PMCR" access="Read/Write" description="peripheral mode configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2C1FMP" description="I2C1 Fm+" />
      <BitField start="1" size="1" name="I2C2FMP" description="I2C2 Fm+" />
      <BitField start="2" size="1" name="I2C3FMP" description="I2C3 Fm+" />
      <BitField start="3" size="1" name="I2C4FMP" description="I2C4 Fm+" />
      <BitField start="4" size="1" name="PB6FMP" description="PB(6) Fm+" />
      <BitField start="5" size="1" name="PB7FMP" description="PB(7) Fast Mode Plus" />
      <BitField start="6" size="1" name="PB8FMP" description="PB(8) Fast Mode Plus" />
      <BitField start="7" size="1" name="PB9FMP" description="PB(9) Fm+" />
      <BitField start="8" size="1" name="BOOSTE" description="Booster Enable" />
      <BitField start="21" size="3" name="EPIS" description="Ethernet PHY Interface Selection" />
      <BitField start="24" size="1" name="PA0SO" description="PA0 Switch Open" />
      <BitField start="25" size="1" name="PA1SO" description="PA1 Switch Open" />
      <BitField start="26" size="1" name="PC2SO" description="PC2 Switch Open" />
      <BitField start="27" size="1" name="PC3SO" description="PC3 Switch Open" />
    </Register>
    <Register start="+0x8" size="0" name="EXTICR1" access="Read/Write" description="external interrupt configuration register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EXTI0" description="EXTI x configuration (x = 0 to 3)" />
      <BitField start="4" size="4" name="EXTI1" description="EXTI x configuration (x = 0 to 3)" />
      <BitField start="8" size="4" name="EXTI2" description="EXTI x configuration (x = 0 to 3)" />
      <BitField start="12" size="4" name="EXTI3" description="EXTI x configuration (x = 0 to 3)" />
    </Register>
    <Register start="+0xC" size="0" name="EXTICR2" access="Read/Write" description="external interrupt configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EXTI4" description="EXTI x configuration (x = 4 to 7)" />
      <BitField start="4" size="4" name="EXTI5" description="EXTI x configuration (x = 4 to 7)" />
      <BitField start="8" size="4" name="EXTI6" description="EXTI x configuration (x = 4 to 7)" />
      <BitField start="12" size="4" name="EXTI7" description="EXTI x configuration (x = 4 to 7)" />
    </Register>
    <Register start="+0x10" size="0" name="EXTICR3" access="Read/Write" description="external interrupt configuration register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EXTI8" description="EXTI x configuration (x = 8 to 11)" />
      <BitField start="4" size="4" name="EXTI9" description="EXTI x configuration (x = 8 to 11)" />
      <BitField start="8" size="4" name="EXTI10" description="EXTI10" />
      <BitField start="12" size="4" name="EXTI11" description="EXTI x configuration (x = 8 to 11)" />
    </Register>
    <Register start="+0x14" size="0" name="EXTICR4" access="Read/Write" description="external interrupt configuration register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EXTI12" description="EXTI x configuration (x = 12 to 15)" />
      <BitField start="4" size="4" name="EXTI13" description="EXTI x configuration (x = 12 to 15)" />
      <BitField start="8" size="4" name="EXTI14" description="EXTI x configuration (x = 12 to 15)" />
      <BitField start="12" size="4" name="EXTI15" description="EXTI x configuration (x = 12 to 15)" />
    </Register>
    <Register start="+0x20" size="0" name="CCCSR" access="Read/Write" description="compensation cell control/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="enable" />
      <BitField start="1" size="1" name="CS" description="Code selection" />
      <BitField start="8" size="1" name="READY" description="Compensation cell ready flag" />
      <BitField start="16" size="1" name="HSLV" description="High-speed at low-voltage" />
    </Register>
    <Register start="+0x24" size="0" name="CCVR" access="ReadOnly" description="SYSCFG compensation cell value register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="NCV" description="NMOS compensation value" />
      <BitField start="4" size="4" name="PCV" description="PMOS compensation value" />
    </Register>
    <Register start="+0x28" size="0" name="CCCR" access="Read/Write" description="SYSCFG compensation cell code register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="NCC" description="NMOS compensation code" />
      <BitField start="4" size="4" name="PCC" description="PMOS compensation code" />
    </Register>
    <Register start="+0x118" size="0" name="SYSCFG_BRK_LOCKUPR" access="Read/Write" description="SYSCFG timer break lockup register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="PVDL" description="PVD lock enable bit." />
      <BitField start="3" size="1" name="FLASHL" description="Flash double ECC error lock bit" />
      <BitField start="6" size="1" name="CM7L" description="Cortex&#xc3;&#x83;&#xe2;&#x80;&#x9a;&#xc3;&#x82;&#xc2;&#xae;-M7 LOCKUP (HardFault) output enable bit" />
      <BitField start="13" size="1" name="DTCML" description="D1TCM or D0TCM double ECC error signal lock" />
      <BitField start="14" size="1" name="ITCML" description="ITCM double ECC error signal lock" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TAMP" start="0x58004400" description="Tamper and backup">
    <Register start="+0x0" size="0" name="TAMP_CR1" access="Read/Write" description="TAMP control register 1" reset_value="0xFFFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TAMP1E" description="Tamper detection on TAMP_IN1 enable">
        <Enum name="B_0x0" start="0x0" description="Tamper detection on TAMP_IN1 is disabled." />
        <Enum name="B_0x1" start="0x1" description="Tamper detection on TAMP_IN1 is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TAMP2E" description="Tamper detection on TAMP_IN2 enable">
        <Enum name="B_0x0" start="0x0" description="Tamper detection on TAMP_IN2 is disabled." />
        <Enum name="B_0x1" start="0x1" description="Tamper detection on TAMP_IN2 is enabled." />
      </BitField>
      <BitField start="2" size="1" name="TAMP3E" description="Tamper detection on TAMP_IN3 enable">
        <Enum name="B_0x0" start="0x0" description="Tamper detection on TAMP_IN3 is disabled." />
        <Enum name="B_0x1" start="0x1" description="Tamper detection on TAMP_IN3 is enabled." />
      </BitField>
      <BitField start="16" size="1" name="ITAMP1E" description="Internal tamper 1 enable: RTC power domain supply monitoring">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 1 disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 1 enabled: a tamper is generated when the RTC power domain supply is below or above thresholds." />
      </BitField>
      <BitField start="17" size="1" name="ITAMP2E" description="Internal tamper 2 enable: Temperature monitoring">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 2 disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 2 enabled: a tamper is generated when the temperature is below or above thresholds." />
      </BitField>
      <BitField start="18" size="1" name="ITAMP3E" description="Internal tamper 3 enable: LSE monitoring">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 3 disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 3 enabled: a tamper is generated when the LSE frequency is below or above thresholds." />
      </BitField>
      <BitField start="19" size="1" name="ITAMP4E" description="Internal tamper 4 enable: HSE monitoring">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 4 disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 4 enabled. a tamper is generated when the HSE frequency is below or above thresholds." />
      </BitField>
      <BitField start="20" size="1" name="ITAMP5E" description="Internal tamper 5 enable: RTC calendar overflow">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 5 disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 5 enabled: a tamper is generated when the RTC calendar reaches its maximum value, on the 31st of December 99, at 23:59:59. The calendar is then frozen and cannot overflow." />
      </BitField>
      <BitField start="21" size="1" name="ITAMP6E" description="Internal tamper 6 enable: ST manufacturer readout">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 6 disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 6 enabled: a tamper is generated in case of ST manufacturer readout." />
      </BitField>
      <BitField start="23" size="1" name="ITAMP8E" description="Internal tamper 8 enable: monotonic counter overflow">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 8 disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 8 enabled: a tamper is generated when the TAMP_CNT overflows." />
      </BitField>
    </Register>
    <Register start="+0x4" size="0" name="TAMP_CR2" access="Read/Write" description="TAMP control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TAMP1NOER" description="Tamper 1 no erase">
        <Enum name="B_0x0" start="0x0" description="Tamper 1 event erases the backup registers." />
        <Enum name="B_0x1" start="0x1" description="Tamper 1 event does not erase the backup registers." />
      </BitField>
      <BitField start="1" size="1" name="TAMP2NOER" description="Tamper 2 no erase">
        <Enum name="B_0x0" start="0x0" description="Tamper 2 event erases the backup registers." />
        <Enum name="B_0x1" start="0x1" description="Tamper 2 event does not erase the backup registers(1)." />
      </BitField>
      <BitField start="2" size="1" name="TAMP3NOER" description="Tamper 3 no erase">
        <Enum name="B_0x0" start="0x0" description="Tamper 3 event erases the backup registers." />
        <Enum name="B_0x1" start="0x1" description="Tamper 3 event does not erase the backup registers(1)." />
      </BitField>
      <BitField start="16" size="1" name="TAMP1MSK" description="Tamper 1 mask The tamper 1 interrupt must not be enabled when TAMP1MSK is set.">
        <Enum name="B_0x0" start="0x0" description="Tamper 1 event generates a trigger event and TAMP1F must be cleared by software to allow next tamper event detection." />
        <Enum name="B_0x1" start="0x1" description="Tamper 1 event generates a trigger event. TAMP1F is masked and internally cleared by hardware. The backup registers are not erased." />
      </BitField>
      <BitField start="17" size="1" name="TAMP2MSK" description="Tamper 2 mask The tamper 2 interrupt must not be enabled when TAMP2MSK is set.">
        <Enum name="B_0x0" start="0x0" description="Tamper 2 event generates a trigger event and TAMP2F must be cleared by software to allow next tamper event detection." />
        <Enum name="B_0x1" start="0x1" description="Tamper 2 event generates a trigger event. TAMP2F is masked and internally cleared by hardware. The backup registers are not erased." />
      </BitField>
      <BitField start="18" size="1" name="TAMP3MSK" description="Tamper 3 mask The tamper 3 interrupt must not be enabled when TAMP3MSK is set.">
        <Enum name="B_0x0" start="0x0" description="Tamper 3 event generates a trigger event and TAMP3F must be cleared by software to allow next tamper event detection." />
        <Enum name="B_0x1" start="0x1" description="Tamper 3 event generates a trigger event. TAMP3F is masked and internally cleared by hardware. The backup registers are not erased." />
      </BitField>
      <BitField start="24" size="1" name="TAMP1TRG" description="Active level for tamper 1 input (active mode disabled) If TAMPFLT = 00 Tamper 1 input rising edge and high level triggers a tamper detection event. If TAMPFLT = 00 Tamper 1 input falling edge and low level triggers a tamper detection event.">
        <Enum name="B_0x0" start="0x0" description="If TAMPFLT &#xc3;&#xa2;&#xc2;&#x89;&#xc2; 00 Tamper 1 input staying low triggers a tamper detection event." />
        <Enum name="B_0x1" start="0x1" description="If TAMPFLT &#xc3;&#xa2;&#xc2;&#x89;&#xc2; 00 Tamper 1 input staying high triggers a tamper detection event." />
      </BitField>
      <BitField start="25" size="1" name="TAMP2TRG" description="Active level for tamper 2 input (active mode disabled) If TAMPFLT = 00 Tamper 2 input rising edge and high level triggers a tamper detection event. If TAMPFLT = 00 Tamper 2 input falling edge and low level triggers a tamper detection event.">
        <Enum name="B_0x0" start="0x0" description="If TAMPFLT &#xc3;&#xa2;&#xc2;&#x89;&#xc2; 00 Tamper 2 input staying low triggers a tamper detection event." />
        <Enum name="B_0x1" start="0x1" description="If TAMPFLT &#xc3;&#xa2;&#xc2;&#x89;&#xc2; 00 Tamper 2 input staying high triggers a tamper detection event." />
      </BitField>
      <BitField start="26" size="1" name="TAMP3TRG" description="Active level for tamper 3 input (active mode disabled) If TAMPFLT = 00 Tamper 3 input rising edge and high level triggers a tamper detection event. If TAMPFLT = 00 Tamper 3 input falling edge and low level triggers a tamper detection event.">
        <Enum name="B_0x0" start="0x0" description="If TAMPFLT &#xc3;&#xa2;&#xc2;&#x89;&#xc2; 00 Tamper 3 input staying low triggers a tamper detection event." />
        <Enum name="B_0x1" start="0x1" description="If TAMPFLT &#xc3;&#xa2;&#xc2;&#x89;&#xc2; 00 Tamper 3 input staying high triggers a tamper detection event." />
      </BitField>
    </Register>
    <Register start="+0xC" size="0" name="TAMP_FLTCR" access="Read/Write" description="TAMP filter control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TAMPFREQ" description="Tamper sampling frequency Determines the frequency at which each of the TAMP_INx inputs are sampled.">
        <Enum name="B_0x0" start="0x0" description="RTCCLK / 32768 (1 Hz when RTCCLK = 32768 Hz)" />
        <Enum name="B_0x1" start="0x1" description="RTCCLK / 16384 (2 Hz when RTCCLK = 32768 Hz)" />
        <Enum name="B_0x2" start="0x2" description="RTCCLK / 8192 (4 Hz when RTCCLK = 32768 Hz)" />
        <Enum name="B_0x3" start="0x3" description="RTCCLK / 4096 (8 Hz when RTCCLK = 32768 Hz)" />
        <Enum name="B_0x4" start="0x4" description="RTCCLK / 2048 (16 Hz when RTCCLK = 32768 Hz)" />
        <Enum name="B_0x5" start="0x5" description="RTCCLK / 1024 (32 Hz when RTCCLK = 32768 Hz)" />
        <Enum name="B_0x6" start="0x6" description="RTCCLK / 512 (64 Hz when RTCCLK = 32768 Hz)" />
        <Enum name="B_0x7" start="0x7" description="RTCCLK / 256 (128 Hz when RTCCLK = 32768 Hz)" />
      </BitField>
      <BitField start="3" size="2" name="TAMPFLT" description="TAMP_INx filter count These bits determines the number of consecutive samples at the specified level (TAMP*TRG) needed to activate a tamper event. TAMPFLT is valid for each of the TAMP_INx inputs.">
        <Enum name="B_0x0" start="0x0" description="Tamper event is activated on edge of TAMP_INx input transitions to the active level (no internal pull-up on TAMP_INx input)." />
        <Enum name="B_0x1" start="0x1" description="Tamper event is activated after 2 consecutive samples at the active level." />
        <Enum name="B_0x2" start="0x2" description="Tamper event is activated after 4 consecutive samples at the active level." />
        <Enum name="B_0x3" start="0x3" description="Tamper event is activated after 8 consecutive samples at the active level." />
      </BitField>
      <BitField start="5" size="2" name="TAMPPRCH" description="TAMP_INx precharge duration These bit determines the duration of time during which the pull-up/is activated before each sample. TAMPPRCH is valid for each of the TAMP_INx inputs.">
        <Enum name="B_0x0" start="0x0" description="1 RTCCLK cycle" />
        <Enum name="B_0x1" start="0x1" description="2 RTCCLK cycles" />
        <Enum name="B_0x2" start="0x2" description="4 RTCCLK cycles" />
        <Enum name="B_0x3" start="0x3" description="8 RTCCLK cycles" />
      </BitField>
      <BitField start="7" size="1" name="TAMPPUDIS" description="TAMP_INx pull-up disable This bit determines if each of the TAMPx pins are precharged before each sample.">
        <Enum name="B_0x0" start="0x0" description="Precharge TAMP_INx pins before sampling (enable internal pull-up)" />
        <Enum name="B_0x1" start="0x1" description="Disable precharge of TAMP_INx pins." />
      </BitField>
    </Register>
    <Register start="+0x10" size="0" name="TAMP_ATCR1" access="Read/Write" description="TAMP active tamper control register 1" reset_value="0x00070000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TAMP1AM" description="Tamper 1 active mode">
        <Enum name="B_0x0" start="0x0" description="Tamper 1 detection mode is passive." />
        <Enum name="B_0x1" start="0x1" description="Tamper 1 detection mode is active." />
      </BitField>
      <BitField start="1" size="1" name="TAMP2AM" description="Tamper 2 active mode">
        <Enum name="B_0x0" start="0x0" description="Tamper 2 detection mode is passive." />
        <Enum name="B_0x1" start="0x1" description="Tamper 2 detection mode is active." />
      </BitField>
      <BitField start="2" size="1" name="TAMP3AM" description="Tamper 3 active mode">
        <Enum name="B_0x0" start="0x0" description="Tamper 3 detection mode is passive." />
        <Enum name="B_0x1" start="0x1" description="Tamper 3 detection mode is active." />
      </BitField>
      <BitField start="8" size="2" name="ATOSEL1" description="Active tamper shared output 1 selection The selected output must be available in the package pinout">
        <Enum name="B_0x0" start="0x0" description="TAMPOUTSEL1 = TAMP_OUT1" />
        <Enum name="B_0x1" start="0x1" description="TAMPOUTSEL1 = TAMP_OUT2" />
        <Enum name="B_0x2" start="0x2" description="TAMPOUTSEL1 = TAMP_OUT3" />
      </BitField>
      <BitField start="10" size="2" name="ATOSEL2" description="Active tamper shared output 2 selection The selected output must be available in the package pinout">
        <Enum name="B_0x0" start="0x0" description="TAMPOUTSEL2 = TAMP_OUT1" />
        <Enum name="B_0x1" start="0x1" description="TAMPOUTSEL2 = TAMP_OUT2" />
        <Enum name="B_0x2" start="0x2" description="TAMPOUTSEL2 = TAMP_OUT3" />
      </BitField>
      <BitField start="12" size="2" name="ATOSEL3" description="Active tamper shared output 3 selection The selected output must be available in the package pinout">
        <Enum name="B_0x0" start="0x0" description="TAMPOUTSEL3 = TAMP_OUT1" />
        <Enum name="B_0x1" start="0x1" description="TAMPOUTSEL3 = TAMP_OUT2" />
        <Enum name="B_0x2" start="0x2" description="TAMPOUTSEL3 = TAMP_OUT3" />
      </BitField>
      <BitField start="16" size="3" name="ATCKSEL" description="Active tamper RTC asynchronous prescaler clock selection These bits selects the RTC asynchronous prescaler stage output.The selected clock is CK_ATPRE. fCK_ATPRE = fRTCCLK / 2ATCKSEL when (PREDIV_A+1) = 128. ... Note: These bits can be written only when all active tampers are disabled. The write protection remains for up to 1.5 ck_atpre cycles after all the active tampers are disable.">
        <Enum name="B_0x0" start="0x0" description="RTCCLK is selected" />
        <Enum name="B_0x1" start="0x1" description="RTCCLK/2 is selected when (PREDIV_A+1) = 128 (actually selects 1st flip flop output)" />
        <Enum name="B_0x2" start="0x2" description="RTCCLK/4 is selected when (PREDIV_A+1) = 128 (actually selects 2nd flip flop output)" />
        <Enum name="B_0x7" start="0x7" description="RTCCLK/128 is selected when (PREDIV_A+1) = 128 (actually selects 7th flip flop output)" />
      </BitField>
      <BitField start="24" size="3" name="ATPER" description="Active tamper output change period The tamper output is changed every CK_ATPER = (2ATPER x CK_ATPRE) cycles. Refer to ." />
      <BitField start="30" size="1" name="ATOSHARE" description="Active tamper output sharing">
        <Enum name="B_0x0" start="0x0" description="Each active tamper input TAMP_INi is compared with its dedicated output TAMP_OUTi" />
        <Enum name="B_0x1" start="0x1" description="Each active tamper input TAMP_INi is compared with TAMPOUTSELx as defined below, with TAMPOUTSELx defined by ATOSELx bits." />
      </BitField>
      <BitField start="31" size="1" name="FLTEN" description="Active tamper filter enable">
        <Enum name="B_0x0" start="0x0" description="Active tamper filtering disable" />
        <Enum name="B_0x1" start="0x1" description="Active tamper filtering enable: a tamper event is detected when 2 comparison mismatches occur out of 4 consecutive samples." />
      </BitField>
    </Register>
    <Register start="+0x14" size="0" name="TAMP_ATSEEDR" access="Read/Write" description="TAMP active tamper seed register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SEED" description="Pseudo-random generator seed value This register must be written four times with 32-bit values to provide the 128-bit seed to the PRNG. Writing to this register automatically sends the seed value to the PRNG." />
    </Register>
    <Register start="+0x18" size="0" name="TAMP_ATOR" access="Read/Write" description="TAMP active tamper output register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PRNG" description="Pseudo-random generator value This field provides the values of the PRNG output. Because of potential inconsistencies due to synchronization delays, PRNG must be read at least twice. The read value is correct if it is equal to previous read value." />
      <BitField start="14" size="1" name="SEEDF" description="Seed running flag This flag is set by hardware when a new seed is written in the TAMP_ATSEEDR. It is cleared by hardware when the PRNG has absorbed this new seed, and by system reset. The TAMP APB cock must not be switched off as long as SEEDF is set." />
      <BitField start="15" size="1" name="INITS" description="Active tamper initialization status This flag is set by hardware when the PRNG has absorbed the first 128-bit seed, meaning that the enabled active tampers are functional. This flag is left unchanged when the active tampers are disabled." />
    </Register>
    <Register start="+0x2C" size="0" name="TAMP_IER" access="Read/Write" description="TAMP interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TAMP1IE" description="Tamper 1 interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Tamper 1 interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="Tamper 1 interrupt enabled." />
      </BitField>
      <BitField start="1" size="1" name="TAMP2IE" description="Tamper 2 interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Tamper 2 interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="Tamper 2 interrupt enabled." />
      </BitField>
      <BitField start="2" size="1" name="TAMP3IE" description="Tamper 3 interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Tamper 3 interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="Tamper 3 interrupt enabled.." />
      </BitField>
      <BitField start="16" size="1" name="ITAMP1IE" description="Internal tamper 1 interrupt enable: RTC power domain supply monitoring">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 1 interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 1 interrupt enabled" />
      </BitField>
      <BitField start="17" size="1" name="ITAMP2IE" description="Internal tamper 2 interrupt enable: Temperature monitoring">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 2 interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 2 interrupt enabled." />
      </BitField>
      <BitField start="18" size="1" name="ITAMP3IE" description="Internal tamper 3 interrupt enable: LSE monitoring">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 3 interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 3 interrupt enabled." />
      </BitField>
      <BitField start="19" size="1" name="ITAMP4IE" description="Internal tamper 4 interrupt enable: HSE monitoring">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 4 interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 4 interrupt enabled." />
      </BitField>
      <BitField start="20" size="1" name="ITAMP5IE" description="Internal tamper 5 interrupt enable: RTC calendar overflow">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 5 interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 5 interrupt enabled." />
      </BitField>
      <BitField start="21" size="1" name="ITAMP6IE" description="Internal tamper 6 interrupt enable: ST manufacturer readout">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 6 interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 6 interrupt enabled." />
      </BitField>
      <BitField start="23" size="1" name="ITAMP8IE" description="Internal tamper 8 interrupt enable: monotonic counter overflow">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 8 interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 8 interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x30" size="0" name="TAMP_SR" access="Read/Write" description="TAMP status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TAMP1F" description="TAMP1 detection flag This flag is set by hardware when a tamper detection event is detected on the TAMP1 input." />
      <BitField start="1" size="1" name="TAMP2F" description="TAMP2 detection flag This flag is set by hardware when a tamper detection event is detected on the TAMP2 input." />
      <BitField start="2" size="1" name="TAMP3F" description="TAMP3 detection flag This flag is set by hardware when a tamper detection event is detected on the TAMP3 input." />
      <BitField start="16" size="1" name="ITAMP1F" description="RTC power domain voltage monitoring tamper detection flag This flag is set by hardware when a tamper detection event is detected on the internal tamper 1." />
      <BitField start="17" size="1" name="ITAMP2F" description="Temperature monitoring tamper detection flag This flag is set by hardware when a tamper detection event is detected on the internal tamper 2." />
      <BitField start="18" size="1" name="ITAMP3F" description="LSE monitoring tamper detection flag This flag is set by hardware when a tamper detection event is detected on the internal tamper 3." />
      <BitField start="19" size="1" name="ITAMP4F" description="HSE monitoring tamper detection flag This flag is set by hardware when a tamper detection event is detected on the internal tamper 4." />
      <BitField start="20" size="1" name="ITAMP5F" description="RTC calendar overflow tamper detection flag This flag is set by hardware when a tamper detection event is detected on the internal tamper 5." />
      <BitField start="21" size="1" name="ITAMP6F" description="ST manufacturer readout tamper detection flag This flag is set by hardware when a tamper detection event is detected on the internal tamper 6." />
      <BitField start="23" size="1" name="ITAMP8F" description="Monotonic counter overflow tamper flag This flag is set by hardware when a tamper detection event is detected on the internal tamper 8." />
    </Register>
    <Register start="+0x34" size="0" name="TAMP_MISR" access="Read/Write" description="TAMP masked interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TAMP1MF" description="TAMP1 interrupt masked flag This flag is set by hardware when the tamper 1 interrupt is raised." />
      <BitField start="1" size="1" name="TAMP2MF" description="TAMP2 interrupt masked flag This flag is set by hardware when the tamper 2 interrupt is raised." />
      <BitField start="2" size="1" name="TAMP3MF" description="TAMP3 interrupt masked flag This flag is set by hardware when the tamper 3 interrupt is raised." />
      <BitField start="16" size="1" name="ITAMP1MF" description="RTC power domain voltage monitoring tamper interrupt masked flag This flag is set by hardware when the internal tamper 1 interrupt is raised." />
      <BitField start="17" size="1" name="ITAMP2MF" description="Temperature monitoring tamper interrupt masked flag This flag is set by hardware when the internal tamper 2 interrupt is raised." />
      <BitField start="18" size="1" name="ITAMP3MF" description="LSE monitoring tamper interrupt masked flag This flag is set by hardware when the internal tamper 3 interrupt is raised." />
      <BitField start="19" size="1" name="ITAMP4MF" description="HSE monitoring tamper interrupt masked flag This flag is set by hardware when the internal tamper 4 interrupt is raised." />
      <BitField start="20" size="1" name="ITAMP5MF" description="RTC calendar overflow tamper interrupt masked flag This flag is set by hardware when the internal tamper 5 interrupt is raised." />
      <BitField start="21" size="1" name="ITAMP6MF" description="ST manufacturer readout tamper interrupt masked flag This flag is set by hardware when the internal tamper 6 interrupt is raised." />
      <BitField start="23" size="1" name="ITAMP8MF" description="Monotonic counter overflow interrupt masked flag This flag is set by hardware when the internal tamper 8 interrupt is raised." />
    </Register>
    <Register start="+0x3C" size="0" name="TAMP_SCR" access="Read/Write" description="TAMP status clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTAMP1F" description="Clear TAMP1 detection flag Writing 1 in this bit clears the TAMP1F bit in the TAMP_SR register." />
      <BitField start="1" size="1" name="CTAMP2F" description="Clear TAMP2 detection flag Writing 1 in this bit clears the TAMP2F bit in the TAMP_SR register." />
      <BitField start="2" size="1" name="CTAMP3F" description="Clear TAMP3 detection flag Writing 1 in this bit clears the TAMP3F bit in the TAMP_SR register." />
      <BitField start="16" size="1" name="CITAMP1F" description="Clear ITAMP1 detection flag Writing 1 in this bit clears the ITAMP1F bit in the TAMP_SR register." />
      <BitField start="17" size="1" name="CITAMP2F" description="Clear ITAMP2 detection flag Writing 1 in this bit clears the ITAMP2F bit in the TAMP_SR register." />
      <BitField start="18" size="1" name="CITAMP3F" description="Clear ITAMP3 detection flag Writing 1 in this bit clears the ITAMP3F bit in the TAMP_SR register." />
      <BitField start="19" size="1" name="CITAMP4F" description="Clear ITAMP4 detection flag Writing 1 in this bit clears the ITAMP4F bit in the TAMP_SR register." />
      <BitField start="20" size="1" name="CITAMP5F" description="Clear ITAMP5 detection flag Writing 1 in this bit clears the ITAMP5F bit in the TAMP_SR register." />
      <BitField start="21" size="1" name="CITAMP6F" description="Clear ITAMP6 detection flag Writing 1 in this bit clears the ITAMP6F bit in the TAMP_SR register." />
      <BitField start="23" size="1" name="CITAMP8F" description="Clear ITAMP8 detection flag Writing 1 in this bit clears the ITAMP8F bit in the TAMP_SR register." />
    </Register>
    <Register start="+0x40" size="0" name="TAMP_COUNTR" access="Read/Write" description="TAMP monotonic counter register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COUNT" description="This register is read-only only and is incremented by one when a write access is done to this register. This register cannot roll-over and is frozen when reaching the maximum value." />
    </Register>
    <Register start="+0x50" size="0" name="TAMP_CFGR" access="Read/Write" description="TAMP configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OUT3_RMP" description="TAMP_OUT3 mapping">
        <Enum name="B_0x0" start="0x0" description="TAMP_OUT3 is mapped on PI8" />
        <Enum name="B_0x1" start="0x1" description="TAMP_OUT3 is mapped on PC13" />
      </BitField>
    </Register>
    <Register start="+0x100" size="0" name="TAMP_BKP0R" access="Read/Write" description="TAMP backup 0 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x104" size="0" name="TAMP_BKP1R" access="Read/Write" description="TAMP backup 1 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x108" size="0" name="TAMP_BKP2R" access="Read/Write" description="TAMP backup 2 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x10C" size="0" name="TAMP_BKP3R" access="Read/Write" description="TAMP backup 3 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x110" size="0" name="TAMP_BKP4R" access="Read/Write" description="TAMP backup 4 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x114" size="0" name="TAMP_BKP5R" access="Read/Write" description="TAMP backup 5 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x118" size="0" name="TAMP_BKP6R" access="Read/Write" description="TAMP backup 6 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x11C" size="0" name="TAMP_BKP7R" access="Read/Write" description="TAMP backup 7 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x120" size="0" name="TAMP_BKP8R" access="Read/Write" description="TAMP backup 8 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x124" size="0" name="TAMP_BKP9R" access="Read/Write" description="TAMP backup 9 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x128" size="0" name="TAMP_BKP10R" access="Read/Write" description="TAMP backup 10 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x12C" size="0" name="TAMP_BKP11R" access="Read/Write" description="TAMP backup 11 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x130" size="0" name="TAMP_BKP12R" access="Read/Write" description="TAMP backup 12 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x134" size="0" name="TAMP_BKP13R" access="Read/Write" description="TAMP backup 13 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x138" size="0" name="TAMP_BKP14R" access="Read/Write" description="TAMP backup 14 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x13C" size="0" name="TAMP_BKP15R" access="Read/Write" description="TAMP backup 15 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x140" size="0" name="TAMP_BKP16R" access="Read/Write" description="TAMP backup 16 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x144" size="0" name="TAMP_BKP17R" access="Read/Write" description="TAMP backup 17 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x148" size="0" name="TAMP_BKP18R" access="Read/Write" description="TAMP backup 18 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x14C" size="0" name="TAMP_BKP19R" access="Read/Write" description="TAMP backup 19 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x150" size="0" name="TAMP_BKP20R" access="Read/Write" description="TAMP backup 20 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x154" size="0" name="TAMP_BKP21R" access="Read/Write" description="TAMP backup 21 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x158" size="0" name="TAMP_BKP22R" access="Read/Write" description="TAMP backup 22 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x15C" size="0" name="TAMP_BKP23R" access="Read/Write" description="TAMP backup 23 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x160" size="0" name="TAMP_BKP24R" access="Read/Write" description="TAMP backup 24 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x164" size="0" name="TAMP_BKP25R" access="Read/Write" description="TAMP backup 25 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x168" size="0" name="TAMP_BKP26R" access="Read/Write" description="TAMP backup 26 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x16C" size="0" name="TAMP_BKP27R" access="Read/Write" description="TAMP backup 27 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x170" size="0" name="TAMP_BKP28R" access="Read/Write" description="TAMP backup 28 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x174" size="0" name="TAMP_BKP29R" access="Read/Write" description="TAMP backup 29 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x178" size="0" name="TAMP_BKP30R" access="Read/Write" description="TAMP backup 30 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x17C" size="0" name="TAMP_BKP31R" access="Read/Write" description="TAMP backup 31 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM1" start="0x40010000" description="Advanced-timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCPC" description="Capture/compare preloaded control" />
      <BitField start="2" size="1" name="CCUS" description="Capture/compare control update selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
      <BitField start="8" size="1" name="OIS1" description="Output Idle state 1" />
      <BitField start="9" size="1" name="OIS1N" description="Output Idle state 1" />
      <BitField start="10" size="1" name="OIS2" description="Output Idle state 2" />
      <BitField start="11" size="1" name="OIS2N" description="Output Idle state 2" />
      <BitField start="12" size="1" name="OIS3" description="Output Idle state 3" />
      <BitField start="13" size="1" name="OIS3N" description="Output Idle state 3" />
      <BitField start="14" size="1" name="OIS4" description="Output Idle state 4" />
      <BitField start="16" size="1" name="OIS5" description="Output Idle state 5" />
      <BitField start="18" size="1" name="OIS6" description="Output Idle state 6" />
      <BitField start="20" size="4" name="MMS2" description="Master mode selection 2" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection - bit 4:3" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="COMIE" description="COM interrupt enable" />
      <BitField start="7" size="1" name="BIE" description="Break interrupt enable" />
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="13" size="1" name="COMDE" description="COM DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="5" size="1" name="COMIF" description="COM interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="7" size="1" name="BIF" description="Break interrupt flag" />
      <BitField start="8" size="1" name="B2IF" description="Break 2 interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
      <BitField start="13" size="1" name="SBIF" description="System Break interrupt flag" />
      <BitField start="16" size="1" name="CC5IF" description="Compare 5 interrupt flag" />
      <BitField start="17" size="1" name="CC6IF" description="Compare 6 interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="5" size="1" name="COMG" description="Capture/Compare control update generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
      <BitField start="7" size="1" name="BG" description="Break generation" />
      <BitField start="8" size="1" name="B2G" description="Break 2 generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="7" size="1" name="OC1CE" description="Output Compare 1 clear enable" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="1" name="OC2FE" description="Output Compare 2 fast enable" />
      <BitField start="11" size="1" name="OC2PE" description="Output Compare 2 preload enable" />
      <BitField start="12" size="3" name="OC2M" description="Output Compare 2 mode" />
      <BitField start="15" size="1" name="OC2CE" description="Output Compare 2 clear enable" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/Compare 3 selection" />
      <BitField start="2" size="1" name="OC3FE" description="Output compare 3 fast enable" />
      <BitField start="3" size="1" name="OC3PE" description="Output compare 3 preload enable" />
      <BitField start="4" size="3" name="OC3M" description="Output compare 3 mode" />
      <BitField start="7" size="1" name="OC3CE" description="Output compare 3 clear enable" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="1" name="OC4FE" description="Output compare 4 fast enable" />
      <BitField start="11" size="1" name="OC4PE" description="Output compare 4 preload enable" />
      <BitField start="12" size="3" name="OC4M" description="Output compare 4 mode" />
      <BitField start="15" size="1" name="OC4CE" description="Output compare 4 clear enable" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 3 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_4" description="Output Compare 4 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="2" size="1" name="CC1NE" description="Capture/Compare 1 complementary output enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="6" size="1" name="CC2NE" description="Capture/Compare 2 complementary output enable" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="10" size="1" name="CC3NE" description="Capture/Compare 3 complementary output enable" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 complementary output polarity" />
      <BitField start="16" size="1" name="CC5E" description="Capture/Compare 5 output enable" />
      <BitField start="17" size="1" name="CC5P" description="Capture/Compare 5 output polarity" />
      <BitField start="20" size="1" name="CC6E" description="Capture/Compare 6 output enable" />
      <BitField start="21" size="1" name="CC6P" description="Capture/Compare 6 output polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2" description="Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3" description="Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4" description="Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x30" size="0" name="RCR" access="Read/Write" description="repetition counter register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REP" description="Repetition counter value" />
    </Register>
    <Register start="+0x44" size="0" name="BDTR" access="Read/Write" description="break and dead-time register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DTG" description="Dead-time generator setup" />
      <BitField start="8" size="2" name="LOCK" description="Lock configuration" />
      <BitField start="10" size="1" name="OSSI" description="Off-state selection for Idle mode" />
      <BitField start="11" size="1" name="OSSR" description="Off-state selection for Run mode" />
      <BitField start="12" size="1" name="BKE" description="Break enable" />
      <BitField start="13" size="1" name="BKP" description="Break polarity" />
      <BitField start="14" size="1" name="AOE" description="Automatic output enable" />
      <BitField start="15" size="1" name="MOE" description="Main output enable" />
      <BitField start="16" size="4" name="BKF" description="Break filter" />
      <BitField start="20" size="4" name="BK2F" description="Break 2 filter" />
      <BitField start="24" size="1" name="BK2E" description="Break 2 enable" />
      <BitField start="25" size="1" name="BK2P" description="Break 2 polarity" />
    </Register>
    <Register start="+0x54" size="0" name="CCMR3_Output" access="Read/Write" description="capture/compare mode register 3 (output mode)" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="OC5FE" description="Output compare 5 fast enable" />
      <BitField start="3" size="1" name="OC5PE" description="Output compare 5 preload enable" />
      <BitField start="4" size="3" name="OC5M" description="Output compare 5 mode" />
      <BitField start="7" size="1" name="OC5CE" description="Output compare 5 clear enable" />
      <BitField start="10" size="1" name="OC6FE" description="Output compare 6 fast enable" />
      <BitField start="11" size="1" name="OC6PE" description="Output compare 6 preload enable" />
      <BitField start="12" size="3" name="OC6M" description="Output compare 6 mode" />
      <BitField start="15" size="1" name="OC6CE" description="Output compare 6 clear enable" />
      <BitField start="16" size="1" name="OC5M3" description="Output Compare 5 mode" />
      <BitField start="24" size="1" name="OC6M3" description="Output Compare 6 mode" />
    </Register>
    <Register start="+0x58" size="0" name="CCR5" access="Read/Write" description="capture/compare register 5" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR5" description="Capture/Compare 5 value" />
      <BitField start="29" size="1" name="GC5C1" description="Group Channel 5 and Channel 1" />
      <BitField start="30" size="1" name="GC5C2" description="Group Channel 5 and Channel 2" />
      <BitField start="31" size="1" name="GC5C3" description="Group Channel 5 and Channel 3" />
    </Register>
    <Register start="+0x5C" size="0" name="CRR6" access="Read/Write" description="capture/compare register 6" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR6" description="Capture/Compare 6 value" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM1 alternate function option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKINE" description="BRK BKIN input enable" />
      <BitField start="1" size="1" name="BKCMP1E" description="BRK COMP1 enable" />
      <BitField start="2" size="1" name="BKCMP2E" description="BRK COMP2 enable" />
      <BitField start="8" size="1" name="BKDF1BK0E" description="BRK dfsdm1_break[0] enable" />
      <BitField start="9" size="1" name="BKINP" description="BRK BKIN input polarity" />
      <BitField start="10" size="1" name="BKCMP1P" description="BRK COMP1 input polarity" />
      <BitField start="11" size="1" name="BKCMP2P" description="BRK COMP2 input polarity" />
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x64" size="0" name="AF2" access="Read/Write" description="TIM1 Alternate function odfsdm1_breakster 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BK2INE" description="BRK2 BKIN input enable" />
      <BitField start="1" size="1" name="BK2CMP1E" description="BRK2 COMP1 enable" />
      <BitField start="2" size="1" name="BK2CMP2E" description="BRK2 COMP2 enable" />
      <BitField start="8" size="1" name="BK2DF1BK1E" description="BRK2 dfsdm1_break[1] enable" />
      <BitField start="9" size="1" name="BK2INP" description="BRK2 BKIN2 input polarity" />
      <BitField start="10" size="1" name="BK2CMP1P" description="BRK2 COMP1 input polarit" />
      <BitField start="11" size="1" name="BK2CMP2P" description="BRK2 COMP2 input polarity" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM1 timer input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="selects TI1[0] to TI1[15] input" />
      <BitField start="8" size="4" name="TI2SEL" description="selects TI2[0] to TI2[15] input" />
      <BitField start="16" size="4" name="TI3SEL" description="selects TI3[0] to TI3[15] input" />
      <BitField start="24" size="4" name="TI4SEL" description="selects TI4[0] to TI4[15] input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM2" start="0x40000000" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="15" size="1" name="OC4CE" description="OC4CE" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1 value" />
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2 value" />
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM3" start="0x40000400" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="15" size="1" name="OC4CE" description="OC4CE" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1 value" />
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2 value" />
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM4" start="0x40000800" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="15" size="1" name="OC4CE" description="OC4CE" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1 value" />
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2 value" />
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM5" start="0x40000C00" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="15" size="1" name="OC4CE" description="OC4CE" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1 value" />
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2 value" />
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM6" start="0x40001000" description="Basic timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="Low counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF Copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Low Auto-reload value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM7" start="0x40001400" description="Basic timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="Low counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF Copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Low Auto-reload value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM8" start="0x40010400" description="Advanced-timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCPC" description="Capture/compare preloaded control" />
      <BitField start="2" size="1" name="CCUS" description="Capture/compare control update selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
      <BitField start="8" size="1" name="OIS1" description="Output Idle state 1" />
      <BitField start="9" size="1" name="OIS1N" description="Output Idle state 1" />
      <BitField start="10" size="1" name="OIS2" description="Output Idle state 2" />
      <BitField start="11" size="1" name="OIS2N" description="Output Idle state 2" />
      <BitField start="12" size="1" name="OIS3" description="Output Idle state 3" />
      <BitField start="13" size="1" name="OIS3N" description="Output Idle state 3" />
      <BitField start="14" size="1" name="OIS4" description="Output Idle state 4" />
      <BitField start="16" size="1" name="OIS5" description="Output Idle state 5" />
      <BitField start="18" size="1" name="OIS6" description="Output Idle state 6" />
      <BitField start="20" size="4" name="MMS2" description="Master mode selection 2" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection - bit 4:3" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="COMIE" description="COM interrupt enable" />
      <BitField start="7" size="1" name="BIE" description="Break interrupt enable" />
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="13" size="1" name="COMDE" description="COM DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="5" size="1" name="COMIF" description="COM interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="7" size="1" name="BIF" description="Break interrupt flag" />
      <BitField start="8" size="1" name="B2IF" description="Break 2 interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
      <BitField start="13" size="1" name="SBIF" description="System Break interrupt flag" />
      <BitField start="16" size="1" name="CC5IF" description="Compare 5 interrupt flag" />
      <BitField start="17" size="1" name="CC6IF" description="Compare 6 interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="5" size="1" name="COMG" description="Capture/Compare control update generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
      <BitField start="7" size="1" name="BG" description="Break generation" />
      <BitField start="8" size="1" name="B2G" description="Break 2 generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="7" size="1" name="OC1CE" description="Output Compare 1 clear enable" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="1" name="OC2FE" description="Output Compare 2 fast enable" />
      <BitField start="11" size="1" name="OC2PE" description="Output Compare 2 preload enable" />
      <BitField start="12" size="3" name="OC2M" description="Output Compare 2 mode" />
      <BitField start="15" size="1" name="OC2CE" description="Output Compare 2 clear enable" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/Compare 3 selection" />
      <BitField start="2" size="1" name="OC3FE" description="Output compare 3 fast enable" />
      <BitField start="3" size="1" name="OC3PE" description="Output compare 3 preload enable" />
      <BitField start="4" size="3" name="OC3M" description="Output compare 3 mode" />
      <BitField start="7" size="1" name="OC3CE" description="Output compare 3 clear enable" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="1" name="OC4FE" description="Output compare 4 fast enable" />
      <BitField start="11" size="1" name="OC4PE" description="Output compare 4 preload enable" />
      <BitField start="12" size="3" name="OC4M" description="Output compare 4 mode" />
      <BitField start="15" size="1" name="OC4CE" description="Output compare 4 clear enable" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 3 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_4" description="Output Compare 4 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="2" size="1" name="CC1NE" description="Capture/Compare 1 complementary output enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="6" size="1" name="CC2NE" description="Capture/Compare 2 complementary output enable" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="10" size="1" name="CC3NE" description="Capture/Compare 3 complementary output enable" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 complementary output polarity" />
      <BitField start="16" size="1" name="CC5E" description="Capture/Compare 5 output enable" />
      <BitField start="17" size="1" name="CC5P" description="Capture/Compare 5 output polarity" />
      <BitField start="20" size="1" name="CC6E" description="Capture/Compare 6 output enable" />
      <BitField start="21" size="1" name="CC6P" description="Capture/Compare 6 output polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2" description="Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3" description="Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4" description="Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x30" size="0" name="RCR" access="Read/Write" description="repetition counter register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REP" description="Repetition counter value" />
    </Register>
    <Register start="+0x44" size="0" name="BDTR" access="Read/Write" description="break and dead-time register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DTG" description="Dead-time generator setup" />
      <BitField start="8" size="2" name="LOCK" description="Lock configuration" />
      <BitField start="10" size="1" name="OSSI" description="Off-state selection for Idle mode" />
      <BitField start="11" size="1" name="OSSR" description="Off-state selection for Run mode" />
      <BitField start="12" size="1" name="BKE" description="Break enable" />
      <BitField start="13" size="1" name="BKP" description="Break polarity" />
      <BitField start="14" size="1" name="AOE" description="Automatic output enable" />
      <BitField start="15" size="1" name="MOE" description="Main output enable" />
      <BitField start="16" size="4" name="BKF" description="Break filter" />
      <BitField start="20" size="4" name="BK2F" description="Break 2 filter" />
      <BitField start="24" size="1" name="BK2E" description="Break 2 enable" />
      <BitField start="25" size="1" name="BK2P" description="Break 2 polarity" />
    </Register>
    <Register start="+0x54" size="0" name="CCMR3_Output" access="Read/Write" description="capture/compare mode register 3 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="OC5FE" description="Output compare 5 fast enable" />
      <BitField start="3" size="1" name="OC5PE" description="Output compare 5 preload enable" />
      <BitField start="4" size="3" name="OC5M" description="Output compare 5 mode" />
      <BitField start="7" size="1" name="OC5CE" description="Output compare 5 clear enable" />
      <BitField start="10" size="1" name="OC6FE" description="Output compare 6 fast enable" />
      <BitField start="11" size="1" name="OC6PE" description="Output compare 6 preload enable" />
      <BitField start="12" size="3" name="OC6M" description="Output compare 6 mode" />
      <BitField start="15" size="1" name="OC6CE" description="Output compare 6 clear enable" />
      <BitField start="16" size="1" name="OC5M3" description="Output Compare 5 mode" />
      <BitField start="24" size="1" name="OC6M3" description="Output Compare 6 mode" />
    </Register>
    <Register start="+0x58" size="0" name="CCR5" access="Read/Write" description="capture/compare register 5" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR5" description="Capture/Compare 5 value" />
      <BitField start="29" size="1" name="GC5C1" description="Group Channel 5 and Channel 1" />
      <BitField start="30" size="1" name="GC5C2" description="Group Channel 5 and Channel 2" />
      <BitField start="31" size="1" name="GC5C3" description="Group Channel 5 and Channel 3" />
    </Register>
    <Register start="+0x5C" size="0" name="CRR6" access="Read/Write" description="capture/compare register 6" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR6" description="Capture/Compare 6 value" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM1 alternate function option register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKINE" description="BRK BKIN input enable" />
      <BitField start="1" size="1" name="BKCMP1E" description="BRK COMP1 enable" />
      <BitField start="2" size="1" name="BKCMP2E" description="BRK COMP2 enable" />
      <BitField start="8" size="1" name="BKDF1BK0E" description="BRK dfsdm1_break[0] enable" />
      <BitField start="9" size="1" name="BKINP" description="BRK BKIN input polarity" />
      <BitField start="10" size="1" name="BKCMP1P" description="BRK COMP1 input polarity" />
      <BitField start="11" size="1" name="BKCMP2P" description="BRK COMP2 input polarity" />
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x64" size="0" name="AF2" access="Read/Write" description="TIM1 Alternate function odfsdm1_breakster 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BK2INE" description="BRK2 BKIN input enable" />
      <BitField start="1" size="1" name="BK2CMP1E" description="BRK2 COMP1 enable" />
      <BitField start="2" size="1" name="BK2CMP2E" description="BRK2 COMP2 enable" />
      <BitField start="8" size="1" name="BK2DF1BK1E" description="BRK2 dfsdm1_break[1] enable" />
      <BitField start="9" size="1" name="BK2INP" description="BRK2 BKIN2 input polarity" />
      <BitField start="10" size="1" name="BK2CMP1P" description="BRK2 COMP1 input polarit" />
      <BitField start="11" size="1" name="BK2CMP2P" description="BRK2 COMP2 input polarity" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM1 timer input selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="selects TI1[0] to TI1[15] input" />
      <BitField start="8" size="4" name="TI2SEL" description="selects TI2[0] to TI2[15] input" />
      <BitField start="16" size="4" name="TI3SEL" description="selects TI3[0] to TI3[15] input" />
      <BitField start="24" size="4" name="TI4SEL" description="selects TI4[0] to TI4[15] input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM12" start="0x40001800" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="15" size="1" name="OC4CE" description="OC4CE" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1 value" />
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2 value" />
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM13" start="0x40001C00" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="15" size="1" name="OC4CE" description="OC4CE" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1 value" />
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2 value" />
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM14" start="0x40002000" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="15" size="1" name="OC4CE" description="OC4CE" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1 value" />
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2 value" />
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM15" start="0x40014000" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCPC" description="Capture/compare preloaded control" />
      <BitField start="2" size="1" name="CCUS" description="Capture/compare control update selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
      <BitField start="8" size="1" name="OIS1" description="Output Idle state 1" />
      <BitField start="9" size="1" name="OIS1N" description="Output Idle state 1" />
      <BitField start="10" size="1" name="OIS2" description="Output Idle state 2" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS_2_0" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection - bit 4:3" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="5" size="1" name="COMIE" description="COM interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="7" size="1" name="BIE" description="Break interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="13" size="1" name="COMDE" description="COM DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="5" size="1" name="COMIF" description="COM interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="7" size="1" name="BIF" description="Break interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="5" size="1" name="COMG" description="Capture/Compare control update generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
      <BitField start="7" size="1" name="BG" description="Break generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="1" name="OC2FE" description="Output Compare 2 fast enable" />
      <BitField start="11" size="1" name="OC2PE" description="Output Compare 2 preload enable" />
      <BitField start="12" size="3" name="OC2M" description="Output Compare 2 mode" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="IC1PSC" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PSC" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="2" size="1" name="CC1NE" description="Capture/Compare 1 complementary output enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto-reload value" />
    </Register>
    <Register start="+0x30" size="0" name="RCR" access="Read/Write" description="repetition counter register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REP" description="Repetition counter value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2" description="Capture/Compare 2 value" />
    </Register>
    <Register start="+0x44" size="0" name="BDTR" access="Read/Write" description="break and dead-time register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DTG" description="Dead-time generator setup" />
      <BitField start="8" size="2" name="LOCK" description="Lock configuration" />
      <BitField start="10" size="1" name="OSSI" description="Off-state selection for Idle mode" />
      <BitField start="11" size="1" name="OSSR" description="Off-state selection for Run mode" />
      <BitField start="12" size="1" name="BKE" description="Break enable" />
      <BitField start="13" size="1" name="BKP" description="Break polarity" />
      <BitField start="14" size="1" name="AOE" description="Automatic output enable" />
      <BitField start="15" size="1" name="MOE" description="Main output enable" />
      <BitField start="16" size="4" name="BKF" description="Break filter" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM15 alternate fdfsdm1_breakon register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKINE" description="BRK BKIN input enable" />
      <BitField start="1" size="1" name="BKCMP1E" description="BRK COMP1 enable" />
      <BitField start="2" size="1" name="BKCMP2E" description="BRK COMP2 enable" />
      <BitField start="8" size="1" name="BKDF1BK0E" description="BRK dfsdm1_break[0] enable" />
      <BitField start="9" size="1" name="BKINP" description="BRK BKIN input polarity" />
      <BitField start="10" size="1" name="BKCMP1P" description="BRK COMP1 input polarity" />
      <BitField start="11" size="1" name="BKCMP2P" description="BRK COMP2 input polarity" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM15 input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="selects TI1[0] to TI1[15] input" />
      <BitField start="8" size="4" name="TI2SEL" description="selects TI2[0] to TI2[15] input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM16" start="0x40014400" description="General-purpose-timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCPC" description="Capture/compare preloaded control" />
      <BitField start="2" size="1" name="CCUS" description="Capture/compare control update selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="8" size="1" name="OIS1" description="Output Idle state 1" />
      <BitField start="9" size="1" name="OIS1N" description="Output Idle state 1" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="5" size="1" name="COMIE" description="COM interrupt enable" />
      <BitField start="7" size="1" name="BIE" description="Break interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="13" size="1" name="COMDE" description="COM DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="5" size="1" name="COMIF" description="COM interrupt flag" />
      <BitField start="7" size="1" name="BIF" description="Break interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="5" size="1" name="COMG" description="Capture/Compare control update generation" />
      <BitField start="7" size="1" name="BG" description="Break generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="IC1PSC" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="2" size="1" name="CC1NE" description="Capture/Compare 1 complementary output enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF Copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto-reload value" />
    </Register>
    <Register start="+0x30" size="0" name="RCR" access="Read/Write" description="repetition counter register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REP" description="Repetition counter value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Capture/Compare 1 value" />
    </Register>
    <Register start="+0x44" size="0" name="BDTR" access="Read/Write" description="break and dead-time register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DTG" description="Dead-time generator setup" />
      <BitField start="8" size="2" name="LOCK" description="Lock configuration" />
      <BitField start="10" size="1" name="OSSI" description="Off-state selection for Idle mode" />
      <BitField start="11" size="1" name="OSSR" description="Off-state selection for Run mode" />
      <BitField start="12" size="1" name="BKE" description="Break enable" />
      <BitField start="13" size="1" name="BKP" description="Break polarity" />
      <BitField start="14" size="1" name="AOE" description="Automatic output enable" />
      <BitField start="15" size="1" name="MOE" description="Main output enable" />
      <BitField start="16" size="4" name="BKF" description="Break filter" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="TIM16_AF1" access="Read/Write" description="TIM16 alternate function register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKINE" description="BRK BKIN input enable" />
      <BitField start="1" size="1" name="BKCMP1E" description="BRK COMP1 enable" />
      <BitField start="2" size="1" name="BKCMP2E" description="BRK COMP2 enable" />
      <BitField start="8" size="1" name="BKDFBK1E" description="BRK dfsdm1_break[1] enable" />
      <BitField start="9" size="1" name="BKINP" description="BRK BKIN input polarity" />
      <BitField start="10" size="1" name="BKCMP1P" description="BRK COMP1 input polarity" />
      <BitField start="11" size="1" name="BKCMP2P" description="BRK COMP2 input polarity" />
    </Register>
    <Register start="+0x68" size="0" name="TIM16_TISEL" access="Read/Write" description="TIM16 input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="selects TI1[0] to TI1[15] input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM17" start="0x40014800" description="General-purpose-timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCPC" description="Capture/compare preloaded control" />
      <BitField start="2" size="1" name="CCUS" description="Capture/compare control update selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="8" size="1" name="OIS1" description="Output Idle state 1" />
      <BitField start="9" size="1" name="OIS1N" description="Output Idle state 1" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="5" size="1" name="COMIE" description="COM interrupt enable" />
      <BitField start="7" size="1" name="BIE" description="Break interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="13" size="1" name="COMDE" description="COM DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="5" size="1" name="COMIF" description="COM interrupt flag" />
      <BitField start="7" size="1" name="BIF" description="Break interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="5" size="1" name="COMG" description="Capture/Compare control update generation" />
      <BitField start="7" size="1" name="BG" description="Break generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="IC1PSC" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="2" size="1" name="CC1NE" description="Capture/Compare 1 complementary output enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF Copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto-reload value" />
    </Register>
    <Register start="+0x30" size="0" name="RCR" access="Read/Write" description="repetition counter register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REP" description="Repetition counter value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Capture/Compare 1 value" />
    </Register>
    <Register start="+0x44" size="0" name="BDTR" access="Read/Write" description="break and dead-time register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DTG" description="Dead-time generator setup" />
      <BitField start="8" size="2" name="LOCK" description="Lock configuration" />
      <BitField start="10" size="1" name="OSSI" description="Off-state selection for Idle mode" />
      <BitField start="11" size="1" name="OSSR" description="Off-state selection for Run mode" />
      <BitField start="12" size="1" name="BKE" description="Break enable" />
      <BitField start="13" size="1" name="BKP" description="Break polarity" />
      <BitField start="14" size="1" name="AOE" description="Automatic output enable" />
      <BitField start="15" size="1" name="MOE" description="Main output enable" />
      <BitField start="16" size="4" name="BKF" description="Break filter" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="TIM17_AF1" access="Read/Write" description="TIM17 alternate function register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKINE" description="BRK BKIN input enable" />
      <BitField start="1" size="1" name="BKCMP1E" description="BRK COMP1 enable" />
      <BitField start="2" size="1" name="BKCMP2E" description="BRK COMP2 enable" />
      <BitField start="8" size="1" name="BKDFBK1E" description="BRK dfsdm1_break[1] enable" />
      <BitField start="9" size="1" name="BKINP" description="BRK BKIN input polarity" />
      <BitField start="10" size="1" name="BKCMP1P" description="BRK COMP1 input polarity" />
      <BitField start="11" size="1" name="BKCMP2P" description="BRK COMP2 input polarity" />
    </Register>
    <Register start="+0x68" size="0" name="TIM17_TISEL" access="Read/Write" description="TIM17 input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="selects TI1[0] to TI1[15] input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TT_FDCAN" start="0x4000A000" description="FDCAN1">
    <Register start="+0x0" size="0" name="FDCAN_CREL" access="ReadOnly" description="FDCAN Core Release Register" reset_value="0x32141218" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DAY" description="Timestamp Day" />
      <BitField start="8" size="8" name="MON" description="Timestamp Month" />
      <BitField start="16" size="4" name="YEAR" description="Timestamp Year" />
      <BitField start="20" size="4" name="SUBSTEP" description="Sub-step of Core release" />
      <BitField start="24" size="4" name="STEP" description="Step of Core release" />
      <BitField start="28" size="4" name="REL" description="Core release" />
    </Register>
    <Register start="+0x4" size="0" name="FDCAN_ENDN" access="ReadOnly" description="FDCAN Core Release Register" reset_value="0x87654321" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ETV" description="Endiannes Test Value" />
    </Register>
    <Register start="+0xC" size="0" name="FDCAN_DBTP" access="ReadOnly" description="FDCAN Data Bit Timing and Prescaler Register" reset_value="0x00000A33" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DSJW" description="Synchronization Jump Width" />
      <BitField start="4" size="4" name="DTSEG2" description="Data time segment after sample point" />
      <BitField start="8" size="5" name="DTSEG1" description="Data time segment after sample point" />
      <BitField start="16" size="5" name="DBRP" description="Data BIt Rate Prescaler" />
      <BitField start="23" size="1" name="TDC" description="Transceiver Delay Compensation" />
    </Register>
    <Register start="+0x10" size="0" name="FDCAN_TEST" access="ReadOnly" description="FDCAN Test Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="LBCK" description="Loop Back mode" />
      <BitField start="5" size="2" name="TX" description="Loop Back mode" />
      <BitField start="7" size="1" name="RX" description="Control of Transmit Pin" />
    </Register>
    <Register start="+0x14" size="0" name="FDCAN_RWD" access="ReadOnly" description="FDCAN RAM Watchdog Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WDC" description="Watchdog configuration" />
      <BitField start="8" size="8" name="WDV" description="Watchdog value" />
    </Register>
    <Register start="+0x18" size="0" name="FDCAN_CCCR" access="Read/Write" description="FDCAN CC Control Register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INIT" description="Initialization" />
      <BitField start="1" size="1" name="CCE" description="Configuration Change Enable" />
      <BitField start="2" size="1" name="ASM" description="ASM Restricted Operation Mode" />
      <BitField start="3" size="1" name="CSA" description="Clock Stop Acknowledge" />
      <BitField start="4" size="1" name="CSR" description="Clock Stop Request" />
      <BitField start="5" size="1" name="MON" description="Bus Monitoring Mode" />
      <BitField start="6" size="1" name="DAR" description="Disable Automatic Retransmission" />
      <BitField start="7" size="1" name="TEST" description="Test Mode Enable" />
      <BitField start="8" size="1" name="FDOE" description="FD Operation Enable" />
      <BitField start="9" size="1" name="BSE" description="FDCAN Bit Rate Switching" />
      <BitField start="12" size="1" name="PXHD" description="Protocol Exception Handling Disable" />
      <BitField start="13" size="1" name="EFBI" description="Edge Filtering during Bus Integration" />
      <BitField start="14" size="1" name="TXP" description="TXP" />
      <BitField start="15" size="1" name="NISO" description="Non ISO Operation" />
    </Register>
    <Register start="+0x1C" size="0" name="FDCAN_NBTP" access="Read/Write" description="FDCAN Nominal Bit Timing and Prescaler Register" reset_value="0x00000A33" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TSEG2" description="Nominal Time segment after sample point" />
      <BitField start="8" size="8" name="NTSEG1" description="Nominal Time segment before sample point" />
      <BitField start="16" size="9" name="NBRP" description="Bit Rate Prescaler" />
      <BitField start="25" size="7" name="NSJW" description="NSJW: Nominal (Re)Synchronization Jump Width" />
    </Register>
    <Register start="+0x20" size="0" name="FDCAN_TSCC" access="Read/Write" description="FDCAN Timestamp Counter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TSS" description="Timestamp Select" />
      <BitField start="16" size="4" name="TCP" description="Timestamp Counter Prescaler" />
    </Register>
    <Register start="+0x24" size="0" name="FDCAN_TSCV" access="Read/Write" description="FDCAN Timestamp Counter Value Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSC" description="Timestamp Counter" />
    </Register>
    <Register start="+0x28" size="0" name="FDCAN_TOCC" access="Read/Write" description="FDCAN Timeout Counter Configuration Register" reset_value="0xFFFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ETOC" description="Enable Timeout Counter" />
      <BitField start="1" size="2" name="TOS" description="Timeout Select" />
      <BitField start="16" size="16" name="TOP" description="Timeout Period" />
    </Register>
    <Register start="+0x2C" size="0" name="FDCAN_TOCV" access="Read/Write" description="FDCAN Timeout Counter Value Register" reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TOC" description="Timeout Counter" />
    </Register>
    <Register start="+0x40" size="0" name="FDCAN_ECR" access="Read/Write" description="FDCAN Error Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TEC" description="Transmit Error Counter" />
      <BitField start="8" size="7" name="TREC" description="Receive Error Counter" />
      <BitField start="15" size="1" name="RP" description="Receive Error Passive" />
      <BitField start="16" size="8" name="CEL" description="AN Error Logging" />
    </Register>
    <Register start="+0x44" size="0" name="FDCAN_PSR" access="Read/Write" description="FDCAN Protocol Status Register" reset_value="0x00000707" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LEC" description="Last Error Code" />
      <BitField start="3" size="2" name="ACT" description="Activity" />
      <BitField start="5" size="1" name="EP" description="Error Passive" />
      <BitField start="6" size="1" name="EW" description="Warning Status" />
      <BitField start="7" size="1" name="BO" description="Bus_Off Status" />
      <BitField start="8" size="3" name="DLEC" description="Data Last Error Code" />
      <BitField start="11" size="1" name="RESI" description="ESI flag of last received FDCAN Message" />
      <BitField start="12" size="1" name="RBRS" description="BRS flag of last received FDCAN Message" />
      <BitField start="13" size="1" name="REDL" description="Received FDCAN Message" />
      <BitField start="14" size="1" name="PXE" description="Protocol Exception Event" />
      <BitField start="16" size="7" name="TDCV" description="Transmitter Delay Compensation Value" />
    </Register>
    <Register start="+0x48" size="0" name="FDCAN_TDCR" access="ReadOnly" description="FDCAN Transmitter Delay Compensation Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TDCF" description="Transmitter Delay Compensation Filter Window Length" />
      <BitField start="8" size="7" name="TDCO" description="Transmitter Delay Compensation Offset" />
    </Register>
    <Register start="+0x50" size="0" name="FDCAN_IR" access="ReadOnly" description="FDCAN Interrupt Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0N" description="Rx FIFO 0 New Message" />
      <BitField start="1" size="1" name="RF0W" description="Rx FIFO 0 Full" />
      <BitField start="2" size="1" name="RF0F" description="Rx FIFO 0 Full" />
      <BitField start="3" size="1" name="RF0L" description="Rx FIFO 0 Message Lost" />
      <BitField start="4" size="1" name="RF1N" description="Rx FIFO 1 New Message" />
      <BitField start="5" size="1" name="RF1W" description="Rx FIFO 1 Watermark Reached" />
      <BitField start="6" size="1" name="RF1F" description="Rx FIFO 1 Watermark Reached" />
      <BitField start="7" size="1" name="RF1L" description="Rx FIFO 1 Message Lost" />
      <BitField start="8" size="1" name="HPM" description="High Priority Message" />
      <BitField start="9" size="1" name="TC" description="Transmission Completed" />
      <BitField start="10" size="1" name="TCF" description="Transmission Cancellation Finished" />
      <BitField start="11" size="1" name="TEF" description="Tx FIFO Empty" />
      <BitField start="12" size="1" name="TEFN" description="Tx Event FIFO New Entry" />
      <BitField start="13" size="1" name="TEFW" description="Tx Event FIFO Watermark Reached" />
      <BitField start="14" size="1" name="TEFF" description="Tx Event FIFO Full" />
      <BitField start="15" size="1" name="TEFL" description="Tx Event FIFO Element Lost" />
      <BitField start="16" size="1" name="TSW" description="Timestamp Wraparound" />
      <BitField start="17" size="1" name="MRAF" description="Message RAM Access Failure" />
      <BitField start="18" size="1" name="TOO" description="Timeout Occurred" />
      <BitField start="19" size="1" name="DRX" description="Message stored to Dedicated Rx Buffer" />
      <BitField start="22" size="1" name="ELO" description="Error Logging Overflow" />
      <BitField start="23" size="1" name="EP" description="Error Passive" />
      <BitField start="24" size="1" name="EW" description="Warning Status" />
      <BitField start="25" size="1" name="BO" description="Bus_Off Status" />
      <BitField start="26" size="1" name="WDI" description="Watchdog Interrupt" />
      <BitField start="27" size="1" name="PEA" description="Protocol Error in Arbitration Phase (Nominal Bit Time is used)" />
      <BitField start="28" size="1" name="PED" description="Protocol Error in Data Phase (Data Bit Time is used)" />
      <BitField start="29" size="1" name="ARA" description="Access to Reserved Address" />
    </Register>
    <Register start="+0x54" size="0" name="FDCAN_IE" access="Read/Write" description="FDCAN Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0NE" description="Rx FIFO 0 New Message Enable" />
      <BitField start="1" size="1" name="RF0WE" description="Rx FIFO 0 Full Enable" />
      <BitField start="2" size="1" name="RF0FE" description="Rx FIFO 0 Full Enable" />
      <BitField start="3" size="1" name="RF0LE" description="Rx FIFO 0 Message Lost Enable" />
      <BitField start="4" size="1" name="RF1NE" description="Rx FIFO 1 New Message Enable" />
      <BitField start="5" size="1" name="RF1WE" description="Rx FIFO 1 Watermark Reached Enable" />
      <BitField start="6" size="1" name="RF1FE" description="Rx FIFO 1 Watermark Reached Enable" />
      <BitField start="7" size="1" name="RF1LE" description="Rx FIFO 1 Message Lost Enable" />
      <BitField start="8" size="1" name="HPME" description="High Priority Message Enable" />
      <BitField start="9" size="1" name="TCE" description="Transmission Completed Enable" />
      <BitField start="10" size="1" name="TCFE" description="Transmission Cancellation Finished Enable" />
      <BitField start="11" size="1" name="TEFE" description="Tx FIFO Empty Enable" />
      <BitField start="12" size="1" name="TEFNE" description="Tx Event FIFO New Entry Enable" />
      <BitField start="13" size="1" name="TEFWE" description="Tx Event FIFO Watermark Reached Enable" />
      <BitField start="14" size="1" name="TEFFE" description="Tx Event FIFO Full Enable" />
      <BitField start="15" size="1" name="TEFLE" description="Tx Event FIFO Element Lost Enable" />
      <BitField start="16" size="1" name="TSWE" description="Timestamp Wraparound Enable" />
      <BitField start="17" size="1" name="MRAFE" description="Message RAM Access Failure Enable" />
      <BitField start="18" size="1" name="TOOE" description="Timeout Occurred Enable" />
      <BitField start="19" size="1" name="DRXE" description="Message stored to Dedicated Rx Buffer Enable" />
      <BitField start="20" size="1" name="BECE" description="Bit Error Corrected Interrupt Enable" />
      <BitField start="21" size="1" name="BEUE" description="Bit Error Uncorrected Interrupt Enable" />
      <BitField start="22" size="1" name="ELOE" description="Error Logging Overflow Enable" />
      <BitField start="23" size="1" name="EPE" description="Error Passive Enable" />
      <BitField start="24" size="1" name="EWE" description="Warning Status Enable" />
      <BitField start="25" size="1" name="BOE" description="Bus_Off Status Enable" />
      <BitField start="26" size="1" name="WDIE" description="Watchdog Interrupt Enable" />
      <BitField start="27" size="1" name="PEAE" description="Protocol Error in Arbitration Phase Enable" />
      <BitField start="28" size="1" name="PEDE" description="Protocol Error in Data Phase Enable" />
      <BitField start="29" size="1" name="ARAE" description="Access to Reserved Address Enable" />
    </Register>
    <Register start="+0x58" size="0" name="FDCAN_ILS" access="ReadOnly" description="FDCAN Interrupt Line Select Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0NL" description="Rx FIFO 0 New Message Interrupt Line" />
      <BitField start="1" size="1" name="RF0WL" description="Rx FIFO 0 Watermark Reached Interrupt Line" />
      <BitField start="2" size="1" name="RF0FL" description="Rx FIFO 0 Full Interrupt Line" />
      <BitField start="3" size="1" name="RF0LL" description="Rx FIFO 0 Message Lost Interrupt Line" />
      <BitField start="4" size="1" name="RF1NL" description="Rx FIFO 1 New Message Interrupt Line" />
      <BitField start="5" size="1" name="RF1WL" description="Rx FIFO 1 Watermark Reached Interrupt Line" />
      <BitField start="6" size="1" name="RF1FL" description="Rx FIFO 1 Full Interrupt Line" />
      <BitField start="7" size="1" name="RF1LL" description="Rx FIFO 1 Message Lost Interrupt Line" />
      <BitField start="8" size="1" name="HPML" description="High Priority Message Interrupt Line" />
      <BitField start="9" size="1" name="TCL" description="Transmission Completed Interrupt Line" />
      <BitField start="10" size="1" name="TCFL" description="Transmission Cancellation Finished Interrupt Line" />
      <BitField start="11" size="1" name="TEFL" description="Tx FIFO Empty Interrupt Line" />
      <BitField start="12" size="1" name="TEFNL" description="Tx Event FIFO New Entry Interrupt Line" />
      <BitField start="13" size="1" name="TEFWL" description="Tx Event FIFO Watermark Reached Interrupt Line" />
      <BitField start="14" size="1" name="TEFFL" description="Tx Event FIFO Full Interrupt Line" />
      <BitField start="15" size="1" name="TEFLL" description="Tx Event FIFO Element Lost Interrupt Line" />
      <BitField start="16" size="1" name="TSWL" description="Timestamp Wraparound Interrupt Line" />
      <BitField start="17" size="1" name="MRAFL" description="Message RAM Access Failure Interrupt Line" />
      <BitField start="18" size="1" name="TOOL" description="Timeout Occurred Interrupt Line" />
      <BitField start="19" size="1" name="DRXL" description="Message stored to Dedicated Rx Buffer Interrupt Line" />
      <BitField start="20" size="1" name="BECL" description="Bit Error Corrected Interrupt Line" />
      <BitField start="21" size="1" name="BEUL" description="Bit Error Uncorrected Interrupt Line" />
      <BitField start="22" size="1" name="ELOL" description="Error Logging Overflow Interrupt Line" />
      <BitField start="23" size="1" name="EPL" description="Error Passive Interrupt Line" />
      <BitField start="24" size="1" name="EWL" description="Warning Status Interrupt Line" />
      <BitField start="25" size="1" name="BOL" description="Bus_Off Status" />
      <BitField start="26" size="1" name="WDIL" description="Watchdog Interrupt Line" />
      <BitField start="27" size="1" name="PEAL" description="Protocol Error in Arbitration Phase Line" />
      <BitField start="28" size="1" name="PEDL" description="Protocol Error in Data Phase Line" />
      <BitField start="29" size="1" name="ARAL" description="Access to Reserved Address Line" />
    </Register>
    <Register start="+0x5C" size="0" name="FDCAN_ILE" access="Read/Write" description="FDCAN Interrupt Line Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EINT0" description="Enable Interrupt Line 0" />
      <BitField start="1" size="1" name="EINT1" description="Enable Interrupt Line 1" />
    </Register>
    <Register start="+0x80" size="0" name="FDCAN_GFC" access="Read/Write" description="FDCAN Global Filter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RRFE" description="Reject Remote Frames Extended" />
      <BitField start="1" size="1" name="RRFS" description="Reject Remote Frames Standard" />
      <BitField start="2" size="2" name="ANFE" description="Accept Non-matching Frames Extended" />
      <BitField start="4" size="2" name="ANFS" description="Accept Non-matching Frames Standard" />
    </Register>
    <Register start="+0x84" size="0" name="FDCAN_SIDFC" access="Read/Write" description="FDCAN Standard ID Filter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="FLSSA" description="Filter List Standard Start Address" />
      <BitField start="16" size="8" name="LSS" description="List Size Standard" />
    </Register>
    <Register start="+0x88" size="0" name="FDCAN_XIDFC" access="Read/Write" description="FDCAN Extended ID Filter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="FLESA" description="Filter List Standard Start Address" />
      <BitField start="16" size="8" name="LSE" description="List Size Extended" />
    </Register>
    <Register start="+0x90" size="0" name="FDCAN_XIDAM" access="Read/Write" description="FDCAN Extended ID and Mask Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="29" name="EIDM" description="Extended ID Mask" />
    </Register>
    <Register start="+0x94" size="0" name="FDCAN_HPMS" access="ReadOnly" description="FDCAN High Priority Message Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="BIDX" description="Buffer Index" />
      <BitField start="6" size="2" name="MSI" description="Message Storage Indicator" />
      <BitField start="8" size="7" name="FIDX" description="Filter Index" />
      <BitField start="15" size="1" name="FLST" description="Filter List" />
    </Register>
    <Register start="+0x98" size="0" name="FDCAN_NDAT1" access="ReadOnly" description="FDCAN New Data 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ND0" description="New data" />
      <BitField start="1" size="1" name="ND1" description="New data" />
      <BitField start="2" size="1" name="ND2" description="New data" />
      <BitField start="3" size="1" name="ND3" description="New data" />
      <BitField start="4" size="1" name="ND4" description="New data" />
      <BitField start="5" size="1" name="ND5" description="New data" />
      <BitField start="6" size="1" name="ND6" description="New data" />
      <BitField start="7" size="1" name="ND7" description="New data" />
      <BitField start="8" size="1" name="ND8" description="New data" />
      <BitField start="9" size="1" name="ND9" description="New data" />
      <BitField start="10" size="1" name="ND10" description="New data" />
      <BitField start="11" size="1" name="ND11" description="New data" />
      <BitField start="12" size="1" name="ND12" description="New data" />
      <BitField start="13" size="1" name="ND13" description="New data" />
      <BitField start="14" size="1" name="ND14" description="New data" />
      <BitField start="15" size="1" name="ND15" description="New data" />
      <BitField start="16" size="1" name="ND16" description="New data" />
      <BitField start="17" size="1" name="ND17" description="New data" />
      <BitField start="18" size="1" name="ND18" description="New data" />
      <BitField start="19" size="1" name="ND19" description="New data" />
      <BitField start="20" size="1" name="ND20" description="New data" />
      <BitField start="21" size="1" name="ND21" description="New data" />
      <BitField start="22" size="1" name="ND22" description="New data" />
      <BitField start="23" size="1" name="ND23" description="New data" />
      <BitField start="24" size="1" name="ND24" description="New data" />
      <BitField start="25" size="1" name="ND25" description="New data" />
      <BitField start="26" size="1" name="ND26" description="New data" />
      <BitField start="27" size="1" name="ND27" description="New data" />
      <BitField start="28" size="1" name="ND28" description="New data" />
      <BitField start="29" size="1" name="ND29" description="New data" />
      <BitField start="30" size="1" name="ND30" description="New data" />
      <BitField start="31" size="1" name="ND31" description="New data" />
    </Register>
    <Register start="+0x9C" size="0" name="FDCAN_NDAT2" access="ReadOnly" description="FDCAN New Data 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ND32" description="New data" />
      <BitField start="1" size="1" name="ND33" description="New data" />
      <BitField start="2" size="1" name="ND34" description="New data" />
      <BitField start="3" size="1" name="ND35" description="New data" />
      <BitField start="4" size="1" name="ND36" description="New data" />
      <BitField start="5" size="1" name="ND37" description="New data" />
      <BitField start="6" size="1" name="ND38" description="New data" />
      <BitField start="7" size="1" name="ND39" description="New data" />
      <BitField start="8" size="1" name="ND40" description="New data" />
      <BitField start="9" size="1" name="ND41" description="New data" />
      <BitField start="10" size="1" name="ND42" description="New data" />
      <BitField start="11" size="1" name="ND43" description="New data" />
      <BitField start="12" size="1" name="ND44" description="New data" />
      <BitField start="13" size="1" name="ND45" description="New data" />
      <BitField start="14" size="1" name="ND46" description="New data" />
      <BitField start="15" size="1" name="ND47" description="New data" />
      <BitField start="16" size="1" name="ND48" description="New data" />
      <BitField start="17" size="1" name="ND49" description="New data" />
      <BitField start="18" size="1" name="ND50" description="New data" />
      <BitField start="19" size="1" name="ND51" description="New data" />
      <BitField start="20" size="1" name="ND52" description="New data" />
      <BitField start="21" size="1" name="ND53" description="New data" />
      <BitField start="22" size="1" name="ND54" description="New data" />
      <BitField start="23" size="1" name="ND55" description="New data" />
      <BitField start="24" size="1" name="ND56" description="New data" />
      <BitField start="25" size="1" name="ND57" description="New data" />
      <BitField start="26" size="1" name="ND58" description="New data" />
      <BitField start="27" size="1" name="ND59" description="New data" />
      <BitField start="28" size="1" name="ND60" description="New data" />
      <BitField start="29" size="1" name="ND61" description="New data" />
      <BitField start="30" size="1" name="ND62" description="New data" />
      <BitField start="31" size="1" name="ND63" description="New data" />
    </Register>
    <Register start="+0xA0" size="0" name="FDCAN_RXF0C" access="Read/Write" description="FDCAN Rx FIFO 0 Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="F0SA" description="Rx FIFO 0 Start Address" />
      <BitField start="16" size="8" name="F0S" description="Rx FIFO 0 Size" />
      <BitField start="24" size="8" name="F0WM" description="FIFO 0 Watermark" />
    </Register>
    <Register start="+0xA4" size="0" name="FDCAN_RXF0S" access="Read/Write" description="FDCAN Rx FIFO 0 Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="F0FL" description="Rx FIFO 0 Fill Level" />
      <BitField start="8" size="6" name="F0G" description="Rx FIFO 0 Get Index" />
      <BitField start="16" size="6" name="F0P" description="Rx FIFO 0 Put Index" />
      <BitField start="24" size="1" name="F0F" description="Rx FIFO 0 Full" />
      <BitField start="25" size="1" name="RF0L" description="Rx FIFO 0 Message Lost" />
    </Register>
    <Register start="+0xA8" size="0" name="FDCAN_RXF0A" access="Read/Write" description="CAN Rx FIFO 0 Acknowledge Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="FA01" description="Rx FIFO 0 Acknowledge Index" />
    </Register>
    <Register start="+0xAC" size="0" name="FDCAN_RXBC" access="Read/Write" description="FDCAN Rx Buffer Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="RBSA" description="Rx Buffer Start Address" />
    </Register>
    <Register start="+0xB0" size="0" name="FDCAN_RXF1C" access="Read/Write" description="FDCAN Rx FIFO 1 Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="F1SA" description="Rx FIFO 1 Start Address" />
      <BitField start="16" size="7" name="F1S" description="Rx FIFO 1 Size" />
      <BitField start="24" size="7" name="F1WM" description="Rx FIFO 1 Watermark" />
    </Register>
    <Register start="+0xB4" size="0" name="FDCAN_RXF1S" access="Read/Write" description="FDCAN Rx FIFO 1 Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="F1FL" description="Rx FIFO 1 Fill Level" />
      <BitField start="8" size="7" name="F1GI" description="Rx FIFO 1 Get Index" />
      <BitField start="16" size="7" name="F1PI" description="Rx FIFO 1 Put Index" />
      <BitField start="24" size="1" name="F1F" description="Rx FIFO 1 Full" />
      <BitField start="25" size="1" name="RF1L" description="Rx FIFO 1 Message Lost" />
      <BitField start="30" size="2" name="DMS" description="Debug Message Status" />
    </Register>
    <Register start="+0xB8" size="0" name="FDCAN_RXF1A" access="Read/Write" description="FDCAN Rx FIFO 1 Acknowledge Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="F1AI" description="Rx FIFO 1 Acknowledge Index" />
    </Register>
    <Register start="+0xBC" size="0" name="FDCAN_RXESC" access="Read/Write" description="FDCAN Rx Buffer Element Size Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="F0DS" description="Rx FIFO 1 Data Field Size:" />
      <BitField start="4" size="3" name="F1DS" description="Rx FIFO 0 Data Field Size:" />
      <BitField start="8" size="3" name="RBDS" description="Rx Buffer Data Field Size:" />
    </Register>
    <Register start="+0xC0" size="0" name="FDCAN_TXBC" access="Read/Write" description="FDCAN Tx Buffer Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="TBSA" description="Tx Buffers Start Address" />
      <BitField start="16" size="6" name="NDTB" description="Number of Dedicated Transmit Buffers" />
      <BitField start="24" size="6" name="TFQS" description="Transmit FIFO/Queue Size" />
      <BitField start="30" size="1" name="TFQM" description="Tx FIFO/Queue Mode" />
    </Register>
    <Register start="+0xC4" size="0" name="FDCAN_TXFQS" access="ReadOnly" description="FDCAN Tx FIFO/Queue Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TFFL" description="Tx FIFO Free Level" />
      <BitField start="8" size="5" name="TFGI" description="TFGI" />
      <BitField start="16" size="5" name="TFQPI" description="Tx FIFO/Queue Put Index" />
      <BitField start="21" size="1" name="TFQF" description="Tx FIFO/Queue Full" />
    </Register>
    <Register start="+0xC8" size="0" name="FDCAN_TXESC" access="Read/Write" description="FDCAN Tx Buffer Element Size Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TBDS" description="Tx Buffer Data Field Size:" />
    </Register>
    <Register start="+0xCC" size="0" name="FDCAN_TXBRP" access="ReadOnly" description="FDCAN Tx Buffer Request Pending Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TRP" description="Transmission Request Pending" />
    </Register>
    <Register start="+0xD0" size="0" name="FDCAN_TXBAR" access="Read/Write" description="FDCAN Tx Buffer Add Request Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AR" description="Add Request" />
    </Register>
    <Register start="+0xD4" size="0" name="FDCAN_TXBCR" access="Read/Write" description="FDCAN Tx Buffer Cancellation Request Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CR" description="Cancellation Request" />
    </Register>
    <Register start="+0xD8" size="0" name="FDCAN_TXBTO" access="Read/Write" description="FDCAN Tx Buffer Transmission Occurred Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TO" description="Transmission Occurred." />
    </Register>
    <Register start="+0xDC" size="0" name="FDCAN_TXBCF" access="ReadOnly" description="FDCAN Tx Buffer Cancellation Finished Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CF" description="Cancellation Finished" />
    </Register>
    <Register start="+0xE0" size="0" name="FDCAN_TXBTIE" access="Read/Write" description="FDCAN Tx Buffer Transmission Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TIE" description="Transmission Interrupt Enable" />
    </Register>
    <Register start="+0xE4" size="0" name="FDCAN_TXBCIE" access="Read/Write" description="FDCAN Tx Buffer Cancellation Finished Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CF" description="Cancellation Finished Interrupt Enable" />
    </Register>
    <Register start="+0xF0" size="0" name="FDCAN_TXEFC" access="Read/Write" description="FDCAN Tx Event FIFO Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="EFSA" description="Event FIFO Start Address" />
      <BitField start="16" size="6" name="EFS" description="Event FIFO Size" />
      <BitField start="24" size="6" name="EFWM" description="Event FIFO Watermark" />
    </Register>
    <Register start="+0xF4" size="0" name="FDCAN_TXEFS" access="Read/Write" description="FDCAN Tx Event FIFO Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="EFFL" description="Event FIFO Fill Level" />
      <BitField start="8" size="5" name="EFGI" description="Event FIFO Get Index." />
      <BitField start="24" size="1" name="EFF" description="Event FIFO Full." />
      <BitField start="25" size="1" name="TEFL" description="Tx Event FIFO Element Lost." />
    </Register>
    <Register start="+0xF8" size="0" name="FDCAN_TXEFA" access="Read/Write" description="FDCAN Tx Event FIFO Acknowledge Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="EFAI" description="Event FIFO Acknowledge Index" />
    </Register>
    <Register start="+0x100" size="0" name="FDCAN_TTTMC" access="Read/Write" description="FDCAN TT Trigger Memory Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="TMSA" description="Trigger Memory Start Address" />
      <BitField start="16" size="7" name="TME" description="Trigger Memory Elements" />
    </Register>
    <Register start="+0x104" size="0" name="FDCAN_TTRMC" access="Read/Write" description="FDCAN TT Reference Message Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="29" name="RID" description="Reference Identifier." />
      <BitField start="30" size="1" name="XTD" description="Extended Identifier" />
      <BitField start="31" size="1" name="RMPS" description="Reference Message Payload Select" />
    </Register>
    <Register start="+0x108" size="0" name="FDCAN_TTOCF" access="Read/Write" description="FDCAN TT Operation Configuration Register" reset_value="0x00010000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OM" description="Operation Mode" />
      <BitField start="3" size="1" name="GEN" description="Gap Enable" />
      <BitField start="4" size="1" name="TM" description="Time Master" />
      <BitField start="5" size="3" name="LDSDL" description="LD of Synchronization Deviation Limit" />
      <BitField start="8" size="7" name="IRTO" description="Initial Reference Trigger Offset" />
      <BitField start="15" size="1" name="EECS" description="Enable External Clock Synchronization" />
      <BitField start="16" size="8" name="AWL" description="Application Watchdog Limit" />
      <BitField start="24" size="1" name="EGTF" description="Enable Global Time Filtering" />
      <BitField start="25" size="1" name="ECC" description="Enable Clock Calibration" />
      <BitField start="26" size="1" name="EVTP" description="Event Trigger Polarity" />
    </Register>
    <Register start="+0x10C" size="0" name="FDCAN_TTMLM" access="Read/Write" description="FDCAN TT Matrix Limits Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CCM" description="Cycle Count Max" />
      <BitField start="6" size="2" name="CSS" description="Cycle Start Synchronization" />
      <BitField start="8" size="4" name="TXEW" description="Tx Enable Window" />
      <BitField start="16" size="12" name="ENTT" description="Expected Number of Tx Triggers" />
    </Register>
    <Register start="+0x110" size="0" name="FDCAN_TURCF" access="Read/Write" description="FDCAN TUR Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NCL" description="Numerator Configuration Low." />
      <BitField start="16" size="14" name="DC" description="Denominator Configuration." />
      <BitField start="31" size="1" name="ELT" description="Enable Local Time" />
    </Register>
    <Register start="+0x114" size="0" name="FDCAN_TTOCN" access="Read/Write" description="FDCAN TT Operation Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SGT" description="Set Global time" />
      <BitField start="1" size="1" name="ECS" description="External Clock Synchronization" />
      <BitField start="2" size="1" name="SWP" description="Stop Watch Polarity" />
      <BitField start="3" size="2" name="SWS" description="Stop Watch Source." />
      <BitField start="5" size="1" name="RTIE" description="Register Time Mark Interrupt Pulse Enable" />
      <BitField start="6" size="2" name="TMC" description="Register Time Mark Compare" />
      <BitField start="8" size="1" name="TTIE" description="Trigger Time Mark Interrupt Pulse Enable" />
      <BitField start="9" size="1" name="GCS" description="Gap Control Select" />
      <BitField start="10" size="1" name="FGP" description="Finish Gap." />
      <BitField start="11" size="1" name="TMG" description="Time Mark Gap" />
      <BitField start="12" size="1" name="NIG" description="Next is Gap" />
      <BitField start="13" size="1" name="ESCN" description="External Synchronization Control" />
      <BitField start="15" size="1" name="LCKC" description="TT Operation Control Register Locked" />
    </Register>
    <Register start="+0x118" size="0" name="CAN_TTGTP" access="Read/Write" description="FDCAN TT Global Time Preset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NCL" description="Time Preset" />
      <BitField start="16" size="16" name="CTP" description="Cycle Time Target Phase" />
    </Register>
    <Register start="+0x11C" size="0" name="FDCAN_TTTMK" access="Read/Write" description="FDCAN TT Time Mark Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TM" description="Time Mark" />
      <BitField start="16" size="7" name="TICC" description="Time Mark Cycle Code" />
      <BitField start="31" size="1" name="LCKM" description="TT Time Mark Register Locked" />
    </Register>
    <Register start="+0x120" size="0" name="FDCAN_TTIR" access="Read/Write" description="FDCAN TT Interrupt Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBC" description="Start of Basic Cycle" />
      <BitField start="1" size="1" name="SMC" description="Start of Matrix Cycle" />
      <BitField start="2" size="1" name="CSM" description="Change of Synchronization Mode" />
      <BitField start="3" size="1" name="SOG" description="Start of Gap" />
      <BitField start="4" size="1" name="RTMI" description="Register Time Mark Interrupt." />
      <BitField start="5" size="1" name="TTMI" description="Trigger Time Mark Event Internal" />
      <BitField start="6" size="1" name="SWE" description="Stop Watch Event" />
      <BitField start="7" size="1" name="GTW" description="Global Time Wrap" />
      <BitField start="8" size="1" name="GTD" description="Global Time Discontinuity" />
      <BitField start="9" size="1" name="GTE" description="Global Time Error" />
      <BitField start="10" size="1" name="TXU" description="Tx Count Underflow" />
      <BitField start="11" size="1" name="TXO" description="Tx Count Overflow" />
      <BitField start="12" size="1" name="SE1" description="Scheduling Error 1" />
      <BitField start="13" size="1" name="SE2" description="Scheduling Error 2" />
      <BitField start="14" size="1" name="ELC" description="Error Level Changed." />
      <BitField start="15" size="1" name="IWTG" description="Initialization Watch Trigger" />
      <BitField start="16" size="1" name="WT" description="Watch Trigger" />
      <BitField start="17" size="1" name="AW" description="Application Watchdog" />
      <BitField start="18" size="1" name="CER" description="Configuration Error" />
    </Register>
    <Register start="+0x124" size="0" name="FDCAN_TTIE" access="Read/Write" description="FDCAN TT Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBCE" description="Start of Basic Cycle Interrupt Enable" />
      <BitField start="1" size="1" name="SMCE" description="Start of Matrix Cycle Interrupt Enable" />
      <BitField start="2" size="1" name="CSME" description="Change of Synchronization Mode Interrupt Enable" />
      <BitField start="3" size="1" name="SOGE" description="Start of Gap Interrupt Enable" />
      <BitField start="4" size="1" name="RTMIE" description="Register Time Mark Interrupt Enable" />
      <BitField start="5" size="1" name="TTMIE" description="Trigger Time Mark Event Internal Interrupt Enable" />
      <BitField start="6" size="1" name="SWEE" description="Stop Watch Event Interrupt Enable" />
      <BitField start="7" size="1" name="GTWE" description="Global Time Wrap Interrupt Enable" />
      <BitField start="8" size="1" name="GTDE" description="Global Time Discontinuity Interrupt Enable" />
      <BitField start="9" size="1" name="GTEE" description="Global Time Error Interrupt Enable" />
      <BitField start="10" size="1" name="TXUE" description="Tx Count Underflow Interrupt Enable" />
      <BitField start="11" size="1" name="TXOE" description="Tx Count Overflow Interrupt Enable" />
      <BitField start="12" size="1" name="SE1E" description="Scheduling Error 1 Interrupt Enable" />
      <BitField start="13" size="1" name="SE2E" description="Scheduling Error 2 Interrupt Enable" />
      <BitField start="14" size="1" name="ELCE" description="Change Error Level Interrupt Enable" />
      <BitField start="15" size="1" name="IWTGE" description="Initialization Watch Trigger Interrupt Enable" />
      <BitField start="16" size="1" name="WTE" description="Watch Trigger Interrupt Enable" />
      <BitField start="17" size="1" name="AWE" description="Application Watchdog Interrupt Enable" />
      <BitField start="18" size="1" name="CERE" description="Configuration Error Interrupt Enable" />
    </Register>
    <Register start="+0x128" size="0" name="FDCAN_TTILS" access="Read/Write" description="FDCAN TT Interrupt Line Select Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBCL" description="Start of Basic Cycle Interrupt Line" />
      <BitField start="1" size="1" name="SMCL" description="Start of Matrix Cycle Interrupt Line" />
      <BitField start="2" size="1" name="CSML" description="Change of Synchronization Mode Interrupt Line" />
      <BitField start="3" size="1" name="SOGL" description="Start of Gap Interrupt Line" />
      <BitField start="4" size="1" name="RTMIL" description="Register Time Mark Interrupt Line" />
      <BitField start="5" size="1" name="TTMIL" description="Trigger Time Mark Event Internal Interrupt Line" />
      <BitField start="6" size="1" name="SWEL" description="Stop Watch Event Interrupt Line" />
      <BitField start="7" size="1" name="GTWL" description="Global Time Wrap Interrupt Line" />
      <BitField start="8" size="1" name="GTDL" description="Global Time Discontinuity Interrupt Line" />
      <BitField start="9" size="1" name="GTEL" description="Global Time Error Interrupt Line" />
      <BitField start="10" size="1" name="TXUL" description="Tx Count Underflow Interrupt Line" />
      <BitField start="11" size="1" name="TXOL" description="Tx Count Overflow Interrupt Line" />
      <BitField start="12" size="1" name="SE1L" description="Scheduling Error 1 Interrupt Line" />
      <BitField start="13" size="1" name="SE2L" description="Scheduling Error 2 Interrupt Line" />
      <BitField start="14" size="1" name="ELCL" description="Change Error Level Interrupt Line" />
      <BitField start="15" size="1" name="IWTGL" description="Initialization Watch Trigger Interrupt Line" />
      <BitField start="16" size="1" name="WTL" description="Watch Trigger Interrupt Line" />
      <BitField start="17" size="1" name="AWL" description="Application Watchdog Interrupt Line" />
      <BitField start="18" size="1" name="CERL" description="Configuration Error Interrupt Line" />
    </Register>
    <Register start="+0x12C" size="0" name="FDCAN_TTOST" access="ReadOnly" description="FDCAN TT Operation Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="EL" description="Error Level" />
      <BitField start="2" size="2" name="MS" description="Master State." />
      <BitField start="4" size="2" name="SYS" description="Synchronization State" />
      <BitField start="6" size="1" name="GTP" description="Quality of Global Time Phase" />
      <BitField start="7" size="1" name="QCS" description="Quality of Clock Speed" />
      <BitField start="8" size="8" name="RTO" description="Reference Trigger Offset" />
      <BitField start="22" size="1" name="WGTD" description="Wait for Global Time Discontinuity" />
      <BitField start="23" size="1" name="GFI" description="Gap Finished Indicator." />
      <BitField start="24" size="3" name="TMP" description="Time Master Priority" />
      <BitField start="27" size="1" name="GSI" description="Gap Started Indicator." />
      <BitField start="28" size="1" name="WFE" description="Wait for Event" />
      <BitField start="29" size="1" name="AWE" description="Application Watchdog Event" />
      <BitField start="30" size="1" name="WECS" description="Wait for External Clock Synchronization" />
      <BitField start="31" size="1" name="SPL" description="Schedule Phase Lock" />
    </Register>
    <Register start="+0x130" size="0" name="FDCAN_TURNA" access="ReadOnly" description="FDCAN TUR Numerator Actual Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="NAV" description="Numerator Actual Value" />
    </Register>
    <Register start="+0x134" size="0" name="FDCAN_TTLGT" access="ReadOnly" description="FDCAN TT Local and Global Time Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LT" description="Local Time" />
      <BitField start="16" size="16" name="GT" description="Global Time" />
    </Register>
    <Register start="+0x138" size="0" name="FDCAN_TTCTC" access="ReadOnly" description="FDCAN TT Cycle Time and Count Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CT" description="Cycle Time" />
      <BitField start="16" size="6" name="CC" description="Cycle Count" />
    </Register>
    <Register start="+0x13C" size="0" name="FDCAN_TTCPT" access="ReadOnly" description="FDCAN TT Capture Time Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CT" description="Cycle Count Value" />
      <BitField start="16" size="16" name="SWV" description="Stop Watch Value" />
    </Register>
    <Register start="+0x140" size="0" name="FDCAN_TTCSM" access="ReadOnly" description="FDCAN TT Cycle Sync Mark Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CSM" description="Cycle Sync Mark" />
    </Register>
    <Register start="+0x300" size="0" name="FDCAN_TTTS" access="Read/Write" description="FDCAN TT Trigger Select Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SWTDEL" description="Stop watch trigger input selection" />
      <BitField start="4" size="2" name="EVTSEL" description="Event trigger input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART4" start="0x40004C00" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion time" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion time" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input is ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART5" start="0x40005000" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion time" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion time" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input is ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART7" start="0x40007800" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion time" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion time" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input is ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART8" start="0x40007C00" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion time" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion time" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input is ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USART1" start="0x40011000" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion time" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion time" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input is ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USART2" start="0x40004400" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion time" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion time" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input is ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USART3" start="0x40004800" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion time" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion time" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input is ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USART6" start="0x40011400" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion time" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion time" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input is ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USART9" start="0x40011800" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion time" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion time" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input is ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USART10" start="0x40011C00" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion time" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion time" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input is ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="VREFBUF" start="0x58003C00" description="VREFBUF">
    <Register start="+0x0" size="0" name="VREFBUF_CSR" access="Read/Write" description="VREFBUF control and status register" reset_value="0x00000002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENVR" description="Voltage reference buffer mode enable This bit is used to enable the voltage reference buffer mode." />
      <BitField start="1" size="1" name="HIZ" description="High impedance mode This bit controls the analog switch to connect or not the VREF+ pin. Refer to Table196: VREF buffer modes for the mode descriptions depending on ENVR bit configuration." />
      <BitField start="3" size="1" name="VRR" description="Voltage reference buffer ready" />
      <BitField start="4" size="3" name="VRS" description="Voltage reference scale These bits select the value generated by the voltage reference buffer. Other: Reserved" />
    </Register>
    <Register start="+0x4" size="0" name="VREFBUF_CCR" access="Read/Write" description="VREFBUF calibration control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TRIM" description="Trimming code These bits are automatically initialized after reset with the trimming value stored in the Flash memory during the production test. Writing into these bits allows to tune the internal reference buffer voltage." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="WWDG" start="0x50003000" description="WWDG">
    <Register start="+0x0" size="0" name="WWDG_CR" access="Read/Write" description="Control register" reset_value="0x0000007F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="T" description="7-bit counter (MSB to LSB) These bits contain the value of the watchdog counter. It is decremented every (4096 x 2WDGTB[1:0]) PCLK cycles. A reset is produced when it is decremented from 0x40 to 0x3F (T6 becomes cleared)." />
      <BitField start="7" size="1" name="WDGA" description="Activation bit This bit is set by software and only cleared by hardware after a reset. When WDGA=1, the watchdog can generate a reset." />
    </Register>
    <Register start="+0x4" size="0" name="WWDG_CFR" access="Read/Write" description="Configuration register" reset_value="0x0000007F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="W" description="7-bit window value These bits contain the window value to be compared to the downcounter." />
      <BitField start="11" size="2" name="WDGTB" description="Timer base The time base of the prescaler can be modified as follows:" />
      <BitField start="9" size="1" name="EWI" description="Early wakeup interrupt When set, an interrupt occurs whenever the counter reaches the value 0x40. This interrupt is only cleared by hardware after a reset." />
    </Register>
    <Register start="+0x8" size="0" name="WWDG_SR" access="Read/Write" description="Status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EWIF" description="Early wakeup interrupt flag This bit is set by hardware when the counter has reached the value 0x40. It must be cleared by software by writing 0. A write of 1 has no effect. This bit is also set if the interrupt is not enabled." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC" start="0xE000E100" description="Nested Vectored Interrupt Controller">
    <Register name="NVIC_ISER0" description="Interrupt Set-Enable Register 0" start="0xE000E100">
      <BitField name="WWDG" start="0" size="1" />
      <BitField name="PVD_PVM" start="1" size="1" />
      <BitField name="RTC_TAMP_STAMP_CSS_LSE" start="2" size="1" />
      <BitField name="RTC_WKUP" start="3" size="1" />
      <BitField name="FLASH" start="4" size="1" />
      <BitField name="RCC" start="5" size="1" />
      <BitField name="EXTI0" start="6" size="1" />
      <BitField name="EXTI1" start="7" size="1" />
      <BitField name="EXTI2" start="8" size="1" />
      <BitField name="EXTI3" start="9" size="1" />
      <BitField name="EXTI4" start="10" size="1" />
      <BitField name="DMA_STR0" start="11" size="1" />
      <BitField name="DMA_STR1" start="12" size="1" />
      <BitField name="DMA_STR2" start="13" size="1" />
      <BitField name="DMA_STR3" start="14" size="1" />
      <BitField name="DMA_STR4" start="15" size="1" />
      <BitField name="DMA_STR5" start="16" size="1" />
      <BitField name="DMA_STR6" start="17" size="1" />
      <BitField name="ADC1_2" start="18" size="1" />
      <BitField name="FDCAN1_IT0" start="19" size="1" />
      <BitField name="FDCAN2_IT0" start="20" size="1" />
      <BitField name="FDCAN1_IT1" start="21" size="1" />
      <BitField name="FDCAN2_IT1" start="22" size="1" />
      <BitField name="EXTI9_5" start="23" size="1" />
      <BitField name="TIM1_BRK" start="24" size="1" />
      <BitField name="TIM1_UP" start="25" size="1" />
      <BitField name="TIM1_TRG_COM" start="26" size="1" />
      <BitField name="TIM1_CC" start="27" size="1" />
      <BitField name="TIM2" start="28" size="1" />
      <BitField name="TIM3" start="29" size="1" />
      <BitField name="TIM4" start="30" size="1" />
      <BitField name="I2C1_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER1" description="Interrupt Set-Enable Register 1" start="0xE000E104">
      <BitField name="I2C1_ER" start="0" size="1" />
      <BitField name="I2C2_EV" start="1" size="1" />
      <BitField name="I2C2_ER" start="2" size="1" />
      <BitField name="SPI1" start="3" size="1" />
      <BitField name="SPI2" start="4" size="1" />
      <BitField name="USART1" start="5" size="1" />
      <BitField name="USART2" start="6" size="1" />
      <BitField name="USART3" start="7" size="1" />
      <BitField name="EXTI15_10" start="8" size="1" />
      <BitField name="RTC_ALARM" start="9" size="1" />
      <BitField name="TIM8_BRK_TIM12" start="11" size="1" />
      <BitField name="TIM8_UP_TIM13" start="12" size="1" />
      <BitField name="TIM8_TRG_COM_TIM14" start="13" size="1" />
      <BitField name="TIM8_CC" start="14" size="1" />
      <BitField name="DMA1_STR7" start="15" size="1" />
      <BitField name="FMC" start="16" size="1" />
      <BitField name="SDMMC1" start="17" size="1" />
      <BitField name="TIM5" start="18" size="1" />
      <BitField name="SPI3" start="19" size="1" />
      <BitField name="UART4" start="20" size="1" />
      <BitField name="UART5" start="21" size="1" />
      <BitField name="TIM6_DAC" start="22" size="1" />
      <BitField name="TIM7" start="23" size="1" />
      <BitField name="DMA2_STR0" start="24" size="1" />
      <BitField name="DMA2_STR1" start="25" size="1" />
      <BitField name="DMA2_STR2" start="26" size="1" />
      <BitField name="DMA2_STR3" start="27" size="1" />
      <BitField name="DMA2_STR4" start="28" size="1" />
      <BitField name="ETH" start="29" size="1" />
      <BitField name="ETH_WKUP" start="30" size="1" />
    </Register>
    <Register name="NVIC_ISER2" description="Interrupt Set-Enable Register 2" start="0xE000E108">
      <BitField name="DMA2_STR5" start="4" size="1" />
      <BitField name="DMA2_STR6" start="5" size="1" />
      <BitField name="DMA2_STR7" start="6" size="1" />
      <BitField name="USART6" start="7" size="1" />
      <BitField name="I2C3_EV" start="8" size="1" />
      <BitField name="I2C3_ER" start="9" size="1" />
      <BitField name="OTG_HS_EP1_OUT" start="10" size="1" />
      <BitField name="OTG_HS_EP1_IN" start="11" size="1" />
      <BitField name="OTG_HS_WKUP" start="12" size="1" />
      <BitField name="OTG_HS" start="13" size="1" />
      <BitField name="DCMI_PSSI" start="14" size="1" />
      <BitField name="CRYP" start="15" size="1" />
      <BitField name="HASH_RNG" start="16" size="1" />
      <BitField name="FPU" start="17" size="1" />
      <BitField name="UART7" start="18" size="1" />
      <BitField name="UART8" start="19" size="1" />
      <BitField name="SPI4" start="20" size="1" />
      <BitField name="SPI5" start="21" size="1" />
      <BitField name="SPI6" start="22" size="1" />
      <BitField name="LTDC" start="24" size="1" />
      <BitField name="LTDC_ER" start="25" size="1" />
      <BitField name="DMA2D" start="26" size="1" />
      <BitField name="SAI2" start="27" size="1" />
      <BitField name="QUADSPI" start="28" size="1" />
      <BitField name="LPTIM1" start="29" size="1" />
      <BitField name="CEC" start="30" size="1" />
      <BitField name="I2C4_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER3" description="Interrupt Set-Enable Register 3" start="0xE000E10C">
      <BitField name="I2C4_ER" start="0" size="1" />
      <BitField name="DMAMUX1_OV" start="6" size="1" />
      <BitField name="DFSDM1_FLT0" start="14" size="1" />
      <BitField name="DFSDM1_FLT1" start="15" size="1" />
      <BitField name="DFSDM1_FLT2" start="16" size="1" />
      <BitField name="DFSDM1_FLT3" start="17" size="1" />
      <BitField name="SWPMI1" start="19" size="1" />
      <BitField name="TIM15" start="20" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="MDIOS_WKUP" start="23" size="1" />
      <BitField name="MDIOS" start="24" size="1" />
      <BitField name="JPEG" start="25" size="1" />
      <BitField name="MDMA" start="26" size="1" />
      <BitField name="SDMMC" start="28" size="1" />
      <BitField name="HSEM0" start="29" size="1" />
    </Register>
    <Register name="NVIC_ISER4" description="Interrupt Set-Enable Register 4" start="0xE000E110">
      <BitField name="DMAMUX2_OVR" start="0" size="1" />
      <BitField name="BDMA_CH1" start="1" size="1" />
      <BitField name="BDMA_CH2" start="2" size="1" />
      <BitField name="BDMA_CH3" start="3" size="1" />
      <BitField name="BDMA_CH4" start="4" size="1" />
      <BitField name="BDMA_CH5" start="5" size="1" />
      <BitField name="BDMA_CH6" start="6" size="1" />
      <BitField name="BDMA_CH7" start="7" size="1" />
      <BitField name="BDMA_CH8" start="8" size="1" />
      <BitField name="COMP" start="9" size="1" />
      <BitField name="LPTIM2" start="10" size="1" />
      <BitField name="LPTIM3" start="11" size="1" />
      <BitField name="LPUART" start="14" size="1" />
      <BitField name="WWDG1_RST" start="15" size="1" />
      <BitField name="CRS" start="16" size="1" />
      <BitField name="WKUP" start="21" size="1" />
      <BitField name="OCTOSPI2" start="22" size="1" />
      <BitField name="OTFDEC1" start="23" size="1" />
      <BitField name="OTFDEC2" start="24" size="1" />
      <BitField name="BDMA1" start="26" size="1" />
    </Register>
    <Register name="NVIC_ICER0" description="Interrupt Clear-Enable Register 0" start="0xE000E180">
      <BitField name="WWDG" start="0" size="1" />
      <BitField name="PVD_PVM" start="1" size="1" />
      <BitField name="RTC_TAMP_STAMP_CSS_LSE" start="2" size="1" />
      <BitField name="RTC_WKUP" start="3" size="1" />
      <BitField name="FLASH" start="4" size="1" />
      <BitField name="RCC" start="5" size="1" />
      <BitField name="EXTI0" start="6" size="1" />
      <BitField name="EXTI1" start="7" size="1" />
      <BitField name="EXTI2" start="8" size="1" />
      <BitField name="EXTI3" start="9" size="1" />
      <BitField name="EXTI4" start="10" size="1" />
      <BitField name="DMA_STR0" start="11" size="1" />
      <BitField name="DMA_STR1" start="12" size="1" />
      <BitField name="DMA_STR2" start="13" size="1" />
      <BitField name="DMA_STR3" start="14" size="1" />
      <BitField name="DMA_STR4" start="15" size="1" />
      <BitField name="DMA_STR5" start="16" size="1" />
      <BitField name="DMA_STR6" start="17" size="1" />
      <BitField name="ADC1_2" start="18" size="1" />
      <BitField name="FDCAN1_IT0" start="19" size="1" />
      <BitField name="FDCAN2_IT0" start="20" size="1" />
      <BitField name="FDCAN1_IT1" start="21" size="1" />
      <BitField name="FDCAN2_IT1" start="22" size="1" />
      <BitField name="EXTI9_5" start="23" size="1" />
      <BitField name="TIM1_BRK" start="24" size="1" />
      <BitField name="TIM1_UP" start="25" size="1" />
      <BitField name="TIM1_TRG_COM" start="26" size="1" />
      <BitField name="TIM1_CC" start="27" size="1" />
      <BitField name="TIM2" start="28" size="1" />
      <BitField name="TIM3" start="29" size="1" />
      <BitField name="TIM4" start="30" size="1" />
      <BitField name="I2C1_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER1" description="Interrupt Clear-Enable Register 1" start="0xE000E184">
      <BitField name="I2C1_ER" start="0" size="1" />
      <BitField name="I2C2_EV" start="1" size="1" />
      <BitField name="I2C2_ER" start="2" size="1" />
      <BitField name="SPI1" start="3" size="1" />
      <BitField name="SPI2" start="4" size="1" />
      <BitField name="USART1" start="5" size="1" />
      <BitField name="USART2" start="6" size="1" />
      <BitField name="USART3" start="7" size="1" />
      <BitField name="EXTI15_10" start="8" size="1" />
      <BitField name="RTC_ALARM" start="9" size="1" />
      <BitField name="TIM8_BRK_TIM12" start="11" size="1" />
      <BitField name="TIM8_UP_TIM13" start="12" size="1" />
      <BitField name="TIM8_TRG_COM_TIM14" start="13" size="1" />
      <BitField name="TIM8_CC" start="14" size="1" />
      <BitField name="DMA1_STR7" start="15" size="1" />
      <BitField name="FMC" start="16" size="1" />
      <BitField name="SDMMC1" start="17" size="1" />
      <BitField name="TIM5" start="18" size="1" />
      <BitField name="SPI3" start="19" size="1" />
      <BitField name="UART4" start="20" size="1" />
      <BitField name="UART5" start="21" size="1" />
      <BitField name="TIM6_DAC" start="22" size="1" />
      <BitField name="TIM7" start="23" size="1" />
      <BitField name="DMA2_STR0" start="24" size="1" />
      <BitField name="DMA2_STR1" start="25" size="1" />
      <BitField name="DMA2_STR2" start="26" size="1" />
      <BitField name="DMA2_STR3" start="27" size="1" />
      <BitField name="DMA2_STR4" start="28" size="1" />
      <BitField name="ETH" start="29" size="1" />
      <BitField name="ETH_WKUP" start="30" size="1" />
    </Register>
    <Register name="NVIC_ICER2" description="Interrupt Clear-Enable Register 2" start="0xE000E188">
      <BitField name="DMA2_STR5" start="4" size="1" />
      <BitField name="DMA2_STR6" start="5" size="1" />
      <BitField name="DMA2_STR7" start="6" size="1" />
      <BitField name="USART6" start="7" size="1" />
      <BitField name="I2C3_EV" start="8" size="1" />
      <BitField name="I2C3_ER" start="9" size="1" />
      <BitField name="OTG_HS_EP1_OUT" start="10" size="1" />
      <BitField name="OTG_HS_EP1_IN" start="11" size="1" />
      <BitField name="OTG_HS_WKUP" start="12" size="1" />
      <BitField name="OTG_HS" start="13" size="1" />
      <BitField name="DCMI_PSSI" start="14" size="1" />
      <BitField name="CRYP" start="15" size="1" />
      <BitField name="HASH_RNG" start="16" size="1" />
      <BitField name="FPU" start="17" size="1" />
      <BitField name="UART7" start="18" size="1" />
      <BitField name="UART8" start="19" size="1" />
      <BitField name="SPI4" start="20" size="1" />
      <BitField name="SPI5" start="21" size="1" />
      <BitField name="SPI6" start="22" size="1" />
      <BitField name="LTDC" start="24" size="1" />
      <BitField name="LTDC_ER" start="25" size="1" />
      <BitField name="DMA2D" start="26" size="1" />
      <BitField name="SAI2" start="27" size="1" />
      <BitField name="QUADSPI" start="28" size="1" />
      <BitField name="LPTIM1" start="29" size="1" />
      <BitField name="CEC" start="30" size="1" />
      <BitField name="I2C4_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER3" description="Interrupt Clear-Enable Register 3" start="0xE000E18C">
      <BitField name="I2C4_ER" start="0" size="1" />
      <BitField name="DMAMUX1_OV" start="6" size="1" />
      <BitField name="DFSDM1_FLT0" start="14" size="1" />
      <BitField name="DFSDM1_FLT1" start="15" size="1" />
      <BitField name="DFSDM1_FLT2" start="16" size="1" />
      <BitField name="DFSDM1_FLT3" start="17" size="1" />
      <BitField name="SWPMI1" start="19" size="1" />
      <BitField name="TIM15" start="20" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="MDIOS_WKUP" start="23" size="1" />
      <BitField name="MDIOS" start="24" size="1" />
      <BitField name="JPEG" start="25" size="1" />
      <BitField name="MDMA" start="26" size="1" />
      <BitField name="SDMMC" start="28" size="1" />
      <BitField name="HSEM0" start="29" size="1" />
    </Register>
    <Register name="NVIC_ICER4" description="Interrupt Clear-Enable Register 4" start="0xE000E190">
      <BitField name="DMAMUX2_OVR" start="0" size="1" />
      <BitField name="BDMA_CH1" start="1" size="1" />
      <BitField name="BDMA_CH2" start="2" size="1" />
      <BitField name="BDMA_CH3" start="3" size="1" />
      <BitField name="BDMA_CH4" start="4" size="1" />
      <BitField name="BDMA_CH5" start="5" size="1" />
      <BitField name="BDMA_CH6" start="6" size="1" />
      <BitField name="BDMA_CH7" start="7" size="1" />
      <BitField name="BDMA_CH8" start="8" size="1" />
      <BitField name="COMP" start="9" size="1" />
      <BitField name="LPTIM2" start="10" size="1" />
      <BitField name="LPTIM3" start="11" size="1" />
      <BitField name="LPUART" start="14" size="1" />
      <BitField name="WWDG1_RST" start="15" size="1" />
      <BitField name="CRS" start="16" size="1" />
      <BitField name="WKUP" start="21" size="1" />
      <BitField name="OCTOSPI2" start="22" size="1" />
      <BitField name="OTFDEC1" start="23" size="1" />
      <BitField name="OTFDEC2" start="24" size="1" />
      <BitField name="BDMA1" start="26" size="1" />
    </Register>
    <Register name="NVIC_ISPR0" description="Interrupt Set-Pending Register 0" start="0xE000E200">
      <BitField name="WWDG" start="0" size="1" />
      <BitField name="PVD_PVM" start="1" size="1" />
      <BitField name="RTC_TAMP_STAMP_CSS_LSE" start="2" size="1" />
      <BitField name="RTC_WKUP" start="3" size="1" />
      <BitField name="FLASH" start="4" size="1" />
      <BitField name="RCC" start="5" size="1" />
      <BitField name="EXTI0" start="6" size="1" />
      <BitField name="EXTI1" start="7" size="1" />
      <BitField name="EXTI2" start="8" size="1" />
      <BitField name="EXTI3" start="9" size="1" />
      <BitField name="EXTI4" start="10" size="1" />
      <BitField name="DMA_STR0" start="11" size="1" />
      <BitField name="DMA_STR1" start="12" size="1" />
      <BitField name="DMA_STR2" start="13" size="1" />
      <BitField name="DMA_STR3" start="14" size="1" />
      <BitField name="DMA_STR4" start="15" size="1" />
      <BitField name="DMA_STR5" start="16" size="1" />
      <BitField name="DMA_STR6" start="17" size="1" />
      <BitField name="ADC1_2" start="18" size="1" />
      <BitField name="FDCAN1_IT0" start="19" size="1" />
      <BitField name="FDCAN2_IT0" start="20" size="1" />
      <BitField name="FDCAN1_IT1" start="21" size="1" />
      <BitField name="FDCAN2_IT1" start="22" size="1" />
      <BitField name="EXTI9_5" start="23" size="1" />
      <BitField name="TIM1_BRK" start="24" size="1" />
      <BitField name="TIM1_UP" start="25" size="1" />
      <BitField name="TIM1_TRG_COM" start="26" size="1" />
      <BitField name="TIM1_CC" start="27" size="1" />
      <BitField name="TIM2" start="28" size="1" />
      <BitField name="TIM3" start="29" size="1" />
      <BitField name="TIM4" start="30" size="1" />
      <BitField name="I2C1_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR1" description="Interrupt Set-Pending Register 1" start="0xE000E204">
      <BitField name="I2C1_ER" start="0" size="1" />
      <BitField name="I2C2_EV" start="1" size="1" />
      <BitField name="I2C2_ER" start="2" size="1" />
      <BitField name="SPI1" start="3" size="1" />
      <BitField name="SPI2" start="4" size="1" />
      <BitField name="USART1" start="5" size="1" />
      <BitField name="USART2" start="6" size="1" />
      <BitField name="USART3" start="7" size="1" />
      <BitField name="EXTI15_10" start="8" size="1" />
      <BitField name="RTC_ALARM" start="9" size="1" />
      <BitField name="TIM8_BRK_TIM12" start="11" size="1" />
      <BitField name="TIM8_UP_TIM13" start="12" size="1" />
      <BitField name="TIM8_TRG_COM_TIM14" start="13" size="1" />
      <BitField name="TIM8_CC" start="14" size="1" />
      <BitField name="DMA1_STR7" start="15" size="1" />
      <BitField name="FMC" start="16" size="1" />
      <BitField name="SDMMC1" start="17" size="1" />
      <BitField name="TIM5" start="18" size="1" />
      <BitField name="SPI3" start="19" size="1" />
      <BitField name="UART4" start="20" size="1" />
      <BitField name="UART5" start="21" size="1" />
      <BitField name="TIM6_DAC" start="22" size="1" />
      <BitField name="TIM7" start="23" size="1" />
      <BitField name="DMA2_STR0" start="24" size="1" />
      <BitField name="DMA2_STR1" start="25" size="1" />
      <BitField name="DMA2_STR2" start="26" size="1" />
      <BitField name="DMA2_STR3" start="27" size="1" />
      <BitField name="DMA2_STR4" start="28" size="1" />
      <BitField name="ETH" start="29" size="1" />
      <BitField name="ETH_WKUP" start="30" size="1" />
    </Register>
    <Register name="NVIC_ISPR2" description="Interrupt Set-Pending Register 2" start="0xE000E208">
      <BitField name="DMA2_STR5" start="4" size="1" />
      <BitField name="DMA2_STR6" start="5" size="1" />
      <BitField name="DMA2_STR7" start="6" size="1" />
      <BitField name="USART6" start="7" size="1" />
      <BitField name="I2C3_EV" start="8" size="1" />
      <BitField name="I2C3_ER" start="9" size="1" />
      <BitField name="OTG_HS_EP1_OUT" start="10" size="1" />
      <BitField name="OTG_HS_EP1_IN" start="11" size="1" />
      <BitField name="OTG_HS_WKUP" start="12" size="1" />
      <BitField name="OTG_HS" start="13" size="1" />
      <BitField name="DCMI_PSSI" start="14" size="1" />
      <BitField name="CRYP" start="15" size="1" />
      <BitField name="HASH_RNG" start="16" size="1" />
      <BitField name="FPU" start="17" size="1" />
      <BitField name="UART7" start="18" size="1" />
      <BitField name="UART8" start="19" size="1" />
      <BitField name="SPI4" start="20" size="1" />
      <BitField name="SPI5" start="21" size="1" />
      <BitField name="SPI6" start="22" size="1" />
      <BitField name="LTDC" start="24" size="1" />
      <BitField name="LTDC_ER" start="25" size="1" />
      <BitField name="DMA2D" start="26" size="1" />
      <BitField name="SAI2" start="27" size="1" />
      <BitField name="QUADSPI" start="28" size="1" />
      <BitField name="LPTIM1" start="29" size="1" />
      <BitField name="CEC" start="30" size="1" />
      <BitField name="I2C4_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR3" description="Interrupt Set-Pending Register 3" start="0xE000E20C">
      <BitField name="I2C4_ER" start="0" size="1" />
      <BitField name="DMAMUX1_OV" start="6" size="1" />
      <BitField name="DFSDM1_FLT0" start="14" size="1" />
      <BitField name="DFSDM1_FLT1" start="15" size="1" />
      <BitField name="DFSDM1_FLT2" start="16" size="1" />
      <BitField name="DFSDM1_FLT3" start="17" size="1" />
      <BitField name="SWPMI1" start="19" size="1" />
      <BitField name="TIM15" start="20" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="MDIOS_WKUP" start="23" size="1" />
      <BitField name="MDIOS" start="24" size="1" />
      <BitField name="JPEG" start="25" size="1" />
      <BitField name="MDMA" start="26" size="1" />
      <BitField name="SDMMC" start="28" size="1" />
      <BitField name="HSEM0" start="29" size="1" />
    </Register>
    <Register name="NVIC_ISPR4" description="Interrupt Set-Pending Register 4" start="0xE000E210">
      <BitField name="DMAMUX2_OVR" start="0" size="1" />
      <BitField name="BDMA_CH1" start="1" size="1" />
      <BitField name="BDMA_CH2" start="2" size="1" />
      <BitField name="BDMA_CH3" start="3" size="1" />
      <BitField name="BDMA_CH4" start="4" size="1" />
      <BitField name="BDMA_CH5" start="5" size="1" />
      <BitField name="BDMA_CH6" start="6" size="1" />
      <BitField name="BDMA_CH7" start="7" size="1" />
      <BitField name="BDMA_CH8" start="8" size="1" />
      <BitField name="COMP" start="9" size="1" />
      <BitField name="LPTIM2" start="10" size="1" />
      <BitField name="LPTIM3" start="11" size="1" />
      <BitField name="LPUART" start="14" size="1" />
      <BitField name="WWDG1_RST" start="15" size="1" />
      <BitField name="CRS" start="16" size="1" />
      <BitField name="WKUP" start="21" size="1" />
      <BitField name="OCTOSPI2" start="22" size="1" />
      <BitField name="OTFDEC1" start="23" size="1" />
      <BitField name="OTFDEC2" start="24" size="1" />
      <BitField name="BDMA1" start="26" size="1" />
    </Register>
    <Register name="NVIC_ICPR0" description="Interrupt Clear-Pending Register 0" start="0xE000E280">
      <BitField name="WWDG" start="0" size="1" />
      <BitField name="PVD_PVM" start="1" size="1" />
      <BitField name="RTC_TAMP_STAMP_CSS_LSE" start="2" size="1" />
      <BitField name="RTC_WKUP" start="3" size="1" />
      <BitField name="FLASH" start="4" size="1" />
      <BitField name="RCC" start="5" size="1" />
      <BitField name="EXTI0" start="6" size="1" />
      <BitField name="EXTI1" start="7" size="1" />
      <BitField name="EXTI2" start="8" size="1" />
      <BitField name="EXTI3" start="9" size="1" />
      <BitField name="EXTI4" start="10" size="1" />
      <BitField name="DMA_STR0" start="11" size="1" />
      <BitField name="DMA_STR1" start="12" size="1" />
      <BitField name="DMA_STR2" start="13" size="1" />
      <BitField name="DMA_STR3" start="14" size="1" />
      <BitField name="DMA_STR4" start="15" size="1" />
      <BitField name="DMA_STR5" start="16" size="1" />
      <BitField name="DMA_STR6" start="17" size="1" />
      <BitField name="ADC1_2" start="18" size="1" />
      <BitField name="FDCAN1_IT0" start="19" size="1" />
      <BitField name="FDCAN2_IT0" start="20" size="1" />
      <BitField name="FDCAN1_IT1" start="21" size="1" />
      <BitField name="FDCAN2_IT1" start="22" size="1" />
      <BitField name="EXTI9_5" start="23" size="1" />
      <BitField name="TIM1_BRK" start="24" size="1" />
      <BitField name="TIM1_UP" start="25" size="1" />
      <BitField name="TIM1_TRG_COM" start="26" size="1" />
      <BitField name="TIM1_CC" start="27" size="1" />
      <BitField name="TIM2" start="28" size="1" />
      <BitField name="TIM3" start="29" size="1" />
      <BitField name="TIM4" start="30" size="1" />
      <BitField name="I2C1_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR1" description="Interrupt Clear-Pending Register 1" start="0xE000E284">
      <BitField name="I2C1_ER" start="0" size="1" />
      <BitField name="I2C2_EV" start="1" size="1" />
      <BitField name="I2C2_ER" start="2" size="1" />
      <BitField name="SPI1" start="3" size="1" />
      <BitField name="SPI2" start="4" size="1" />
      <BitField name="USART1" start="5" size="1" />
      <BitField name="USART2" start="6" size="1" />
      <BitField name="USART3" start="7" size="1" />
      <BitField name="EXTI15_10" start="8" size="1" />
      <BitField name="RTC_ALARM" start="9" size="1" />
      <BitField name="TIM8_BRK_TIM12" start="11" size="1" />
      <BitField name="TIM8_UP_TIM13" start="12" size="1" />
      <BitField name="TIM8_TRG_COM_TIM14" start="13" size="1" />
      <BitField name="TIM8_CC" start="14" size="1" />
      <BitField name="DMA1_STR7" start="15" size="1" />
      <BitField name="FMC" start="16" size="1" />
      <BitField name="SDMMC1" start="17" size="1" />
      <BitField name="TIM5" start="18" size="1" />
      <BitField name="SPI3" start="19" size="1" />
      <BitField name="UART4" start="20" size="1" />
      <BitField name="UART5" start="21" size="1" />
      <BitField name="TIM6_DAC" start="22" size="1" />
      <BitField name="TIM7" start="23" size="1" />
      <BitField name="DMA2_STR0" start="24" size="1" />
      <BitField name="DMA2_STR1" start="25" size="1" />
      <BitField name="DMA2_STR2" start="26" size="1" />
      <BitField name="DMA2_STR3" start="27" size="1" />
      <BitField name="DMA2_STR4" start="28" size="1" />
      <BitField name="ETH" start="29" size="1" />
      <BitField name="ETH_WKUP" start="30" size="1" />
    </Register>
    <Register name="NVIC_ICPR2" description="Interrupt Clear-Pending Register 2" start="0xE000E288">
      <BitField name="DMA2_STR5" start="4" size="1" />
      <BitField name="DMA2_STR6" start="5" size="1" />
      <BitField name="DMA2_STR7" start="6" size="1" />
      <BitField name="USART6" start="7" size="1" />
      <BitField name="I2C3_EV" start="8" size="1" />
      <BitField name="I2C3_ER" start="9" size="1" />
      <BitField name="OTG_HS_EP1_OUT" start="10" size="1" />
      <BitField name="OTG_HS_EP1_IN" start="11" size="1" />
      <BitField name="OTG_HS_WKUP" start="12" size="1" />
      <BitField name="OTG_HS" start="13" size="1" />
      <BitField name="DCMI_PSSI" start="14" size="1" />
      <BitField name="CRYP" start="15" size="1" />
      <BitField name="HASH_RNG" start="16" size="1" />
      <BitField name="FPU" start="17" size="1" />
      <BitField name="UART7" start="18" size="1" />
      <BitField name="UART8" start="19" size="1" />
      <BitField name="SPI4" start="20" size="1" />
      <BitField name="SPI5" start="21" size="1" />
      <BitField name="SPI6" start="22" size="1" />
      <BitField name="LTDC" start="24" size="1" />
      <BitField name="LTDC_ER" start="25" size="1" />
      <BitField name="DMA2D" start="26" size="1" />
      <BitField name="SAI2" start="27" size="1" />
      <BitField name="QUADSPI" start="28" size="1" />
      <BitField name="LPTIM1" start="29" size="1" />
      <BitField name="CEC" start="30" size="1" />
      <BitField name="I2C4_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR3" description="Interrupt Clear-Pending Register 3" start="0xE000E28C">
      <BitField name="I2C4_ER" start="0" size="1" />
      <BitField name="DMAMUX1_OV" start="6" size="1" />
      <BitField name="DFSDM1_FLT0" start="14" size="1" />
      <BitField name="DFSDM1_FLT1" start="15" size="1" />
      <BitField name="DFSDM1_FLT2" start="16" size="1" />
      <BitField name="DFSDM1_FLT3" start="17" size="1" />
      <BitField name="SWPMI1" start="19" size="1" />
      <BitField name="TIM15" start="20" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="MDIOS_WKUP" start="23" size="1" />
      <BitField name="MDIOS" start="24" size="1" />
      <BitField name="JPEG" start="25" size="1" />
      <BitField name="MDMA" start="26" size="1" />
      <BitField name="SDMMC" start="28" size="1" />
      <BitField name="HSEM0" start="29" size="1" />
    </Register>
    <Register name="NVIC_ICPR4" description="Interrupt Clear-Pending Register 4" start="0xE000E290">
      <BitField name="DMAMUX2_OVR" start="0" size="1" />
      <BitField name="BDMA_CH1" start="1" size="1" />
      <BitField name="BDMA_CH2" start="2" size="1" />
      <BitField name="BDMA_CH3" start="3" size="1" />
      <BitField name="BDMA_CH4" start="4" size="1" />
      <BitField name="BDMA_CH5" start="5" size="1" />
      <BitField name="BDMA_CH6" start="6" size="1" />
      <BitField name="BDMA_CH7" start="7" size="1" />
      <BitField name="BDMA_CH8" start="8" size="1" />
      <BitField name="COMP" start="9" size="1" />
      <BitField name="LPTIM2" start="10" size="1" />
      <BitField name="LPTIM3" start="11" size="1" />
      <BitField name="LPUART" start="14" size="1" />
      <BitField name="WWDG1_RST" start="15" size="1" />
      <BitField name="CRS" start="16" size="1" />
      <BitField name="WKUP" start="21" size="1" />
      <BitField name="OCTOSPI2" start="22" size="1" />
      <BitField name="OTFDEC1" start="23" size="1" />
      <BitField name="OTFDEC2" start="24" size="1" />
      <BitField name="BDMA1" start="26" size="1" />
    </Register>
    <Register name="NVIC_IABR0" description="Interrupt Active Bit Register 0" start="0xE000E300" access="ReadOnly">
      <BitField name="WWDG" start="0" size="1" />
      <BitField name="PVD_PVM" start="1" size="1" />
      <BitField name="RTC_TAMP_STAMP_CSS_LSE" start="2" size="1" />
      <BitField name="RTC_WKUP" start="3" size="1" />
      <BitField name="FLASH" start="4" size="1" />
      <BitField name="RCC" start="5" size="1" />
      <BitField name="EXTI0" start="6" size="1" />
      <BitField name="EXTI1" start="7" size="1" />
      <BitField name="EXTI2" start="8" size="1" />
      <BitField name="EXTI3" start="9" size="1" />
      <BitField name="EXTI4" start="10" size="1" />
      <BitField name="DMA_STR0" start="11" size="1" />
      <BitField name="DMA_STR1" start="12" size="1" />
      <BitField name="DMA_STR2" start="13" size="1" />
      <BitField name="DMA_STR3" start="14" size="1" />
      <BitField name="DMA_STR4" start="15" size="1" />
      <BitField name="DMA_STR5" start="16" size="1" />
      <BitField name="DMA_STR6" start="17" size="1" />
      <BitField name="ADC1_2" start="18" size="1" />
      <BitField name="FDCAN1_IT0" start="19" size="1" />
      <BitField name="FDCAN2_IT0" start="20" size="1" />
      <BitField name="FDCAN1_IT1" start="21" size="1" />
      <BitField name="FDCAN2_IT1" start="22" size="1" />
      <BitField name="EXTI9_5" start="23" size="1" />
      <BitField name="TIM1_BRK" start="24" size="1" />
      <BitField name="TIM1_UP" start="25" size="1" />
      <BitField name="TIM1_TRG_COM" start="26" size="1" />
      <BitField name="TIM1_CC" start="27" size="1" />
      <BitField name="TIM2" start="28" size="1" />
      <BitField name="TIM3" start="29" size="1" />
      <BitField name="TIM4" start="30" size="1" />
      <BitField name="I2C1_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR1" description="Interrupt Active Bit Register 1" start="0xE000E304" access="ReadOnly">
      <BitField name="I2C1_ER" start="0" size="1" />
      <BitField name="I2C2_EV" start="1" size="1" />
      <BitField name="I2C2_ER" start="2" size="1" />
      <BitField name="SPI1" start="3" size="1" />
      <BitField name="SPI2" start="4" size="1" />
      <BitField name="USART1" start="5" size="1" />
      <BitField name="USART2" start="6" size="1" />
      <BitField name="USART3" start="7" size="1" />
      <BitField name="EXTI15_10" start="8" size="1" />
      <BitField name="RTC_ALARM" start="9" size="1" />
      <BitField name="TIM8_BRK_TIM12" start="11" size="1" />
      <BitField name="TIM8_UP_TIM13" start="12" size="1" />
      <BitField name="TIM8_TRG_COM_TIM14" start="13" size="1" />
      <BitField name="TIM8_CC" start="14" size="1" />
      <BitField name="DMA1_STR7" start="15" size="1" />
      <BitField name="FMC" start="16" size="1" />
      <BitField name="SDMMC1" start="17" size="1" />
      <BitField name="TIM5" start="18" size="1" />
      <BitField name="SPI3" start="19" size="1" />
      <BitField name="UART4" start="20" size="1" />
      <BitField name="UART5" start="21" size="1" />
      <BitField name="TIM6_DAC" start="22" size="1" />
      <BitField name="TIM7" start="23" size="1" />
      <BitField name="DMA2_STR0" start="24" size="1" />
      <BitField name="DMA2_STR1" start="25" size="1" />
      <BitField name="DMA2_STR2" start="26" size="1" />
      <BitField name="DMA2_STR3" start="27" size="1" />
      <BitField name="DMA2_STR4" start="28" size="1" />
      <BitField name="ETH" start="29" size="1" />
      <BitField name="ETH_WKUP" start="30" size="1" />
    </Register>
    <Register name="NVIC_IABR2" description="Interrupt Active Bit Register 2" start="0xE000E308" access="ReadOnly">
      <BitField name="DMA2_STR5" start="4" size="1" />
      <BitField name="DMA2_STR6" start="5" size="1" />
      <BitField name="DMA2_STR7" start="6" size="1" />
      <BitField name="USART6" start="7" size="1" />
      <BitField name="I2C3_EV" start="8" size="1" />
      <BitField name="I2C3_ER" start="9" size="1" />
      <BitField name="OTG_HS_EP1_OUT" start="10" size="1" />
      <BitField name="OTG_HS_EP1_IN" start="11" size="1" />
      <BitField name="OTG_HS_WKUP" start="12" size="1" />
      <BitField name="OTG_HS" start="13" size="1" />
      <BitField name="DCMI_PSSI" start="14" size="1" />
      <BitField name="CRYP" start="15" size="1" />
      <BitField name="HASH_RNG" start="16" size="1" />
      <BitField name="FPU" start="17" size="1" />
      <BitField name="UART7" start="18" size="1" />
      <BitField name="UART8" start="19" size="1" />
      <BitField name="SPI4" start="20" size="1" />
      <BitField name="SPI5" start="21" size="1" />
      <BitField name="SPI6" start="22" size="1" />
      <BitField name="LTDC" start="24" size="1" />
      <BitField name="LTDC_ER" start="25" size="1" />
      <BitField name="DMA2D" start="26" size="1" />
      <BitField name="SAI2" start="27" size="1" />
      <BitField name="QUADSPI" start="28" size="1" />
      <BitField name="LPTIM1" start="29" size="1" />
      <BitField name="CEC" start="30" size="1" />
      <BitField name="I2C4_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR3" description="Interrupt Active Bit Register 3" start="0xE000E30C" access="ReadOnly">
      <BitField name="I2C4_ER" start="0" size="1" />
      <BitField name="DMAMUX1_OV" start="6" size="1" />
      <BitField name="DFSDM1_FLT0" start="14" size="1" />
      <BitField name="DFSDM1_FLT1" start="15" size="1" />
      <BitField name="DFSDM1_FLT2" start="16" size="1" />
      <BitField name="DFSDM1_FLT3" start="17" size="1" />
      <BitField name="SWPMI1" start="19" size="1" />
      <BitField name="TIM15" start="20" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="MDIOS_WKUP" start="23" size="1" />
      <BitField name="MDIOS" start="24" size="1" />
      <BitField name="JPEG" start="25" size="1" />
      <BitField name="MDMA" start="26" size="1" />
      <BitField name="SDMMC" start="28" size="1" />
      <BitField name="HSEM0" start="29" size="1" />
    </Register>
    <Register name="NVIC_IABR4" description="Interrupt Active Bit Register 4" start="0xE000E310" access="ReadOnly">
      <BitField name="DMAMUX2_OVR" start="0" size="1" />
      <BitField name="BDMA_CH1" start="1" size="1" />
      <BitField name="BDMA_CH2" start="2" size="1" />
      <BitField name="BDMA_CH3" start="3" size="1" />
      <BitField name="BDMA_CH4" start="4" size="1" />
      <BitField name="BDMA_CH5" start="5" size="1" />
      <BitField name="BDMA_CH6" start="6" size="1" />
      <BitField name="BDMA_CH7" start="7" size="1" />
      <BitField name="BDMA_CH8" start="8" size="1" />
      <BitField name="COMP" start="9" size="1" />
      <BitField name="LPTIM2" start="10" size="1" />
      <BitField name="LPTIM3" start="11" size="1" />
      <BitField name="LPUART" start="14" size="1" />
      <BitField name="WWDG1_RST" start="15" size="1" />
      <BitField name="CRS" start="16" size="1" />
      <BitField name="WKUP" start="21" size="1" />
      <BitField name="OCTOSPI2" start="22" size="1" />
      <BitField name="OTFDEC1" start="23" size="1" />
      <BitField name="OTFDEC2" start="24" size="1" />
      <BitField name="BDMA1" start="26" size="1" />
    </Register>
    <Register name="NVIC_IPR0" description="Interrupt Priority Register 0" start="0xE000E400">
      <BitField name="WWDG" start="4" size="4" />
      <BitField name="PVD_PVM" start="12" size="4" />
      <BitField name="RTC_TAMP_STAMP_CSS_LSE" start="20" size="4" />
      <BitField name="RTC_WKUP" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR1" description="Interrupt Priority Register 1" start="0xE000E404">
      <BitField name="FLASH" start="4" size="4" />
      <BitField name="RCC" start="12" size="4" />
      <BitField name="EXTI0" start="20" size="4" />
      <BitField name="EXTI1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR2" description="Interrupt Priority Register 2" start="0xE000E408">
      <BitField name="EXTI2" start="4" size="4" />
      <BitField name="EXTI3" start="12" size="4" />
      <BitField name="EXTI4" start="20" size="4" />
      <BitField name="DMA_STR0" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR3" description="Interrupt Priority Register 3" start="0xE000E40C">
      <BitField name="DMA_STR1" start="4" size="4" />
      <BitField name="DMA_STR2" start="12" size="4" />
      <BitField name="DMA_STR3" start="20" size="4" />
      <BitField name="DMA_STR4" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR4" description="Interrupt Priority Register 4" start="0xE000E410">
      <BitField name="DMA_STR5" start="4" size="4" />
      <BitField name="DMA_STR6" start="12" size="4" />
      <BitField name="ADC1_2" start="20" size="4" />
      <BitField name="FDCAN1_IT0" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR5" description="Interrupt Priority Register 5" start="0xE000E414">
      <BitField name="FDCAN2_IT0" start="4" size="4" />
      <BitField name="FDCAN1_IT1" start="12" size="4" />
      <BitField name="FDCAN2_IT1" start="20" size="4" />
      <BitField name="EXTI9_5" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR6" description="Interrupt Priority Register 6" start="0xE000E418">
      <BitField name="TIM1_BRK" start="4" size="4" />
      <BitField name="TIM1_UP" start="12" size="4" />
      <BitField name="TIM1_TRG_COM" start="20" size="4" />
      <BitField name="TIM1_CC" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR7" description="Interrupt Priority Register 7" start="0xE000E41C">
      <BitField name="TIM2" start="4" size="4" />
      <BitField name="TIM3" start="12" size="4" />
      <BitField name="TIM4" start="20" size="4" />
      <BitField name="I2C1_EV" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR8" description="Interrupt Priority Register 8" start="0xE000E420">
      <BitField name="I2C1_ER" start="4" size="4" />
      <BitField name="I2C2_EV" start="12" size="4" />
      <BitField name="I2C2_ER" start="20" size="4" />
      <BitField name="SPI1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR9" description="Interrupt Priority Register 9" start="0xE000E424">
      <BitField name="SPI2" start="4" size="4" />
      <BitField name="USART1" start="12" size="4" />
      <BitField name="USART2" start="20" size="4" />
      <BitField name="USART3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR10" description="Interrupt Priority Register 10" start="0xE000E428">
      <BitField name="EXTI15_10" start="4" size="4" />
      <BitField name="RTC_ALARM" start="12" size="4" />
      <BitField name="TIM8_BRK_TIM12" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR11" description="Interrupt Priority Register 11" start="0xE000E42C">
      <BitField name="TIM8_UP_TIM13" start="4" size="4" />
      <BitField name="TIM8_TRG_COM_TIM14" start="12" size="4" />
      <BitField name="TIM8_CC" start="20" size="4" />
      <BitField name="DMA1_STR7" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR12" description="Interrupt Priority Register 12" start="0xE000E430">
      <BitField name="FMC" start="4" size="4" />
      <BitField name="SDMMC1" start="12" size="4" />
      <BitField name="TIM5" start="20" size="4" />
      <BitField name="SPI3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR13" description="Interrupt Priority Register 13" start="0xE000E434">
      <BitField name="UART4" start="4" size="4" />
      <BitField name="UART5" start="12" size="4" />
      <BitField name="TIM6_DAC" start="20" size="4" />
      <BitField name="TIM7" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR14" description="Interrupt Priority Register 14" start="0xE000E438">
      <BitField name="DMA2_STR0" start="4" size="4" />
      <BitField name="DMA2_STR1" start="12" size="4" />
      <BitField name="DMA2_STR2" start="20" size="4" />
      <BitField name="DMA2_STR3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR15" description="Interrupt Priority Register 15" start="0xE000E43C">
      <BitField name="DMA2_STR4" start="4" size="4" />
      <BitField name="ETH" start="12" size="4" />
      <BitField name="ETH_WKUP" start="20" size="4" />
    </Register>
    <Register name="NVIC_IPR16" description="Interrupt Priority Register 16" start="0xE000E440" />
    <Register name="NVIC_IPR17" description="Interrupt Priority Register 17" start="0xE000E444">
      <BitField name="DMA2_STR5" start="4" size="4" />
      <BitField name="DMA2_STR6" start="12" size="4" />
      <BitField name="DMA2_STR7" start="20" size="4" />
      <BitField name="USART6" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR18" description="Interrupt Priority Register 18" start="0xE000E448">
      <BitField name="I2C3_EV" start="4" size="4" />
      <BitField name="I2C3_ER" start="12" size="4" />
      <BitField name="OTG_HS_EP1_OUT" start="20" size="4" />
      <BitField name="OTG_HS_EP1_IN" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR19" description="Interrupt Priority Register 19" start="0xE000E44C">
      <BitField name="OTG_HS_WKUP" start="4" size="4" />
      <BitField name="OTG_HS" start="12" size="4" />
      <BitField name="DCMI_PSSI" start="20" size="4" />
      <BitField name="CRYP" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR20" description="Interrupt Priority Register 20" start="0xE000E450">
      <BitField name="HASH_RNG" start="4" size="4" />
      <BitField name="FPU" start="12" size="4" />
      <BitField name="UART7" start="20" size="4" />
      <BitField name="UART8" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR21" description="Interrupt Priority Register 21" start="0xE000E454">
      <BitField name="SPI4" start="4" size="4" />
      <BitField name="SPI5" start="12" size="4" />
      <BitField name="SPI6" start="20" size="4" />
    </Register>
    <Register name="NVIC_IPR22" description="Interrupt Priority Register 22" start="0xE000E458">
      <BitField name="LTDC" start="4" size="4" />
      <BitField name="LTDC_ER" start="12" size="4" />
      <BitField name="DMA2D" start="20" size="4" />
      <BitField name="SAI2" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR23" description="Interrupt Priority Register 23" start="0xE000E45C">
      <BitField name="QUADSPI" start="4" size="4" />
      <BitField name="LPTIM1" start="12" size="4" />
      <BitField name="CEC" start="20" size="4" />
      <BitField name="I2C4_EV" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR24" description="Interrupt Priority Register 24" start="0xE000E460">
      <BitField name="I2C4_ER" start="4" size="4" />
    </Register>
    <Register name="NVIC_IPR25" description="Interrupt Priority Register 25" start="0xE000E464">
      <BitField name="DMAMUX1_OV" start="20" size="4" />
    </Register>
    <Register name="NVIC_IPR26" description="Interrupt Priority Register 26" start="0xE000E468" />
    <Register name="NVIC_IPR27" description="Interrupt Priority Register 27" start="0xE000E46C">
      <BitField name="DFSDM1_FLT0" start="20" size="4" />
      <BitField name="DFSDM1_FLT1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR28" description="Interrupt Priority Register 28" start="0xE000E470">
      <BitField name="DFSDM1_FLT2" start="4" size="4" />
      <BitField name="DFSDM1_FLT3" start="12" size="4" />
      <BitField name="SWPMI1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR29" description="Interrupt Priority Register 29" start="0xE000E474">
      <BitField name="TIM15" start="4" size="4" />
      <BitField name="TIM16" start="12" size="4" />
      <BitField name="TIM17" start="20" size="4" />
      <BitField name="MDIOS_WKUP" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR30" description="Interrupt Priority Register 30" start="0xE000E478">
      <BitField name="MDIOS" start="4" size="4" />
      <BitField name="JPEG" start="12" size="4" />
      <BitField name="MDMA" start="20" size="4" />
    </Register>
    <Register name="NVIC_IPR31" description="Interrupt Priority Register 31" start="0xE000E47C">
      <BitField name="SDMMC" start="4" size="4" />
      <BitField name="HSEM0" start="12" size="4" />
    </Register>
    <Register name="NVIC_IPR32" description="Interrupt Priority Register 32" start="0xE000E480">
      <BitField name="DMAMUX2_OVR" start="4" size="4" />
      <BitField name="BDMA_CH1" start="12" size="4" />
      <BitField name="BDMA_CH2" start="20" size="4" />
      <BitField name="BDMA_CH3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR33" description="Interrupt Priority Register 33" start="0xE000E484">
      <BitField name="BDMA_CH4" start="4" size="4" />
      <BitField name="BDMA_CH5" start="12" size="4" />
      <BitField name="BDMA_CH6" start="20" size="4" />
      <BitField name="BDMA_CH7" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR34" description="Interrupt Priority Register 34" start="0xE000E488">
      <BitField name="BDMA_CH8" start="4" size="4" />
      <BitField name="COMP" start="12" size="4" />
      <BitField name="LPTIM2" start="20" size="4" />
      <BitField name="LPTIM3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR35" description="Interrupt Priority Register 35" start="0xE000E48C">
      <BitField name="LPUART" start="20" size="4" />
      <BitField name="WWDG1_RST" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR36" description="Interrupt Priority Register 36" start="0xE000E490">
      <BitField name="CRS" start="4" size="4" />
    </Register>
    <Register name="NVIC_IPR37" description="Interrupt Priority Register 37" start="0xE000E494">
      <BitField name="WKUP" start="12" size="4" />
      <BitField name="OCTOSPI2" start="20" size="4" />
      <BitField name="OTFDEC1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR38" description="Interrupt Priority Register 38" start="0xE000E498">
      <BitField name="OTFDEC2" start="4" size="4" />
      <BitField name="BDMA1" start="20" size="4" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SysTick" start="0xe000e010" description="24-bit System Timer">
    <Register name="SYST_CSR" start="0xe000e010" description="SysTick Control and Status Register">
      <BitField name="COUNTFLAG" start="16" size="1" description="Counter Flag" />
      <BitField name="CLKSOURCE" start="2" size="1" description="Timer Clock Source" />
      <BitField name="TICKINT" start="1" size="1" description="Tick Interrupt Enable" />
      <BitField name="ENABLE" start="0" size="1" description="Enable SysTick Timer" />
    </Register>
    <Register name="SYST_RVR" start="0xe000e014" description="SysTick Reload Value Register">
      <BitField name="RELOAD" start="0" size="24" description="Value to load into the SYST_CVR when the counter is enabled and when it reaches 0" />
    </Register>
    <Register name="SYST_CVR" start="0xe000e018" description="SysTick Current Value Register Register">
      <BitField name="CURRENT" start="0" size="24" description="The current value of the SysTick counter" />
    </Register>
    <Register name="SYST_CALIB" start="0xe000e01c" access="ReadOnly" description="SysTick Calibration Value Register">
      <BitField name="NOREF" start="31" size="1" description="Indicates whether the device provides a reference clock to the processor" />
      <BitField name="SKEW" start="30" size="1" description="Indicates whether the TENMS value is exact" />
      <BitField name="TENMS" start="0" size="24" description="Reload value for 10ms (100Hz) timing, subject to system clock skew errors" />
    </Register>
  </RegisterGroup>
</Processor>
