Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Oct  7 11:40:22 2024
| Host         : y14c004.educ.cc.keio.ac.jp running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    792         
LUTAR-1    Warning           LUT drives async reset alert   2           
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (792)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2317)
5. checking no_input_delay (8)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (792)
--------------------------
 There are 792 register/latch pins with no clock driven by root clock pin: clk_62p5mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2317)
---------------------------------------------------
 There are 2317 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.191        0.000                      0                   33        0.582        0.000                      0                   33        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.191        0.000                      0                   33        0.582        0.000                      0                   33        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 mem/RAM_reg_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_14/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 2.606ns (48.890%)  route 2.724ns (51.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 12.930 - 8.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.710     5.379    mem/clk
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.833 r  mem/RAM_reg_14/DOADO[1]
                         net (fo=4, routed)           1.726     9.559    mips/dp/r2M/readdata[29]
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.152     9.711 r  mips/dp/r2M/RAM_reg_14_i_1/O
                         net (fo=1, routed)           0.998    10.709    mem/p_0_in[29]
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_14/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.538    12.930    mem/clk
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_14/CLKARDCLK
                         clock pessimism              0.449    13.379    
                         clock uncertainty           -0.035    13.343    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.443    12.900    mem/RAM_reg_14
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.508ns  (required time - arrival time)
  Source:                 mem/RAM_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 2.578ns (49.429%)  route 2.638ns (50.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.714     5.383    mem/clk
    RAMB36_X2Y2          RAMB36E1                                     r  mem/RAM_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.837 r  mem/RAM_reg_4/DOADO[0]
                         net (fo=3, routed)           1.567     9.404    mips/dp/r1M/readdata[0]
    SLICE_X20Y11         LUT5 (Prop_lut5_I0_O)        0.124     9.528 r  mips/dp/r1M/RAM_reg_4_i_2/O
                         net (fo=1, routed)           1.070    10.598    mem/p_0_in[8]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/RAM_reg_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.541    12.933    mem/clk
    RAMB36_X2Y2          RAMB36E1                                     r  mem/RAM_reg_4/CLKARDCLK
                         clock pessimism              0.450    13.383    
                         clock uncertainty           -0.035    13.347    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    13.106    mem/RAM_reg_4
  -------------------------------------------------------------------
                         required time                         13.106    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  2.508    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 mem/RAM_reg_12/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_12/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 2.603ns (52.738%)  route 2.333ns (47.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.712     5.381    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.835 r  mem/RAM_reg_12/DOADO[1]
                         net (fo=4, routed)           1.401     9.236    mips/dp/r2M/readdata[25]
    SLICE_X7Y21          LUT3 (Prop_lut3_I0_O)        0.149     9.385 r  mips/dp/r2M/RAM_reg_12_i_1/O
                         net (fo=1, routed)           0.932    10.316    mem/p_0_in[25]
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_12/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.540    12.932    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_12/CLKARDCLK
                         clock pessimism              0.449    13.381    
                         clock uncertainty           -0.035    13.345    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.449    12.896    mem/RAM_reg_12
  -------------------------------------------------------------------
                         required time                         12.896    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 mem/RAM_reg_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_14/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 2.578ns (50.301%)  route 2.547ns (49.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 12.930 - 8.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.710     5.379    mem/clk
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.833 r  mem/RAM_reg_14/DOADO[0]
                         net (fo=4, routed)           1.543     9.376    mips/dp/r2M/readdata[28]
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.500 r  mips/dp/r2M/RAM_reg_14_i_2/O
                         net (fo=1, routed)           1.004    10.504    mem/p_0_in[28]
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_14/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.538    12.930    mem/clk
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_14/CLKARDCLK
                         clock pessimism              0.449    13.379    
                         clock uncertainty           -0.035    13.343    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    13.102    mem/RAM_reg_14
  -------------------------------------------------------------------
                         required time                         13.102    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 mem/RAM_reg_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_9/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.121ns  (logic 2.578ns (50.338%)  route 2.543ns (49.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 12.944 - 8.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.395    mem/clk
    RAMB36_X0Y0          RAMB36E1                                     r  mem/RAM_reg_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.849 r  mem/RAM_reg_9/DOADO[0]
                         net (fo=3, routed)           1.605     9.454    mips/c/regM/readdata[10]
    SLICE_X12Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.578 r  mips/c/regM/RAM_reg_9_i_2/O
                         net (fo=1, routed)           0.939    10.516    mem/p_0_in[18]
    RAMB36_X0Y0          RAMB36E1                                     r  mem/RAM_reg_9/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552    12.944    mem/clk
    RAMB36_X0Y0          RAMB36E1                                     r  mem/RAM_reg_9/CLKARDCLK
                         clock pessimism              0.451    13.395    
                         clock uncertainty           -0.035    13.359    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    13.118    mem/RAM_reg_9
  -------------------------------------------------------------------
                         required time                         13.118    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 mem/RAM_reg_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_15/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 2.604ns (52.939%)  route 2.315ns (47.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.387    mem/clk
    RAMB36_X0Y6          RAMB36E1                                     r  mem/RAM_reg_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.841 r  mem/RAM_reg_15/DOADO[1]
                         net (fo=5, routed)           1.452     9.292    mips/dp/r2M/readdata[31]
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.150     9.442 r  mips/dp/r2M/RAM_reg_15_i_1/O
                         net (fo=1, routed)           0.863    10.306    mem/p_0_in[31]
    RAMB36_X0Y6          RAMB36E1                                     r  mem/RAM_reg_15/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.545    12.937    mem/clk
    RAMB36_X0Y6          RAMB36E1                                     r  mem/RAM_reg_15/CLKARDCLK
                         clock pessimism              0.450    13.387    
                         clock uncertainty           -0.035    13.351    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.443    12.908    mem/RAM_reg_15
  -------------------------------------------------------------------
                         required time                         12.908    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.681ns  (required time - arrival time)
  Source:                 mem/RAM_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_5/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 2.578ns (51.128%)  route 2.464ns (48.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 12.927 - 8.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.376    mem/clk
    RAMB36_X1Y3          RAMB36E1                                     r  mem/RAM_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.830 r  mem/RAM_reg_5/DOADO[1]
                         net (fo=3, routed)           1.380     9.209    mips/dp/r1M/readdata[3]
    SLICE_X13Y16         LUT5 (Prop_lut5_I0_O)        0.124     9.333 r  mips/dp/r1M/RAM_reg_5_i_1/O
                         net (fo=1, routed)           1.085    10.418    mem/p_0_in[11]
    RAMB36_X1Y3          RAMB36E1                                     r  mem/RAM_reg_5/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.535    12.927    mem/clk
    RAMB36_X1Y3          RAMB36E1                                     r  mem/RAM_reg_5/CLKARDCLK
                         clock pessimism              0.449    13.376    
                         clock uncertainty           -0.035    13.340    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241    13.099    mem/RAM_reg_5
  -------------------------------------------------------------------
                         required time                         13.099    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                  2.681    

Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 mem/RAM_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_7/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 2.578ns (52.203%)  route 2.360ns (47.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 12.939 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.390    mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.844 r  mem/RAM_reg_7/DOADO[1]
                         net (fo=4, routed)           1.379     9.223    mips/dp/r1M/readdata[7]
    SLICE_X8Y20          LUT5 (Prop_lut5_I0_O)        0.124     9.347 r  mips/dp/r1M/RAM_reg_7_i_1/O
                         net (fo=1, routed)           0.981    10.328    mem/p_0_in[15]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.547    12.939    mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/CLKARDCLK
                         clock pessimism              0.451    13.390    
                         clock uncertainty           -0.035    13.354    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241    13.113    mem/RAM_reg_7
  -------------------------------------------------------------------
                         required time                         13.113    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 mem/RAM_reg_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_9/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 2.578ns (52.464%)  route 2.336ns (47.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 12.944 - 8.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.395    mem/clk
    RAMB36_X0Y0          RAMB36E1                                     r  mem/RAM_reg_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.849 r  mem/RAM_reg_9/DOADO[1]
                         net (fo=3, routed)           1.398     9.247    mips/c/regM/readdata[11]
    SLICE_X10Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.371 r  mips/c/regM/RAM_reg_9_i_1/O
                         net (fo=1, routed)           0.937    10.309    mem/p_0_in[19]
    RAMB36_X0Y0          RAMB36E1                                     r  mem/RAM_reg_9/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552    12.944    mem/clk
    RAMB36_X0Y0          RAMB36E1                                     r  mem/RAM_reg_9/CLKARDCLK
                         clock pessimism              0.451    13.395    
                         clock uncertainty           -0.035    13.359    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241    13.118    mem/RAM_reg_9
  -------------------------------------------------------------------
                         required time                         13.118    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 mem/RAM_reg_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_11/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 2.578ns (52.659%)  route 2.318ns (47.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 12.925 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.373    mem/clk
    RAMB36_X1Y5          RAMB36E1                                     r  mem/RAM_reg_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.827 r  mem/RAM_reg_11/DOADO[0]
                         net (fo=3, routed)           1.314     9.141    mips/c/regM/readdata[14]
    SLICE_X14Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.265 r  mips/c/regM/RAM_reg_11_i_2/O
                         net (fo=1, routed)           1.003    10.268    mem/p_0_in[22]
    RAMB36_X1Y5          RAMB36E1                                     r  mem/RAM_reg_11/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.533    12.925    mem/clk
    RAMB36_X1Y5          RAMB36E1                                     r  mem/RAM_reg_11/CLKARDCLK
                         clock pessimism              0.448    13.373    
                         clock uncertainty           -0.035    13.337    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    13.096    mem/RAM_reg_11
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  2.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 clk_62p5mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_62p5mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.617%)  route 0.487ns (72.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.550     1.462    clk_125mhz_IBUF_BUFG
    SLICE_X22Y23         FDRE                                         r  clk_62p5mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDRE (Prop_fdre_C_Q)         0.141     1.603 f  clk_62p5mhz_reg/Q
                         net (fo=2, routed)           0.487     2.090    clk_62p5mhz
    SLICE_X22Y23         LUT3 (Prop_lut3_I2_O)        0.045     2.135 r  clk_62p5mhz_i_1/O
                         net (fo=1, routed)           0.000     2.135    clk_62p5mhz_i_1_n_0
    SLICE_X22Y23         FDRE                                         r  clk_62p5mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.815     1.974    clk_125mhz_IBUF_BUFG
    SLICE_X22Y23         FDRE                                         r  clk_62p5mhz_reg/C
                         clock pessimism             -0.512     1.462    
    SLICE_X22Y23         FDRE (Hold_fdre_C_D)         0.091     1.553    clk_62p5mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 mem/RAM_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.630ns (65.168%)  route 0.337ns (34.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.510    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.095 r  mem/RAM_reg_6/DOADO[0]
                         net (fo=3, routed)           0.191     2.286    mips/dp/r1M/readdata[4]
    SLICE_X6Y20          LUT5 (Prop_lut5_I0_O)        0.045     2.331 r  mips/dp/r1M/RAM_reg_6_i_2/O
                         net (fo=1, routed)           0.146     2.477    mem/p_0_in[12]
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.022    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_6/CLKARDCLK
                         clock pessimism             -0.512     1.510    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.665    mem/RAM_reg_6
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 mem/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.630ns (55.787%)  route 0.499ns (44.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.515    mem/clk
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.100 r  mem/RAM_reg_1/DOADO[0]
                         net (fo=2, routed)           0.294     2.394    mips/dp/r2M/readdata[2]
    SLICE_X26Y11         LUT3 (Prop_lut3_I0_O)        0.045     2.439 r  mips/dp/r2M/RAM_reg_1_i_2/O
                         net (fo=1, routed)           0.206     2.645    mem/p_0_in[2]
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.029    mem/clk
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.514     1.515    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.670    mem/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 mem/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.630ns (55.316%)  route 0.509ns (44.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.515    mem/clk
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.100 r  mem/RAM_reg_1/DOADO[1]
                         net (fo=2, routed)           0.357     2.457    mips/dp/r2M/readdata[3]
    SLICE_X26Y11         LUT3 (Prop_lut3_I0_O)        0.045     2.502 r  mips/dp/r2M/RAM_reg_1_i_1/O
                         net (fo=1, routed)           0.152     2.654    mem/p_0_in[3]
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.029    mem/clk
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.514     1.515    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.088     1.603    mem/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.055ns  (arrival time - required time)
  Source:                 mem/RAM_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_6/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.630ns (52.074%)  route 0.580ns (47.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.510    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.095 r  mem/RAM_reg_6/DOADO[1]
                         net (fo=3, routed)           0.362     2.458    mips/dp/r1M/readdata[5]
    SLICE_X6Y20          LUT5 (Prop_lut5_I0_O)        0.045     2.503 r  mips/dp/r1M/RAM_reg_6_i_1/O
                         net (fo=1, routed)           0.217     2.720    mem/p_0_in[13]
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_6/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.022    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_6/CLKARDCLK
                         clock pessimism             -0.512     1.510    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.665    mem/RAM_reg_6
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 mem/RAM_reg_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_13/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.630ns (49.421%)  route 0.645ns (50.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.515    mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.100 r  mem/RAM_reg_13/DOADO[0]
                         net (fo=4, routed)           0.441     2.541    mips/dp/r2M/readdata[26]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.045     2.586 r  mips/dp/r2M/RAM_reg_13_i_2/O
                         net (fo=1, routed)           0.204     2.790    mem/p_0_in[26]
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_13/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.028    mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_13/CLKARDCLK
                         clock pessimism             -0.513     1.515    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.670    mem/RAM_reg_13
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 mem/RAM_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.630ns (48.486%)  route 0.669ns (51.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.518    mem/clk
    RAMB36_X1Y1          RAMB36E1                                     r  mem/RAM_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.103 r  mem/RAM_reg_2/DOADO[0]
                         net (fo=2, routed)           0.377     2.480    mips/dp/r2M/readdata[4]
    SLICE_X24Y8          LUT3 (Prop_lut3_I0_O)        0.045     2.525 r  mips/dp/r2M/RAM_reg_2_i_2/O
                         net (fo=1, routed)           0.292     2.818    mem/p_0_in[4]
    RAMB36_X1Y1          RAMB36E1                                     r  mem/RAM_reg_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.874     2.033    mem/clk
    RAMB36_X1Y1          RAMB36E1                                     r  mem/RAM_reg_2/CLKARDCLK
                         clock pessimism             -0.515     1.518    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.673    mem/RAM_reg_2
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 mem/RAM_reg_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_13/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.632ns (50.155%)  route 0.628ns (49.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.515    mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.100 r  mem/RAM_reg_13/DOADO[1]
                         net (fo=4, routed)           0.420     2.520    mips/dp/r2M/readdata[27]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.047     2.567 r  mips/dp/r2M/RAM_reg_13_i_1/O
                         net (fo=1, routed)           0.208     2.775    mem/p_0_in[27]
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_13/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.028    mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_13/CLKARDCLK
                         clock pessimism             -0.513     1.515    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.082     1.597    mem/RAM_reg_13
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 mem/RAM_reg_12/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_12/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.630ns (46.918%)  route 0.713ns (53.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.512    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.097 r  mem/RAM_reg_12/DOADO[0]
                         net (fo=4, routed)           0.417     2.515    mips/dp/r2M/readdata[24]
    SLICE_X7Y21          LUT3 (Prop_lut3_I0_O)        0.045     2.560 r  mips/dp/r2M/RAM_reg_12_i_2/O
                         net (fo=1, routed)           0.295     2.855    mem/p_0_in[24]
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_12/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.025    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_12/CLKARDCLK
                         clock pessimism             -0.513     1.512    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.667    mem/RAM_reg_12
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.195ns  (arrival time - required time)
  Source:                 mem/RAM_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.630ns (46.668%)  route 0.720ns (53.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.507    mem/clk
    RAMB36_X2Y4          RAMB36E1                                     r  mem/RAM_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.092 r  mem/RAM_reg_3/DOADO[0]
                         net (fo=2, routed)           0.475     2.567    mips/dp/r2M/readdata[6]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.045     2.612 r  mips/dp/r2M/RAM_reg_3_i_2/O
                         net (fo=1, routed)           0.245     2.857    mem/p_0_in[6]
    RAMB36_X2Y4          RAMB36E1                                     r  mem/RAM_reg_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     2.020    mem/clk
    RAMB36_X2Y4          RAMB36E1                                     r  mem/RAM_reg_3/CLKARDCLK
                         clock pessimism             -0.513     1.507    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.662    mem/RAM_reg_3
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  1.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y0   mem/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y2   mem/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y1   mem/RAM_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y5   mem/RAM_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y5   mem/RAM_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y3   mem/RAM_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y6   mem/RAM_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y6   mem/RAM_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y1   mem/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y4   mem/RAM_reg_3/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y23  clk_62p5mhz_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y23  clk_62p5mhz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y23  clk_62p5mhz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y23  clk_62p5mhz_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2321 Endpoints
Min Delay          2321 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mips/dp/fivebitdp/r3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r2D/q_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.816ns  (logic 2.140ns (9.809%)  route 19.676ns (90.191%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r3W/q_reg[2]/C
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mips/dp/fivebitdp/r3W/q_reg[2]/Q
                         net (fo=95, routed)          3.243     3.761    mips/dp/fivebitdp/r4E/writeregW[2]
    SLICE_X5Y9           LUT4 (Prop_lut4_I1_O)        0.124     3.885 r  mips/dp/fivebitdp/r4E/sum__0_carry_i_16/O
                         net (fo=1, routed)           0.295     4.180    mips/dp/fivebitdp/r4E/sum__0_carry_i_16_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     4.304 r  mips/dp/fivebitdp/r4E/sum__0_carry_i_11/O
                         net (fo=32, routed)          3.565     7.869    mips/dp/fivebitdp/r3M/q_reg[1]_4
    SLICE_X13Y9          LUT5 (Prop_lut5_I3_O)        0.124     7.993 f  mips/dp/fivebitdp/r3M/sum__0_carry__0_i_4/O
                         net (fo=12, routed)          1.887     9.880    mips/dp/fivebitdp/r3M/q_reg[4]_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I0_O)        0.124    10.004 r  mips/dp/fivebitdp/r3M/q[5]_i_11/O
                         net (fo=109, routed)         2.138    12.143    mips/dp/r3E/q[11]_i_8
    SLICE_X31Y14         LUT5 (Prop_lut5_I3_O)        0.152    12.295 f  mips/dp/r3E/q[2]_i_11/O
                         net (fo=1, routed)           0.776    13.071    mips/dp/r3E/q[2]_i_11_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.326    13.397 f  mips/dp/r3E/q[2]_i_9/O
                         net (fo=2, routed)           0.593    13.989    mips/dp/r3E/q_reg[23]
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  mips/dp/r3E/q[1]_i_4/O
                         net (fo=2, routed)           1.009    15.122    mips/c/regE/q_reg[1]_3
    SLICE_X22Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.246 f  mips/c/regE/q[31]_i_4__1/O
                         net (fo=1, routed)           0.621    15.867    mips/c/regE/q[31]_i_4__1_n_0
    SLICE_X20Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.991 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.762    16.754    mips/c/regE/q_reg[8]_0
    SLICE_X17Y6          LUT6 (Prop_lut6_I5_O)        0.124    16.878 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         4.786    21.664    mem/activeexception
    SLICE_X20Y19         LUT2 (Prop_lut2_I1_O)        0.152    21.816 r  mem/q[23]_i_1__0/O
                         net (fo=1, routed)           0.000    21.816    mips/dp/r2D/q_reg[31]_13[23]
    SLICE_X20Y19         FDCE                                         r  mips/dp/r2D/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fivebitdp/r3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r2D/q_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.788ns  (logic 2.112ns (9.693%)  route 19.676ns (90.307%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r3W/q_reg[2]/C
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mips/dp/fivebitdp/r3W/q_reg[2]/Q
                         net (fo=95, routed)          3.243     3.761    mips/dp/fivebitdp/r4E/writeregW[2]
    SLICE_X5Y9           LUT4 (Prop_lut4_I1_O)        0.124     3.885 r  mips/dp/fivebitdp/r4E/sum__0_carry_i_16/O
                         net (fo=1, routed)           0.295     4.180    mips/dp/fivebitdp/r4E/sum__0_carry_i_16_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     4.304 r  mips/dp/fivebitdp/r4E/sum__0_carry_i_11/O
                         net (fo=32, routed)          3.565     7.869    mips/dp/fivebitdp/r3M/q_reg[1]_4
    SLICE_X13Y9          LUT5 (Prop_lut5_I3_O)        0.124     7.993 f  mips/dp/fivebitdp/r3M/sum__0_carry__0_i_4/O
                         net (fo=12, routed)          1.887     9.880    mips/dp/fivebitdp/r3M/q_reg[4]_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I0_O)        0.124    10.004 r  mips/dp/fivebitdp/r3M/q[5]_i_11/O
                         net (fo=109, routed)         2.138    12.143    mips/dp/r3E/q[11]_i_8
    SLICE_X31Y14         LUT5 (Prop_lut5_I3_O)        0.152    12.295 f  mips/dp/r3E/q[2]_i_11/O
                         net (fo=1, routed)           0.776    13.071    mips/dp/r3E/q[2]_i_11_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.326    13.397 f  mips/dp/r3E/q[2]_i_9/O
                         net (fo=2, routed)           0.593    13.989    mips/dp/r3E/q_reg[23]
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  mips/dp/r3E/q[1]_i_4/O
                         net (fo=2, routed)           1.009    15.122    mips/c/regE/q_reg[1]_3
    SLICE_X22Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.246 f  mips/c/regE/q[31]_i_4__1/O
                         net (fo=1, routed)           0.621    15.867    mips/c/regE/q[31]_i_4__1_n_0
    SLICE_X20Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.991 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.762    16.754    mips/c/regE/q_reg[8]_0
    SLICE_X17Y6          LUT6 (Prop_lut6_I5_O)        0.124    16.878 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         4.786    21.664    mem/activeexception
    SLICE_X20Y19         LUT2 (Prop_lut2_I1_O)        0.124    21.788 r  mem/q[22]_i_1__0/O
                         net (fo=1, routed)           0.000    21.788    mips/dp/r2D/q_reg[31]_13[22]
    SLICE_X20Y19         FDCE                                         r  mips/dp/r2D/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fivebitdp/r3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r2D/q_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.688ns  (logic 2.138ns (9.858%)  route 19.550ns (90.142%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r3W/q_reg[2]/C
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mips/dp/fivebitdp/r3W/q_reg[2]/Q
                         net (fo=95, routed)          3.243     3.761    mips/dp/fivebitdp/r4E/writeregW[2]
    SLICE_X5Y9           LUT4 (Prop_lut4_I1_O)        0.124     3.885 r  mips/dp/fivebitdp/r4E/sum__0_carry_i_16/O
                         net (fo=1, routed)           0.295     4.180    mips/dp/fivebitdp/r4E/sum__0_carry_i_16_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     4.304 r  mips/dp/fivebitdp/r4E/sum__0_carry_i_11/O
                         net (fo=32, routed)          3.565     7.869    mips/dp/fivebitdp/r3M/q_reg[1]_4
    SLICE_X13Y9          LUT5 (Prop_lut5_I3_O)        0.124     7.993 f  mips/dp/fivebitdp/r3M/sum__0_carry__0_i_4/O
                         net (fo=12, routed)          1.887     9.880    mips/dp/fivebitdp/r3M/q_reg[4]_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I0_O)        0.124    10.004 r  mips/dp/fivebitdp/r3M/q[5]_i_11/O
                         net (fo=109, routed)         2.138    12.143    mips/dp/r3E/q[11]_i_8
    SLICE_X31Y14         LUT5 (Prop_lut5_I3_O)        0.152    12.295 f  mips/dp/r3E/q[2]_i_11/O
                         net (fo=1, routed)           0.776    13.071    mips/dp/r3E/q[2]_i_11_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.326    13.397 f  mips/dp/r3E/q[2]_i_9/O
                         net (fo=2, routed)           0.593    13.989    mips/dp/r3E/q_reg[23]
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  mips/dp/r3E/q[1]_i_4/O
                         net (fo=2, routed)           1.009    15.122    mips/c/regE/q_reg[1]_3
    SLICE_X22Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.246 f  mips/c/regE/q[31]_i_4__1/O
                         net (fo=1, routed)           0.621    15.867    mips/c/regE/q[31]_i_4__1_n_0
    SLICE_X20Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.991 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.762    16.754    mips/c/regE/q_reg[8]_0
    SLICE_X17Y6          LUT6 (Prop_lut6_I5_O)        0.124    16.878 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         4.661    21.538    mem/activeexception
    SLICE_X20Y19         LUT2 (Prop_lut2_I1_O)        0.150    21.688 r  mem/q[7]_i_1/O
                         net (fo=1, routed)           0.000    21.688    mips/dp/r2D/q_reg[31]_13[7]
    SLICE_X20Y19         FDCE                                         r  mips/dp/r2D/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fivebitdp/r3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r2D/q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.662ns  (logic 2.112ns (9.750%)  route 19.550ns (90.250%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r3W/q_reg[2]/C
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mips/dp/fivebitdp/r3W/q_reg[2]/Q
                         net (fo=95, routed)          3.243     3.761    mips/dp/fivebitdp/r4E/writeregW[2]
    SLICE_X5Y9           LUT4 (Prop_lut4_I1_O)        0.124     3.885 r  mips/dp/fivebitdp/r4E/sum__0_carry_i_16/O
                         net (fo=1, routed)           0.295     4.180    mips/dp/fivebitdp/r4E/sum__0_carry_i_16_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     4.304 r  mips/dp/fivebitdp/r4E/sum__0_carry_i_11/O
                         net (fo=32, routed)          3.565     7.869    mips/dp/fivebitdp/r3M/q_reg[1]_4
    SLICE_X13Y9          LUT5 (Prop_lut5_I3_O)        0.124     7.993 f  mips/dp/fivebitdp/r3M/sum__0_carry__0_i_4/O
                         net (fo=12, routed)          1.887     9.880    mips/dp/fivebitdp/r3M/q_reg[4]_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I0_O)        0.124    10.004 r  mips/dp/fivebitdp/r3M/q[5]_i_11/O
                         net (fo=109, routed)         2.138    12.143    mips/dp/r3E/q[11]_i_8
    SLICE_X31Y14         LUT5 (Prop_lut5_I3_O)        0.152    12.295 f  mips/dp/r3E/q[2]_i_11/O
                         net (fo=1, routed)           0.776    13.071    mips/dp/r3E/q[2]_i_11_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.326    13.397 f  mips/dp/r3E/q[2]_i_9/O
                         net (fo=2, routed)           0.593    13.989    mips/dp/r3E/q_reg[23]
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  mips/dp/r3E/q[1]_i_4/O
                         net (fo=2, routed)           1.009    15.122    mips/c/regE/q_reg[1]_3
    SLICE_X22Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.246 f  mips/c/regE/q[31]_i_4__1/O
                         net (fo=1, routed)           0.621    15.867    mips/c/regE/q[31]_i_4__1_n_0
    SLICE_X20Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.991 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.762    16.754    mips/c/regE/q_reg[8]_0
    SLICE_X17Y6          LUT6 (Prop_lut6_I5_O)        0.124    16.878 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         4.661    21.538    mem/activeexception
    SLICE_X20Y19         LUT2 (Prop_lut2_I1_O)        0.124    21.662 r  mem/q[6]_i_1__1/O
                         net (fo=1, routed)           0.000    21.662    mips/dp/r2D/q_reg[31]_13[6]
    SLICE_X20Y19         FDCE                                         r  mips/dp/r2D/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fivebitdp/r3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r2M/q_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.627ns  (logic 2.112ns (9.765%)  route 19.515ns (90.235%))
  Logic Levels:           12  (FDCE=1 LUT4=2 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r3W/q_reg[2]/C
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mips/dp/fivebitdp/r3W/q_reg[2]/Q
                         net (fo=95, routed)          3.243     3.761    mips/dp/fivebitdp/r4E/writeregW[2]
    SLICE_X5Y9           LUT4 (Prop_lut4_I1_O)        0.124     3.885 r  mips/dp/fivebitdp/r4E/sum__0_carry_i_16/O
                         net (fo=1, routed)           0.295     4.180    mips/dp/fivebitdp/r4E/sum__0_carry_i_16_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     4.304 r  mips/dp/fivebitdp/r4E/sum__0_carry_i_11/O
                         net (fo=32, routed)          3.565     7.869    mips/dp/fivebitdp/r3M/q_reg[1]_4
    SLICE_X13Y9          LUT5 (Prop_lut5_I3_O)        0.124     7.993 f  mips/dp/fivebitdp/r3M/sum__0_carry__0_i_4/O
                         net (fo=12, routed)          1.887     9.880    mips/dp/fivebitdp/r3M/q_reg[4]_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I0_O)        0.124    10.004 r  mips/dp/fivebitdp/r3M/q[5]_i_11/O
                         net (fo=109, routed)         2.138    12.143    mips/dp/r3E/q[11]_i_8
    SLICE_X31Y14         LUT5 (Prop_lut5_I3_O)        0.152    12.295 f  mips/dp/r3E/q[2]_i_11/O
                         net (fo=1, routed)           0.776    13.071    mips/dp/r3E/q[2]_i_11_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.326    13.397 f  mips/dp/r3E/q[2]_i_9/O
                         net (fo=2, routed)           0.593    13.989    mips/dp/r3E/q_reg[23]
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  mips/dp/r3E/q[1]_i_4/O
                         net (fo=2, routed)           1.009    15.122    mips/c/regE/q_reg[1]_3
    SLICE_X22Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.246 f  mips/c/regE/q[31]_i_4__1/O
                         net (fo=1, routed)           0.621    15.867    mips/c/regE/q[31]_i_4__1_n_0
    SLICE_X20Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.991 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.762    16.754    mips/c/regE/q_reg[8]_0
    SLICE_X17Y6          LUT6 (Prop_lut6_I5_O)        0.124    16.878 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         4.625    21.503    mips/c/regE/q_reg[0]_0
    SLICE_X16Y18         LUT6 (Prop_lut6_I0_O)        0.124    21.627 r  mips/c/regE/q[27]_i_1__1/O
                         net (fo=1, routed)           0.000    21.627    mips/dp/r2M/q_reg[27]_1
    SLICE_X16Y18         FDCE                                         r  mips/dp/r2M/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fivebitdp/r3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r2D/q_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.613ns  (logic 2.138ns (9.892%)  route 19.475ns (90.108%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r3W/q_reg[2]/C
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mips/dp/fivebitdp/r3W/q_reg[2]/Q
                         net (fo=95, routed)          3.243     3.761    mips/dp/fivebitdp/r4E/writeregW[2]
    SLICE_X5Y9           LUT4 (Prop_lut4_I1_O)        0.124     3.885 r  mips/dp/fivebitdp/r4E/sum__0_carry_i_16/O
                         net (fo=1, routed)           0.295     4.180    mips/dp/fivebitdp/r4E/sum__0_carry_i_16_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     4.304 r  mips/dp/fivebitdp/r4E/sum__0_carry_i_11/O
                         net (fo=32, routed)          3.565     7.869    mips/dp/fivebitdp/r3M/q_reg[1]_4
    SLICE_X13Y9          LUT5 (Prop_lut5_I3_O)        0.124     7.993 f  mips/dp/fivebitdp/r3M/sum__0_carry__0_i_4/O
                         net (fo=12, routed)          1.887     9.880    mips/dp/fivebitdp/r3M/q_reg[4]_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I0_O)        0.124    10.004 r  mips/dp/fivebitdp/r3M/q[5]_i_11/O
                         net (fo=109, routed)         2.138    12.143    mips/dp/r3E/q[11]_i_8
    SLICE_X31Y14         LUT5 (Prop_lut5_I3_O)        0.152    12.295 f  mips/dp/r3E/q[2]_i_11/O
                         net (fo=1, routed)           0.776    13.071    mips/dp/r3E/q[2]_i_11_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.326    13.397 f  mips/dp/r3E/q[2]_i_9/O
                         net (fo=2, routed)           0.593    13.989    mips/dp/r3E/q_reg[23]
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  mips/dp/r3E/q[1]_i_4/O
                         net (fo=2, routed)           1.009    15.122    mips/c/regE/q_reg[1]_3
    SLICE_X22Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.246 f  mips/c/regE/q[31]_i_4__1/O
                         net (fo=1, routed)           0.621    15.867    mips/c/regE/q[31]_i_4__1_n_0
    SLICE_X20Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.991 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.762    16.754    mips/c/regE/q_reg[8]_0
    SLICE_X17Y6          LUT6 (Prop_lut6_I5_O)        0.124    16.878 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         4.585    21.463    mem/activeexception
    SLICE_X20Y19         LUT2 (Prop_lut2_I1_O)        0.150    21.613 r  mem/q[17]_i_1/O
                         net (fo=1, routed)           0.000    21.613    mips/dp/r2D/q_reg[31]_13[17]
    SLICE_X20Y19         FDCE                                         r  mips/dp/r2D/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fivebitdp/r3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r2M/q_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.612ns  (logic 2.112ns (9.772%)  route 19.500ns (90.228%))
  Logic Levels:           12  (FDCE=1 LUT4=2 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r3W/q_reg[2]/C
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mips/dp/fivebitdp/r3W/q_reg[2]/Q
                         net (fo=95, routed)          3.243     3.761    mips/dp/fivebitdp/r4E/writeregW[2]
    SLICE_X5Y9           LUT4 (Prop_lut4_I1_O)        0.124     3.885 r  mips/dp/fivebitdp/r4E/sum__0_carry_i_16/O
                         net (fo=1, routed)           0.295     4.180    mips/dp/fivebitdp/r4E/sum__0_carry_i_16_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     4.304 r  mips/dp/fivebitdp/r4E/sum__0_carry_i_11/O
                         net (fo=32, routed)          3.565     7.869    mips/dp/fivebitdp/r3M/q_reg[1]_4
    SLICE_X13Y9          LUT5 (Prop_lut5_I3_O)        0.124     7.993 f  mips/dp/fivebitdp/r3M/sum__0_carry__0_i_4/O
                         net (fo=12, routed)          1.887     9.880    mips/dp/fivebitdp/r3M/q_reg[4]_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I0_O)        0.124    10.004 r  mips/dp/fivebitdp/r3M/q[5]_i_11/O
                         net (fo=109, routed)         2.138    12.143    mips/dp/r3E/q[11]_i_8
    SLICE_X31Y14         LUT5 (Prop_lut5_I3_O)        0.152    12.295 f  mips/dp/r3E/q[2]_i_11/O
                         net (fo=1, routed)           0.776    13.071    mips/dp/r3E/q[2]_i_11_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.326    13.397 f  mips/dp/r3E/q[2]_i_9/O
                         net (fo=2, routed)           0.593    13.989    mips/dp/r3E/q_reg[23]
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  mips/dp/r3E/q[1]_i_4/O
                         net (fo=2, routed)           1.009    15.122    mips/c/regE/q_reg[1]_3
    SLICE_X22Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.246 f  mips/c/regE/q[31]_i_4__1/O
                         net (fo=1, routed)           0.621    15.867    mips/c/regE/q[31]_i_4__1_n_0
    SLICE_X20Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.991 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.762    16.754    mips/c/regE/q_reg[8]_0
    SLICE_X17Y6          LUT6 (Prop_lut6_I5_O)        0.124    16.878 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         4.610    21.488    mips/c/regE/q_reg[0]_0
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.124    21.612 r  mips/c/regE/q[28]_i_1__1/O
                         net (fo=1, routed)           0.000    21.612    mips/dp/r2M/q_reg[28]_1
    SLICE_X17Y20         FDCE                                         r  mips/dp/r2M/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fivebitdp/r3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r2D/q_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.587ns  (logic 2.112ns (9.784%)  route 19.475ns (90.216%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r3W/q_reg[2]/C
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mips/dp/fivebitdp/r3W/q_reg[2]/Q
                         net (fo=95, routed)          3.243     3.761    mips/dp/fivebitdp/r4E/writeregW[2]
    SLICE_X5Y9           LUT4 (Prop_lut4_I1_O)        0.124     3.885 r  mips/dp/fivebitdp/r4E/sum__0_carry_i_16/O
                         net (fo=1, routed)           0.295     4.180    mips/dp/fivebitdp/r4E/sum__0_carry_i_16_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     4.304 r  mips/dp/fivebitdp/r4E/sum__0_carry_i_11/O
                         net (fo=32, routed)          3.565     7.869    mips/dp/fivebitdp/r3M/q_reg[1]_4
    SLICE_X13Y9          LUT5 (Prop_lut5_I3_O)        0.124     7.993 f  mips/dp/fivebitdp/r3M/sum__0_carry__0_i_4/O
                         net (fo=12, routed)          1.887     9.880    mips/dp/fivebitdp/r3M/q_reg[4]_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I0_O)        0.124    10.004 r  mips/dp/fivebitdp/r3M/q[5]_i_11/O
                         net (fo=109, routed)         2.138    12.143    mips/dp/r3E/q[11]_i_8
    SLICE_X31Y14         LUT5 (Prop_lut5_I3_O)        0.152    12.295 f  mips/dp/r3E/q[2]_i_11/O
                         net (fo=1, routed)           0.776    13.071    mips/dp/r3E/q[2]_i_11_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.326    13.397 f  mips/dp/r3E/q[2]_i_9/O
                         net (fo=2, routed)           0.593    13.989    mips/dp/r3E/q_reg[23]
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  mips/dp/r3E/q[1]_i_4/O
                         net (fo=2, routed)           1.009    15.122    mips/c/regE/q_reg[1]_3
    SLICE_X22Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.246 f  mips/c/regE/q[31]_i_4__1/O
                         net (fo=1, routed)           0.621    15.867    mips/c/regE/q[31]_i_4__1_n_0
    SLICE_X20Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.991 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.762    16.754    mips/c/regE/q_reg[8]_0
    SLICE_X17Y6          LUT6 (Prop_lut6_I5_O)        0.124    16.878 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         4.585    21.463    mem/activeexception
    SLICE_X20Y19         LUT2 (Prop_lut2_I1_O)        0.124    21.587 r  mem/q[16]_i_1__0/O
                         net (fo=1, routed)           0.000    21.587    mips/dp/r2D/q_reg[31]_13[16]
    SLICE_X20Y19         FDCE                                         r  mips/dp/r2D/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fivebitdp/r3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r2M/q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.487ns  (logic 2.112ns (9.829%)  route 19.375ns (90.171%))
  Logic Levels:           12  (FDCE=1 LUT4=2 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r3W/q_reg[2]/C
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mips/dp/fivebitdp/r3W/q_reg[2]/Q
                         net (fo=95, routed)          3.243     3.761    mips/dp/fivebitdp/r4E/writeregW[2]
    SLICE_X5Y9           LUT4 (Prop_lut4_I1_O)        0.124     3.885 r  mips/dp/fivebitdp/r4E/sum__0_carry_i_16/O
                         net (fo=1, routed)           0.295     4.180    mips/dp/fivebitdp/r4E/sum__0_carry_i_16_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     4.304 r  mips/dp/fivebitdp/r4E/sum__0_carry_i_11/O
                         net (fo=32, routed)          3.565     7.869    mips/dp/fivebitdp/r3M/q_reg[1]_4
    SLICE_X13Y9          LUT5 (Prop_lut5_I3_O)        0.124     7.993 f  mips/dp/fivebitdp/r3M/sum__0_carry__0_i_4/O
                         net (fo=12, routed)          1.887     9.880    mips/dp/fivebitdp/r3M/q_reg[4]_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I0_O)        0.124    10.004 r  mips/dp/fivebitdp/r3M/q[5]_i_11/O
                         net (fo=109, routed)         2.138    12.143    mips/dp/r3E/q[11]_i_8
    SLICE_X31Y14         LUT5 (Prop_lut5_I3_O)        0.152    12.295 f  mips/dp/r3E/q[2]_i_11/O
                         net (fo=1, routed)           0.776    13.071    mips/dp/r3E/q[2]_i_11_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.326    13.397 f  mips/dp/r3E/q[2]_i_9/O
                         net (fo=2, routed)           0.593    13.989    mips/dp/r3E/q_reg[23]
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  mips/dp/r3E/q[1]_i_4/O
                         net (fo=2, routed)           1.009    15.122    mips/c/regE/q_reg[1]_3
    SLICE_X22Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.246 f  mips/c/regE/q[31]_i_4__1/O
                         net (fo=1, routed)           0.621    15.867    mips/c/regE/q[31]_i_4__1_n_0
    SLICE_X20Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.991 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.762    16.754    mips/c/regE/q_reg[8]_0
    SLICE_X17Y6          LUT6 (Prop_lut6_I5_O)        0.124    16.878 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         4.485    21.363    mips/c/regE/q_reg[0]_0
    SLICE_X16Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.487 r  mips/c/regE/q[31]_i_1__0/O
                         net (fo=1, routed)           0.000    21.487    mips/dp/r2M/q_reg[31]_1
    SLICE_X16Y19         FDCE                                         r  mips/dp/r2M/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fivebitdp/r3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r2D/q_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.418ns  (logic 2.112ns (9.861%)  route 19.306ns (90.139%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r3W/q_reg[2]/C
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mips/dp/fivebitdp/r3W/q_reg[2]/Q
                         net (fo=95, routed)          3.243     3.761    mips/dp/fivebitdp/r4E/writeregW[2]
    SLICE_X5Y9           LUT4 (Prop_lut4_I1_O)        0.124     3.885 r  mips/dp/fivebitdp/r4E/sum__0_carry_i_16/O
                         net (fo=1, routed)           0.295     4.180    mips/dp/fivebitdp/r4E/sum__0_carry_i_16_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     4.304 r  mips/dp/fivebitdp/r4E/sum__0_carry_i_11/O
                         net (fo=32, routed)          3.565     7.869    mips/dp/fivebitdp/r3M/q_reg[1]_4
    SLICE_X13Y9          LUT5 (Prop_lut5_I3_O)        0.124     7.993 f  mips/dp/fivebitdp/r3M/sum__0_carry__0_i_4/O
                         net (fo=12, routed)          1.887     9.880    mips/dp/fivebitdp/r3M/q_reg[4]_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I0_O)        0.124    10.004 r  mips/dp/fivebitdp/r3M/q[5]_i_11/O
                         net (fo=109, routed)         2.138    12.143    mips/dp/r3E/q[11]_i_8
    SLICE_X31Y14         LUT5 (Prop_lut5_I3_O)        0.152    12.295 f  mips/dp/r3E/q[2]_i_11/O
                         net (fo=1, routed)           0.776    13.071    mips/dp/r3E/q[2]_i_11_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.326    13.397 f  mips/dp/r3E/q[2]_i_9/O
                         net (fo=2, routed)           0.593    13.989    mips/dp/r3E/q_reg[23]
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  mips/dp/r3E/q[1]_i_4/O
                         net (fo=2, routed)           1.009    15.122    mips/c/regE/q_reg[1]_3
    SLICE_X22Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.246 f  mips/c/regE/q[31]_i_4__1/O
                         net (fo=1, routed)           0.621    15.867    mips/c/regE/q[31]_i_4__1_n_0
    SLICE_X20Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.991 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.762    16.754    mips/c/regE/q_reg[8]_0
    SLICE_X17Y6          LUT6 (Prop_lut6_I5_O)        0.124    16.878 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         4.417    21.294    mem/activeexception
    SLICE_X20Y19         LUT2 (Prop_lut2_I1_O)        0.124    21.418 r  mem/q[28]_i_1__0/O
                         net (fo=1, routed)           0.000    21.418    mips/dp/r2D/q_reg[31]_13[28]
    SLICE_X20Y19         FDCE                                         r  mips/dp/r2D/q_reg[28]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mips/dp/r1M/q_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r4W/q_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDCE                         0.000     0.000 r  mips/dp/r1M/q_reg[17]/C
    SLICE_X14Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r1M/q_reg[17]/Q
                         net (fo=2, routed)           0.078     0.219    mips/dp/r4W/q_reg[17]_0
    SLICE_X14Y18         FDCE                                         r  mips/dp/r4W/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/r1D/q_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r9E/q_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE                         0.000     0.000 r  mips/dp/r1D/q_reg[21]/C
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r1D/q_reg[21]/Q
                         net (fo=1, routed)           0.099     0.240    mips/dp/r9E/q_reg[31]_0[20]
    SLICE_X13Y16         FDCE                                         r  mips/dp/r9E/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/r1D/q_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r9E/q_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE                         0.000     0.000 r  mips/dp/r1D/q_reg[22]/C
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r1D/q_reg[22]/Q
                         net (fo=1, routed)           0.099     0.240    mips/dp/r9E/q_reg[31]_0[21]
    SLICE_X13Y16         FDCE                                         r  mips/dp/r9E/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/r1D/q_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r9E/q_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE                         0.000     0.000 r  mips/dp/r1D/q_reg[23]/C
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r1D/q_reg[23]/Q
                         net (fo=1, routed)           0.100     0.241    mips/dp/r9E/q_reg[31]_0[22]
    SLICE_X13Y16         FDCE                                         r  mips/dp/r9E/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/r1D/q_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r9E/q_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.542%)  route 0.116ns (47.458%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE                         0.000     0.000 r  mips/dp/r1D/q_reg[20]/C
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  mips/dp/r1D/q_reg[20]/Q
                         net (fo=1, routed)           0.116     0.244    mips/dp/r9E/q_reg[31]_0[19]
    SLICE_X13Y14         FDCE                                         r  mips/dp/r9E/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fivebitdp/r3M/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/fivebitdp/r3W/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.164ns (67.150%)  route 0.080ns (32.850%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r3M/q_reg[1]/C
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  mips/dp/fivebitdp/r3M/q_reg[1]/Q
                         net (fo=6, routed)           0.080     0.244    mips/dp/fivebitdp/r3W/q_reg[1]_2
    SLICE_X4Y9           FDCE                                         r  mips/dp/fivebitdp/r3W/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/r4W/q_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/cop0/sr/srhigh/q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y10         FDCE                         0.000     0.000 r  mips/dp/r4W/q_reg[11]/C
    SLICE_X18Y10         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  mips/dp/r4W/q_reg[11]/Q
                         net (fo=1, routed)           0.119     0.247    mips/cop0/sr/srhigh/q_reg[27]_1[3]
    SLICE_X18Y11         FDCE                                         r  mips/cop0/sr/srhigh/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/r1D/q_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r9E/q_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE                         0.000     0.000 r  mips/dp/r1D/q_reg[19]/C
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r1D/q_reg[19]/Q
                         net (fo=1, routed)           0.110     0.251    mips/dp/r9E/q_reg[31]_0[18]
    SLICE_X13Y14         FDCE                                         r  mips/dp/r9E/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/r1D/q_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r9E/q_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE                         0.000     0.000 r  mips/dp/r1D/q_reg[17]/C
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r1D/q_reg[17]/Q
                         net (fo=1, routed)           0.112     0.253    mips/dp/r9E/q_reg[31]_0[16]
    SLICE_X12Y14         FDCE                                         r  mips/dp/r9E/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/r4W/q_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/cop0/sr/srhigh/q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.085%)  route 0.115ns (44.915%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y9          FDCE                         0.000     0.000 r  mips/dp/r4W/q_reg[8]/C
    SLICE_X19Y9          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r4W/q_reg[8]/Q
                         net (fo=1, routed)           0.115     0.256    mips/cop0/sr/srhigh/q_reg[27]_1[0]
    SLICE_X20Y9          FDCE                                         r  mips/cop0/sr/srhigh/q_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/RAM_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.602ns  (logic 3.275ns (38.072%)  route 5.327ns (61.928%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.370    mem/clk
    RAMB36_X2Y4          RAMB36E1                                     r  mem/RAM_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.824 r  mem/RAM_reg_3/DOADO[1]
                         net (fo=2, routed)           1.168     8.991    mips/dp/r2M/readdata[7]
    SLICE_X27Y23         LUT4 (Prop_lut4_I1_O)        0.117     9.108 f  mips/dp/r2M/q[7]_i_3/O
                         net (fo=2, routed)           1.425    10.533    mips/dp/r2M/RAM_reg_3
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.332    10.865 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.821    11.686    mips/c/regM/q_reg[31]
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.124    11.810 r  mips/c/regM/q[7]_i_2__2/O
                         net (fo=2, routed)           0.701    12.511    mips/c/regM/q[7]_i_2__2_n_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.124    12.635 r  mips/c/regM/q[15]_i_2__5/O
                         net (fo=8, routed)           1.213    13.848    mips/c/regM/q[15]_i_2__5_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.972 r  mips/c/regM/q[8]_i_1__7/O
                         net (fo=1, routed)           0.000    13.972    mips/dp/r2W/q_reg[8]_1
    SLICE_X11Y16         FDCE                                         r  mips/dp/r2W/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.600ns  (logic 3.275ns (38.081%)  route 5.325ns (61.919%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.370    mem/clk
    RAMB36_X2Y4          RAMB36E1                                     r  mem/RAM_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.824 r  mem/RAM_reg_3/DOADO[1]
                         net (fo=2, routed)           1.168     8.991    mips/dp/r2M/readdata[7]
    SLICE_X27Y23         LUT4 (Prop_lut4_I1_O)        0.117     9.108 f  mips/dp/r2M/q[7]_i_3/O
                         net (fo=2, routed)           1.425    10.533    mips/dp/r2M/RAM_reg_3
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.332    10.865 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.821    11.686    mips/c/regM/q_reg[31]
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.124    11.810 r  mips/c/regM/q[7]_i_2__2/O
                         net (fo=2, routed)           0.701    12.511    mips/c/regM/q[7]_i_2__2_n_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.124    12.635 r  mips/c/regM/q[15]_i_2__5/O
                         net (fo=8, routed)           1.211    13.846    mips/c/regM/q[15]_i_2__5_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.970 r  mips/c/regM/q[10]_i_1__7/O
                         net (fo=1, routed)           0.000    13.970    mips/dp/r2W/q_reg[10]_1
    SLICE_X11Y16         FDCE                                         r  mips/dp/r2W/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.557ns  (logic 3.381ns (39.510%)  route 5.176ns (60.490%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.370    mem/clk
    RAMB36_X2Y4          RAMB36E1                                     r  mem/RAM_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.824 r  mem/RAM_reg_3/DOADO[1]
                         net (fo=2, routed)           1.168     8.991    mips/dp/r2M/readdata[7]
    SLICE_X27Y23         LUT4 (Prop_lut4_I1_O)        0.117     9.108 f  mips/dp/r2M/q[7]_i_3/O
                         net (fo=2, routed)           1.425    10.533    mips/dp/r2M/RAM_reg_3
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.332    10.865 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.821    11.686    mips/c/regM/q_reg[31]
    SLICE_X8Y21          LUT4 (Prop_lut4_I3_O)        0.150    11.836 r  mips/c/regM/q[31]_i_2__8/O
                         net (fo=16, routed)          1.763    13.599    mips/c/regM/q[31]_i_2__8_n_0
    SLICE_X13Y7          LUT5 (Prop_lut5_I0_O)        0.328    13.927 r  mips/c/regM/q[18]_i_1__8/O
                         net (fo=1, routed)           0.000    13.927    mips/dp/r2W/q_reg[18]_1
    SLICE_X13Y7          FDCE                                         r  mips/dp/r2W/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.521ns  (logic 3.381ns (39.678%)  route 5.140ns (60.322%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.370    mem/clk
    RAMB36_X2Y4          RAMB36E1                                     r  mem/RAM_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.824 r  mem/RAM_reg_3/DOADO[1]
                         net (fo=2, routed)           1.168     8.991    mips/dp/r2M/readdata[7]
    SLICE_X27Y23         LUT4 (Prop_lut4_I1_O)        0.117     9.108 f  mips/dp/r2M/q[7]_i_3/O
                         net (fo=2, routed)           1.425    10.533    mips/dp/r2M/RAM_reg_3
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.332    10.865 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.821    11.686    mips/c/regM/q_reg[31]
    SLICE_X8Y21          LUT4 (Prop_lut4_I3_O)        0.150    11.836 r  mips/c/regM/q[31]_i_2__8/O
                         net (fo=16, routed)          1.726    13.563    mips/c/regM/q[31]_i_2__8_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I0_O)        0.328    13.891 r  mips/c/regM/q[17]_i_1__7/O
                         net (fo=1, routed)           0.000    13.891    mips/dp/r2W/q_reg[17]_1
    SLICE_X14Y20         FDCE                                         r  mips/dp/r2W/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.518ns  (logic 3.381ns (39.691%)  route 5.137ns (60.309%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.370    mem/clk
    RAMB36_X2Y4          RAMB36E1                                     r  mem/RAM_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.824 r  mem/RAM_reg_3/DOADO[1]
                         net (fo=2, routed)           1.168     8.991    mips/dp/r2M/readdata[7]
    SLICE_X27Y23         LUT4 (Prop_lut4_I1_O)        0.117     9.108 f  mips/dp/r2M/q[7]_i_3/O
                         net (fo=2, routed)           1.425    10.533    mips/dp/r2M/RAM_reg_3
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.332    10.865 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.821    11.686    mips/c/regM/q_reg[31]
    SLICE_X8Y21          LUT4 (Prop_lut4_I3_O)        0.150    11.836 r  mips/c/regM/q[31]_i_2__8/O
                         net (fo=16, routed)          1.724    13.560    mips/c/regM/q[31]_i_2__8_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I0_O)        0.328    13.888 r  mips/c/regM/q[16]_i_1__7/O
                         net (fo=1, routed)           0.000    13.888    mips/dp/r2W/q_reg[16]_1
    SLICE_X14Y20         FDCE                                         r  mips/dp/r2W/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.457ns  (logic 3.381ns (39.977%)  route 5.076ns (60.023%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.370    mem/clk
    RAMB36_X2Y4          RAMB36E1                                     r  mem/RAM_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.824 r  mem/RAM_reg_3/DOADO[1]
                         net (fo=2, routed)           1.168     8.991    mips/dp/r2M/readdata[7]
    SLICE_X27Y23         LUT4 (Prop_lut4_I1_O)        0.117     9.108 f  mips/dp/r2M/q[7]_i_3/O
                         net (fo=2, routed)           1.425    10.533    mips/dp/r2M/RAM_reg_3
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.332    10.865 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.821    11.686    mips/c/regM/q_reg[31]
    SLICE_X8Y21          LUT4 (Prop_lut4_I3_O)        0.150    11.836 r  mips/c/regM/q[31]_i_2__8/O
                         net (fo=16, routed)          1.663    13.499    mips/c/regM/q[31]_i_2__8_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I0_O)        0.328    13.827 r  mips/c/regM/q[21]_i_1__8/O
                         net (fo=1, routed)           0.000    13.827    mips/dp/r2W/q_reg[21]_1
    SLICE_X6Y9           FDCE                                         r  mips/dp/r2W/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.435ns  (logic 3.275ns (38.826%)  route 5.160ns (61.174%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.370    mem/clk
    RAMB36_X2Y4          RAMB36E1                                     r  mem/RAM_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.824 r  mem/RAM_reg_3/DOADO[1]
                         net (fo=2, routed)           1.168     8.991    mips/dp/r2M/readdata[7]
    SLICE_X27Y23         LUT4 (Prop_lut4_I1_O)        0.117     9.108 f  mips/dp/r2M/q[7]_i_3/O
                         net (fo=2, routed)           1.425    10.533    mips/dp/r2M/RAM_reg_3
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.332    10.865 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.821    11.686    mips/c/regM/q_reg[31]
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.124    11.810 r  mips/c/regM/q[7]_i_2__2/O
                         net (fo=2, routed)           0.701    12.511    mips/c/regM/q[7]_i_2__2_n_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.124    12.635 r  mips/c/regM/q[15]_i_2__5/O
                         net (fo=8, routed)           1.046    13.681    mips/c/regM/q[15]_i_2__5_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.805 r  mips/c/regM/q[9]_i_1__6/O
                         net (fo=1, routed)           0.000    13.805    mips/dp/r2W/q_reg[9]_1
    SLICE_X11Y16         FDCE                                         r  mips/dp/r2W/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.422ns  (logic 3.275ns (38.885%)  route 5.147ns (61.115%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.370    mem/clk
    RAMB36_X2Y4          RAMB36E1                                     r  mem/RAM_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.824 r  mem/RAM_reg_3/DOADO[1]
                         net (fo=2, routed)           1.168     8.991    mips/dp/r2M/readdata[7]
    SLICE_X27Y23         LUT4 (Prop_lut4_I1_O)        0.117     9.108 f  mips/dp/r2M/q[7]_i_3/O
                         net (fo=2, routed)           1.425    10.533    mips/dp/r2M/RAM_reg_3
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.332    10.865 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.821    11.686    mips/c/regM/q_reg[31]
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.124    11.810 r  mips/c/regM/q[7]_i_2__2/O
                         net (fo=2, routed)           0.701    12.511    mips/c/regM/q[7]_i_2__2_n_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.124    12.635 r  mips/c/regM/q[15]_i_2__5/O
                         net (fo=8, routed)           1.033    13.668    mips/c/regM/q[15]_i_2__5_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    13.792 r  mips/c/regM/q[11]_i_1__8/O
                         net (fo=1, routed)           0.000    13.792    mips/dp/r2W/q_reg[11]_1
    SLICE_X9Y16          FDCE                                         r  mips/dp/r2W/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.404ns  (logic 3.381ns (40.229%)  route 5.023ns (59.771%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.370    mem/clk
    RAMB36_X2Y4          RAMB36E1                                     r  mem/RAM_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.824 r  mem/RAM_reg_3/DOADO[1]
                         net (fo=2, routed)           1.168     8.991    mips/dp/r2M/readdata[7]
    SLICE_X27Y23         LUT4 (Prop_lut4_I1_O)        0.117     9.108 f  mips/dp/r2M/q[7]_i_3/O
                         net (fo=2, routed)           1.425    10.533    mips/dp/r2M/RAM_reg_3
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.332    10.865 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.821    11.686    mips/c/regM/q_reg[31]
    SLICE_X8Y21          LUT4 (Prop_lut4_I3_O)        0.150    11.836 r  mips/c/regM/q[31]_i_2__8/O
                         net (fo=16, routed)          1.610    13.446    mips/c/regM/q[31]_i_2__8_n_0
    SLICE_X5Y10          LUT5 (Prop_lut5_I0_O)        0.328    13.774 r  mips/c/regM/q[20]_i_1__8/O
                         net (fo=1, routed)           0.000    13.774    mips/dp/r2W/q_reg[20]_1
    SLICE_X5Y10          FDCE                                         r  mips/dp/r2W/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.306ns  (logic 3.275ns (39.430%)  route 5.031ns (60.570%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.370    mem/clk
    RAMB36_X2Y4          RAMB36E1                                     r  mem/RAM_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.824 r  mem/RAM_reg_3/DOADO[1]
                         net (fo=2, routed)           1.168     8.991    mips/dp/r2M/readdata[7]
    SLICE_X27Y23         LUT4 (Prop_lut4_I1_O)        0.117     9.108 f  mips/dp/r2M/q[7]_i_3/O
                         net (fo=2, routed)           1.425    10.533    mips/dp/r2M/RAM_reg_3
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.332    10.865 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.821    11.686    mips/c/regM/q_reg[31]
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.124    11.810 r  mips/c/regM/q[7]_i_2__2/O
                         net (fo=2, routed)           0.701    12.511    mips/c/regM/q[7]_i_2__2_n_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.124    12.635 r  mips/c/regM/q[15]_i_2__5/O
                         net (fo=8, routed)           0.916    13.552    mips/c/regM/q[15]_i_2__5_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.676 r  mips/c/regM/q[14]_i_1__6/O
                         net (fo=1, routed)           0.000    13.676    mips/dp/r2W/q_reg[14]_1
    SLICE_X7Y20          FDCE                                         r  mips/dp/r2W/q_reg[14]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/RAM_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2D/q_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.843ns  (logic 0.630ns (74.691%)  route 0.213ns (25.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.512    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.097 r  mem/RAM_reg_6/DOBDO[0]
                         net (fo=1, routed)           0.213     2.311    mem/instr[12]
    SLICE_X6Y21          LUT2 (Prop_lut2_I0_O)        0.045     2.356 r  mem/q[12]_i_1__0/O
                         net (fo=1, routed)           0.000     2.356    mips/dp/r2D/q_reg[31]_13[12]
    SLICE_X6Y21          FDCE                                         r  mips/dp/r2D/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.854ns  (logic 0.630ns (73.813%)  route 0.224ns (26.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.515    mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.100 r  mem/RAM_reg_13/DOADO[1]
                         net (fo=4, routed)           0.224     2.324    mips/c/regM/readdata[19]
    SLICE_X7Y18          LUT5 (Prop_lut5_I1_O)        0.045     2.369 r  mips/c/regM/q[27]_i_1__8/O
                         net (fo=1, routed)           0.000     2.369    mips/dp/r2W/q_reg[27]_1
    SLICE_X7Y18          FDCE                                         r  mips/dp/r2W/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2D/q_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.860ns  (logic 0.630ns (73.215%)  route 0.230ns (26.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.608     1.520    mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.105 r  mem/RAM_reg_7/DOBDO[0]
                         net (fo=1, routed)           0.230     2.336    mem/instr[14]
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.045     2.381 r  mem/q[14]_i_1/O
                         net (fo=1, routed)           0.000     2.381    mips/dp/r2D/q_reg[31]_13[14]
    SLICE_X8Y10          FDCE                                         r  mips/dp/r2D/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_10/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.887ns  (logic 0.630ns (71.051%)  route 0.257ns (28.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.609     1.521    mem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  mem/RAM_reg_10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.106 r  mem/RAM_reg_10/DOADO[1]
                         net (fo=3, routed)           0.257     2.363    mips/c/regM/readdata[13]
    SLICE_X6Y9           LUT5 (Prop_lut5_I1_O)        0.045     2.408 r  mips/c/regM/q[21]_i_1__8/O
                         net (fo=1, routed)           0.000     2.408    mips/dp/r2W/q_reg[21]_1
    SLICE_X6Y9           FDCE                                         r  mips/dp/r2W/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2D/q_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.899ns  (logic 0.632ns (70.282%)  route 0.267ns (29.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.610     1.522    mem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  mem/RAM_reg_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     2.107 r  mem/RAM_reg_10/DOBDO[1]
                         net (fo=1, routed)           0.267     2.374    mem/instr[21]
    SLICE_X6Y7           LUT2 (Prop_lut2_I0_O)        0.047     2.421 r  mem/q[21]_i_1__0/O
                         net (fo=1, routed)           0.000     2.421    mips/dp/r2D/q_reg[31]_13[21]
    SLICE_X6Y7           FDCE                                         r  mips/dp/r2D/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2D/q_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.903ns  (logic 0.630ns (69.741%)  route 0.273ns (30.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.610     1.522    mem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  mem/RAM_reg_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.107 r  mem/RAM_reg_10/DOBDO[0]
                         net (fo=1, routed)           0.273     2.381    mem/instr[20]
    SLICE_X6Y7           LUT2 (Prop_lut2_I0_O)        0.045     2.426 r  mem/q[20]_i_1__0/O
                         net (fo=1, routed)           0.000     2.426    mips/dp/r2D/q_reg[31]_13[20]
    SLICE_X6Y7           FDCE                                         r  mips/dp/r2D/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2D/q_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.937ns  (logic 0.630ns (67.252%)  route 0.307ns (32.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.517    mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.102 r  mem/RAM_reg_13/DOBDO[0]
                         net (fo=1, routed)           0.307     2.409    mem/instr[26]
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.045     2.454 r  mem/q[26]_i_1__0/O
                         net (fo=1, routed)           0.000     2.454    mips/dp/r2D/q_reg[31]_13[26]
    SLICE_X8Y10          FDCE                                         r  mips/dp/r2D/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.948ns  (logic 0.630ns (66.439%)  route 0.318ns (33.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.510    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.095 r  mem/RAM_reg_6/DOADO[0]
                         net (fo=3, routed)           0.318     2.413    mips/c/regM/readdata[4]
    SLICE_X7Y21          LUT6 (Prop_lut6_I2_O)        0.045     2.458 r  mips/c/regM/q[12]_i_1__8/O
                         net (fo=1, routed)           0.000     2.458    mips/dp/r2W/q_reg[12]_1
    SLICE_X7Y21          FDCE                                         r  mips/dp/r2W/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.988ns  (logic 0.630ns (63.794%)  route 0.358ns (36.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.510    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.095 r  mem/RAM_reg_6/DOADO[1]
                         net (fo=3, routed)           0.358     2.453    mips/c/regM/readdata[5]
    SLICE_X7Y21          LUT6 (Prop_lut6_I2_O)        0.045     2.498 r  mips/c/regM/q[13]_i_1__8/O
                         net (fo=1, routed)           0.000     2.498    mips/dp/r2W/q_reg[13]_1
    SLICE_X7Y21          FDCE                                         r  mips/dp/r2W/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 0.630ns (61.756%)  route 0.390ns (38.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.515    mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.100 r  mem/RAM_reg_13/DOADO[0]
                         net (fo=4, routed)           0.390     2.490    mips/c/regM/readdata[18]
    SLICE_X7Y18          LUT5 (Prop_lut5_I1_O)        0.045     2.535 r  mips/c/regM/q[26]_i_1__7/O
                         net (fo=1, routed)           0.000     2.535    mips/dp/r2W/q_reg[26]_1
    SLICE_X7Y18          FDCE                                         r  mips/dp/r2W/q_reg[26]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           497 Endpoints
Min Delay           497 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_12/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.298ns  (logic 1.102ns (11.853%)  route 8.196ns (88.147%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[17]/C
    SLICE_X15Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[17]/Q
                         net (fo=9, routed)           1.578     2.034    mips/dp/r2M/dataadr[1]
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.124     2.158 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.579     2.737    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I4_O)        0.124     2.861 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.159     3.019    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I5_O)        0.124     3.143 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.160     4.303    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X27Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.427 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=66, routed)          3.966     8.393    mips/c/regM/q_reg[7]_0
    SLICE_X8Y26          LUT2 (Prop_lut2_I1_O)        0.150     8.543 r  mips/c/regM/RAM_reg_12_i_3/O
                         net (fo=1, routed)           0.754     9.298    mem/RAM_reg_12_0[0]
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_12/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.540     4.932    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_12/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_13/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.245ns  (logic 1.076ns (11.639%)  route 8.169ns (88.361%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[17]/C
    SLICE_X15Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[17]/Q
                         net (fo=9, routed)           1.578     2.034    mips/dp/r2M/dataadr[1]
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.124     2.158 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.579     2.737    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I4_O)        0.124     2.861 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.159     3.019    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I5_O)        0.124     3.143 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.160     4.303    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X27Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.427 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=66, routed)          3.765     8.192    mips/c/regM/q_reg[7]_0
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.124     8.316 r  mips/c/regM/RAM_reg_13_i_3/O
                         net (fo=1, routed)           0.928     9.245    mem/RAM_reg_13_0[0]
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_13/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.542     4.934    mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_13/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_9/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.229ns  (logic 1.076ns (11.659%)  route 8.153ns (88.341%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[17]/C
    SLICE_X15Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[17]/Q
                         net (fo=9, routed)           1.578     2.034    mips/dp/r2M/dataadr[1]
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.124     2.158 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.579     2.737    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I4_O)        0.124     2.861 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.159     3.019    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I5_O)        0.124     3.143 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.160     4.303    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X27Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.427 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=66, routed)          3.808     8.235    mips/c/regM/q_reg[7]_0
    SLICE_X6Y5           LUT2 (Prop_lut2_I1_O)        0.124     8.359 r  mips/c/regM/RAM_reg_9_i_3/O
                         net (fo=1, routed)           0.869     9.229    mem/RAM_reg_9_0[0]
    RAMB36_X0Y0          RAMB36E1                                     r  mem/RAM_reg_9/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552     4.944    mem/clk
    RAMB36_X0Y0          RAMB36E1                                     r  mem/RAM_reg_9/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_6/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.950ns  (logic 1.102ns (12.312%)  route 7.848ns (87.688%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[17]/C
    SLICE_X15Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[17]/Q
                         net (fo=9, routed)           1.578     2.034    mips/dp/r2M/dataadr[1]
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.124     2.158 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.579     2.737    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I4_O)        0.124     2.861 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.159     3.019    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I5_O)        0.124     3.143 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.160     4.303    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X27Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.427 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=66, routed)          3.765     8.192    mips/c/regM/q_reg[7]_0
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.150     8.342 r  mips/c/regM/RAM_reg_6_i_3/O
                         net (fo=1, routed)           0.608     8.950    mem/RAM_reg_6_0[0]
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_6/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.537     4.929    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_6/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_15/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.863ns  (logic 1.076ns (12.141%)  route 7.787ns (87.859%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[17]/C
    SLICE_X15Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[17]/Q
                         net (fo=9, routed)           1.578     2.034    mips/dp/r2M/dataadr[1]
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.124     2.158 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.579     2.737    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I4_O)        0.124     2.861 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.159     3.019    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I5_O)        0.124     3.143 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.160     4.303    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X27Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.427 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=66, routed)          3.534     7.961    mips/c/regM/q_reg[7]_0
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.124     8.085 r  mips/c/regM/RAM_reg_15_i_3/O
                         net (fo=1, routed)           0.777     8.863    mem/memwrite
    RAMB36_X0Y6          RAMB36E1                                     r  mem/RAM_reg_15/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.545     4.937    mem/clk
    RAMB36_X0Y6          RAMB36E1                                     r  mem/RAM_reg_15/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_7/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.829ns  (logic 1.069ns (12.108%)  route 7.760ns (87.892%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[17]/C
    SLICE_X15Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[17]/Q
                         net (fo=9, routed)           1.578     2.034    mips/dp/r2M/dataadr[1]
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.124     2.158 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.579     2.737    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I4_O)        0.124     2.861 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.159     3.019    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I5_O)        0.124     3.143 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.160     4.303    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X27Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.427 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=66, routed)          3.286     7.713    mips/c/regM/q_reg[7]_0
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.117     7.830 r  mips/c/regM/RAM_reg_7_i_3/O
                         net (fo=1, routed)           0.999     8.829    mem/RAM_reg_7_0[0]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.547     4.939    mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_10/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.576ns  (logic 1.076ns (12.546%)  route 7.500ns (87.454%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[17]/C
    SLICE_X15Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[17]/Q
                         net (fo=9, routed)           1.578     2.034    mips/dp/r2M/dataadr[1]
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.124     2.158 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.579     2.737    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I4_O)        0.124     2.861 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.159     3.019    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I5_O)        0.124     3.143 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.160     4.303    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X27Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.427 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=66, routed)          3.286     7.713    mips/c/regM/q_reg[7]_0
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.124     7.837 r  mips/c/regM/RAM_reg_10_i_3/O
                         net (fo=1, routed)           0.739     8.576    mem/RAM_reg_10_0[0]
    RAMB36_X0Y1          RAMB36E1                                     r  mem/RAM_reg_10/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.551     4.943    mem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  mem/RAM_reg_10/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.140ns  (logic 1.076ns (15.071%)  route 6.064ns (84.929%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[17]/C
    SLICE_X15Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[17]/Q
                         net (fo=9, routed)           1.578     2.034    mips/dp/r2M/dataadr[1]
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.124     2.158 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.579     2.737    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I4_O)        0.124     2.861 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.159     3.019    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I5_O)        0.124     3.143 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.160     4.303    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X27Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.427 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=66, routed)          1.780     6.207    mips/c/regM/q_reg[7]_0
    SLICE_X26Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.331 r  mips/c/regM/RAM_reg_0_i_3/O
                         net (fo=1, routed)           0.809     7.140    mem/WEA[0]
    RAMB36_X1Y0          RAMB36E1                                     r  mem/RAM_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.545     4.937    mem/clk
    RAMB36_X1Y0          RAMB36E1                                     r  mem/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_5/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.073ns  (logic 1.104ns (15.608%)  route 5.969ns (84.392%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[17]/C
    SLICE_X15Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[17]/Q
                         net (fo=9, routed)           1.578     2.034    mips/dp/r2M/dataadr[1]
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.124     2.158 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.579     2.737    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I4_O)        0.124     2.861 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.159     3.019    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I5_O)        0.124     3.143 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.160     4.303    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X27Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.427 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=66, routed)          1.178     5.605    mips/c/regM/q_reg[7]_0
    SLICE_X27Y20         LUT2 (Prop_lut2_I1_O)        0.152     5.757 r  mips/c/regM/RAM_reg_5_i_3/O
                         net (fo=1, routed)           1.316     7.073    mem/RAM_reg_5_0[0]
    RAMB36_X1Y3          RAMB36E1                                     r  mem/RAM_reg_5/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.535     4.927    mem/clk
    RAMB36_X1Y3          RAMB36E1                                     r  mem/RAM_reg_5/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.051ns  (logic 0.730ns (10.354%)  route 6.321ns (89.646%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[0]/C
    SLICE_X21Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mips/dp/r2M/q_reg[0]/Q
                         net (fo=23, routed)          3.027     3.483    mips/dp/r2M/q_reg[0]_1
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124     3.607 r  mips/dp/r2M/RAM_reg_0_i_4/O
                         net (fo=15, routed)          2.527     6.134    mips/dp/r2M/RAM_reg_0_i_4_n_0
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.150     6.284 r  mips/dp/r2M/RAM_reg_2_i_1/O
                         net (fo=1, routed)           0.767     7.051    mem/p_0_in[5]
    RAMB36_X1Y1          RAMB36E1                                     r  mem/RAM_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.544     4.936    mem/clk
    RAMB36_X1Y1          RAMB36E1                                     r  mem/RAM_reg_2/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_7/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.075%)  route 0.261ns (64.925%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[2]/C
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/fetchstage/pcreg/q_reg[2]/Q
                         net (fo=19, routed)          0.261     0.402    mem/Q[0]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.035    mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/CLKBWRCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_7/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.566%)  route 0.240ns (59.434%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[9]/C
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  mips/dp/fetchstage/pcreg/q_reg[9]/Q
                         net (fo=18, routed)          0.240     0.404    mem/Q[7]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.035    mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/CLKBWRCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_7/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.612%)  route 0.266ns (65.388%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[12]/C
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/fetchstage/pcreg/q_reg[12]/Q
                         net (fo=18, routed)          0.266     0.407    mem/Q[10]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.035    mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/CLKBWRCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_7/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.222%)  route 0.271ns (65.778%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[15]/C
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/fetchstage/pcreg/q_reg[15]/Q
                         net (fo=18, routed)          0.271     0.412    mem/Q[13]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.035    mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/CLKBWRCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_7/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.633%)  route 0.291ns (67.367%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[5]/C
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/fetchstage/pcreg/q_reg[5]/Q
                         net (fo=18, routed)          0.291     0.432    mem/Q[3]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.035    mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/CLKBWRCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_7/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.536%)  route 0.273ns (62.464%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[3]/C
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  mips/dp/fetchstage/pcreg/q_reg[3]/Q
                         net (fo=18, routed)          0.273     0.437    mem/Q[1]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.035    mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/CLKBWRCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_7/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.040%)  route 0.291ns (63.960%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[8]/C
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  mips/dp/fetchstage/pcreg/q_reg[8]/Q
                         net (fo=18, routed)          0.291     0.455    mem/Q[6]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.035    mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/CLKBWRCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.486%)  route 0.337ns (70.514%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y10         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[2]/C
    SLICE_X25Y10         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r2M/q_reg[2]/Q
                         net (fo=26, routed)          0.337     0.478    mem/dataadr[0]
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.029    mem/clk
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.444%)  route 0.338ns (70.556%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y10         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[4]/C
    SLICE_X25Y10         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r2M/q_reg[4]/Q
                         net (fo=25, routed)          0.338     0.479    mem/dataadr[2]
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.029    mem/clk
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_7/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[6]/C
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/fetchstage/pcreg/q_reg[6]/Q
                         net (fo=18, routed)          0.344     0.485    mem/Q[4]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.035    mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_7/CLKBWRCLK





