Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Apr 26 00:41:20 2025
| Host         : ip-172-31-46-14 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -hierarchical -file test.rpt
| Design       : tpu_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                  Instance                                  |                                      Module                                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| tpu_top                                                                    |                                                                           (top) |      15679 |      15324 |      68 |  287 | 13645 |     53 |      4 |          0 |
|   (tpu_top)                                                                |                                                                           (top) |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|   _30                                                                      |                                                                   tpu_top_nexys |      15679 |      15324 |      68 |  287 | 13645 |     53 |      4 |          0 |
|     app                                                                    |                                                                             app |       9406 |       9366 |       0 |   40 |  7249 |      0 |      0 |          0 |
|       (app)                                                                |                                                                             app |         21 |         21 |       0 |    0 |    19 |      0 |      0 |          0 |
|       tpu                                                                  |                                                                             tpu |       9385 |       9345 |       0 |   40 |  7230 |      0 |      0 |          0 |
|         stream_adapter                                                     |                                                                  stream_adapter |         20 |         20 |       0 |    0 |   518 |      0 |      0 |          0 |
|         stream_adapter_0                                                   |                                                                stream_adapter_0 |         60 |         60 |       0 |    0 |   518 |      0 |      0 |          0 |
|         stream_adapter_1                                                   |                                                              stream_adapter_0_1 |        577 |        577 |       0 |    0 |  2084 |      0 |      0 |          0 |
|         systolic_array                                                     |                                                                  systolic_array |       8728 |       8688 |       0 |   40 |  4110 |      0 |      0 |          0 |
|           (systolic_array)                                                 |                                                                  systolic_array |         21 |         21 |       0 |    0 |     7 |      0 |      0 |          0 |
|           mac_cell                                                         |                                                                        mac_cell |         34 |         34 |       0 |    0 |    32 |      0 |      0 |          0 |
|           mac_cell_0                                                       |                                                                      mac_cell_2 |         52 |         52 |       0 |    0 |    40 |      0 |      0 |          0 |
|           mac_cell_1                                                       |                                                                      mac_cell_3 |         57 |         57 |       0 |    0 |    40 |      0 |      0 |          0 |
|           mac_cell_10                                                      |                                                                      mac_cell_4 |        124 |        124 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_11                                                      |                                                                      mac_cell_5 |        125 |        125 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_12                                                      |                                                                      mac_cell_6 |        124 |        124 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_13                                                      |                                                                      mac_cell_7 |        124 |        124 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_14                                                      |                                                                      mac_cell_8 |        125 |        125 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_15                                                      |                                                                      mac_cell_9 |        105 |        105 |       0 |    0 |    40 |      0 |      0 |          0 |
|           mac_cell_16                                                      |                                                                     mac_cell_10 |        123 |        123 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_17                                                      |                                                                     mac_cell_11 |        128 |        128 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_18                                                      |                                                                     mac_cell_12 |        127 |        127 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_19                                                      |                                                                     mac_cell_13 |        128 |        128 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_2                                                       |                                                                     mac_cell_14 |         56 |         56 |       0 |    0 |    40 |      0 |      0 |          0 |
|           mac_cell_20                                                      |                                                                     mac_cell_15 |        128 |        128 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_21                                                      |                                                                     mac_cell_16 |        127 |        127 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_22                                                      |                                                                     mac_cell_17 |        128 |        128 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_23                                                      |                                                                     mac_cell_18 |        106 |        106 |       0 |    0 |    40 |      0 |      0 |          0 |
|           mac_cell_24                                                      |                                                                     mac_cell_19 |        125 |        125 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_25                                                      |                                                                     mac_cell_20 |        129 |        129 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_26                                                      |                                                                     mac_cell_21 |        128 |        128 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_27                                                      |                                                                     mac_cell_22 |        129 |        129 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_28                                                      |                                                                     mac_cell_23 |        128 |        128 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_29                                                      |                                                                     mac_cell_24 |        128 |        128 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_3                                                       |                                                                     mac_cell_25 |         55 |         55 |       0 |    0 |    40 |      0 |      0 |          0 |
|           mac_cell_30                                                      |                                                                     mac_cell_26 |        129 |        129 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_31                                                      |                                                                     mac_cell_27 |        105 |        105 |       0 |    0 |    40 |      0 |      0 |          0 |
|           mac_cell_32                                                      |                                                                     mac_cell_28 |        124 |        124 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_33                                                      |                                                                     mac_cell_29 |        128 |        128 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_34                                                      |                                                                     mac_cell_30 |        127 |        127 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_35                                                      |                                                                     mac_cell_31 |        128 |        128 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_36                                                      |                                                                     mac_cell_32 |        127 |        127 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_37                                                      |                                                                     mac_cell_33 |        128 |        128 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_38                                                      |                                                                     mac_cell_34 |        127 |        127 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_39                                                      |                                                                     mac_cell_35 |        105 |        105 |       0 |    0 |    40 |      0 |      0 |          0 |
|           mac_cell_4                                                       |                                                                     mac_cell_36 |         56 |         56 |       0 |    0 |    40 |      0 |      0 |          0 |
|           mac_cell_40                                                      |                                                                     mac_cell_37 |        124 |        124 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_41                                                      |                                                                     mac_cell_38 |        127 |        127 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_42                                                      |                                                                     mac_cell_39 |        127 |        127 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_43                                                      |                                                                     mac_cell_40 |        129 |        129 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_44                                                      |                                                                     mac_cell_41 |        127 |        127 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_45                                                      |                                                                     mac_cell_42 |        129 |        129 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_46                                                      |                                                                     mac_cell_43 |        128 |        128 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_47                                                      |                                                                     mac_cell_44 |        107 |        107 |       0 |    0 |    40 |      0 |      0 |          0 |
|           mac_cell_48                                                      |                                                                     mac_cell_45 |        124 |        124 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_49                                                      |                                                                     mac_cell_46 |        128 |        128 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_5                                                       |                                                                     mac_cell_47 |         55 |         55 |       0 |    0 |    40 |      0 |      0 |          0 |
|           mac_cell_50                                                      |                                                                     mac_cell_48 |        129 |        129 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_51                                                      |                                                                     mac_cell_49 |        128 |        128 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_52                                                      |                                                                     mac_cell_50 |        128 |        128 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_53                                                      |                                                                     mac_cell_51 |        129 |        129 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_54                                                      |                                                                     mac_cell_52 |        129 |        129 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_55                                                      |                                                                     mac_cell_53 |        106 |        106 |       0 |    0 |    40 |      0 |      0 |          0 |
|           mac_cell_56                                                      |                                                                     mac_cell_54 |        125 |        125 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_57                                                      |                                                                     mac_cell_55 |        128 |        128 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_58                                                      |                                                                     mac_cell_56 |        128 |        128 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_59                                                      |                                                                     mac_cell_57 |        129 |        129 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_6                                                       |                                                                     mac_cell_58 |         56 |         56 |       0 |    0 |    40 |      0 |      0 |          0 |
|           mac_cell_60                                                      |                                                                     mac_cell_59 |        128 |        128 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_61                                                      |                                                                     mac_cell_60 |        129 |        129 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_62                                                      |                                                                     mac_cell_61 |        129 |        129 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_7                                                       |                                                                     mac_cell_62 |        103 |        103 |       0 |    0 |    40 |      0 |      0 |          0 |
|           mac_cell_8                                                       |                                                                     mac_cell_63 |        120 |        120 |       0 |    0 |    48 |      0 |      0 |          0 |
|           mac_cell_9                                                       |                                                                     mac_cell_64 |        126 |        126 |       0 |    0 |    48 |      0 |      0 |          0 |
|           triangular_wavefront                                             |                                                            triangular_wavefront |        473 |        453 |       0 |   20 |   576 |      0 |      0 |          0 |
|           triangular_wavefront_0                                           |                                                          triangular_wavefront_0 |        875 |        855 |       0 |   20 |   583 |      0 |      0 |          0 |
|     hex_7segs                                                              |                                                                       hex_7segs |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|     the_tpu_bd                                                             |                                                                          tpu_bd |       6270 |       5955 |      68 |  247 |  6393 |     53 |      4 |          0 |
|       axi_bram_ctrl_0                                                      |                                                        tpu_bd_axi_bram_ctrl_0_0 |        195 |        194 |       0 |    1 |   201 |      0 |      0 |          0 |
|         U0                                                                 |                                          tpu_bd_axi_bram_ctrl_0_0_axi_bram_ctrl |        195 |        194 |       0 |    1 |   201 |      0 |      0 |          0 |
|           gext_inst.abcv4_0_ext_inst                                       |                                      tpu_bd_axi_bram_ctrl_0_0_axi_bram_ctrl_top |        195 |        194 |       0 |    1 |   201 |      0 |      0 |          0 |
|             GEN_AXI4.I_FULL_AXI                                            |                                               tpu_bd_axi_bram_ctrl_0_0_full_axi |        195 |        194 |       0 |    1 |   201 |      0 |      0 |          0 |
|               (GEN_AXI4.I_FULL_AXI)                                        |                                               tpu_bd_axi_bram_ctrl_0_0_full_axi |          5 |          5 |       0 |    0 |    14 |      0 |      0 |          0 |
|               GEN_ARB.I_SNG_PORT                                           |                                           tpu_bd_axi_bram_ctrl_0_0_sng_port_arb |         17 |         17 |       0 |    0 |     7 |      0 |      0 |          0 |
|               I_RD_CHNL                                                    |                                                tpu_bd_axi_bram_ctrl_0_0_rd_chnl |        123 |        123 |       0 |    0 |   105 |      0 |      0 |          0 |
|                 (I_RD_CHNL)                                                |                                                tpu_bd_axi_bram_ctrl_0_0_rd_chnl |        101 |        101 |       0 |    0 |   105 |      0 |      0 |          0 |
|                 GEN_NO_RD_CMD_OPT.I_WRAP_BRST                              |                                            tpu_bd_axi_bram_ctrl_0_0_wrap_brst_0 |         22 |         22 |       0 |    0 |     0 |      0 |      0 |          0 |
|               I_WR_CHNL                                                    |                                                tpu_bd_axi_bram_ctrl_0_0_wr_chnl |         51 |         50 |       0 |    1 |    75 |      0 |      0 |          0 |
|                 (I_WR_CHNL)                                                |                                                tpu_bd_axi_bram_ctrl_0_0_wr_chnl |         19 |         19 |       0 |    0 |    54 |      0 |      0 |          0 |
|                 BID_FIFO                                                   |                                               tpu_bd_axi_bram_ctrl_0_0_SRL_FIFO |         14 |         13 |       0 |    1 |     5 |      0 |      0 |          0 |
|                 I_WRAP_BRST                                                |                                              tpu_bd_axi_bram_ctrl_0_0_wrap_brst |         19 |         19 |       0 |    0 |    16 |      0 |      0 |          0 |
|       axi_dma_0                                                            |                                                              tpu_bd_axi_dma_0_0 |       1213 |       1125 |       8 |   80 |  1827 |      2 |      0 |          0 |
|         U0                                                                 |                                                      tpu_bd_axi_dma_0_0_axi_dma |       1213 |       1125 |       8 |   80 |  1827 |      2 |      0 |          0 |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                   |                                            tpu_bd_axi_dma_0_0_axi_dma_mm2s_mngr |         14 |         14 |       0 |    0 |    64 |      0 |      0 |          0 |
|             (INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR)               |                                            tpu_bd_axi_dma_0_0_axi_dma_mm2s_mngr |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM        |                                          tpu_bd_axi_dma_0_0_axi_dma_smple_sm_29 |         10 |         10 |       0 |    0 |    53 |      0 |      0 |          0 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                             |                                       tpu_bd_axi_dma_0_0_axi_dma_mm2s_cmdsts_if |          2 |          2 |       0 |    0 |     7 |      0 |      0 |          0 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                           |                                        tpu_bd_axi_dma_0_0_axi_dma_mm2s_sts_mngr |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                   |                                            tpu_bd_axi_dma_0_0_axi_dma_s2mm_mngr |         22 |         22 |       0 |    0 |    80 |      0 |      0 |          0 |
|             (INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR)               |                                            tpu_bd_axi_dma_0_0_axi_dma_s2mm_mngr |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM        |                                             tpu_bd_axi_dma_0_0_axi_dma_smple_sm |         10 |         10 |       0 |    0 |    53 |      0 |      0 |          0 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                             |                                       tpu_bd_axi_dma_0_0_axi_dma_s2mm_cmdsts_if |         10 |         10 |       0 |    0 |    23 |      0 |      0 |          0 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                           |                                        tpu_bd_axi_dma_0_0_axi_dma_s2mm_sts_mngr |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|           I_AXI_DMA_REG_MODULE                                             |                                           tpu_bd_axi_dma_0_0_axi_dma_reg_module |        130 |        130 |       0 |    0 |   243 |      0 |      0 |          0 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                  |                                              tpu_bd_axi_dma_0_0_axi_dma_lite_if |        100 |        100 |       0 |    0 |    85 |      0 |      0 |          0 |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                         |                                             tpu_bd_axi_dma_0_0_axi_dma_register |         18 |         18 |       0 |    0 |    79 |      0 |      0 |          0 |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                         |                                        tpu_bd_axi_dma_0_0_axi_dma_register_s2mm |         12 |         12 |       0 |    0 |    79 |      0 |      0 |          0 |
|           I_PRMRY_DATAMOVER                                                |                                                tpu_bd_axi_dma_0_0_axi_datamover |       1030 |        942 |       8 |   80 |  1402 |      2 |      0 |          0 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                              |                                 tpu_bd_axi_dma_0_0_axi_datamover_mm2s_full_wrap |        354 |        326 |       0 |   28 |   445 |      1 |      0 |          0 |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                             |                                    tpu_bd_axi_dma_0_0_axi_datamover_skid_buf_12 |         37 |         37 |       0 |    0 |    70 |      0 |      0 |          0 |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                  |                                          tpu_bd_axi_dma_0_0_axi_datamover_rd_sf |         74 |         74 |       0 |    0 |    59 |      1 |      0 |          0 |
|                 (GEN_INCLUDE_MM2S_SF.I_RD_SF)                              |                                          tpu_bd_axi_dma_0_0_axi_datamover_rd_sf |          7 |          7 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 I_DATA_FIFO                                                |                                   tpu_bd_axi_dma_0_0_axi_datamover_sfifo_autord |         63 |         63 |       0 |    0 |    47 |      1 |      0 |          0 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                              |                                                 tpu_bd_axi_dma_0_0_sync_fifo_fg |         63 |         63 |       0 |    0 |    47 |      1 |      0 |          0 |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                          |                                                 tpu_bd_axi_dma_0_0_sync_fifo_fg |          6 |          6 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                   |                                                tpu_bd_axi_dma_0_0_xpm_fifo_sync |         57 |         57 |       0 |    0 |    47 |      1 |      0 |          0 |
|                       xpm_fifo_base_inst                                   |                                                tpu_bd_axi_dma_0_0_xpm_fifo_base |         57 |         57 |       0 |    0 |    47 |      1 |      0 |          0 |
|                         (xpm_fifo_base_inst)                               |                                                tpu_bd_axi_dma_0_0_xpm_fifo_base |          3 |          3 |       0 |    0 |     9 |      0 |      0 |          0 |
|                         gen_fwft.rdpp1_inst                                |                          tpu_bd_axi_dma_0_0_xpm_counter_updn__parameterized1_22 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         gen_sdpram.xpm_memory_base_inst                    |                                              tpu_bd_axi_dma_0_0_xpm_memory_base |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         rdp_inst                                           |                          tpu_bd_axi_dma_0_0_xpm_counter_updn__parameterized2_23 |         22 |         22 |       0 |    0 |     8 |      0 |      0 |          0 |
|                         rdpp1_inst                                         |                          tpu_bd_axi_dma_0_0_xpm_counter_updn__parameterized3_24 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|                         rst_d1_inst                                        |                                          tpu_bd_axi_dma_0_0_xpm_fifo_reg_bit_25 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         wrp_inst                                           |                          tpu_bd_axi_dma_0_0_xpm_counter_updn__parameterized2_26 |         17 |         17 |       0 |    0 |     8 |      0 |      0 |          0 |
|                         wrpp1_inst                                         |                          tpu_bd_axi_dma_0_0_xpm_counter_updn__parameterized3_27 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |          0 |
|                         xpm_fifo_rst_inst                                  |                                              tpu_bd_axi_dma_0_0_xpm_fifo_rst_28 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                              |                           tpu_bd_axi_dma_0_0_axi_datamover_fifo__parameterized3 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   (OMIT_DRE_CNTL.I_DRE_CNTL_FIFO)                          |                           tpu_bd_axi_dma_0_0_axi_datamover_fifo__parameterized3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                 |                                   tpu_bd_axi_dma_0_0_srl_fifo_f__parameterized1 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     I_SRL_FIFO_RBU_F                                       |                               tpu_bd_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                       (I_SRL_FIFO_RBU_F)                                   |                               tpu_bd_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       CNTR_INCR_DECR_ADDN_F_I                              |                                     tpu_bd_axi_dma_0_0_cntr_incr_decr_addn_f_21 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|               I_ADDR_CNTL                                                  |                                      tpu_bd_axi_dma_0_0_axi_datamover_addr_cntl |         29 |          9 |       0 |   20 |    50 |      0 |      0 |          0 |
|                 (I_ADDR_CNTL)                                              |                                      tpu_bd_axi_dma_0_0_axi_datamover_addr_cntl |          2 |          2 |       0 |    0 |    44 |      0 |      0 |          0 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                             |                        tpu_bd_axi_dma_0_0_axi_datamover_fifo__parameterized1_16 |         27 |          7 |       0 |   20 |     6 |      0 |      0 |          0 |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                         |                        tpu_bd_axi_dma_0_0_axi_datamover_fifo__parameterized1_16 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                 |                                                tpu_bd_axi_dma_0_0_srl_fifo_f_17 |         26 |          6 |       0 |   20 |     4 |      0 |      0 |          0 |
|                     I_SRL_FIFO_RBU_F                                       |                                            tpu_bd_axi_dma_0_0_srl_fifo_rbu_f_18 |         26 |          6 |       0 |   20 |     4 |      0 |      0 |          0 |
|                       (I_SRL_FIFO_RBU_F)                                   |                                            tpu_bd_axi_dma_0_0_srl_fifo_rbu_f_18 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       CNTR_INCR_DECR_ADDN_F_I                              |                                     tpu_bd_axi_dma_0_0_cntr_incr_decr_addn_f_19 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       DYNSHREG_F_I                                         |                                                tpu_bd_axi_dma_0_0_dynshreg_f_20 |         22 |          2 |       0 |   20 |     0 |      0 |      0 |          0 |
|               I_CMD_STATUS                                                 |                                     tpu_bd_axi_dma_0_0_axi_datamover_cmd_status |         13 |         13 |       0 |    0 |    59 |      0 |      0 |          0 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                         |                           tpu_bd_axi_dma_0_0_axi_datamover_fifo__parameterized0 |          7 |          7 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 I_CMD_FIFO                                                 |                                        tpu_bd_axi_dma_0_0_axi_datamover_fifo_15 |          6 |          6 |       0 |    0 |    53 |      0 |      0 |          0 |
|               I_MSTR_PCC                                                   |                                            tpu_bd_axi_dma_0_0_axi_datamover_pcc |        147 |        147 |       0 |    0 |   156 |      0 |      0 |          0 |
|                 (I_MSTR_PCC)                                               |                                            tpu_bd_axi_dma_0_0_axi_datamover_pcc |        146 |        146 |       0 |    0 |   156 |      0 |      0 |          0 |
|                 I_STRT_STRB_GEN                                            |                                      tpu_bd_axi_dma_0_0_axi_datamover_strb_gen2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               I_RD_DATA_CNTL                                               |                                    tpu_bd_axi_dma_0_0_axi_datamover_rddata_cntl |         52 |         44 |       0 |    8 |    43 |      0 |      0 |          0 |
|                 (I_RD_DATA_CNTL)                                           |                                    tpu_bd_axi_dma_0_0_axi_datamover_rddata_cntl |         25 |         25 |       0 |    0 |    37 |      0 |      0 |          0 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                        |                           tpu_bd_axi_dma_0_0_axi_datamover_fifo__parameterized2 |         28 |         20 |       0 |    8 |     6 |      0 |      0 |          0 |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                    |                           tpu_bd_axi_dma_0_0_axi_datamover_fifo__parameterized2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                 |                                   tpu_bd_axi_dma_0_0_srl_fifo_f__parameterized0 |         27 |         19 |       0 |    8 |     4 |      0 |      0 |          0 |
|                     I_SRL_FIFO_RBU_F                                       |                               tpu_bd_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |         27 |         19 |       0 |    8 |     4 |      0 |      0 |          0 |
|                       (I_SRL_FIFO_RBU_F)                                   |                               tpu_bd_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       CNTR_INCR_DECR_ADDN_F_I                              |                                     tpu_bd_axi_dma_0_0_cntr_incr_decr_addn_f_14 |         16 |         16 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       DYNSHREG_F_I                                         |                                   tpu_bd_axi_dma_0_0_dynshreg_f__parameterized0 |         11 |          3 |       0 |    8 |     0 |      0 |      0 |          0 |
|               I_RD_STATUS_CNTLR                                            |                                 tpu_bd_axi_dma_0_0_axi_datamover_rd_status_cntl |          2 |          2 |       0 |    0 |     5 |      0 |      0 |          0 |
|               I_RESET                                                      |                                       tpu_bd_axi_dma_0_0_axi_datamover_reset_13 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                              |                                 tpu_bd_axi_dma_0_0_axi_datamover_s2mm_full_wrap |        676 |        616 |       8 |   52 |   957 |      1 |      0 |          0 |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                        |                                       tpu_bd_axi_dma_0_0_axi_datamover_skid_buf |         46 |         46 |       0 |    0 |    80 |      0 |      0 |          0 |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                          |                                      tpu_bd_axi_dma_0_0_axi_datamover_indet_btt |        165 |        157 |       8 |    0 |   193 |      1 |      0 |          0 |
|                 (GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT)                      |                                      tpu_bd_axi_dma_0_0_axi_datamover_indet_btt |          3 |          3 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                      |                       tpu_bd_axi_dma_0_0_axi_datamover_skid_buf__parameterized0 |         46 |         46 |       0 |    0 |    86 |      0 |      0 |          0 |
|                 I_DATA_FIFO                                                |                   tpu_bd_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1 |         46 |         46 |       0 |    0 |    39 |      1 |      0 |          0 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                              |                                 tpu_bd_axi_dma_0_0_sync_fifo_fg__parameterized1 |         46 |         46 |       0 |    0 |    39 |      1 |      0 |          0 |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                          |                                 tpu_bd_axi_dma_0_0_sync_fifo_fg__parameterized1 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                   |                                tpu_bd_axi_dma_0_0_xpm_fifo_sync__parameterized3 |         42 |         42 |       0 |    0 |    39 |      1 |      0 |          0 |
|                       xpm_fifo_base_inst                                   |                                tpu_bd_axi_dma_0_0_xpm_fifo_base__parameterized1 |         42 |         42 |       0 |    0 |    39 |      1 |      0 |          0 |
|                         (xpm_fifo_base_inst)                               |                                tpu_bd_axi_dma_0_0_xpm_fifo_base__parameterized1 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |          0 |
|                         gen_sdpram.xpm_memory_base_inst                    |                              tpu_bd_axi_dma_0_0_xpm_memory_base__parameterized1 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         rdp_inst                                           |                             tpu_bd_axi_dma_0_0_xpm_counter_updn__parameterized2 |         14 |         14 |       0 |    0 |     7 |      0 |      0 |          0 |
|                         rdpp1_inst                                         |                             tpu_bd_axi_dma_0_0_xpm_counter_updn__parameterized3 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|                         rst_d1_inst                                        |                                           tpu_bd_axi_dma_0_0_xpm_fifo_reg_bit_8 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         wrp_inst                                           |                           tpu_bd_axi_dma_0_0_xpm_counter_updn__parameterized2_9 |         10 |         10 |       0 |    0 |     7 |      0 |      0 |          0 |
|                         wrpp1_inst                                         |                          tpu_bd_axi_dma_0_0_xpm_counter_updn__parameterized3_10 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |          0 |
|                         xpm_fifo_rst_inst                                  |                                              tpu_bd_axi_dma_0_0_xpm_fifo_rst_11 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 I_XD_FIFO                                                  |                   tpu_bd_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0 |         70 |         62 |       8 |    0 |    54 |      0 |      0 |          0 |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                          |                                 tpu_bd_axi_dma_0_0_sync_fifo_fg__parameterized0 |         70 |         62 |       8 |    0 |    54 |      0 |      0 |          0 |
|                     (NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO)                      |                                 tpu_bd_axi_dma_0_0_sync_fifo_fg__parameterized0 |         27 |         27 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                   |                                tpu_bd_axi_dma_0_0_xpm_fifo_sync__parameterized1 |         44 |         36 |       8 |    0 |    54 |      0 |      0 |          0 |
|                       xpm_fifo_base_inst                                   |                                tpu_bd_axi_dma_0_0_xpm_fifo_base__parameterized0 |         44 |         36 |       8 |    0 |    54 |      0 |      0 |          0 |
|                         (xpm_fifo_base_inst)                               |                                tpu_bd_axi_dma_0_0_xpm_fifo_base__parameterized0 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gen_fwft.rdpp1_inst                                |                             tpu_bd_axi_dma_0_0_xpm_counter_updn__parameterized1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         gen_sdpram.xpm_memory_base_inst                    |                              tpu_bd_axi_dma_0_0_xpm_memory_base__parameterized0 |          8 |          0 |       8 |    0 |    18 |      0 |      0 |          0 |
|                         rdp_inst                                           |                             tpu_bd_axi_dma_0_0_xpm_counter_updn__parameterized6 |         11 |         11 |       0 |    0 |     5 |      0 |      0 |          0 |
|                         rdpp1_inst                                         |                             tpu_bd_axi_dma_0_0_xpm_counter_updn__parameterized7 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         rst_d1_inst                                        |                                             tpu_bd_axi_dma_0_0_xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         wrp_inst                                           |                           tpu_bd_axi_dma_0_0_xpm_counter_updn__parameterized6_6 |         10 |         10 |       0 |    0 |     5 |      0 |      0 |          0 |
|                         wrpp1_inst                                         |                           tpu_bd_axi_dma_0_0_xpm_counter_updn__parameterized7_7 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         xpm_fifo_rst_inst                                  |                                                 tpu_bd_axi_dma_0_0_xpm_fifo_rst |          2 |          2 |       0 |    0 |     5 |      0 |      0 |          0 |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                        |                                         tpu_bd_axi_dma_0_0_axi_datamover_ibttcc |        120 |        120 |       0 |    0 |   215 |      0 |      0 |          0 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                       |                                   tpu_bd_axi_dma_0_0_axi_datamover_s2mm_realign |        160 |        146 |       0 |   14 |   165 |      0 |      0 |          0 |
|                 (GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER)                   |                                   tpu_bd_axi_dma_0_0_axi_datamover_s2mm_realign |          1 |          1 |       0 |    0 |     7 |      0 |      0 |          0 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                         |                                   tpu_bd_axi_dma_0_0_axi_datamover_s2mm_scatter |        139 |        134 |       0 |    5 |   152 |      0 |      0 |          0 |
|                   (GEN_INCLUDE_SCATTER.I_S2MM_SCATTER)                     |                                   tpu_bd_axi_dma_0_0_axi_datamover_s2mm_scatter |         45 |         45 |       0 |    0 |    47 |      0 |      0 |          0 |
|                   I_MSSAI_SKID_BUF                                         |                                 tpu_bd_axi_dma_0_0_axi_datamover_mssai_skid_buf |         57 |         57 |       0 |    0 |    83 |      0 |      0 |          0 |
|                   I_TSTRB_FIFO                                             |                           tpu_bd_axi_dma_0_0_axi_datamover_fifo__parameterized8 |         22 |         17 |       0 |    5 |    10 |      0 |      0 |          0 |
|                     (I_TSTRB_FIFO)                                         |                           tpu_bd_axi_dma_0_0_axi_datamover_fifo__parameterized8 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                               |                                   tpu_bd_axi_dma_0_0_srl_fifo_f__parameterized5 |         20 |         15 |       0 |    5 |     6 |      0 |      0 |          0 |
|                       I_SRL_FIFO_RBU_F                                     |                               tpu_bd_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |         20 |         15 |       0 |    5 |     6 |      0 |      0 |          0 |
|                         (I_SRL_FIFO_RBU_F)                                 |                               tpu_bd_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         CNTR_INCR_DECR_ADDN_F_I                            |                        tpu_bd_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1 |          9 |          9 |       0 |    0 |     5 |      0 |      0 |          0 |
|                         DYNSHREG_F_I                                       |                                   tpu_bd_axi_dma_0_0_dynshreg_f__parameterized5 |         11 |          6 |       0 |    5 |     0 |      0 |      0 |          0 |
|                   SLICE_INSERTION                                          |                                          tpu_bd_axi_dma_0_0_axi_datamover_slice |         18 |         18 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 I_DRE_CNTL_FIFO                                            |                           tpu_bd_axi_dma_0_0_axi_datamover_fifo__parameterized7 |         21 |         12 |       0 |    9 |     6 |      0 |      0 |          0 |
|                   (I_DRE_CNTL_FIFO)                                        |                           tpu_bd_axi_dma_0_0_axi_datamover_fifo__parameterized7 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                 |                                   tpu_bd_axi_dma_0_0_srl_fifo_f__parameterized4 |         20 |         11 |       0 |    9 |     4 |      0 |      0 |          0 |
|                     I_SRL_FIFO_RBU_F                                       |                               tpu_bd_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |         20 |         11 |       0 |    9 |     4 |      0 |      0 |          0 |
|                       (I_SRL_FIFO_RBU_F)                                   |                               tpu_bd_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       CNTR_INCR_DECR_ADDN_F_I                              |                                      tpu_bd_axi_dma_0_0_cntr_incr_decr_addn_f_5 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       DYNSHREG_F_I                                         |                                   tpu_bd_axi_dma_0_0_dynshreg_f__parameterized4 |         15 |          6 |       0 |    9 |     0 |      0 |      0 |          0 |
|               I_ADDR_CNTL                                                  |                      tpu_bd_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |         29 |          9 |       0 |   20 |    50 |      0 |      0 |          0 |
|                 (I_ADDR_CNTL)                                              |                      tpu_bd_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |          1 |          1 |       0 |    0 |    44 |      0 |      0 |          0 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                             |                           tpu_bd_axi_dma_0_0_axi_datamover_fifo__parameterized1 |         28 |          8 |       0 |   20 |     6 |      0 |      0 |          0 |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                         |                           tpu_bd_axi_dma_0_0_axi_datamover_fifo__parameterized1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                 |                                                   tpu_bd_axi_dma_0_0_srl_fifo_f |         27 |          7 |       0 |   20 |     4 |      0 |      0 |          0 |
|                     I_SRL_FIFO_RBU_F                                       |                                               tpu_bd_axi_dma_0_0_srl_fifo_rbu_f |         27 |          7 |       0 |   20 |     4 |      0 |      0 |          0 |
|                       (I_SRL_FIFO_RBU_F)                                   |                                               tpu_bd_axi_dma_0_0_srl_fifo_rbu_f |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       CNTR_INCR_DECR_ADDN_F_I                              |                                      tpu_bd_axi_dma_0_0_cntr_incr_decr_addn_f_4 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       DYNSHREG_F_I                                         |                                                   tpu_bd_axi_dma_0_0_dynshreg_f |         22 |          2 |       0 |   20 |     0 |      0 |      0 |          0 |
|               I_CMD_STATUS                                                 |                     tpu_bd_axi_dma_0_0_axi_datamover_cmd_status__parameterized0 |         21 |         21 |       0 |    0 |    75 |      0 |      0 |          0 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                         |                           tpu_bd_axi_dma_0_0_axi_datamover_fifo__parameterized4 |         12 |         12 |       0 |    0 |    22 |      0 |      0 |          0 |
|                 I_CMD_FIFO                                                 |                                           tpu_bd_axi_dma_0_0_axi_datamover_fifo |          9 |          9 |       0 |    0 |    53 |      0 |      0 |          0 |
|               I_RESET                                                      |                                          tpu_bd_axi_dma_0_0_axi_datamover_reset |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|               I_S2MM_MMAP_SKID_BUF                                         |                                    tpu_bd_axi_dma_0_0_axi_datamover_skid2mm_buf |         34 |         34 |       0 |    0 |    78 |      0 |      0 |          0 |
|               I_WR_DATA_CNTL                                               |                                    tpu_bd_axi_dma_0_0_axi_datamover_wrdata_cntl |         69 |         62 |       0 |    7 |    50 |      0 |      0 |          0 |
|                 (I_WR_DATA_CNTL)                                           |                                    tpu_bd_axi_dma_0_0_axi_datamover_wrdata_cntl |         38 |         38 |       0 |    0 |    44 |      0 |      0 |          0 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                        |                           tpu_bd_axi_dma_0_0_axi_datamover_fifo__parameterized9 |         31 |         24 |       0 |    7 |     6 |      0 |      0 |          0 |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                    |                           tpu_bd_axi_dma_0_0_axi_datamover_fifo__parameterized9 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                 |                                   tpu_bd_axi_dma_0_0_srl_fifo_f__parameterized6 |         30 |         23 |       0 |    7 |     4 |      0 |      0 |          0 |
|                     I_SRL_FIFO_RBU_F                                       |                               tpu_bd_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |         30 |         23 |       0 |    7 |     4 |      0 |      0 |          0 |
|                       (I_SRL_FIFO_RBU_F)                                   |                               tpu_bd_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       CNTR_INCR_DECR_ADDN_F_I                              |                                        tpu_bd_axi_dma_0_0_cntr_incr_decr_addn_f |         12 |         12 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       DYNSHREG_F_I                                         |                                   tpu_bd_axi_dma_0_0_dynshreg_f__parameterized6 |         18 |         11 |       0 |    7 |     0 |      0 |      0 |          0 |
|               I_WR_STATUS_CNTLR                                            |                                 tpu_bd_axi_dma_0_0_axi_datamover_wr_status_cntl |         46 |         35 |       0 |   11 |    48 |      0 |      0 |          0 |
|                 (I_WR_STATUS_CNTLR)                                        |                                 tpu_bd_axi_dma_0_0_axi_datamover_wr_status_cntl |          7 |          7 |       0 |    0 |    34 |      0 |      0 |          0 |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO            |                           tpu_bd_axi_dma_0_0_axi_datamover_fifo__parameterized6 |         24 |         15 |       0 |    9 |     7 |      0 |      0 |          0 |
|                   (GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO)        |                           tpu_bd_axi_dma_0_0_axi_datamover_fifo__parameterized6 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                 |                                   tpu_bd_axi_dma_0_0_srl_fifo_f__parameterized3 |         23 |         14 |       0 |    9 |     5 |      0 |      0 |          0 |
|                     I_SRL_FIFO_RBU_F                                       |                               tpu_bd_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |         23 |         14 |       0 |    9 |     5 |      0 |      0 |          0 |
|                       (I_SRL_FIFO_RBU_F)                                   |                               tpu_bd_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       CNTR_INCR_DECR_ADDN_F_I                              |                      tpu_bd_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3 |         11 |         11 |       0 |    0 |     4 |      0 |      0 |          0 |
|                       DYNSHREG_F_I                                         |                                   tpu_bd_axi_dma_0_0_dynshreg_f__parameterized3 |         12 |          3 |       0 |    9 |     0 |      0 |      0 |          0 |
|                 I_WRESP_STATUS_FIFO                                        |                           tpu_bd_axi_dma_0_0_axi_datamover_fifo__parameterized5 |         15 |         13 |       0 |    2 |     7 |      0 |      0 |          0 |
|                   (I_WRESP_STATUS_FIFO)                                    |                           tpu_bd_axi_dma_0_0_axi_datamover_fifo__parameterized5 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                 |                                   tpu_bd_axi_dma_0_0_srl_fifo_f__parameterized2 |         14 |         12 |       0 |    2 |     5 |      0 |      0 |          0 |
|                     I_SRL_FIFO_RBU_F                                       |                               tpu_bd_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |         14 |         12 |       0 |    2 |     5 |      0 |      0 |          0 |
|                       (I_SRL_FIFO_RBU_F)                                   |                               tpu_bd_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |          5 |          5 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       CNTR_INCR_DECR_ADDN_F_I                              |                        tpu_bd_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |          0 |
|                       DYNSHREG_F_I                                         |                                   tpu_bd_axi_dma_0_0_dynshreg_f__parameterized2 |          4 |          2 |       0 |    2 |     0 |      0 |      0 |          0 |
|           I_RST_MODULE                                                     |                                           tpu_bd_axi_dma_0_0_axi_dma_rst_module |         19 |         19 |       0 |    0 |    38 |      0 |      0 |          0 |
|             (I_RST_MODULE)                                                 |                                           tpu_bd_axi_dma_0_0_axi_dma_rst_module |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|             GEN_RESET_FOR_MM2S.RESET_I                                     |                                                tpu_bd_axi_dma_0_0_axi_dma_reset |          8 |          8 |       0 |    0 |    15 |      0 |      0 |          0 |
|             GEN_RESET_FOR_S2MM.RESET_I                                     |                                              tpu_bd_axi_dma_0_0_axi_dma_reset_1 |          9 |          9 |       0 |    0 |    13 |      0 |      0 |          0 |
|             REG_HRD_RST                                                    |                                                     tpu_bd_axi_dma_0_0_cdc_sync |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|             REG_HRD_RST_OUT                                                |                                                   tpu_bd_axi_dma_0_0_cdc_sync_2 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|       axi_dma_1                                                            |                                                              tpu_bd_axi_dma_1_0 |        457 |        425 |       0 |   32 |   693 |      1 |      0 |          0 |
|         U0                                                                 |                                                      tpu_bd_axi_dma_1_0_axi_dma |        457 |        425 |       0 |   32 |   693 |      1 |      0 |          0 |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                   |                                            tpu_bd_axi_dma_1_0_axi_dma_mm2s_mngr |         14 |         14 |       0 |    0 |    64 |      0 |      0 |          0 |
|             (INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR)               |                                            tpu_bd_axi_dma_1_0_axi_dma_mm2s_mngr |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM        |                                             tpu_bd_axi_dma_1_0_axi_dma_smple_sm |          6 |          6 |       0 |    0 |    53 |      0 |      0 |          0 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                             |                                       tpu_bd_axi_dma_1_0_axi_dma_mm2s_cmdsts_if |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                           |                                        tpu_bd_axi_dma_1_0_axi_dma_mm2s_sts_mngr |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           I_AXI_DMA_REG_MODULE                                             |                                           tpu_bd_axi_dma_1_0_axi_dma_reg_module |         73 |         73 |       0 |    0 |   160 |      0 |      0 |          0 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                  |                                              tpu_bd_axi_dma_1_0_axi_dma_lite_if |         53 |         53 |       0 |    0 |    81 |      0 |      0 |          0 |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                         |                                             tpu_bd_axi_dma_1_0_axi_dma_register |         20 |         20 |       0 |    0 |    79 |      0 |      0 |          0 |
|           I_PRMRY_DATAMOVER                                                |                                                tpu_bd_axi_dma_1_0_axi_datamover |        363 |        331 |       0 |   32 |   445 |      1 |      0 |          0 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                              |                                 tpu_bd_axi_dma_1_0_axi_datamover_mm2s_full_wrap |        363 |        331 |       0 |   32 |   445 |      1 |      0 |          0 |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                             |                                       tpu_bd_axi_dma_1_0_axi_datamover_skid_buf |         39 |         39 |       0 |    0 |    70 |      0 |      0 |          0 |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                  |                                          tpu_bd_axi_dma_1_0_axi_datamover_rd_sf |         75 |         75 |       0 |    0 |    59 |      1 |      0 |          0 |
|                 (GEN_INCLUDE_MM2S_SF.I_RD_SF)                              |                                          tpu_bd_axi_dma_1_0_axi_datamover_rd_sf |          8 |          8 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 I_DATA_FIFO                                                |                                   tpu_bd_axi_dma_1_0_axi_datamover_sfifo_autord |         63 |         63 |       0 |    0 |    47 |      1 |      0 |          0 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                              |                                                 tpu_bd_axi_dma_1_0_sync_fifo_fg |         63 |         63 |       0 |    0 |    47 |      1 |      0 |          0 |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                          |                                                 tpu_bd_axi_dma_1_0_sync_fifo_fg |          6 |          6 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                   |                                                tpu_bd_axi_dma_1_0_xpm_fifo_sync |         57 |         57 |       0 |    0 |    47 |      1 |      0 |          0 |
|                       xpm_fifo_base_inst                                   |                                                tpu_bd_axi_dma_1_0_xpm_fifo_base |         57 |         57 |       0 |    0 |    47 |      1 |      0 |          0 |
|                         (xpm_fifo_base_inst)                               |                                                tpu_bd_axi_dma_1_0_xpm_fifo_base |          3 |          3 |       0 |    0 |     9 |      0 |      0 |          0 |
|                         gen_fwft.rdpp1_inst                                |                             tpu_bd_axi_dma_1_0_xpm_counter_updn__parameterized1 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         gen_sdpram.xpm_memory_base_inst                    |                                              tpu_bd_axi_dma_1_0_xpm_memory_base |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         rdp_inst                                           |                             tpu_bd_axi_dma_1_0_xpm_counter_updn__parameterized2 |         22 |         22 |       0 |    0 |     8 |      0 |      0 |          0 |
|                         rdpp1_inst                                         |                             tpu_bd_axi_dma_1_0_xpm_counter_updn__parameterized3 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|                         rst_d1_inst                                        |                                             tpu_bd_axi_dma_1_0_xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         wrp_inst                                           |                           tpu_bd_axi_dma_1_0_xpm_counter_updn__parameterized2_3 |         17 |         17 |       0 |    0 |     8 |      0 |      0 |          0 |
|                         wrpp1_inst                                         |                           tpu_bd_axi_dma_1_0_xpm_counter_updn__parameterized3_4 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |          0 |
|                         xpm_fifo_rst_inst                                  |                                                 tpu_bd_axi_dma_1_0_xpm_fifo_rst |          2 |          2 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                              |                           tpu_bd_axi_dma_1_0_axi_datamover_fifo__parameterized3 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   (OMIT_DRE_CNTL.I_DRE_CNTL_FIFO)                          |                           tpu_bd_axi_dma_1_0_axi_datamover_fifo__parameterized3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                 |                                   tpu_bd_axi_dma_1_0_srl_fifo_f__parameterized1 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     I_SRL_FIFO_RBU_F                                       |                               tpu_bd_axi_dma_1_0_srl_fifo_rbu_f__parameterized1 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                       (I_SRL_FIFO_RBU_F)                                   |                               tpu_bd_axi_dma_1_0_srl_fifo_rbu_f__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       CNTR_INCR_DECR_ADDN_F_I                              |                                      tpu_bd_axi_dma_1_0_cntr_incr_decr_addn_f_2 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|               I_ADDR_CNTL                                                  |                                      tpu_bd_axi_dma_1_0_axi_datamover_addr_cntl |         29 |          9 |       0 |   20 |    50 |      0 |      0 |          0 |
|                 (I_ADDR_CNTL)                                              |                                      tpu_bd_axi_dma_1_0_axi_datamover_addr_cntl |          2 |          2 |       0 |    0 |    44 |      0 |      0 |          0 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                             |                           tpu_bd_axi_dma_1_0_axi_datamover_fifo__parameterized1 |         27 |          7 |       0 |   20 |     6 |      0 |      0 |          0 |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                         |                           tpu_bd_axi_dma_1_0_axi_datamover_fifo__parameterized1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                 |                                                   tpu_bd_axi_dma_1_0_srl_fifo_f |         26 |          6 |       0 |   20 |     4 |      0 |      0 |          0 |
|                     I_SRL_FIFO_RBU_F                                       |                                               tpu_bd_axi_dma_1_0_srl_fifo_rbu_f |         26 |          6 |       0 |   20 |     4 |      0 |      0 |          0 |
|                       (I_SRL_FIFO_RBU_F)                                   |                                               tpu_bd_axi_dma_1_0_srl_fifo_rbu_f |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       CNTR_INCR_DECR_ADDN_F_I                              |                                      tpu_bd_axi_dma_1_0_cntr_incr_decr_addn_f_1 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       DYNSHREG_F_I                                         |                                                   tpu_bd_axi_dma_1_0_dynshreg_f |         22 |          2 |       0 |   20 |     0 |      0 |      0 |          0 |
|               I_CMD_STATUS                                                 |                                     tpu_bd_axi_dma_1_0_axi_datamover_cmd_status |         13 |         13 |       0 |    0 |    59 |      0 |      0 |          0 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                         |                           tpu_bd_axi_dma_1_0_axi_datamover_fifo__parameterized0 |          7 |          7 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 I_CMD_FIFO                                                 |                                           tpu_bd_axi_dma_1_0_axi_datamover_fifo |          6 |          6 |       0 |    0 |    53 |      0 |      0 |          0 |
|               I_MSTR_PCC                                                   |                                            tpu_bd_axi_dma_1_0_axi_datamover_pcc |        145 |        145 |       0 |    0 |   156 |      0 |      0 |          0 |
|                 (I_MSTR_PCC)                                               |                                            tpu_bd_axi_dma_1_0_axi_datamover_pcc |        144 |        144 |       0 |    0 |   156 |      0 |      0 |          0 |
|                 I_STRT_STRB_GEN                                            |                                      tpu_bd_axi_dma_1_0_axi_datamover_strb_gen2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               I_RD_DATA_CNTL                                               |                                    tpu_bd_axi_dma_1_0_axi_datamover_rddata_cntl |         59 |         47 |       0 |   12 |    43 |      0 |      0 |          0 |
|                 (I_RD_DATA_CNTL)                                           |                                    tpu_bd_axi_dma_1_0_axi_datamover_rddata_cntl |         24 |         24 |       0 |    0 |    37 |      0 |      0 |          0 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                        |                           tpu_bd_axi_dma_1_0_axi_datamover_fifo__parameterized2 |         35 |         23 |       0 |   12 |     6 |      0 |      0 |          0 |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                    |                           tpu_bd_axi_dma_1_0_axi_datamover_fifo__parameterized2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                 |                                   tpu_bd_axi_dma_1_0_srl_fifo_f__parameterized0 |         34 |         22 |       0 |   12 |     4 |      0 |      0 |          0 |
|                     I_SRL_FIFO_RBU_F                                       |                               tpu_bd_axi_dma_1_0_srl_fifo_rbu_f__parameterized0 |         34 |         22 |       0 |   12 |     4 |      0 |      0 |          0 |
|                       (I_SRL_FIFO_RBU_F)                                   |                               tpu_bd_axi_dma_1_0_srl_fifo_rbu_f__parameterized0 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       CNTR_INCR_DECR_ADDN_F_I                              |                                        tpu_bd_axi_dma_1_0_cntr_incr_decr_addn_f |         14 |         14 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       DYNSHREG_F_I                                         |                                   tpu_bd_axi_dma_1_0_dynshreg_f__parameterized0 |         18 |          6 |       0 |   12 |     0 |      0 |      0 |          0 |
|               I_RD_STATUS_CNTLR                                            |                                 tpu_bd_axi_dma_1_0_axi_datamover_rd_status_cntl |          3 |          3 |       0 |    0 |     5 |      0 |      0 |          0 |
|               I_RESET                                                      |                                          tpu_bd_axi_dma_1_0_axi_datamover_reset |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|           I_RST_MODULE                                                     |                                           tpu_bd_axi_dma_1_0_axi_dma_rst_module |          7 |          7 |       0 |    0 |    24 |      0 |      0 |          0 |
|             (I_RST_MODULE)                                                 |                                           tpu_bd_axi_dma_1_0_axi_dma_rst_module |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             GEN_RESET_FOR_MM2S.RESET_I                                     |                                                tpu_bd_axi_dma_1_0_axi_dma_reset |          6 |          6 |       0 |    0 |    15 |      0 |      0 |          0 |
|             REG_HRD_RST                                                    |                                                     tpu_bd_axi_dma_1_0_cdc_sync |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|             REG_HRD_RST_OUT                                                |                                                   tpu_bd_axi_dma_1_0_cdc_sync_0 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|       axi_ethernetlite_0                                                   |                                                     tpu_bd_axi_ethernetlite_0_0 |        583 |        571 |      12 |    0 |   645 |      0 |      4 |          0 |
|         U0                                                                 |                                    tpu_bd_axi_ethernetlite_0_0_axi_ethernetlite |        583 |        571 |      12 |    0 |   645 |      0 |      4 |          0 |
|           (U0)                                                             |                                    tpu_bd_axi_ethernetlite_0_0_axi_ethernetlite |          0 |          0 |       0 |    0 |    11 |      0 |      0 |          0 |
|           BUS_RST_RX_SYNC_CORE_I                                           |                                            tpu_bd_axi_ethernetlite_0_0_cdc_sync |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|           BUS_RST_TX_SYNC_CORE_I                                           |                                          tpu_bd_axi_ethernetlite_0_0_cdc_sync_0 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|           CDC_PHY_TX_DATA_OUT                                              |                            tpu_bd_axi_ethernetlite_0_0_cdc_sync__parameterized1 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|           CDC_PHY_TX_EN_O                                                  |                            tpu_bd_axi_ethernetlite_0_0_cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           I_AXI_NATIVE_IPIF                                                |                                       tpu_bd_axi_ethernetlite_0_0_axi_interface |         86 |         86 |       0 |    0 |    51 |      0 |      0 |          0 |
|           XEMAC_I                                                          |                                               tpu_bd_axi_ethernetlite_0_0_xemac |        498 |        486 |      12 |    0 |   565 |      0 |      4 |          0 |
|             (XEMAC_I)                                                      |                                               tpu_bd_axi_ethernetlite_0_0_xemac |         18 |         18 |       0 |    0 |   118 |      0 |      0 |          0 |
|             EMAC_I                                                         |                       tpu_bd_axi_ethernetlite_0_0_axi_ethernetlite_v3_0_30_emac |        373 |        361 |      12 |    0 |   400 |      0 |      0 |          0 |
|               (EMAC_I)                                                     |                       tpu_bd_axi_ethernetlite_0_0_axi_ethernetlite_v3_0_30_emac |          4 |          4 |       0 |    0 |    29 |      0 |      0 |          0 |
|               CDC_TX_CLK                                                   |                                          tpu_bd_axi_ethernetlite_0_0_cdc_sync_1 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|               NODEMACADDRRAMI                                              |                                          tpu_bd_axi_ethernetlite_0_0_MacAddrRAM |          5 |          1 |       4 |    0 |     0 |      0 |      0 |          0 |
|                 ram16x4i                                                   |                                             tpu_bd_axi_ethernetlite_0_0_ram16x4 |          5 |          1 |       4 |    0 |     0 |      0 |      0 |          0 |
|               RX                                                           |                                             tpu_bd_axi_ethernetlite_0_0_receive |        158 |        154 |       4 |    0 |   157 |      0 |      0 |          0 |
|                 (RX)                                                       |                                             tpu_bd_axi_ethernetlite_0_0_receive |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 INST_CRCGENRX                                              |                                            tpu_bd_axi_ethernetlite_0_0_crcgenrx |         31 |         31 |       0 |    0 |    32 |      0 |      0 |          0 |
|                 INST_RX_INTRFCE                                            |                                          tpu_bd_axi_ethernetlite_0_0_rx_intrfce |         75 |         71 |       4 |    0 |    83 |      0 |      0 |          0 |
|                   CDC_FIFO_RST                                             |                                         tpu_bd_axi_ethernetlite_0_0_cdc_sync_10 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   I_RX_FIFO                                                |                            tpu_bd_axi_ethernetlite_0_0_async_fifo_fg__xdcDup__1 |         75 |         71 |       4 |    0 |    79 |      0 |      0 |          0 |
|                     (I_RX_FIFO)                                            |                            tpu_bd_axi_ethernetlite_0_0_async_fifo_fg__xdcDup__1 |         21 |         21 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_fifo_instance.xpm_fifo_async_inst                  |                           tpu_bd_axi_ethernetlite_0_0_xpm_fifo_async__xdcDup__1 |         55 |         51 |       4 |    0 |    79 |      0 |      0 |          0 |
|                       gnuram_async_fifo.xpm_fifo_base_inst                 |                            tpu_bd_axi_ethernetlite_0_0_xpm_fifo_base__xdcDup__1 |         55 |         51 |       4 |    0 |    79 |      0 |      0 |          0 |
|                         (gnuram_async_fifo.xpm_fifo_base_inst)             |                            tpu_bd_axi_ethernetlite_0_0_xpm_fifo_base__xdcDup__1 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_cdc_pntr.rd_pntr_cdc_inst                      |                                     tpu_bd_axi_ethernetlite_0_0_xpm_cdc_gray__5 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|                         gen_cdc_pntr.rpw_gray_reg                          |                                 tpu_bd_axi_ethernetlite_0_0_xpm_fifo_reg_vec_13 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_cdc_pntr.wpr_gray_reg                          |                                 tpu_bd_axi_ethernetlite_0_0_xpm_fifo_reg_vec_15 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_cdc_pntr.wr_pntr_cdc_inst                      |                                     tpu_bd_axi_ethernetlite_0_0_xpm_cdc_gray__4 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|                         gen_sdpram.xpm_memory_base_inst                    |                                  tpu_bd_axi_ethernetlite_0_0_xpm_memory_base__2 |          4 |          0 |       4 |    0 |     6 |      0 |      0 |          0 |
|                         rdp_inst                                           |                 tpu_bd_axi_ethernetlite_0_0_xpm_counter_updn__parameterized1_17 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         rdpp1_inst                                         |                 tpu_bd_axi_ethernetlite_0_0_xpm_counter_updn__parameterized2_18 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         rst_d1_inst                                        |                                 tpu_bd_axi_ethernetlite_0_0_xpm_fifo_reg_bit_19 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         wrp_inst                                           |                 tpu_bd_axi_ethernetlite_0_0_xpm_counter_updn__parameterized1_20 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         wrpp1_inst                                         |                 tpu_bd_axi_ethernetlite_0_0_xpm_counter_updn__parameterized2_21 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         wrpp2_inst                                         |                 tpu_bd_axi_ethernetlite_0_0_xpm_counter_updn__parameterized0_22 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         xpm_fifo_rst_inst                                  |                             tpu_bd_axi_ethernetlite_0_0_xpm_fifo_rst__xdcDup__1 |         17 |         17 |       0 |    0 |    17 |      0 |      0 |          0 |
|                           (xpm_fifo_rst_inst)                              |                             tpu_bd_axi_ethernetlite_0_0_xpm_fifo_rst__xdcDup__1 |         17 |         17 |       0 |    0 |    13 |      0 |      0 |          0 |
|                           gen_rst_ic.rrst_wr_inst                          |                                 tpu_bd_axi_ethernetlite_0_0_xpm_cdc_sync_rst__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           gen_rst_ic.wrst_rd_inst                          |                                 tpu_bd_axi_ethernetlite_0_0_xpm_cdc_sync_rst__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 INST_RX_STATE                                              |                                     tpu_bd_axi_ethernetlite_0_0_rx_statemachine |         53 |         53 |       0 |    0 |    37 |      0 |      0 |          0 |
|               TX                                                           |                                            tpu_bd_axi_ethernetlite_0_0_transmit |        206 |        202 |       4 |    0 |   210 |      0 |      0 |          0 |
|                 (TX)                                                       |                                            tpu_bd_axi_ethernetlite_0_0_transmit |         13 |         13 |       0 |    0 |    19 |      0 |      0 |          0 |
|                 CDC_PHY_TX_RST                                             |                          tpu_bd_axi_ethernetlite_0_0_cdc_sync__parameterized0_2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 CDC_TX_EN                                                  |                          tpu_bd_axi_ethernetlite_0_0_cdc_sync__parameterized0_3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 INST_CRCCOUNTER                                            |                        tpu_bd_axi_ethernetlite_0_0_ld_arith_reg__parameterized1 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 INST_CRCGENTX                                              |                                            tpu_bd_axi_ethernetlite_0_0_crcgentx |         25 |         25 |       0 |    0 |    32 |      0 |      0 |          0 |
|                   NSR                                                      |                                      tpu_bd_axi_ethernetlite_0_0_crcnibshiftreg |         25 |         25 |       0 |    0 |    32 |      0 |      0 |          0 |
|                 INST_DEFERRAL_CONTROL                                      |                                            tpu_bd_axi_ethernetlite_0_0_deferral |         14 |         14 |       0 |    0 |    14 |      0 |      0 |          0 |
|                   inst_deferral_state                                      |                                         tpu_bd_axi_ethernetlite_0_0_defer_state |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   inst_ifgp1_count                                         |                                            tpu_bd_axi_ethernetlite_0_0_cntr5bit |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   inst_ifgp2_count                                         |                                          tpu_bd_axi_ethernetlite_0_0_cntr5bit_9 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 INST_TXBUSFIFOWRITENIBBLECOUNT                             |                        tpu_bd_axi_ethernetlite_0_0_ld_arith_reg__parameterized0 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 INST_TXNIBBLECOUNT                                         |                                        tpu_bd_axi_ethernetlite_0_0_ld_arith_reg |         19 |         19 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 INST_TX_INTRFCE                                            |                                          tpu_bd_axi_ethernetlite_0_0_tx_intrfce |         59 |         55 |       4 |    0 |    81 |      0 |      0 |          0 |
|                   (INST_TX_INTRFCE)                                        |                                          tpu_bd_axi_ethernetlite_0_0_tx_intrfce |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   CDC_FIFO_EMPTY                                           |                            tpu_bd_axi_ethernetlite_0_0_cdc_sync__parameterized2 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   I_TX_FIFO                                                |                                       tpu_bd_axi_ethernetlite_0_0_async_fifo_fg |         59 |         55 |       4 |    0 |    77 |      0 |      0 |          0 |
|                     (I_TX_FIFO)                                            |                                       tpu_bd_axi_ethernetlite_0_0_async_fifo_fg |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_fifo_instance.xpm_fifo_async_inst                  |                                      tpu_bd_axi_ethernetlite_0_0_xpm_fifo_async |         55 |         51 |       4 |    0 |    77 |      0 |      0 |          0 |
|                       gnuram_async_fifo.xpm_fifo_base_inst                 |                                       tpu_bd_axi_ethernetlite_0_0_xpm_fifo_base |         55 |         51 |       4 |    0 |    77 |      0 |      0 |          0 |
|                         (gnuram_async_fifo.xpm_fifo_base_inst)             |                                       tpu_bd_axi_ethernetlite_0_0_xpm_fifo_base |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         gen_cdc_pntr.rd_pntr_cdc_inst                      |                                        tpu_bd_axi_ethernetlite_0_0_xpm_cdc_gray |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|                         gen_cdc_pntr.rpw_gray_reg                          |                                    tpu_bd_axi_ethernetlite_0_0_xpm_fifo_reg_vec |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_cdc_pntr.wpr_gray_reg                          |                                  tpu_bd_axi_ethernetlite_0_0_xpm_fifo_reg_vec_4 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_cdc_pntr.wr_pntr_cdc_inst                      |                                     tpu_bd_axi_ethernetlite_0_0_xpm_cdc_gray__6 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|                         gen_sdpram.xpm_memory_base_inst                    |                                     tpu_bd_axi_ethernetlite_0_0_xpm_memory_base |          4 |          0 |       4 |    0 |     5 |      0 |      0 |          0 |
|                         rdp_inst                                           |                    tpu_bd_axi_ethernetlite_0_0_xpm_counter_updn__parameterized1 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         rdpp1_inst                                         |                    tpu_bd_axi_ethernetlite_0_0_xpm_counter_updn__parameterized2 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         rst_d1_inst                                        |                                    tpu_bd_axi_ethernetlite_0_0_xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         wrp_inst                                           |                  tpu_bd_axi_ethernetlite_0_0_xpm_counter_updn__parameterized1_6 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         wrpp1_inst                                         |                  tpu_bd_axi_ethernetlite_0_0_xpm_counter_updn__parameterized2_7 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         wrpp2_inst                                         |                  tpu_bd_axi_ethernetlite_0_0_xpm_counter_updn__parameterized0_8 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         xpm_fifo_rst_inst                                  |                                        tpu_bd_axi_ethernetlite_0_0_xpm_fifo_rst |         16 |         16 |       0 |    0 |    17 |      0 |      0 |          0 |
|                           (xpm_fifo_rst_inst)                              |                                        tpu_bd_axi_ethernetlite_0_0_xpm_fifo_rst |         16 |         16 |       0 |    0 |    13 |      0 |      0 |          0 |
|                           gen_rst_ic.rrst_wr_inst                          |                                    tpu_bd_axi_ethernetlite_0_0_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           gen_rst_ic.wrst_rd_inst                          |                                 tpu_bd_axi_ethernetlite_0_0_xpm_cdc_sync_rst__6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 INST_TX_STATE_MACHINE                                      |                                     tpu_bd_axi_ethernetlite_0_0_tx_statemachine |         66 |         66 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 ONR_HOT_MUX                                                |                                        tpu_bd_axi_ethernetlite_0_0_mux_onehot_f |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|             MDIO_GEN.MDIO_IF_I                                             |                                             tpu_bd_axi_ethernetlite_0_0_mdio_if |         64 |         64 |       0 |    0 |    46 |      0 |      0 |          0 |
|             RX_PING                                                        |                                          tpu_bd_axi_ethernetlite_0_0_emac_dpram |         36 |         36 |       0 |    0 |     0 |      0 |      2 |          0 |
|               (RX_PING)                                                    |                                          tpu_bd_axi_ethernetlite_0_0_emac_dpram |         33 |         33 |       0 |    0 |     0 |      0 |      0 |          0 |
|               xpm_mem_gen.xpm_memory_inst_1                                |                                tpu_bd_axi_ethernetlite_0_0_xpm_memory_tdpram__4 |          3 |          3 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 xpm_memory_base_inst                                       |                  tpu_bd_axi_ethernetlite_0_0_xpm_memory_base__parameterized0__4 |          3 |          3 |       0 |    0 |     0 |      0 |      1 |          0 |
|               xpm_mem_gen.xpm_memory_inst_2                                |                                   tpu_bd_axi_ethernetlite_0_0_xpm_memory_tdpram |          3 |          3 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 xpm_memory_base_inst                                       |                     tpu_bd_axi_ethernetlite_0_0_xpm_memory_base__parameterized0 |          3 |          3 |       0 |    0 |     0 |      0 |      1 |          0 |
|             TX_PING                                                        |                               tpu_bd_axi_ethernetlite_0_0_emac_dpram__xdcDup__1 |          7 |          7 |       0 |    0 |     1 |      0 |      2 |          0 |
|               (TX_PING)                                                    |                               tpu_bd_axi_ethernetlite_0_0_emac_dpram__xdcDup__1 |          5 |          5 |       0 |    0 |     1 |      0 |      0 |          0 |
|               xpm_mem_gen.xpm_memory_inst_1                                |                                tpu_bd_axi_ethernetlite_0_0_xpm_memory_tdpram__2 |          2 |          2 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 xpm_memory_base_inst                                       |                  tpu_bd_axi_ethernetlite_0_0_xpm_memory_base__parameterized0__2 |          2 |          2 |       0 |    0 |     0 |      0 |      1 |          0 |
|               xpm_mem_gen.xpm_memory_inst_2                                |                                tpu_bd_axi_ethernetlite_0_0_xpm_memory_tdpram__3 |          2 |          2 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 xpm_memory_base_inst                                       |                  tpu_bd_axi_ethernetlite_0_0_xpm_memory_base__parameterized0__3 |          2 |          2 |       0 |    0 |     0 |      0 |      1 |          0 |
|       axi_interconnect_0                                                   |                                                     tpu_bd_axi_interconnect_0_0 |       1383 |       1255 |       0 |  128 |  1246 |      0 |      0 |          0 |
|         m00_couplers                                                       |                                                         m00_couplers_imp_Y5295M |        218 |        179 |       0 |   39 |   245 |      0 |      0 |          0 |
|           auto_pc                                                          |                                                                tpu_bd_auto_pc_0 |        218 |        179 |       0 |   39 |   245 |      0 |      0 |          0 |
|             inst                                                           |          tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_axi_protocol_converter |        218 |        179 |       0 |   39 |   245 |      0 |      0 |          0 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                         |                             tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s |        218 |        179 |       0 |   39 |   245 |      0 |      0 |          0 |
|                 (gen_axilite.gen_b2s_conv.axilite_b2s)                     |                             tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 RD.ar_channel_0                                            |                  tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_ar_channel |         33 |         33 |       0 |    0 |    26 |      0 |      0 |          0 |
|                   ar_cmd_fsm_0                                             |                  tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm |          7 |          7 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   cmd_translator_0                                         |            tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_cmd_translator_1 |         26 |         26 |       0 |    0 |    24 |      0 |      0 |          0 |
|                     (cmd_translator_0)                                     |            tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_cmd_translator_1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     incr_cmd_0                                             |                  tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_incr_cmd_2 |         24 |         24 |       0 |    0 |    23 |      0 |      0 |          0 |
|                     wrap_cmd_0                                             |                  tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_wrap_cmd_3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 RD.r_channel_0                                             |                   tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_r_channel |         47 |         14 |       0 |   33 |    12 |      0 |      0 |          0 |
|                   (RD.r_channel_0)                                         |                   tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_r_channel |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   rd_data_fifo_0                                           | tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized1 |         40 |          8 |       0 |   32 |     5 |      0 |      0 |          0 |
|                   transaction_fifo_0                                       | tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized2 |          8 |          7 |       0 |    1 |     5 |      0 |      0 |          0 |
|                 SI_REG                                                     |                  tpu_bd_auto_pc_0_axi_register_slice_v2_1_31_axi_register_slice |         82 |         82 |       0 |    0 |   158 |      0 |      0 |          0 |
|                   ar.ar_pipe                                               |                 tpu_bd_auto_pc_0_axi_register_slice_v2_1_31_axic_register_slice |         26 |         26 |       0 |    0 |    40 |      0 |      0 |          0 |
|                   aw.aw_pipe                                               |               tpu_bd_auto_pc_0_axi_register_slice_v2_1_31_axic_register_slice_0 |         31 |         31 |       0 |    0 |    44 |      0 |      0 |          0 |
|                   b.b_pipe                                                 | tpu_bd_auto_pc_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized1 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   r.r_pipe                                                 | tpu_bd_auto_pc_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized2 |         21 |         21 |       0 |    0 |    68 |      0 |      0 |          0 |
|                 WR.aw_channel_0                                            |                  tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_aw_channel |         34 |         34 |       0 |    0 |    31 |      0 |      0 |          0 |
|                   (WR.aw_channel_0)                                        |                  tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_aw_channel |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                   aw_cmd_fsm_0                                             |                  tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm |         10 |         10 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   cmd_translator_0                                         |              tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_cmd_translator |         25 |         25 |       0 |    0 |    24 |      0 |      0 |          0 |
|                     (cmd_translator_0)                                     |              tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_cmd_translator |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     incr_cmd_0                                             |                    tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_incr_cmd |         24 |         24 |       0 |    0 |    23 |      0 |      0 |          0 |
|                     wrap_cmd_0                                             |                    tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_wrap_cmd |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 WR.b_channel_0                                             |                   tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_b_channel |         27 |         21 |       0 |    6 |    17 |      0 |      0 |          0 |
|                   (WR.b_channel_0)                                         |                   tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_b_channel |          8 |          8 |       0 |    0 |    13 |      0 |      0 |          0 |
|                   bid_fifo_0                                               |                 tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_simple_fifo |         13 |          9 |       0 |    4 |     2 |      0 |      0 |          0 |
|                   bresp_fifo_0                                             | tpu_bd_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized0 |          6 |          4 |       0 |    2 |     2 |      0 |      0 |          0 |
|         m01_couplers                                                       |                                                        m01_couplers_imp_1N7GP57 |        209 |        170 |       0 |   39 |   229 |      0 |      0 |          0 |
|           auto_pc                                                          |                                                                tpu_bd_auto_pc_1 |        209 |        170 |       0 |   39 |   229 |      0 |      0 |          0 |
|             inst                                                           |          tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_axi_protocol_converter |        209 |        170 |       0 |   39 |   229 |      0 |      0 |          0 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                         |                             tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s |        209 |        170 |       0 |   39 |   229 |      0 |      0 |          0 |
|                 (gen_axilite.gen_b2s_conv.axilite_b2s)                     |                             tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 RD.ar_channel_0                                            |                  tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s_ar_channel |         33 |         33 |       0 |    0 |    26 |      0 |      0 |          0 |
|                   ar_cmd_fsm_0                                             |                  tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm |          7 |          7 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   cmd_translator_0                                         |            tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s_cmd_translator_1 |         26 |         26 |       0 |    0 |    24 |      0 |      0 |          0 |
|                     (cmd_translator_0)                                     |            tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s_cmd_translator_1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     incr_cmd_0                                             |                  tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s_incr_cmd_2 |         24 |         24 |       0 |    0 |    23 |      0 |      0 |          0 |
|                     wrap_cmd_0                                             |                  tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s_wrap_cmd_3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 RD.r_channel_0                                             |                   tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s_r_channel |         47 |         14 |       0 |   33 |    12 |      0 |      0 |          0 |
|                   (RD.r_channel_0)                                         |                   tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s_r_channel |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   rd_data_fifo_0                                           | tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized1 |         40 |          8 |       0 |   32 |     5 |      0 |      0 |          0 |
|                   transaction_fifo_0                                       | tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized2 |          8 |          7 |       0 |    1 |     5 |      0 |      0 |          0 |
|                 SI_REG                                                     |                  tpu_bd_auto_pc_1_axi_register_slice_v2_1_31_axi_register_slice |         75 |         75 |       0 |    0 |   146 |      0 |      0 |          0 |
|                   ar.ar_pipe                                               |                 tpu_bd_auto_pc_1_axi_register_slice_v2_1_31_axic_register_slice |         26 |         26 |       0 |    0 |    38 |      0 |      0 |          0 |
|                   aw.aw_pipe                                               |               tpu_bd_auto_pc_1_axi_register_slice_v2_1_31_axic_register_slice_0 |         24 |         24 |       0 |    0 |    34 |      0 |      0 |          0 |
|                   b.b_pipe                                                 | tpu_bd_auto_pc_1_axi_register_slice_v2_1_31_axic_register_slice__parameterized1 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   r.r_pipe                                                 | tpu_bd_auto_pc_1_axi_register_slice_v2_1_31_axic_register_slice__parameterized2 |         21 |         21 |       0 |    0 |    68 |      0 |      0 |          0 |
|                 WR.aw_channel_0                                            |                  tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s_aw_channel |         32 |         32 |       0 |    0 |    27 |      0 |      0 |          0 |
|                   (WR.aw_channel_0)                                        |                  tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s_aw_channel |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                   aw_cmd_fsm_0                                             |                  tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm |         10 |         10 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   cmd_translator_0                                         |              tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s_cmd_translator |         23 |         23 |       0 |    0 |    20 |      0 |      0 |          0 |
|                     (cmd_translator_0)                                     |              tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s_cmd_translator |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     incr_cmd_0                                             |                    tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s_incr_cmd |         22 |         22 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     wrap_cmd_0                                             |                    tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s_wrap_cmd |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 WR.b_channel_0                                             |                   tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s_b_channel |         27 |         21 |       0 |    6 |    17 |      0 |      0 |          0 |
|                   (WR.b_channel_0)                                         |                   tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s_b_channel |          8 |          8 |       0 |    0 |    13 |      0 |      0 |          0 |
|                   bid_fifo_0                                               |                 tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s_simple_fifo |         13 |          9 |       0 |    4 |     2 |      0 |      0 |          0 |
|                   bresp_fifo_0                                             | tpu_bd_auto_pc_1_axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized0 |          6 |          4 |       0 |    2 |     2 |      0 |      0 |          0 |
|         m02_couplers                                                       |                                                        m02_couplers_imp_1Y3URP5 |        209 |        170 |       0 |   39 |   229 |      0 |      0 |          0 |
|           auto_pc                                                          |                                                                tpu_bd_auto_pc_2 |        209 |        170 |       0 |   39 |   229 |      0 |      0 |          0 |
|             inst                                                           |          tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_axi_protocol_converter |        209 |        170 |       0 |   39 |   229 |      0 |      0 |          0 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                         |                             tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s |        209 |        170 |       0 |   39 |   229 |      0 |      0 |          0 |
|                 (gen_axilite.gen_b2s_conv.axilite_b2s)                     |                             tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 RD.ar_channel_0                                            |                  tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s_ar_channel |         33 |         33 |       0 |    0 |    26 |      0 |      0 |          0 |
|                   ar_cmd_fsm_0                                             |                  tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm |          7 |          7 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   cmd_translator_0                                         |            tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s_cmd_translator_1 |         26 |         26 |       0 |    0 |    24 |      0 |      0 |          0 |
|                     (cmd_translator_0)                                     |            tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s_cmd_translator_1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     incr_cmd_0                                             |                  tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s_incr_cmd_2 |         24 |         24 |       0 |    0 |    23 |      0 |      0 |          0 |
|                     wrap_cmd_0                                             |                  tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s_wrap_cmd_3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 RD.r_channel_0                                             |                   tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s_r_channel |         47 |         14 |       0 |   33 |    12 |      0 |      0 |          0 |
|                   (RD.r_channel_0)                                         |                   tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s_r_channel |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   rd_data_fifo_0                                           | tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized1 |         40 |          8 |       0 |   32 |     5 |      0 |      0 |          0 |
|                   transaction_fifo_0                                       | tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized2 |          8 |          7 |       0 |    1 |     5 |      0 |      0 |          0 |
|                 SI_REG                                                     |                  tpu_bd_auto_pc_2_axi_register_slice_v2_1_31_axi_register_slice |         75 |         75 |       0 |    0 |   146 |      0 |      0 |          0 |
|                   ar.ar_pipe                                               |                 tpu_bd_auto_pc_2_axi_register_slice_v2_1_31_axic_register_slice |         26 |         26 |       0 |    0 |    38 |      0 |      0 |          0 |
|                   aw.aw_pipe                                               |               tpu_bd_auto_pc_2_axi_register_slice_v2_1_31_axic_register_slice_0 |         24 |         24 |       0 |    0 |    34 |      0 |      0 |          0 |
|                   b.b_pipe                                                 | tpu_bd_auto_pc_2_axi_register_slice_v2_1_31_axic_register_slice__parameterized1 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   r.r_pipe                                                 | tpu_bd_auto_pc_2_axi_register_slice_v2_1_31_axic_register_slice__parameterized2 |         21 |         21 |       0 |    0 |    68 |      0 |      0 |          0 |
|                 WR.aw_channel_0                                            |                  tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s_aw_channel |         32 |         32 |       0 |    0 |    27 |      0 |      0 |          0 |
|                   (WR.aw_channel_0)                                        |                  tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s_aw_channel |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                   aw_cmd_fsm_0                                             |                  tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm |         10 |         10 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   cmd_translator_0                                         |              tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s_cmd_translator |         23 |         23 |       0 |    0 |    20 |      0 |      0 |          0 |
|                     (cmd_translator_0)                                     |              tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s_cmd_translator |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     incr_cmd_0                                             |                    tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s_incr_cmd |         22 |         22 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     wrap_cmd_0                                             |                    tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s_wrap_cmd |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 WR.b_channel_0                                             |                   tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s_b_channel |         27 |         21 |       0 |    6 |    17 |      0 |      0 |          0 |
|                   (WR.b_channel_0)                                         |                   tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s_b_channel |          8 |          8 |       0 |    0 |    13 |      0 |      0 |          0 |
|                   bid_fifo_0                                               |                 tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s_simple_fifo |         13 |          9 |       0 |    4 |     2 |      0 |      0 |          0 |
|                   bresp_fifo_0                                             | tpu_bd_auto_pc_2_axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized0 |          6 |          4 |       0 |    2 |     2 |      0 |      0 |          0 |
|         s00_couplers                                                       |                                                         s00_couplers_imp_L8D2DN |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           auto_pc                                                          |                                                                tpu_bd_auto_pc_3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             inst                                                           |          tpu_bd_auto_pc_3_axi_protocol_converter_v2_1_31_axi_protocol_converter |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         xbar                                                               |                                                                   tpu_bd_xbar_0 |        747 |        736 |       0 |   11 |   543 |      0 |      0 |          0 |
|           inst                                                             |                                 tpu_bd_xbar_0_axi_crossbar_v2_1_32_axi_crossbar |        747 |        736 |       0 |   11 |   543 |      0 |      0 |          0 |
|             gen_samd.crossbar_samd                                         |                                     tpu_bd_xbar_0_axi_crossbar_v2_1_32_crossbar |        747 |        736 |       0 |   11 |   543 |      0 |      0 |          0 |
|               (gen_samd.crossbar_samd)                                     |                                     tpu_bd_xbar_0_axi_crossbar_v2_1_32_crossbar |          2 |          2 |       0 |    0 |    25 |      0 |      0 |          0 |
|               addr_arbiter_ar                                              |                                 tpu_bd_xbar_0_axi_crossbar_v2_1_32_addr_arbiter |         79 |         79 |       0 |    0 |    45 |      0 |      0 |          0 |
|                 (addr_arbiter_ar)                                          |                                 tpu_bd_xbar_0_axi_crossbar_v2_1_32_addr_arbiter |         57 |         57 |       0 |    0 |    45 |      0 |      0 |          0 |
|                 gen_arbiter.mux_mesg                                       |              tpu_bd_xbar_0_generic_baseblocks_v2_1_2_mux_enc__parameterized2_38 |         22 |         22 |       0 |    0 |     0 |      0 |      0 |          0 |
|               addr_arbiter_aw                                              |                               tpu_bd_xbar_0_axi_crossbar_v2_1_32_addr_arbiter_0 |         50 |         50 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (addr_arbiter_aw)                                          |                               tpu_bd_xbar_0_axi_crossbar_v2_1_32_addr_arbiter_0 |         37 |         37 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 gen_arbiter.mux_mesg                                       |                 tpu_bd_xbar_0_generic_baseblocks_v2_1_2_mux_enc__parameterized2 |         13 |         13 |       0 |    0 |     0 |      0 |      0 |          0 |
|               gen_decerr_slave.decerr_slave_inst                           |                                 tpu_bd_xbar_0_axi_crossbar_v2_1_32_decerr_slave |         24 |         24 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gen_master_slots[0].gen_mi_write.wdata_mux_w                 |                                    tpu_bd_xbar_0_axi_crossbar_v2_1_32_wdata_mux |         54 |         53 |       0 |    1 |     8 |      0 |      0 |          0 |
|                 gen_wmux.wmux_aw_fifo                                      |        tpu_bd_xbar_0_axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized1_35 |         54 |         53 |       0 |    1 |     8 |      0 |      0 |          0 |
|                   (gen_wmux.wmux_aw_fifo)                                  |        tpu_bd_xbar_0_axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized1_35 |         48 |         48 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   gen_srls[0].gen_rep[0].srl_nx1                           |                                tpu_bd_xbar_0_axi_data_fifo_v2_1_30_ndeep_srl_36 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_srls[0].gen_rep[1].srl_nx1                           |                                tpu_bd_xbar_0_axi_data_fifo_v2_1_30_ndeep_srl_37 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |          0 |
|               gen_master_slots[0].reg_slice_mi                             |                     tpu_bd_xbar_0_axi_register_slice_v2_1_31_axi_register_slice |         61 |         61 |       0 |    0 |    72 |      0 |      0 |          0 |
|                 b.b_pipe                                                   | tpu_bd_xbar_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized1_33 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 r.r_pipe                                                   | tpu_bd_xbar_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized2_34 |         57 |         57 |       0 |    0 |    68 |      0 |      0 |          0 |
|               gen_master_slots[1].gen_mi_write.wdata_mux_w                 |                                  tpu_bd_xbar_0_axi_crossbar_v2_1_32_wdata_mux_1 |         48 |         47 |       0 |    1 |     8 |      0 |      0 |          0 |
|                 gen_wmux.wmux_aw_fifo                                      |        tpu_bd_xbar_0_axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized1_30 |         48 |         47 |       0 |    1 |     8 |      0 |      0 |          0 |
|                   (gen_wmux.wmux_aw_fifo)                                  |        tpu_bd_xbar_0_axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized1_30 |         43 |         43 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   gen_srls[0].gen_rep[0].srl_nx1                           |                                tpu_bd_xbar_0_axi_data_fifo_v2_1_30_ndeep_srl_31 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_srls[0].gen_rep[1].srl_nx1                           |                                tpu_bd_xbar_0_axi_data_fifo_v2_1_30_ndeep_srl_32 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |          0 |
|               gen_master_slots[1].reg_slice_mi                             |                   tpu_bd_xbar_0_axi_register_slice_v2_1_31_axi_register_slice_2 |         26 |         26 |       0 |    0 |    72 |      0 |      0 |          0 |
|                 b.b_pipe                                                   | tpu_bd_xbar_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized1_28 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 r.r_pipe                                                   | tpu_bd_xbar_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized2_29 |         22 |         22 |       0 |    0 |    68 |      0 |      0 |          0 |
|               gen_master_slots[2].gen_mi_write.wdata_mux_w                 |                                  tpu_bd_xbar_0_axi_crossbar_v2_1_32_wdata_mux_3 |         49 |         48 |       0 |    1 |     8 |      0 |      0 |          0 |
|                 gen_wmux.wmux_aw_fifo                                      |        tpu_bd_xbar_0_axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized1_25 |         49 |         48 |       0 |    1 |     8 |      0 |      0 |          0 |
|                   (gen_wmux.wmux_aw_fifo)                                  |        tpu_bd_xbar_0_axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized1_25 |         43 |         43 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   gen_srls[0].gen_rep[0].srl_nx1                           |                                tpu_bd_xbar_0_axi_data_fifo_v2_1_30_ndeep_srl_26 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_srls[0].gen_rep[1].srl_nx1                           |                                tpu_bd_xbar_0_axi_data_fifo_v2_1_30_ndeep_srl_27 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |          0 |
|               gen_master_slots[2].reg_slice_mi                             |                   tpu_bd_xbar_0_axi_register_slice_v2_1_31_axi_register_slice_4 |         25 |         25 |       0 |    0 |    72 |      0 |      0 |          0 |
|                 b.b_pipe                                                   | tpu_bd_xbar_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized1_23 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 r.r_pipe                                                   | tpu_bd_xbar_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized2_24 |         21 |         21 |       0 |    0 |    68 |      0 |      0 |          0 |
|               gen_master_slots[3].gen_mi_write.wdata_mux_w                 |                    tpu_bd_xbar_0_axi_crossbar_v2_1_32_wdata_mux__parameterized0 |         53 |         52 |       0 |    1 |    10 |      0 |      0 |          0 |
|                 gen_wmux.wmux_aw_fifo                                      |           tpu_bd_xbar_0_axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized2 |         53 |         52 |       0 |    1 |    10 |      0 |      0 |          0 |
|                   (gen_wmux.wmux_aw_fifo)                                  |           tpu_bd_xbar_0_axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized2 |         47 |         47 |       0 |    0 |    10 |      0 |      0 |          0 |
|                   gen_srls[0].gen_rep[0].srl_nx1                           |                tpu_bd_xbar_0_axi_data_fifo_v2_1_30_ndeep_srl__parameterized1_21 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_srls[0].gen_rep[1].srl_nx1                           |                tpu_bd_xbar_0_axi_data_fifo_v2_1_30_ndeep_srl__parameterized1_22 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |          0 |
|               gen_master_slots[3].reg_slice_mi                             |                   tpu_bd_xbar_0_axi_register_slice_v2_1_31_axi_register_slice_5 |         41 |         41 |       0 |    0 |    78 |      0 |      0 |          0 |
|                 b.b_pipe                                                   | tpu_bd_xbar_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized1_19 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 r.r_pipe                                                   | tpu_bd_xbar_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized2_20 |         28 |         28 |       0 |    0 |    72 |      0 |      0 |          0 |
|               gen_master_slots[4].gen_mi_write.wdata_mux_w                 |                    tpu_bd_xbar_0_axi_crossbar_v2_1_32_wdata_mux__parameterized1 |         18 |         17 |       0 |    1 |     8 |      0 |      0 |          0 |
|                 gen_wmux.wmux_aw_fifo                                      |           tpu_bd_xbar_0_axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized1 |         18 |         17 |       0 |    1 |     8 |      0 |      0 |          0 |
|                   (gen_wmux.wmux_aw_fifo)                                  |           tpu_bd_xbar_0_axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized1 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   gen_srls[0].gen_rep[0].srl_nx1                           |                                tpu_bd_xbar_0_axi_data_fifo_v2_1_30_ndeep_srl_17 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_srls[0].gen_rep[1].srl_nx1                           |                                tpu_bd_xbar_0_axi_data_fifo_v2_1_30_ndeep_srl_18 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |          0 |
|               gen_master_slots[4].reg_slice_mi                             |                   tpu_bd_xbar_0_axi_register_slice_v2_1_31_axi_register_slice_6 |         17 |         17 |       0 |    0 |    11 |      0 |      0 |          0 |
|                 b.b_pipe                                                   |    tpu_bd_xbar_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 r.r_pipe                                                   |    tpu_bd_xbar_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized2 |         12 |         12 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar              |                                tpu_bd_xbar_0_axi_crossbar_v2_1_32_si_transactor |         40 |         40 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 (gen_slave_slots[0].gen_si_read.si_transactor_ar)          |                                tpu_bd_xbar_0_axi_crossbar_v2_1_32_si_transactor |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gen_single_issue.mux_resp_single_issue                     |                              tpu_bd_xbar_0_generic_baseblocks_v2_1_2_mux_enc_16 |         34 |         34 |       0 |    0 |     0 |      0 |      0 |          0 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw             |                tpu_bd_xbar_0_axi_crossbar_v2_1_32_si_transactor__parameterized0 |         15 |         15 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 (gen_slave_slots[0].gen_si_write.si_transactor_aw)         |                tpu_bd_xbar_0_axi_crossbar_v2_1_32_si_transactor__parameterized0 |         10 |         10 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gen_single_issue.mux_resp_single_issue                     |              tpu_bd_xbar_0_generic_baseblocks_v2_1_2_mux_enc__parameterized0_15 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si               |                                     tpu_bd_xbar_0_axi_crossbar_v2_1_32_splitter |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w               |                                 tpu_bd_xbar_0_axi_crossbar_v2_1_32_wdata_router |         32 |         29 |       0 |    3 |    10 |      0 |      0 |          0 |
|                 wrouter_aw_fifo                                            |                           tpu_bd_xbar_0_axi_data_fifo_v2_1_30_axic_reg_srl_fifo |         32 |         29 |       0 |    3 |    10 |      0 |      0 |          0 |
|                   (wrouter_aw_fifo)                                        |                           tpu_bd_xbar_0_axi_data_fifo_v2_1_30_axic_reg_srl_fifo |         21 |         21 |       0 |    0 |    10 |      0 |      0 |          0 |
|                   gen_srls[0].gen_rep[0].srl_nx1                           |                                   tpu_bd_xbar_0_axi_data_fifo_v2_1_30_ndeep_srl |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   gen_srls[0].gen_rep[1].srl_nx1                           |                                tpu_bd_xbar_0_axi_data_fifo_v2_1_30_ndeep_srl_13 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   gen_srls[0].gen_rep[2].srl_nx1                           |                                tpu_bd_xbar_0_axi_data_fifo_v2_1_30_ndeep_srl_14 |          7 |          6 |       0 |    1 |     0 |      0 |      0 |          0 |
|               gen_slave_slots[1].gen_si_read.si_transactor_ar              |                tpu_bd_xbar_0_axi_crossbar_v2_1_32_si_transactor__parameterized1 |         26 |         26 |       0 |    0 |     7 |      0 |      0 |          0 |
|                 (gen_slave_slots[1].gen_si_read.si_transactor_ar)          |                tpu_bd_xbar_0_axi_crossbar_v2_1_32_si_transactor__parameterized1 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|                 gen_single_thread.mux_resp_single_thread                   |                              tpu_bd_xbar_0_generic_baseblocks_v2_1_2_mux_enc_12 |         19 |         19 |       0 |    0 |     0 |      0 |      0 |          0 |
|               gen_slave_slots[2].gen_si_write.si_transactor_aw             |                tpu_bd_xbar_0_axi_crossbar_v2_1_32_si_transactor__parameterized2 |         13 |         13 |       0 |    0 |     7 |      0 |      0 |          0 |
|                 (gen_slave_slots[2].gen_si_write.si_transactor_aw)         |                tpu_bd_xbar_0_axi_crossbar_v2_1_32_si_transactor__parameterized2 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|                 gen_single_thread.mux_resp_single_thread                   |                 tpu_bd_xbar_0_generic_baseblocks_v2_1_2_mux_enc__parameterized0 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |          0 |
|               gen_slave_slots[2].gen_si_write.splitter_aw_si               |                                   tpu_bd_xbar_0_axi_crossbar_v2_1_32_splitter_7 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|               gen_slave_slots[2].gen_si_write.wdata_router_w               |                 tpu_bd_xbar_0_axi_crossbar_v2_1_32_wdata_router__parameterized0 |         40 |         37 |       0 |    3 |    13 |      0 |      0 |          0 |
|                 wrouter_aw_fifo                                            |           tpu_bd_xbar_0_axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized0 |         40 |         37 |       0 |    3 |    13 |      0 |      0 |          0 |
|                   (wrouter_aw_fifo)                                        |           tpu_bd_xbar_0_axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized0 |         26 |         26 |       0 |    0 |    13 |      0 |      0 |          0 |
|                   gen_srls[0].gen_rep[0].srl_nx1                           |                   tpu_bd_xbar_0_axi_data_fifo_v2_1_30_ndeep_srl__parameterized1 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   gen_srls[0].gen_rep[1].srl_nx1                           |                tpu_bd_xbar_0_axi_data_fifo_v2_1_30_ndeep_srl__parameterized1_10 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   gen_srls[0].gen_rep[2].srl_nx1                           |                tpu_bd_xbar_0_axi_data_fifo_v2_1_30_ndeep_srl__parameterized1_11 |         12 |         11 |       0 |    1 |     0 |      0 |      0 |          0 |
|               gen_slave_slots[3].gen_si_read.si_transactor_ar              |              tpu_bd_xbar_0_axi_crossbar_v2_1_32_si_transactor__parameterized1_8 |         27 |         27 |       0 |    0 |     7 |      0 |      0 |          0 |
|                 (gen_slave_slots[3].gen_si_read.si_transactor_ar)          |              tpu_bd_xbar_0_axi_crossbar_v2_1_32_si_transactor__parameterized1_8 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|                 gen_single_thread.mux_resp_single_thread                   |                                 tpu_bd_xbar_0_generic_baseblocks_v2_1_2_mux_enc |         20 |         20 |       0 |    0 |     0 |      0 |      0 |          0 |
|               splitter_aw_mi                                               |                                   tpu_bd_xbar_0_axi_crossbar_v2_1_32_splitter_9 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|       blk_mem_gen_0                                                        |                                                          tpu_bd_blk_mem_gen_0_0 |          4 |          3 |       0 |    1 |     5 |     16 |      0 |          0 |
|         U0                                                                 |                                       tpu_bd_blk_mem_gen_0_0_blk_mem_gen_v8_4_8 |          4 |          3 |       0 |    1 |     5 |     16 |      0 |          0 |
|           inst_blk_mem_gen                                                 |                                 tpu_bd_blk_mem_gen_0_0_blk_mem_gen_v8_4_8_synth |          4 |          3 |       0 |    1 |     5 |     16 |      0 |          0 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen          |                                          tpu_bd_blk_mem_gen_0_0_blk_mem_gen_top |          4 |          3 |       0 |    1 |     5 |     16 |      0 |          0 |
|               valid.cstr                                                   |                                 tpu_bd_blk_mem_gen_0_0_blk_mem_gen_generic_cstr |          4 |          3 |       0 |    1 |     5 |     16 |      0 |          0 |
|                 ramloop[0].ram.r                                           |                                   tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   prim_noinit.ram                                          |                                 tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 ramloop[10].ram.r                                          |                   tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized9 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   prim_noinit.ram                                          |                 tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper__parameterized9 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 ramloop[11].ram.r                                          |                  tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized10 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   prim_noinit.ram                                          |                tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper__parameterized10 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 ramloop[12].ram.r                                          |                  tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized11 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   prim_noinit.ram                                          |                tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper__parameterized11 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 ramloop[13].ram.r                                          |                  tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized12 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   prim_noinit.ram                                          |                tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper__parameterized12 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 ramloop[14].ram.r                                          |                  tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized13 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   prim_noinit.ram                                          |                tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper__parameterized13 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 ramloop[15].ram.r                                          |                  tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized14 |          4 |          3 |       0 |    1 |     5 |      1 |      0 |          0 |
|                   (ramloop[15].ram.r)                                      |                  tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized14 |          2 |          1 |       0 |    1 |     5 |      0 |      0 |          0 |
|                   prim_noinit.ram                                          |                tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper__parameterized14 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 ramloop[1].ram.r                                           |                   tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   prim_noinit.ram                                          |                 tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 ramloop[2].ram.r                                           |                   tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   prim_noinit.ram                                          |                 tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 ramloop[3].ram.r                                           |                   tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   prim_noinit.ram                                          |                 tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 ramloop[4].ram.r                                           |                   tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   prim_noinit.ram                                          |                 tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper__parameterized3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 ramloop[5].ram.r                                           |                   tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   prim_noinit.ram                                          |                 tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper__parameterized4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 ramloop[6].ram.r                                           |                   tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized5 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   prim_noinit.ram                                          |                 tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper__parameterized5 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 ramloop[7].ram.r                                           |                   tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized6 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   prim_noinit.ram                                          |                 tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper__parameterized6 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 ramloop[8].ram.r                                           |                   tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized7 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   prim_noinit.ram                                          |                 tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper__parameterized7 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 ramloop[9].ram.r                                           |                   tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized8 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   prim_noinit.ram                                          |                 tpu_bd_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper__parameterized8 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|       clk_wiz_0                                                            |                                                              tpu_bd_clk_wiz_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         inst                                                               |                                                      tpu_bd_clk_wiz_0_0_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       mii_to_rmii_0                                                        |                                                          tpu_bd_mii_to_rmii_0_0 |         26 |         22 |       0 |    4 |    79 |      0 |      0 |          0 |
|         U0                                                                 |                                              tpu_bd_mii_to_rmii_0_0_mii_to_rmii |         26 |         22 |       0 |    4 |    79 |      0 |      0 |          0 |
|           (U0)                                                             |                                              tpu_bd_mii_to_rmii_0_0_mii_to_rmii |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|           RMII_FIXED.I_RX                                                  |                                            tpu_bd_mii_to_rmii_0_0_rmii_rx_fixed |         22 |         18 |       0 |    4 |    35 |      0 |      0 |          0 |
|             (RMII_FIXED.I_RX)                                              |                                            tpu_bd_mii_to_rmii_0_0_rmii_rx_fixed |          8 |          8 |       0 |    0 |    30 |      0 |      0 |          0 |
|             RX_100_MBPS.I_SRL_FIFO                                         |                                                 tpu_bd_mii_to_rmii_0_0_SRL_FIFO |         15 |         11 |       0 |    4 |     5 |      0 |      0 |          0 |
|           RMII_FIXED.I_TX                                                  |                                            tpu_bd_mii_to_rmii_0_0_rmii_tx_fixed |          4 |          4 |       0 |    0 |    12 |      0 |      0 |          0 |
|       neorv32_vivado_ip_0                                                  |                                                    tpu_bd_neorv32_vivado_ip_0_0 |       2392 |       2344 |      48 |    0 |  1658 |     34 |      0 |          0 |
|         U0                                                                 |                                  tpu_bd_neorv32_vivado_ip_0_0_neorv32_vivado_ip |       2392 |       2344 |      48 |    0 |  1658 |     34 |      0 |          0 |
|           axi4_bridge.axi4_bridge_inst                                     |                               tpu_bd_neorv32_vivado_ip_0_0_xbus2axi4lite_bridge |          3 |          3 |       0 |    0 |     5 |      0 |      0 |          0 |
|           neorv32_top_inst                                                 |                                        tpu_bd_neorv32_vivado_ip_0_0_neorv32_top |       2389 |       2341 |      48 |    0 |  1653 |     34 |      0 |          0 |
|             (neorv32_top_inst)                                             |                                        tpu_bd_neorv32_vivado_ip_0_0_neorv32_top |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|             atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst   |                                tpu_bd_neorv32_vivado_ip_0_0_neorv32_bus_amo_rmw |        191 |        191 |       0 |    0 |   103 |      0 |      0 |          0 |
|             atomics.neorv32_bus_amo_rvs_enabled.neorv32_bus_amo_rvs_inst   |                                tpu_bd_neorv32_vivado_ip_0_0_neorv32_bus_amo_rvs |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             core_complex_gen[0].neorv32_core_bus_switch_inst               |                                 tpu_bd_neorv32_vivado_ip_0_0_neorv32_bus_switch |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|             core_complex_gen[0].neorv32_cpu_inst                           |                                        tpu_bd_neorv32_vivado_ip_0_0_neorv32_cpu |       1652 |       1628 |      24 |    0 |   947 |      1 |      0 |          0 |
|               (core_complex_gen[0].neorv32_cpu_inst)                       |                                        tpu_bd_neorv32_vivado_ip_0_0_neorv32_cpu |         32 |         32 |       0 |    0 |     0 |      0 |      0 |          0 |
|               cnts_enabled.neorv32_cpu_counters_inst                       |                               tpu_bd_neorv32_vivado_ip_0_0_neorv32_cpu_counters |         36 |         36 |       0 |    0 |   132 |      0 |      0 |          0 |
|                 (cnts_enabled.neorv32_cpu_counters_inst)                   |                               tpu_bd_neorv32_vivado_ip_0_0_neorv32_cpu_counters |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 base_enabled.cycle_inst                                    |                           tpu_bd_neorv32_vivado_ip_0_0_neorv32_cpu_counters_cnt |         33 |         33 |       0 |    0 |    65 |      0 |      0 |          0 |
|                 base_enabled.instret_inst                                  |                         tpu_bd_neorv32_vivado_ip_0_0_neorv32_cpu_counters_cnt_2 |          3 |          3 |       0 |    0 |    65 |      0 |      0 |          0 |
|               neorv32_cpu_alu_inst                                         |                                    tpu_bd_neorv32_vivado_ip_0_0_neorv32_cpu_alu |        236 |        236 |       0 |    0 |   209 |      0 |      0 |          0 |
|                 neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst |                              tpu_bd_neorv32_vivado_ip_0_0_neorv32_cpu_cp_muldiv |        199 |        199 |       0 |    0 |   170 |      0 |      0 |          0 |
|                 neorv32_cpu_cp_shifter_inst                                |                             tpu_bd_neorv32_vivado_ip_0_0_neorv32_cpu_cp_shifter |         37 |         37 |       0 |    0 |    39 |      0 |      0 |          0 |
|               neorv32_cpu_control_inst                                     |                                tpu_bd_neorv32_vivado_ip_0_0_neorv32_cpu_control |        926 |        926 |       0 |    0 |   452 |      0 |      0 |          0 |
|               neorv32_cpu_frontend_inst                                    |                               tpu_bd_neorv32_vivado_ip_0_0_neorv32_cpu_frontend |        286 |        262 |      24 |    0 |    45 |      0 |      0 |          0 |
|                 (neorv32_cpu_frontend_inst)                                |                               tpu_bd_neorv32_vivado_ip_0_0_neorv32_cpu_frontend |         18 |         18 |       0 |    0 |    35 |      0 |      0 |          0 |
|                 prefetch_buffer[0].prefetch_buffer_inst                    |                                       tpu_bd_neorv32_vivado_ip_0_0_neorv32_fifo |         31 |         19 |      12 |    0 |     5 |      0 |      0 |          0 |
|                 prefetch_buffer[1].prefetch_buffer_inst                    |                                     tpu_bd_neorv32_vivado_ip_0_0_neorv32_fifo_1 |        238 |        226 |      12 |    0 |     5 |      0 |      0 |          0 |
|               neorv32_cpu_lsu_inst                                         |                                    tpu_bd_neorv32_vivado_ip_0_0_neorv32_cpu_lsu |         53 |         53 |       0 |    0 |   109 |      0 |      0 |          0 |
|               neorv32_cpu_regfile_inst                                     |                                tpu_bd_neorv32_vivado_ip_0_0_neorv32_cpu_regfile |         83 |         83 |       0 |    0 |     0 |      1 |      0 |          0 |
|             io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst       |                                   tpu_bd_neorv32_vivado_ip_0_0_neorv32_boot_rom |         12 |         12 |       0 |    0 |     1 |      1 |      0 |          0 |
|             io_system.neorv32_bus_io_switch_inst                           |                              tpu_bd_neorv32_vivado_ip_0_0_neorv32_bus_io_switch |         75 |         75 |       0 |    0 |    86 |      0 |      0 |          0 |
|               neorv32_bus_reg_inst                                         |                    tpu_bd_neorv32_vivado_ip_0_0_neorv32_bus_reg__parameterized1 |         75 |         75 |       0 |    0 |    86 |      0 |      0 |          0 |
|             io_system.neorv32_clint_enabled.neorv32_clint_inst             |                                      tpu_bd_neorv32_vivado_ip_0_0_neorv32_clint |        164 |        164 |       0 |    0 |   140 |      0 |      0 |          0 |
|               (io_system.neorv32_clint_enabled.neorv32_clint_inst)         |                                      tpu_bd_neorv32_vivado_ip_0_0_neorv32_clint |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               neorv32_clint_mtime_inst                                     |                                tpu_bd_neorv32_vivado_ip_0_0_neorv32_clint_mtime |        110 |        110 |       0 |    0 |    69 |      0 |      0 |          0 |
|               neorv32_clint_mtimecmp_gen[0].neorv32_clint_mtimecmp_inst    |                             tpu_bd_neorv32_vivado_ip_0_0_neorv32_clint_mtimecmp |         85 |         85 |       0 |    0 |    68 |      0 |      0 |          0 |
|               neorv32_clint_swi_gen[0].neorv32_clint_swi_inst              |                                  tpu_bd_neorv32_vivado_ip_0_0_neorv32_clint_swi |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|             io_system.neorv32_gpio_enabled.neorv32_gpio_inst               |                                       tpu_bd_neorv32_vivado_ip_0_0_neorv32_gpio |         52 |         52 |       0 |    0 |   134 |      0 |      0 |          0 |
|             io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst         |                                    tpu_bd_neorv32_vivado_ip_0_0_neorv32_sysinfo |         20 |         20 |       0 |    0 |    35 |      0 |      0 |          0 |
|             io_system.neorv32_uart0_enabled.neorv32_uart0_inst             |                                       tpu_bd_neorv32_vivado_ip_0_0_neorv32_uart |        152 |        128 |      24 |    0 |   161 |      0 |      0 |          0 |
|               (io_system.neorv32_uart0_enabled.neorv32_uart0_inst)         |                                       tpu_bd_neorv32_vivado_ip_0_0_neorv32_uart |         62 |         62 |       0 |    0 |   111 |      0 |      0 |          0 |
|               rx_engine_fifo_inst                                          |                       tpu_bd_neorv32_vivado_ip_0_0_neorv32_fifo__parameterized0 |         42 |         30 |      12 |    0 |    25 |      0 |      0 |          0 |
|               tx_engine_fifo_inst                                          |                     tpu_bd_neorv32_vivado_ip_0_0_neorv32_fifo__parameterized0_0 |         48 |         36 |      12 |    0 |    25 |      0 |      0 |          0 |
|             memory_system.neorv32_int_dmem_enabled.neorv32_int_dmem_inst   |                                       tpu_bd_neorv32_vivado_ip_0_0_neorv32_dmem |         31 |         31 |       0 |    0 |     2 |     16 |      0 |          0 |
|             memory_system.neorv32_int_imem_enabled.neorv32_int_imem_inst   |                                       tpu_bd_neorv32_vivado_ip_0_0_neorv32_imem |          1 |          1 |       0 |    0 |     2 |     16 |      0 |          0 |
|             memory_system.neorv32_xbus_enabled.neorv32_xbus_inst           |                                       tpu_bd_neorv32_vivado_ip_0_0_neorv32_xbus |         20 |         20 |       0 |    0 |     2 |      0 |      0 |          0 |
|             neorv32_bus_gateway_inst                                       |                                tpu_bd_neorv32_vivado_ip_0_0_neorv32_bus_gateway |          5 |          5 |       0 |    0 |     8 |      0 |      0 |          0 |
|             soc_generators.neorv32_sys_clock_inst                          |                                  tpu_bd_neorv32_vivado_ip_0_0_neorv32_sys_clock |          6 |          6 |       0 |    0 |    20 |      0 |      0 |          0 |
|             soc_generators.neorv32_sys_reset_inst                          |                                  tpu_bd_neorv32_vivado_ip_0_0_neorv32_sys_reset |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|       proc_sys_reset_0                                                     |                                                       tpu_bd_proc_sys_reset_0_0 |         18 |         17 |       0 |    1 |    39 |      0 |      0 |          0 |
|         U0                                                                 |                                        tpu_bd_proc_sys_reset_0_0_proc_sys_reset |         18 |         17 |       0 |    1 |    39 |      0 |      0 |          0 |
|           (U0)                                                             |                                        tpu_bd_proc_sys_reset_0_0_proc_sys_reset |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|           EXT_LPF                                                          |                                                   tpu_bd_proc_sys_reset_0_0_lpf |          5 |          4 |       0 |    1 |    17 |      0 |      0 |          0 |
|             (EXT_LPF)                                                      |                                                   tpu_bd_proc_sys_reset_0_0_lpf |          2 |          1 |       0 |    1 |     9 |      0 |      0 |          0 |
|             ACTIVE_HIGH_EXT.ACT_HI_EXT                                     |                                              tpu_bd_proc_sys_reset_0_0_cdc_sync |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                      |                                            tpu_bd_proc_sys_reset_0_0_cdc_sync_0 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|           SEQ                                                              |                                          tpu_bd_proc_sys_reset_0_0_sequence_psr |         13 |         13 |       0 |    0 |    18 |      0 |      0 |          0 |
|             (SEQ)                                                          |                                          tpu_bd_proc_sys_reset_0_0_sequence_psr |          8 |          8 |       0 |    0 |    12 |      0 |      0 |          0 |
|             SEQ_COUNTER                                                    |                                               tpu_bd_proc_sys_reset_0_0_upcnt_n |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|       util_vector_logic_0                                                  |                                                    tpu_bd_util_vector_logic_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       util_vector_logic_1                                                  |                                                    tpu_bd_util_vector_logic_1_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       xlconcat_0                                                           |                                                             tpu_bd_xlconcat_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
+----------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


