{"/jade.html": "{\"tests\":{\"/user/adder3\":\"passed a21f6f58699e706add93af6cc7229fc3 d41d8cd98f00b204e9800998ecf8427e 312402.37425804435\",\"/user/FA\":\"passed 86a2cd0d0f10dacbe71e392f400cee8e d41d8cd98f00b204e9800998ecf8427e 12886597.93814433\"},\"state\":{\"/user/FA\":{\"properties\":{\"name\":{\"edit\":\"yes\",\"type\":\"name\",\"value\":\"\",\"label\":\"Name\"}},\"schematic\":[[\"port\",[-32,-16,0],{\"signal\":\"A\"}],[\"port\",[-32,0,0],{\"signal\":\"B\"}],[\"port\",[-32,16,0],{\"signal\":\"Cin\"}],[\"port\",[64,0,2],{\"signal\":\"S\",\"direction\":\"out\"}],[\"port\",[72,104,2],{\"signal\":\"Cout\",\"direction\":\"out\"}],[\"/gates/xor2\",[-32,-16,0]],[\"/gates/xor2\",[16,-8,0]],[\"wire\",[16,8,0,-48,8]],[\"/gates/nand2\",[-32,72,0]],[\"/gates/nand2\",[-32,96,0]],[\"/gates/nand2\",[-32,120,0]],[\"wire\",[-32,72,0,-8,0],{\"signal\":\"A\"}],[\"wire\",[-32,88,0,-8,0],{\"signal\":\"B\"}],[\"wire\",[-32,96,0,-8,0],{\"signal\":\"A\"}],[\"wire\",[-32,112,0,-8,0],{\"signal\":\"Cin\"}],[\"wire\",[-32,120,0,-8,0],{\"signal\":\"B\"}],[\"wire\",[-32,136,0,-8,0],{\"signal\":\"Cin\"}],[\"wire\",[16,80,0,8,8]],[\"wire\",[16,104,0,8,0]],[\"wire\",[16,128,0,8,-8]],[\"/gates/nand3\",[24,88,0]]],\"test\":[[\"test\",\".power Vdd=1\\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\\n.mode gate\\n\\n.group inputs A B Cin\\n.group outputs Cout S\\n\\n.cycle assert inputs tran 9n sample outputs tran 1n\\n000 LL\\n001 LH\\n010 LH\\n011 HL\\n100 LH\\n101 HL\\n110 HL\\n111 HH\\n\\n.plot A\\n.plot B\\n.plot Cin\\n.plot Cout\\n.plot S\\n\"]],\"icon\":[[\"line\",[-16,-24,0,32,0]],[\"line\",[16,-24,0,0,48]],[\"line\",[16,24,0,-32,0]],[\"line\",[-16,24,0,0,-48]],[\"terminal\",[-24,-8,0],{\"name\":\"A\"}],[\"terminal\",[-24,8,0],{\"name\":\"B\"}],[\"terminal\",[24,0,2],{\"name\":\"S\"}],[\"terminal\",[0,-32,1],{\"name\":\"Cout\"}],[\"terminal\",[0,32,3],{\"name\":\"Cin\"}],[\"text\",[0,0,0],{\"text\":\"FA\",\"align\":\"center\"}],[\"text\",[0,-18,0],{\"text\":\"Cout\",\"font\":\"4pt sans-serif\",\"align\":\"bottom-center\"}],[\"text\",[-11,-8,0],{\"text\":\"A\",\"font\":\"4pt sans-serif\",\"align\":\"center-right\"}],[\"text\",[11,0,0],{\"text\":\"S\",\"font\":\"4pt sans-serif\"}],[\"text\",[0,18,0],{\"text\":\"Cin\",\"font\":\"4pt sans-serif\",\"align\":\"top-center\"}],[\"text\",[-11,8,0],{\"text\":\"B\",\"font\":\"4pt sans-serif\",\"align\":\"center-right\"}]]},\"/user/untitled\":{\"properties\":{\"name\":{\"edit\":\"yes\",\"type\":\"name\",\"value\":\"\",\"label\":\"Name\"}},\"test\":[[\"test\",\"\"]]},\"/user/adder3\":{\"properties\":{\"name\":{\"edit\":\"yes\",\"type\":\"name\",\"value\":\"\",\"label\":\"Name\"}},\"schematic\":[[\"/user/FA\",[-64,-24,1],{\"name\":\"fa1\"}],[\"wire\",[-72,-48,0,0,-16],{\"signal\":\"B[0]\"}],[\"wire\",[-56,-48,0,0,-16],{\"signal\":\"A[0]\"}],[\"wire\",[-64,0,0,0,16],{\"signal\":\"S[0]\"}],[\"/user/FA\",[0,-24,1],{\"name\":\"fa2\"}],[\"wire\",[-8,-48,0,0,-16],{\"signal\":\"B[1]\"}],[\"wire\",[8,-48,0,0,-16],{\"signal\":\"A[1]\"}],[\"wire\",[0,0,0,0,16],{\"signal\":\"S[1]\"}],[\"/user/FA\",[64,-24,1],{\"name\":\"fa3\"}],[\"wire\",[56,-48,0,0,-16],{\"signal\":\"B[2]\"}],[\"wire\",[72,-48,0,0,-16],{\"signal\":\"A[2]\"}],[\"wire\",[64,0,0,0,16],{\"signal\":\"S[2]\"}],[\"wire\",[96,-24,0,0,24],{\"signal\":\"S[3]\"}],[\"ground\",[-112,-16,0]],[\"wire\",[-96,-24,0,-16,0]],[\"wire\",[-112,-24,0,0,8]]],\"test\":[[\"test\",\".power Vdd=1\\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\\n.mode gate\\n\\n.group inputs A[2:0] B[2:0]\\n.group outputs S[3:0]\\n\\n.cycle assert inputs tran 99n sample outputs tran 1n\\n\\n000 001 LLLH //  1: a=0, b=1, y=1\\n001 000 LLLH //  2: a=1, b=0, y=1\\n001 001 LLHL //  3: a=1, b=1, y=2\\n010 010 LHLL //  4: a=2, b=2, y=4\\n100 100 HLLL //  5: a=4, b=4, y=8\\n000 000 LLLL //  6: a=0, b=0, y=0\\n001 111 HLLL //  7: a=1, b=7, y=8\\n111 001 HLLL //  8: a=7, b=1, y=8\\n010 101 LHHH //  9: a=2, b=5, y=7\\n101 010 LHHH // 10: a=5, b=2, y=7\\n111 111 HHHL // 11: a=7, b=7, y=14\\n\\n.plot D(A[2:0])\\n.plot D(B[2:0])\\n.plot D(S[3:0])\"]]}},\"last_saved\":1719847526306}"}