#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Jan  7 23:31:17 2023
# Process ID: 12196
# Current directory: D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/synth_1_copy_1
# Command line: vivado.exe -log device.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source device.tcl
# Log file: D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/synth_1_copy_1/device.vds
# Journal file: D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/synth_1_copy_1\vivado.jou
# Running On: LAPTOP-VMLVOQLM, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 16505 MB
#-----------------------------------------------------------
source device.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/utils_1/imports/synth_1/device.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/utils_1/imports/synth_1/device.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top device -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14380
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1281.441 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'device' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/device.sv:2]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/synth_1_copy_1/.Xil/Vivado-12196-LAPTOP-VMLVOQLM/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/synth_1_copy_1/.Xil/Vivado-12196-LAPTOP-VMLVOQLM/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_basic' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/uart_basic.v:10]
	Parameter CLK_FREQUENCY bound to: 35000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 35000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'data_sync' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/data_sync.v:11]
INFO: [Synth 8-6155] done synthesizing module 'data_sync' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/data_sync.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/uart_rx.v:78]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen__parameterized0' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 35000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen__parameterized0' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/uart_tx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/uart_tx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'uart_basic' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/uart_basic.v:10]
INFO: [Synth 8-6157] synthesizing module 'counter_with_inc' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/counter_with_inc.sv:1]
	Parameter n bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_with_inc' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/counter_with_inc.sv:1]
INFO: [Synth 8-6157] synthesizing module 'byte_to_mem' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/byte_to_mem.sv:1]
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter DEEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'byte_to_mem' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/byte_to_mem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/DRAM.sv:1]
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter DEEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/DRAM.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mem_to_byte' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/mem_to_byte.sv:1]
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter DEEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem_to_byte' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/mem_to_byte.sv:1]
INFO: [Synth 8-6157] synthesizing module 'save_and_transmit' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/save_and_transmit.sv:1]
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter DEEPTH bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/save_and_transmit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'save_and_transmit' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/save_and_transmit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'info_to_7seg' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/info_to_7seg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/double_dabble.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/double_dabble.v:1]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/BCD.sv:3]
INFO: [Synth 8-226] default block is never used [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/BCD.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/BCD.sv:3]
INFO: [Synth 8-6157] synthesizing module 'multiplexing' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/Multiplexing.sv:3]
	Parameter freq bound to: 120 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'timer' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/timer.sv:1]
	Parameter n_clycles_count bound to: 36458 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/timer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'counter_with_inc__parameterized0' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/counter_with_inc.sv:1]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_with_inc__parameterized0' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/counter_with_inc.sv:1]
INFO: [Synth 8-226] default block is never used [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/Multiplexing.sv:33]
INFO: [Synth 8-226] default block is never used [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/Multiplexing.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'multiplexing' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/Multiplexing.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'info_to_7seg' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/info_to_7seg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'operation' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/operations.sv:1]
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter DEEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_enable' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/data_enable.sv:1]
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter DEEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_enable' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/data_enable.sv:1]
INFO: [Synth 8-6157] synthesizing module 'n_bit_multiadder' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/n_bit_multiadder.sv:1]
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter DEEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_multiadder' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/n_bit_multiadder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ManDisOperation' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/ManDisOperation.sv:1]
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter DEEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/adder_tree.sv:1]
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter DEEPTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized0' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/adder_tree.sv:1]
	Parameter WIDTH bound to: 512 - type: integer 
	Parameter DEEPTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized1' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/adder_tree.sv:1]
	Parameter WIDTH bound to: 256 - type: integer 
	Parameter DEEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized2' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/adder_tree.sv:1]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter DEEPTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized3' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/adder_tree.sv:1]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter DEEPTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized4' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/adder_tree.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEEPTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized5' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/adder_tree.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEEPTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized6' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/adder_tree.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEEPTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized7' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/adder_tree.sv:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter DEEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized8' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/adder_tree.sv:1]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter DEEPTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized8' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/adder_tree.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized7' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/adder_tree.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized6' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/adder_tree.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized5' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/adder_tree.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized4' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/adder_tree.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized3' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/adder_tree.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized2' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/adder_tree.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized1' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/adder_tree.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized0' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/adder_tree.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/adder_tree.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ManDisOperation' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/ManDisOperation.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'operation' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/new/operations.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/device.sv:142]
INFO: [Synth 8-6155] done synthesizing module 'device' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/sources_1/imports/sources_1/device.sv:2]
