

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Aug  3 19:56:57 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp2_d1_
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8165|  8165|  8165|  8165|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  8163|  8163|        54|          2|          1|  4056|    yes   |
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    659|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     25|    1940|   3909|    -|
|Memory           |        0|      -|     320|     30|    -|
|Multiplexer      |        -|      -|       -|    997|    -|
|Register         |        0|      -|    3361|    480|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     26|    5621|   6075|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     11|       5|     11|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32nkbM_U1   |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nkbM_U2   |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nkbM_U3   |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nkbM_U4   |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nkbM_U5   |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fcmp_32ns_32nmb6_U11  |cnn_fcmp_32ns_32nmb6  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32nlbW_U6   |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32nlbW_U7   |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32nlbW_U8   |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32nlbW_U9   |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32nlbW_U10  |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_urem_5ns_4ns_ncg_U12  |cnn_urem_5ns_4ns_ncg  |        0|      0|   99|   55|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     25| 1940| 3909|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_6nocq_U13  |cnn_mac_muladd_6nocq  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_bias_U         |conv_1_conv_1_bias    |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_0_1_U  |conv_1_conv_1_weibkb  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_0_2_U  |conv_1_conv_1_weicud  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_1_0_U  |conv_1_conv_1_weidEe  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_1_1_U  |conv_1_conv_1_weieOg  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_1_2_U  |conv_1_conv_1_weifYi  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_2_0_U  |conv_1_conv_1_weig8j  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_2_1_U  |conv_1_conv_1_weihbi  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_2_2_U  |conv_1_conv_1_weiibs  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_0_0_U  |conv_1_conv_1_weijbC  |        0|  32|   3|    0|     6|   32|     1|          192|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                 |                      |        0| 320|  30|    0|    60|  320|    10|         1920|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln23_1_fu_1186_p2      |     *    |      0|  0|  26|           5|           6|
    |mul_ln23_2_fu_1110_p2      |     *    |      0|  0|  26|           6|           5|
    |mul_ln23_fu_1163_p2        |     *    |      0|  0|  26|           5|           6|
    |mul_ln30_1_fu_1143_p2      |     *    |      0|  0|  26|           6|           5|
    |add_ln11_fu_1087_p2        |     +    |      0|  0|  15|           1|           8|
    |add_ln23_10_fu_1489_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln23_11_fu_1504_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln23_12_fu_1522_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln23_13_fu_1528_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln23_14_fu_1534_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln23_1_fu_1212_p2      |     +    |      0|  0|  15|           5|           2|
    |add_ln23_3_fu_1365_p2      |     +    |      0|  0|  15|           1|           5|
    |add_ln23_4_fu_1396_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln23_5_fu_1411_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln23_6_fu_1426_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln23_7_fu_1441_p2      |     +    |      0|  0|  15|           2|           5|
    |add_ln23_8_fu_1459_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln23_9_fu_1474_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln23_fu_1100_p2        |     +    |      0|  0|  15|           2|           5|
    |add_ln30_2_fu_1611_p2      |     +    |      0|  0|  12|          13|          13|
    |add_ln30_fu_1133_p2        |     +    |      0|  0|  15|           5|           5|
    |add_ln8_fu_1081_p2         |     +    |      0|  0|  12|          12|           1|
    |c_fu_1206_p2               |     +    |      0|  0|  15|           5|           1|
    |f_fu_1573_p2               |     +    |      0|  0|  12|           1|           3|
    |r_fu_1049_p2               |     +    |      0|  0|  15|           5|           1|
    |sub_ln23_1_fu_1300_p2      |     -    |      0|  0|  15|           9|           9|
    |sub_ln23_2_fu_1328_p2      |     -    |      0|  0|  15|           9|           9|
    |sub_ln23_fu_1260_p2        |     -    |      0|  0|  15|           9|           9|
    |sub_ln30_fu_1602_p2        |     -    |      0|  0|  12|          13|          13|
    |and_ln29_fu_1657_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln30_fu_1359_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1582          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1588          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1591          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1596          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1603          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1607          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1613          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1618          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1622          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1625          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1629          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_253           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_289           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_925           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_1061_p2       |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln14_fu_1353_p2       |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln29_7_fu_1645_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_1639_p2       |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_1055_p2        |   icmp   |      0|  0|  13|          12|           7|
    |or_ln29_fu_1651_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln30_fu_1371_p2         |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0                |  select  |      0|  0|  32|           1|          32|
    |grp_fu_1075_p0             |  select  |      0|  0|   5|           1|           5|
    |select_ln11_fu_1093_p3     |  select  |      0|  0|   8|           1|           1|
    |select_ln30_10_fu_1510_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_2_fu_1229_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_3_fu_1269_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_4_fu_1126_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln30_5_fu_1334_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln30_6_fu_1341_p3   |  select  |      0|  0|   5|           1|           2|
    |select_ln30_7_fu_1376_p3   |  select  |      0|  0|   3|           1|           1|
    |select_ln30_8_fu_1384_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_9_fu_1447_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_fu_1218_p3     |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln30_fu_1348_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 659|         284|         310|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter26                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_721_p4               |   9|          2|    5|         10|
    |ap_phi_mux_f_0_phi_fu_732_p4               |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten66_phi_fu_685_p4  |   9|          2|   12|         24|
    |ap_phi_mux_indvar_flatten_phi_fu_709_p4    |   9|          2|    8|         16|
    |ap_phi_mux_r_0_phi_fu_697_p4               |   9|          2|    5|         10|
    |ap_phi_reg_pp0_iter5_phi_ln23_1_reg_755    |  33|          6|   32|        192|
    |ap_phi_reg_pp0_iter5_phi_ln23_2_reg_835    |  33|          6|   32|        192|
    |ap_phi_reg_pp0_iter5_phi_ln23_3_reg_771    |  33|          6|   32|        192|
    |ap_phi_reg_pp0_iter5_phi_ln23_4_reg_787    |  33|          6|   32|        192|
    |ap_phi_reg_pp0_iter5_phi_ln23_5_reg_851    |  33|          6|   32|        192|
    |ap_phi_reg_pp0_iter5_phi_ln23_6_reg_803    |  33|          6|   32|        192|
    |ap_phi_reg_pp0_iter5_phi_ln23_7_reg_819    |  33|          6|   32|        192|
    |ap_phi_reg_pp0_iter5_phi_ln23_8_reg_867    |  33|          6|   32|        192|
    |ap_phi_reg_pp0_iter5_phi_ln23_reg_739      |  33|          6|   32|        192|
    |c_0_reg_717                                |   9|          2|    5|         10|
    |f_0_reg_728                                |   9|          2|    3|          6|
    |grp_fu_883_p0                              |  15|          3|   32|         96|
    |grp_fu_883_p1                              |  15|          3|   32|         96|
    |grp_fu_888_p0                              |  15|          3|   32|         96|
    |grp_fu_888_p1                              |  15|          3|   32|         96|
    |grp_fu_892_p0                              |  15|          3|   32|         96|
    |grp_fu_892_p1                              |  15|          3|   32|         96|
    |grp_fu_896_p0                              |  15|          3|   32|         96|
    |grp_fu_896_p1                              |  15|          3|   32|         96|
    |grp_fu_900_p0                              |  15|          3|   32|         96|
    |grp_fu_900_p1                              |  15|          3|   32|         96|
    |grp_fu_905_p0                              |  15|          3|   32|         96|
    |grp_fu_905_p1                              |  15|          3|   32|         96|
    |grp_fu_910_p0                              |  15|          3|   32|         96|
    |grp_fu_910_p1                              |  15|          3|   32|         96|
    |grp_fu_915_p0                              |  15|          3|   32|         96|
    |grp_fu_915_p1                              |  15|          3|   32|         96|
    |grp_fu_920_p0                              |  15|          3|   32|         96|
    |grp_fu_920_p1                              |  15|          3|   32|         96|
    |indvar_flatten66_reg_681                   |   9|          2|   12|         24|
    |indvar_flatten_reg_705                     |   9|          2|    8|         16|
    |input_0_address0                           |  38|          7|    8|         56|
    |input_0_address1                           |  21|          4|    8|         32|
    |input_1_address0                           |  38|          7|    8|         56|
    |input_1_address1                           |  21|          4|    8|         32|
    |input_2_address0                           |  38|          7|    8|         56|
    |input_2_address1                           |  21|          4|    8|         32|
    |input_3_address0                           |  38|          7|    8|         56|
    |input_3_address1                           |  21|          4|    8|         32|
    |input_4_address0                           |  38|          7|    8|         56|
    |input_4_address1                           |  21|          4|    8|         32|
    |r_0_reg_693                                |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 997|        192| 1013|       4037|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_ln23_12_reg_1897                     |   9|   0|    9|          0|
    |add_ln23_13_reg_1902                     |   9|   0|    9|          0|
    |add_ln23_14_reg_1907                     |   9|   0|    9|          0|
    |add_ln8_reg_1710                         |  12|   0|   12|          0|
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_phi_ln23_1_reg_755  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln23_2_reg_835  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln23_3_reg_771  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln23_4_reg_787  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln23_5_reg_851  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln23_6_reg_803  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln23_7_reg_819  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln23_8_reg_867  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln23_reg_739    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln23_1_reg_755  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln23_2_reg_835  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln23_3_reg_771  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln23_4_reg_787  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln23_5_reg_851  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln23_6_reg_803  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln23_7_reg_819  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln23_8_reg_867  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln23_reg_739    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln23_1_reg_755  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln23_2_reg_835  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln23_3_reg_771  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln23_4_reg_787  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln23_5_reg_851  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln23_6_reg_803  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln23_7_reg_819  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln23_8_reg_867  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln23_reg_739    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln23_1_reg_755  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln23_2_reg_835  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln23_3_reg_771  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln23_4_reg_787  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln23_5_reg_851  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln23_6_reg_803  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln23_7_reg_819  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln23_8_reg_867  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln23_reg_739    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln23_1_reg_755  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln23_2_reg_835  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln23_3_reg_771  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln23_4_reg_787  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln23_5_reg_851  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln23_6_reg_803  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln23_7_reg_819  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln23_8_reg_867  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln23_reg_739    |  32|   0|   32|          0|
    |c_0_reg_717                              |   5|   0|    5|          0|
    |conv_1_weights_0_0_l_reg_2021            |  32|   0|   32|          0|
    |conv_1_weights_0_1_l_reg_2026            |  32|   0|   32|          0|
    |conv_1_weights_1_0_l_reg_2031            |  32|   0|   32|          0|
    |conv_1_weights_1_1_l_reg_2036            |  32|   0|   32|          0|
    |conv_1_weights_2_0_l_reg_2041            |  32|   0|   32|          0|
    |conv_out_addr_reg_2051                   |  12|   0|   12|          0|
    |f_0_reg_728                              |   3|   0|    3|          0|
    |f_reg_2046                               |   3|   0|    3|          0|
    |icmp_ln11_reg_1690                       |   1|   0|    1|          0|
    |icmp_ln8_reg_1686                        |   1|   0|    1|          0|
    |indvar_flatten66_reg_681                 |  12|   0|   12|          0|
    |indvar_flatten_reg_705                   |   8|   0|    8|          0|
    |phi_ln23_7_reg_819                       |  32|   0|   32|          0|
    |r_0_reg_693                              |   5|   0|    5|          0|
    |r_reg_1681                               |   5|   0|    5|          0|
    |select_ln11_reg_1715                     |   8|   0|    8|          0|
    |select_ln30_1_reg_1703                   |   5|   0|    5|          0|
    |select_ln30_7_reg_1735                   |   3|   0|    3|          0|
    |select_ln30_8_reg_1741                   |   5|   0|    5|          0|
    |tmp_0_1_reg_2081                         |  32|   0|   32|          0|
    |tmp_0_2_reg_2121                         |  32|   0|   32|          0|
    |tmp_14_reg_1720                          |   4|   0|    4|          0|
    |tmp_16_reg_1725                          |   4|   0|    4|          0|
    |tmp_1_1_reg_2096                         |  32|   0|   32|          0|
    |tmp_1_2_reg_2126                         |  32|   0|   32|          0|
    |tmp_1_reg_2091                           |  32|   0|   32|          0|
    |tmp_2_1_reg_2131                         |  32|   0|   32|          0|
    |tmp_2_2_reg_2136                         |  32|   0|   32|          0|
    |tmp_2_reg_2106                           |  32|   0|   32|          0|
    |tmp_8_reg_2076                           |  32|   0|   32|          0|
    |trunc_ln30_reg_1731                      |   4|   0|    4|          0|
    |w_sum_4_0_1_reg_2146                     |  32|   0|   32|          0|
    |w_sum_4_0_2_reg_2151                     |  32|   0|   32|          0|
    |w_sum_4_1_1_reg_2161                     |  32|   0|   32|          0|
    |w_sum_4_1_2_reg_2166                     |  32|   0|   32|          0|
    |w_sum_4_1_reg_2156                       |  32|   0|   32|          0|
    |w_sum_4_2_1_reg_2176                     |  32|   0|   32|          0|
    |w_sum_4_2_2_reg_2181                     |  32|   0|   32|          0|
    |w_sum_4_2_reg_2171                       |  32|   0|   32|          0|
    |w_sum_4_reg_2141                         |  32|   0|   32|          0|
    |w_sum_reg_2196                           |  32|   0|   32|          0|
    |zext_ln23_reg_1912                       |   3|   0|   64|         61|
    |conv_out_addr_reg_2051                   |  64|  32|   12|          0|
    |icmp_ln11_reg_1690                       |  64|  32|    1|          0|
    |icmp_ln8_reg_1686                        |  64|  32|    1|          0|
    |r_0_reg_693                              |  64|  32|    5|          0|
    |r_reg_1681                               |  64|  32|    5|          0|
    |select_ln30_1_reg_1703                   |  64|  32|    5|          0|
    |tmp_0_1_reg_2081                         |  64|  32|   32|          0|
    |tmp_0_2_reg_2121                         |  64|  32|   32|          0|
    |tmp_1_1_reg_2096                         |  64|  32|   32|          0|
    |tmp_1_2_reg_2126                         |  64|  32|   32|          0|
    |tmp_1_reg_2091                           |  64|  32|   32|          0|
    |tmp_2_1_reg_2131                         |  64|  32|   32|          0|
    |tmp_2_2_reg_2136                         |  64|  32|   32|          0|
    |tmp_2_reg_2106                           |  64|  32|   32|          0|
    |zext_ln23_reg_1912                       |  64|  32|   64|         61|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |3361| 480| 2811|        122|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_0_address0   | out |    8|  ap_memory |    input_0   |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0         |  in |   32|  ap_memory |    input_0   |     array    |
|input_0_address1   | out |    8|  ap_memory |    input_0   |     array    |
|input_0_ce1        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q1         |  in |   32|  ap_memory |    input_0   |     array    |
|input_1_address0   | out |    8|  ap_memory |    input_1   |     array    |
|input_1_ce0        | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0         |  in |   32|  ap_memory |    input_1   |     array    |
|input_1_address1   | out |    8|  ap_memory |    input_1   |     array    |
|input_1_ce1        | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q1         |  in |   32|  ap_memory |    input_1   |     array    |
|input_2_address0   | out |    8|  ap_memory |    input_2   |     array    |
|input_2_ce0        | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q0         |  in |   32|  ap_memory |    input_2   |     array    |
|input_2_address1   | out |    8|  ap_memory |    input_2   |     array    |
|input_2_ce1        | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q1         |  in |   32|  ap_memory |    input_2   |     array    |
|input_3_address0   | out |    8|  ap_memory |    input_3   |     array    |
|input_3_ce0        | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q0         |  in |   32|  ap_memory |    input_3   |     array    |
|input_3_address1   | out |    8|  ap_memory |    input_3   |     array    |
|input_3_ce1        | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q1         |  in |   32|  ap_memory |    input_3   |     array    |
|input_4_address0   | out |    8|  ap_memory |    input_4   |     array    |
|input_4_ce0        | out |    1|  ap_memory |    input_4   |     array    |
|input_4_q0         |  in |   32|  ap_memory |    input_4   |     array    |
|input_4_address1   | out |    8|  ap_memory |    input_4   |     array    |
|input_4_ce1        | out |    1|  ap_memory |    input_4   |     array    |
|input_4_q1         |  in |   32|  ap_memory |    input_4   |     array    |
|conv_out_address0  | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

