{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448750624980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448750624988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 16:43:44 2015 " "Processing started: Sat Nov 28 16:43:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448750624988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448750624988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off var_norm_calc -c var_norm_calc " "Command: quartus_map --read_settings_files=on --write_settings_files=off var_norm_calc -c var_norm_calc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448750624988 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1448750625423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_sub_unsign26bit_to_unsign26bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_sub_unsign26bit_to_unsign26bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_sub_unsign26bit_to_unsign26bit-SYN " "Found design unit 1: lpm_sub_unsign26bit_to_unsign26bit-SYN" {  } { { "lpm_sub_unsign26bit_to_unsign26bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_unsign26bit_to_unsign26bit.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750637941 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_sub_unsign26bit_to_unsign26bit " "Found entity 1: lpm_sub_unsign26bit_to_unsign26bit" {  } { { "lpm_sub_unsign26bit_to_unsign26bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_unsign26bit_to_unsign26bit.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750637941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750637941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_unsign25bit_to_unsign25bitwithcarry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_unsign25bit_to_unsign25bitwithcarry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_unsign25bit_to_unsign25bitwithcarry-SYN " "Found design unit 1: lpm_add_unsign25bit_to_unsign25bitwithcarry-SYN" {  } { { "lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750637944 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_unsign25bit_to_unsign25bitWithCarry " "Found entity 1: lpm_add_unsign25bit_to_unsign25bitWithCarry" {  } { { "lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750637944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750637944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_norm_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file var_norm_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 var_norm_calc-behavior " "Found design unit 1: var_norm_calc-behavior" {  } { { "var_norm_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/var_norm_calc.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750637946 ""} { "Info" "ISGN_ENTITY_NAME" "1 var_norm_calc " "Found entity 1: var_norm_calc" {  } { { "var_norm_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/var_norm_calc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750637946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750637946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult_unsign26bit_unsign26bit_to_unsign52bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mult_unsign26bit_unsign26bit_to_unsign52bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult_unsign26bit_unsign26bit_to_unsign52bit-SYN " "Found design unit 1: lpm_mult_unsign26bit_unsign26bit_to_unsign52bit-SYN" {  } { { "lpm_mult_unsign26bit_unsign26bit_to_unsign52bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_mult_unsign26bit_unsign26bit_to_unsign52bit.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750637949 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult_unsign26bit_unsign26bit_to_unsign52bit " "Found entity 1: lpm_mult_unsign26bit_unsign26bit_to_unsign52bit" {  } { { "lpm_mult_unsign26bit_unsign26bit_to_unsign52bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_mult_unsign26bit_unsign26bit_to_unsign52bit.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750637949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750637949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_unsign33bit_to_unsign33bitwithcarry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_unsign33bit_to_unsign33bitwithcarry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_unsign33bit_to_unsign33bitwithcarry-SYN " "Found design unit 1: lpm_add_unsign33bit_to_unsign33bitwithcarry-SYN" {  } { { "lpm_add_unsign33bit_to_unsign33bitWithCarry.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_add_unsign33bit_to_unsign33bitWithCarry.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750637952 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_unsign33bit_to_unsign33bitWithCarry " "Found entity 1: lpm_add_unsign33bit_to_unsign33bitWithCarry" {  } { { "lpm_add_unsign33bit_to_unsign33bitWithCarry.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_add_unsign33bit_to_unsign33bitWithCarry.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750637952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750637952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_sub_unsign34bit_to_unsign34bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_sub_unsign34bit_to_unsign34bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_sub_unsign34bit_to_unsign34bit-SYN " "Found design unit 1: lpm_sub_unsign34bit_to_unsign34bit-SYN" {  } { { "lpm_sub_unsign34bit_to_unsign34bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_unsign34bit_to_unsign34bit.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750637954 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_sub_unsign34bit_to_unsign34bit " "Found entity 1: lpm_sub_unsign34bit_to_unsign34bit" {  } { { "lpm_sub_unsign34bit_to_unsign34bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_unsign34bit_to_unsign34bit.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750637954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750637954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divide_unsign34bit_unsign10bit_to_unsign34bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_divide_unsign34bit_unsign10bit_to_unsign34bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide_unsign34bit_unsign10bit_to_unsign34bit-SYN " "Found design unit 1: lpm_divide_unsign34bit_unsign10bit_to_unsign34bit-SYN" {  } { { "lpm_divide_unsign34bit_unsign10bit_to_unsign34bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_divide_unsign34bit_unsign10bit_to_unsign34bit.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750637957 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_unsign34bit_unsign10bit_to_unsign34bit " "Found entity 1: lpm_divide_unsign34bit_unsign10bit_to_unsign34bit" {  } { { "lpm_divide_unsign34bit_unsign10bit_to_unsign34bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_divide_unsign34bit_unsign10bit_to_unsign34bit.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750637957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750637957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_sub_sign53bit_to_sign53bitwithborrow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_sub_sign53bit_to_sign53bitwithborrow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_sub_sign53bit_to_sign53bitwithborrow-SYN " "Found design unit 1: lpm_sub_sign53bit_to_sign53bitwithborrow-SYN" {  } { { "lpm_sub_sign53bit_to_sign53bitWithBorrow.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_sign53bit_to_sign53bitWithBorrow.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750637960 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_sub_sign53bit_to_sign53bitWithBorrow " "Found entity 1: lpm_sub_sign53bit_to_sign53bitWithBorrow" {  } { { "lpm_sub_sign53bit_to_sign53bitWithBorrow.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_sign53bit_to_sign53bitWithBorrow.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750637960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750637960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altsqrt_unsign54bit_to_usign54bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altsqrt_unsign54bit_to_usign54bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altsqrt_unsign54bit_to_usign54bit-SYN " "Found design unit 1: altsqrt_unsign54bit_to_usign54bit-SYN" {  } { { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750637962 ""} { "Info" "ISGN_ENTITY_NAME" "1 altsqrt_unsign54bit_to_usign54bit " "Found entity 1: altsqrt_unsign54bit_to_usign54bit" {  } { { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750637962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750637962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_var_norm_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_var_norm_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_var_norm_calc-behavior " "Found design unit 1: tb_var_norm_calc-behavior" {  } { { "tb_var_norm_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/tb_var_norm_calc.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750637999 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_var_norm_calc " "Found entity 1: tb_var_norm_calc" {  } { { "tb_var_norm_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/tb_var_norm_calc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750637999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750637999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "var_norm_calc " "Elaborating entity \"var_norm_calc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1448750638697 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result_divide0_remainder var_norm_calc.vhd(33) " "Verilog HDL or VHDL warning at var_norm_calc.vhd(33): object \"result_divide0_remainder\" assigned a value but never read" {  } { { "var_norm_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/var_norm_calc.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1448750638764 "|var_norm_calc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result_sub2_cout var_norm_calc.vhd(36) " "Verilog HDL or VHDL warning at var_norm_calc.vhd(36): object \"result_sub2_cout\" assigned a value but never read" {  } { { "var_norm_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/var_norm_calc.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1448750638764 "|var_norm_calc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result_sqrt0_remainder var_norm_calc.vhd(39) " "Verilog HDL or VHDL warning at var_norm_calc.vhd(39): object \"result_sqrt0_remainder\" assigned a value but never read" {  } { { "var_norm_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/var_norm_calc.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1448750638765 "|var_norm_calc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_unsign25bit_to_unsign25bitWithCarry lpm_add_unsign25bit_to_unsign25bitWithCarry:add0 " "Elaborating entity \"lpm_add_unsign25bit_to_unsign25bitWithCarry\" for hierarchy \"lpm_add_unsign25bit_to_unsign25bitWithCarry:add0\"" {  } { { "var_norm_calc.vhd" "add0" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/var_norm_calc.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750638768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_unsign25bit_to_unsign25bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_unsign25bit_to_unsign25bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750638993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_unsign25bit_to_unsign25bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_unsign25bit_to_unsign25bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448750639022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_unsign25bit_to_unsign25bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_unsign25bit_to_unsign25bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639024 ""}  } { { "lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448750639024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_89i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_89i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_89i " "Found entity 1: add_sub_89i" {  } { { "db/add_sub_89i.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_89i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750639081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750639081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_89i lpm_add_unsign25bit_to_unsign25bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_89i:auto_generated " "Elaborating entity \"add_sub_89i\" for hierarchy \"lpm_add_unsign25bit_to_unsign25bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_89i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_sub_unsign26bit_to_unsign26bit lpm_sub_unsign26bit_to_unsign26bit:sub0 " "Elaborating entity \"lpm_sub_unsign26bit_to_unsign26bit\" for hierarchy \"lpm_sub_unsign26bit_to_unsign26bit:sub0\"" {  } { { "var_norm_calc.vhd" "sub0" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/var_norm_calc.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_sub_unsign26bit_to_unsign26bit:sub0\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_sub_unsign26bit_to_unsign26bit:sub0\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_sub_unsign26bit_to_unsign26bit.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_unsign26bit_to_unsign26bit.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_sub_unsign26bit_to_unsign26bit:sub0\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_sub_unsign26bit_to_unsign26bit:sub0\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_sub_unsign26bit_to_unsign26bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_unsign26bit_to_unsign26bit.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448750639173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_sub_unsign26bit_to_unsign26bit:sub0\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_sub_unsign26bit_to_unsign26bit:sub0\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639174 ""}  } { { "lpm_sub_unsign26bit_to_unsign26bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_unsign26bit_to_unsign26bit.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448750639174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_frh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_frh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_frh " "Found entity 1: add_sub_frh" {  } { { "db/add_sub_frh.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_frh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750639228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750639228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_frh lpm_sub_unsign26bit_to_unsign26bit:sub0\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_frh:auto_generated " "Elaborating entity \"add_sub_frh\" for hierarchy \"lpm_sub_unsign26bit_to_unsign26bit:sub0\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_frh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult_unsign26bit_unsign26bit_to_unsign52bit lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0 " "Elaborating entity \"lpm_mult_unsign26bit_unsign26bit_to_unsign52bit\" for hierarchy \"lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0\"" {  } { { "var_norm_calc.vhd" "mult0" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/var_norm_calc.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult_unsign26bit_unsign26bit_to_unsign52bit.vhd" "lpm_mult_component" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_mult_unsign26bit_unsign26bit_to_unsign52bit.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult_unsign26bit_unsign26bit_to_unsign52bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_mult_unsign26bit_unsign26bit_to_unsign52bit.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448750639309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 26 " "Parameter \"lpm_widtha\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 26 " "Parameter \"lpm_widthb\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 52 " "Parameter \"lpm_widthp\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639311 ""}  } { { "lpm_mult_unsign26bit_unsign26bit_to_unsign52bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_mult_unsign26bit_unsign26bit_to_unsign52bit.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448750639311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_sfn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_sfn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sfn " "Found entity 1: mult_sfn" {  } { { "db/mult_sfn.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/mult_sfn.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750639370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750639370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_sfn lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0\|lpm_mult:lpm_mult_component\|mult_sfn:auto_generated " "Elaborating entity \"mult_sfn\" for hierarchy \"lpm_mult_unsign26bit_unsign26bit_to_unsign52bit:mult0\|lpm_mult:lpm_mult_component\|mult_sfn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_unsign33bit_to_unsign33bitWithCarry lpm_add_unsign33bit_to_unsign33bitWithCarry:add2 " "Elaborating entity \"lpm_add_unsign33bit_to_unsign33bitWithCarry\" for hierarchy \"lpm_add_unsign33bit_to_unsign33bitWithCarry:add2\"" {  } { { "var_norm_calc.vhd" "add2" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/var_norm_calc.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_unsign33bit_to_unsign33bitWithCarry:add2\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_unsign33bit_to_unsign33bitWithCarry:add2\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_unsign33bit_to_unsign33bitWithCarry.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_add_unsign33bit_to_unsign33bitWithCarry.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_unsign33bit_to_unsign33bitWithCarry:add2\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_unsign33bit_to_unsign33bitWithCarry:add2\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_unsign33bit_to_unsign33bitWithCarry.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_add_unsign33bit_to_unsign33bitWithCarry.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448750639457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_unsign33bit_to_unsign33bitWithCarry:add2\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_unsign33bit_to_unsign33bitWithCarry:add2\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 33 " "Parameter \"lpm_width\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639458 ""}  } { { "lpm_add_unsign33bit_to_unsign33bitWithCarry.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_add_unsign33bit_to_unsign33bitWithCarry.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448750639458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_79i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_79i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_79i " "Found entity 1: add_sub_79i" {  } { { "db/add_sub_79i.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_79i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750639514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750639514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_79i lpm_add_unsign33bit_to_unsign33bitWithCarry:add2\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_79i:auto_generated " "Elaborating entity \"add_sub_79i\" for hierarchy \"lpm_add_unsign33bit_to_unsign33bitWithCarry:add2\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_79i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_sub_unsign34bit_to_unsign34bit lpm_sub_unsign34bit_to_unsign34bit:sub1 " "Elaborating entity \"lpm_sub_unsign34bit_to_unsign34bit\" for hierarchy \"lpm_sub_unsign34bit_to_unsign34bit:sub1\"" {  } { { "var_norm_calc.vhd" "sub1" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/var_norm_calc.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_sub_unsign34bit_to_unsign34bit:sub1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_sub_unsign34bit_to_unsign34bit:sub1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_sub_unsign34bit_to_unsign34bit.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_unsign34bit_to_unsign34bit.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_sub_unsign34bit_to_unsign34bit:sub1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_sub_unsign34bit_to_unsign34bit:sub1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_sub_unsign34bit_to_unsign34bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_unsign34bit_to_unsign34bit.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448750639615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_sub_unsign34bit_to_unsign34bit:sub1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_sub_unsign34bit_to_unsign34bit:sub1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 34 " "Parameter \"lpm_width\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639616 ""}  } { { "lpm_sub_unsign34bit_to_unsign34bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_unsign34bit_to_unsign34bit.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448750639616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_erh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_erh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_erh " "Found entity 1: add_sub_erh" {  } { { "db/add_sub_erh.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_erh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750639672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750639672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_erh lpm_sub_unsign34bit_to_unsign34bit:sub1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_erh:auto_generated " "Elaborating entity \"add_sub_erh\" for hierarchy \"lpm_sub_unsign34bit_to_unsign34bit:sub1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_erh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_unsign34bit_unsign10bit_to_unsign34bit lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0 " "Elaborating entity \"lpm_divide_unsign34bit_unsign10bit_to_unsign34bit\" for hierarchy \"lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0\"" {  } { { "var_norm_calc.vhd" "divide0" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/var_norm_calc.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpm_divide_unsign34bit_unsign10bit_to_unsign34bit.vhd" "LPM_DIVIDE_component" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_divide_unsign34bit_unsign10bit_to_unsign34bit.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpm_divide_unsign34bit_unsign10bit_to_unsign34bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_divide_unsign34bit_unsign10bit_to_unsign34bit.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448750639750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 10 " "Parameter \"lpm_widthd\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 34 " "Parameter \"lpm_widthn\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639751 ""}  } { { "lpm_divide_unsign34bit_unsign10bit_to_unsign34bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_divide_unsign34bit_unsign10bit_to_unsign34bit.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448750639751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u2q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u2q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u2q " "Found entity 1: lpm_divide_u2q" {  } { { "db/lpm_divide_u2q.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/lpm_divide_u2q.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750639808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750639808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_u2q lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_u2q:auto_generated " "Elaborating entity \"lpm_divide_u2q\" for hierarchy \"lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_u2q:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750639881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750639881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_7nh lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_u2q:auto_generated\|sign_div_unsign_7nh:divider " "Elaborating entity \"sign_div_unsign_7nh\" for hierarchy \"lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_u2q:auto_generated\|sign_div_unsign_7nh:divider\"" {  } { { "db/lpm_divide_u2q.tdf" "divider" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/lpm_divide_u2q.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750639958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750639958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_2af lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_u2q:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider " "Elaborating entity \"alt_u_div_2af\" for hierarchy \"lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_u2q:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\"" {  } { { "db/sign_div_unsign_7nh.tdf" "divider" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/sign_div_unsign_7nh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750639958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750640065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750640065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_u2q:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_u2q:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_0" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/alt_u_div_2af.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750640163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750640163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_u2q:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"lpm_divide_unsign34bit_unsign10bit_to_unsign34bit:divide0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_u2q:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_1" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/alt_u_div_2af.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_sub_sign53bit_to_sign53bitWithBorrow lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2 " "Elaborating entity \"lpm_sub_sign53bit_to_sign53bitWithBorrow\" for hierarchy \"lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2\"" {  } { { "var_norm_calc.vhd" "sub2" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/var_norm_calc.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_sub_sign53bit_to_sign53bitWithBorrow.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_sign53bit_to_sign53bitWithBorrow.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_sub_sign53bit_to_sign53bitWithBorrow.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_sign53bit_to_sign53bitWithBorrow.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448750640237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 53 " "Parameter \"lpm_width\" = \"53\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640238 ""}  } { { "lpm_sub_sign53bit_to_sign53bitWithBorrow.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_sign53bit_to_sign53bitWithBorrow.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448750640238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_aai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aai " "Found entity 1: add_sub_aai" {  } { { "db/add_sub_aai.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_aai.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750640296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750640296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_aai lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_aai:auto_generated " "Elaborating entity \"add_sub_aai\" for hierarchy \"lpm_sub_sign53bit_to_sign53bitWithBorrow:sub2\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_aai:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt_unsign54bit_to_usign54bit altsqrt_unsign54bit_to_usign54bit:sqrt0 " "Elaborating entity \"altsqrt_unsign54bit_to_usign54bit\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\"" {  } { { "var_norm_calc.vhd" "sqrt0" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/var_norm_calc.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt_unsign54bit_to_usign54bit.vhd" "ALTSQRT_component" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448750640408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 27 " "Parameter \"q_port_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 28 " "Parameter \"r_port_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 54 " "Parameter \"width\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type ALTSQRT " "Parameter \"lpm_type\" = \"ALTSQRT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640409 ""}  } { { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448750640409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[26\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[26\]\"" {  } { { "altsqrt.tdf" "subtractors\[26\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640412 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[26\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[26\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1rc " "Found entity 1: add_sub_1rc" {  } { { "db/add_sub_1rc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_1rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750640493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750640493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1rc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[26\]\|add_sub_1rc:auto_generated " "Elaborating entity \"add_sub_1rc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[26\]\|add_sub_1rc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[25\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[25\]\"" {  } { { "altsqrt.tdf" "subtractors\[25\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640529 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[25\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[25\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0rc " "Found entity 1: add_sub_0rc" {  } { { "db/add_sub_0rc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_0rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750640600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750640600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0rc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[25\]\|add_sub_0rc:auto_generated " "Elaborating entity \"add_sub_0rc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[25\]\|add_sub_0rc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[24\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[24\]\"" {  } { { "altsqrt.tdf" "subtractors\[24\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640625 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[24\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[24\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vqc " "Found entity 1: add_sub_vqc" {  } { { "db/add_sub_vqc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_vqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750640687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750640687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vqc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[24\]\|add_sub_vqc:auto_generated " "Elaborating entity \"add_sub_vqc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[24\]\|add_sub_vqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[23\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[23\]\"" {  } { { "altsqrt.tdf" "subtractors\[23\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640740 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[23\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[23\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uqc " "Found entity 1: add_sub_uqc" {  } { { "db/add_sub_uqc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_uqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750640800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750640800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uqc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[23\]\|add_sub_uqc:auto_generated " "Elaborating entity \"add_sub_uqc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[23\]\|add_sub_uqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[22\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[22\]\"" {  } { { "altsqrt.tdf" "subtractors\[22\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640818 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[22\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[22\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tqc " "Found entity 1: add_sub_tqc" {  } { { "db/add_sub_tqc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_tqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750640885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750640885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tqc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[22\]\|add_sub_tqc:auto_generated " "Elaborating entity \"add_sub_tqc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[22\]\|add_sub_tqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[21\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[21\]\"" {  } { { "altsqrt.tdf" "subtractors\[21\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640940 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[21\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[21\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750640956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sqc " "Found entity 1: add_sub_sqc" {  } { { "db/add_sub_sqc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_sqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750641014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750641014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_sqc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[21\]\|add_sub_sqc:auto_generated " "Elaborating entity \"add_sub_sqc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[21\]\|add_sub_sqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[20\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[20\]\"" {  } { { "altsqrt.tdf" "subtractors\[20\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641060 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[20\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[20\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rqc " "Found entity 1: add_sub_rqc" {  } { { "db/add_sub_rqc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_rqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750641135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750641135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rqc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[20\]\|add_sub_rqc:auto_generated " "Elaborating entity \"add_sub_rqc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[20\]\|add_sub_rqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[19\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[19\]\"" {  } { { "altsqrt.tdf" "subtractors\[19\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641186 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[19\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[19\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qqc " "Found entity 1: add_sub_qqc" {  } { { "db/add_sub_qqc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_qqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750641266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750641266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qqc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[19\]\|add_sub_qqc:auto_generated " "Elaborating entity \"add_sub_qqc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[19\]\|add_sub_qqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[18\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[18\]\"" {  } { { "altsqrt.tdf" "subtractors\[18\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641310 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[18\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[18\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pqc " "Found entity 1: add_sub_pqc" {  } { { "db/add_sub_pqc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_pqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750641386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750641386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pqc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[18\]\|add_sub_pqc:auto_generated " "Elaborating entity \"add_sub_pqc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[18\]\|add_sub_pqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[17\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[17\]\"" {  } { { "altsqrt.tdf" "subtractors\[17\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641429 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[17\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[17\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oqc " "Found entity 1: add_sub_oqc" {  } { { "db/add_sub_oqc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_oqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750641505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750641505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oqc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[17\]\|add_sub_oqc:auto_generated " "Elaborating entity \"add_sub_oqc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[17\]\|add_sub_oqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\]\"" {  } { { "altsqrt.tdf" "subtractors\[16\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641518 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2rc " "Found entity 1: add_sub_2rc" {  } { { "db/add_sub_2rc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_2rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750641592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750641592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2rc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\]\|add_sub_2rc:auto_generated " "Elaborating entity \"add_sub_2rc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\]\|add_sub_2rc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\"" {  } { { "altsqrt.tdf" "subtractors\[15\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641608 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3rc " "Found entity 1: add_sub_3rc" {  } { { "db/add_sub_3rc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_3rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750641683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750641683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3rc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_3rc:auto_generated " "Elaborating entity \"add_sub_3rc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_3rc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\"" {  } { { "altsqrt.tdf" "subtractors\[14\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641696 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4rc " "Found entity 1: add_sub_4rc" {  } { { "db/add_sub_4rc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_4rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750641769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750641769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4rc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_4rc:auto_generated " "Elaborating entity \"add_sub_4rc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_4rc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\"" {  } { { "altsqrt.tdf" "subtractors\[13\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641790 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5rc " "Found entity 1: add_sub_5rc" {  } { { "db/add_sub_5rc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_5rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750641853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750641853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5rc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_5rc:auto_generated " "Elaborating entity \"add_sub_5rc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_5rc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\"" {  } { { "altsqrt.tdf" "subtractors\[12\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641877 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6rc " "Found entity 1: add_sub_6rc" {  } { { "db/add_sub_6rc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_6rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750641938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750641938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6rc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_6rc:auto_generated " "Elaborating entity \"add_sub_6rc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_6rc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\"" {  } { { "altsqrt.tdf" "subtractors\[11\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641948 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750641964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7rc " "Found entity 1: add_sub_7rc" {  } { { "db/add_sub_7rc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750642022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750642022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7rc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_7rc:auto_generated " "Elaborating entity \"add_sub_7rc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_7rc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642041 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8rc " "Found entity 1: add_sub_8rc" {  } { { "db/add_sub_8rc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_8rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750642118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750642118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8rc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_8rc:auto_generated " "Elaborating entity \"add_sub_8rc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_8rc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642139 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9rc " "Found entity 1: add_sub_9rc" {  } { { "db/add_sub_9rc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_9rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750642218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750642218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9rc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_9rc:auto_generated " "Elaborating entity \"add_sub_9rc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_9rc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642249 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arc " "Found entity 1: add_sub_arc" {  } { { "db/add_sub_arc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_arc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750642319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750642319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_arc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_arc:auto_generated " "Elaborating entity \"add_sub_arc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_arc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642349 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nqc " "Found entity 1: add_sub_nqc" {  } { { "db/add_sub_nqc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_nqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750642410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750642410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nqc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated " "Elaborating entity \"add_sub_nqc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642435 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fpc " "Found entity 1: add_sub_fpc" {  } { { "db/add_sub_fpc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_fpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750642495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750642495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fpc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated " "Elaborating entity \"add_sub_fpc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642506 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_epc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_epc " "Found entity 1: add_sub_epc" {  } { { "db/add_sub_epc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_epc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750642572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750642572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_epc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated " "Elaborating entity \"add_sub_epc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642594 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dpc " "Found entity 1: add_sub_dpc" {  } { { "db/add_sub_dpc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_dpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750642674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750642674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dpc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated " "Elaborating entity \"add_sub_dpc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642698 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cpc " "Found entity 1: add_sub_cpc" {  } { { "db/add_sub_cpc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_cpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750642774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750642774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cpc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated " "Elaborating entity \"add_sub_cpc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642782 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bpc " "Found entity 1: add_sub_bpc" {  } { { "db/add_sub_bpc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_bpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750642843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750642843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bpc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated " "Elaborating entity \"add_sub_bpc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642863 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_apc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_apc " "Found entity 1: add_sub_apc" {  } { { "db/add_sub_apc.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/db/add_sub_apc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750642940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750642940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_apc altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated " "Elaborating entity \"add_sub_apc\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642959 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750642990 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:a_delay altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[26\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[26\]\"" {  } { { "altsqrt.tdf" "b_dffe\[26\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643006 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[26\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[26\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[25\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[25\]\"" {  } { { "altsqrt.tdf" "b_dffe\[25\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643016 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[25\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[25\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[24\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[24\]\"" {  } { { "altsqrt.tdf" "b_dffe\[24\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643034 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[24\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[24\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[23\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[23\]\"" {  } { { "altsqrt.tdf" "b_dffe\[23\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643057 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[23\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[23\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[22\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[22\]\"" {  } { { "altsqrt.tdf" "b_dffe\[22\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643075 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[22\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[22\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[21\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[21\]\"" {  } { { "altsqrt.tdf" "b_dffe\[21\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643096 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[21\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[21\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[20\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[20\]\"" {  } { { "altsqrt.tdf" "b_dffe\[20\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643115 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[20\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[20\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[19\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[19\]\"" {  } { { "altsqrt.tdf" "b_dffe\[19\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643133 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[19\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[19\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[18\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[18\]\"" {  } { { "altsqrt.tdf" "b_dffe\[18\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643155 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[18\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[18\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[17\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[17\]\"" {  } { { "altsqrt.tdf" "b_dffe\[17\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643182 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[17\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[17\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[16\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[16\]\"" {  } { { "altsqrt.tdf" "b_dffe\[16\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643204 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[16\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[16\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\"" {  } { { "altsqrt.tdf" "b_dffe\[15\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643209 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\"" {  } { { "altsqrt.tdf" "b_dffe\[14\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643232 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\"" {  } { { "altsqrt.tdf" "b_dffe\[13\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643248 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\"" {  } { { "altsqrt.tdf" "b_dffe\[12\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643268 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\"" {  } { { "altsqrt.tdf" "b_dffe\[11\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643291 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643312 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643335 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643349 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643376 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643394 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643404 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643412 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643429 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643452 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643473 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643492 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[26\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[26\]\"" {  } { { "altsqrt.tdf" "r_dffe\[26\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643508 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[26\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[26\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[25\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[25\]\"" {  } { { "altsqrt.tdf" "r_dffe\[25\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643528 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[25\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[25\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[24\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[24\]\"" {  } { { "altsqrt.tdf" "r_dffe\[24\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643541 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[24\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[24\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[23\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[23\]\"" {  } { { "altsqrt.tdf" "r_dffe\[23\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643551 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[23\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[23\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[22\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[22\]\"" {  } { { "altsqrt.tdf" "r_dffe\[22\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643569 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[22\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[22\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[21\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[21\]\"" {  } { { "altsqrt.tdf" "r_dffe\[21\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643586 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[21\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[21\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[20\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[20\]\"" {  } { { "altsqrt.tdf" "r_dffe\[20\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643605 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[20\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[20\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[19\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[19\]\"" {  } { { "altsqrt.tdf" "r_dffe\[19\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643619 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[19\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[19\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[18\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[18\]\"" {  } { { "altsqrt.tdf" "r_dffe\[18\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643645 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[18\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[18\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[17\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[17\]\"" {  } { { "altsqrt.tdf" "r_dffe\[17\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643658 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[17\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[17\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[16\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[16\]\"" {  } { { "altsqrt.tdf" "r_dffe\[16\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643678 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[16\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[16\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\"" {  } { { "altsqrt.tdf" "r_dffe\[15\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643693 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\"" {  } { { "altsqrt.tdf" "r_dffe\[14\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643710 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\"" {  } { { "altsqrt.tdf" "r_dffe\[13\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643723 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\"" {  } { { "altsqrt.tdf" "r_dffe\[12\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643738 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\"" {  } { { "altsqrt.tdf" "r_dffe\[11\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643754 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643779 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643795 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643814 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643829 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643846 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643869 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643888 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643893 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643905 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643925 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643947 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"altsqrt_unsign54bit_to_usign54bit:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "altsqrt_unsign54bit_to_usign54bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448750643966 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "201 " "Ignored 201 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "27 " "Ignored 27 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1448750644818 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "174 " "Ignored 174 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1448750644818 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1448750644818 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "var_norm_factor\[26\] GND " "Pin \"var_norm_factor\[26\]\" is stuck at GND" {  } { { "var_norm_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/var_norm_calc.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1448750646665 "|var_norm_calc|var_norm_factor[26]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1448750646665 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1448750646792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1448750648108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448750648108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1654 " "Implemented 1654 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "232 " "Implemented 232 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1448750648251 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1448750648251 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1388 " "Implemented 1388 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1448750648251 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1448750648251 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1448750648251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448750648317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 28 16:44:08 2015 " "Processing ended: Sat Nov 28 16:44:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448750648317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448750648317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448750648317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448750648317 ""}
