<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Portable packed SIMD vectors"><meta name="keywords" content="rust, rustlang, rust-lang, packed_simd_2"><title>packed_simd_2 - Rust</title><link rel="stylesheet" type="text/css" href="../normalize.css"><link rel="stylesheet" type="text/css" href="../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../ayu.css" disabled ><script id="default-settings"></script><script src="../storage.js"></script><script src="../crates.js"></script><noscript><link rel="stylesheet" href="../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../favicon.svg">
<link rel="alternate icon" type="image/png" href="../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../packed_simd_2/index.html'><div class='logo-container rust-logo'><img src='../rust-logo.png' alt='logo'></div></a><p class="location">Crate packed_simd_2</p><div class="block version"><p>Version 0.3.5</p></div><div class="sidebar-elems"><a id="all-types" href="all.html"><p>See all packed_simd_2's items</p></a><div class="block items"><ul><li><a href="#macros">Macros</a></li><li><a href="#structs">Structs</a></li><li><a href="#traits">Traits</a></li><li><a href="#types">Type Definitions</a></li></ul></div><p class="location"></p><div id="sidebar-vars" data-name="packed_simd_2" data-ty="mod" data-relpath="../"></div></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button">?</button>
                <a id="settings-menu" href="../settings.html"><img src="../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Crate <a class="mod" href="">packed_simd_2</a><button id="copy-path" onclick="copy_path(this)"><img src="../clipboard.svg" width="19" height="18" alt="Copy item import"></button></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../src/packed_simd_2/lib.rs.html#1-350" title="goto source code">[src]</a></span></h1><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><h1 id="portable-packed-simd-vectors" class="section-header"><a href="#portable-packed-simd-vectors">Portable packed SIMD vectors</a></h1>
<p>This crate is proposed for stabilization as <code>std::packed_simd</code> in <a href="https://github.com/rust-lang/rfcs/pull/2366">RFC2366:
<code>std::simd</code></a> .</p>
<p>The examples available in the
<a href="https://github.com/rust-lang-nursery/packed_simd/tree/master/examples"><code>examples/</code></a>
sub-directory of the crate showcase how to use the library in practice.</p>
<h2 id="table-of-contents" class="section-header"><a href="#table-of-contents">Table of contents</a></h2>
<ul>
<li><a href="#introduction">Introduction</a></li>
<li><a href="#vector-types">Vector types</a></li>
<li><a href="#conditional-operations">Conditional operations</a></li>
<li><a href="#conversions">Conversions</a></li>
<li><a href="#hardware-features">Hardware Features</a></li>
<li><a href="https://rust-lang-nursery.github.io/packed_simd/perf-guide/">Performance guide</a></li>
</ul>
<h2 id="introduction" class="section-header"><a href="#introduction">Introduction</a></h2>
<p>This crate exports <a href="struct.Simd.html" title="Simd"><code>Simd&lt;[T; N]&gt;</code></a>: a packed vector of <code>N</code>
elements of type <code>T</code> as well as many type aliases for this type: for
example, <a href="type.f32x4.html" title="f32x4"><code>f32x4</code></a>, which is just an alias for <code>Simd&lt;[f32; 4]&gt;</code>.</p>
<p>The operations on packed vectors are, by default, “vertical”, that is, they
are applied to each vector lane in isolation of the others:</p>

<div class="example-wrap"><pre class="rust rust-example-rendered">
<span class="kw">let</span> <span class="ident">a</span> <span class="op">=</span> <span class="ident">i32x4::new</span>(<span class="number">1</span>, <span class="number">2</span>, <span class="number">3</span>, <span class="number">4</span>);
<span class="kw">let</span> <span class="ident">b</span> <span class="op">=</span> <span class="ident">i32x4::new</span>(<span class="number">5</span>, <span class="number">6</span>, <span class="number">7</span>, <span class="number">8</span>);
<span class="macro">assert_eq!</span>(<span class="ident">a</span> <span class="op">+</span> <span class="ident">b</span>, <span class="ident">i32x4::new</span>(<span class="number">6</span>, <span class="number">8</span>, <span class="number">10</span>, <span class="number">12</span>));</pre></div>
<p>Many “horizontal” operations are also provided:</p>

<div class="example-wrap"><pre class="rust rust-example-rendered">
<span class="macro">assert_eq!</span>(<span class="ident">a</span>.<span class="ident">wrapping_sum</span>(), <span class="number">10</span>);</pre></div>
<p>In virtually all architectures vertical operations are fast, while
horizontal operations are, by comparison, much slower. That is, the
most portably-efficient way of performing a reduction over a slice
is to collect the results into a vector using vertical operations,
and performing a single horizontal operation at the end:</p>

<div class="example-wrap"><pre class="rust rust-example-rendered">
<span class="kw">fn</span> <span class="ident">reduce</span>(<span class="ident">x</span>: <span class="kw-2">&amp;</span>[<span class="ident">i32</span>]) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">i32</span> {
    <span class="macro">assert!</span>(<span class="ident">x</span>.<span class="ident">len</span>() <span class="op">%</span> <span class="number">4</span> <span class="op">=</span><span class="op">=</span> <span class="number">0</span>);
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">sum</span> <span class="op">=</span> <span class="ident">i32x4::splat</span>(<span class="number">0</span>); <span class="comment">// [0, 0, 0, 0]</span>
    <span class="kw">for</span> <span class="ident">i</span> <span class="kw">in</span> (<span class="number">0</span>..<span class="ident">x</span>.<span class="ident">len</span>()).<span class="ident">step_by</span>(<span class="number">4</span>) {
        <span class="ident">sum</span> <span class="op">+</span><span class="op">=</span> <span class="ident">i32x4::from_slice_unaligned</span>(<span class="kw-2">&amp;</span><span class="ident">x</span>[<span class="ident">i</span>..]);
    }
    <span class="ident">sum</span>.<span class="ident">wrapping_sum</span>()
}

<span class="kw">let</span> <span class="ident">x</span> <span class="op">=</span> [<span class="number">0</span>, <span class="number">1</span>, <span class="number">2</span>, <span class="number">3</span>, <span class="number">4</span>, <span class="number">5</span>, <span class="number">6</span>, <span class="number">7</span>];
<span class="macro">assert_eq!</span>(<span class="ident">reduce</span>(<span class="kw-2">&amp;</span><span class="ident">x</span>), <span class="number">28</span>);</pre></div>
<h2 id="vector-types" class="section-header"><a href="#vector-types">Vector types</a></h2>
<p>The vector type aliases are named according to the following scheme:</p>
<blockquote>
<p><code>{element_type}x{number_of_lanes} == Simd&lt;[element_type; number_of_lanes]&gt;</code></p>
</blockquote>
<p>where the following element types are supported:</p>
<ul>
<li><code>i{element_width}</code>: signed integer</li>
<li><code>u{element_width}</code>: unsigned integer</li>
<li><code>f{element_width}</code>: float</li>
<li><code>m{element_width}</code>: mask (see below)</li>
<li><code>*{const,mut} T</code>: <code>const</code> and <code>mut</code> pointers</li>
</ul>
<h2 id="basic-operations" class="section-header"><a href="#basic-operations">Basic operations</a></h2>
<div class="example-wrap"><pre class="rust rust-example-rendered">
<span class="comment">// Sets all elements to `0`:</span>
<span class="kw">let</span> <span class="ident">a</span> <span class="op">=</span> <span class="ident">i32x4::splat</span>(<span class="number">0</span>);

<span class="comment">// Reads a vector from a slice:</span>
<span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">arr</span> <span class="op">=</span> [<span class="number">0</span>, <span class="number">0</span>, <span class="number">0</span>, <span class="number">1</span>, <span class="number">2</span>, <span class="number">3</span>, <span class="number">4</span>, <span class="number">5</span>];
<span class="kw">let</span> <span class="ident">b</span> <span class="op">=</span> <span class="ident">i32x4::from_slice_unaligned</span>(<span class="kw-2">&amp;</span><span class="ident">arr</span>);

<span class="comment">// Reads the 4-th element of a vector:</span>
<span class="macro">assert_eq!</span>(<span class="ident">b</span>.<span class="ident">extract</span>(<span class="number">3</span>), <span class="number">1</span>);

<span class="comment">// Returns a new vector where the 4-th element is replaced with `1`:</span>
<span class="kw">let</span> <span class="ident">a</span> <span class="op">=</span> <span class="ident">a</span>.<span class="ident">replace</span>(<span class="number">3</span>, <span class="number">1</span>);
<span class="macro">assert_eq!</span>(<span class="ident">a</span>, <span class="ident">b</span>);

<span class="comment">// Writes a vector to a slice:</span>
<span class="kw">let</span> <span class="ident">a</span> <span class="op">=</span> <span class="ident">a</span>.<span class="ident">replace</span>(<span class="number">2</span>, <span class="number">1</span>);
<span class="ident">a</span>.<span class="ident">write_to_slice_unaligned</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">arr</span>[<span class="number">4</span>..]);
<span class="macro">assert_eq!</span>(<span class="ident">arr</span>, [<span class="number">0</span>, <span class="number">0</span>, <span class="number">0</span>, <span class="number">1</span>, <span class="number">0</span>, <span class="number">0</span>, <span class="number">1</span>, <span class="number">1</span>]);</pre></div>
<h2 id="conditional-operations" class="section-header"><a href="#conditional-operations">Conditional operations</a></h2>
<p>One often needs to perform an operation on some lanes of the vector. Vector
masks, like <code>m32x4</code>, allow selecting on which vector lanes an operation is
to be performed:</p>

<div class="example-wrap"><pre class="rust rust-example-rendered">
<span class="kw">let</span> <span class="ident">a</span> <span class="op">=</span> <span class="ident">i32x4::new</span>(<span class="number">1</span>, <span class="number">1</span>, <span class="number">2</span>, <span class="number">2</span>);

<span class="comment">// Add `1` to the first two lanes of the vector.</span>
<span class="kw">let</span> <span class="ident">m</span> <span class="op">=</span> <span class="ident">m16x4::new</span>(<span class="bool-val">true</span>, <span class="bool-val">true</span>, <span class="bool-val">false</span>, <span class="bool-val">false</span>);
<span class="kw">let</span> <span class="ident">a</span> <span class="op">=</span> <span class="ident">m</span>.<span class="ident">select</span>(<span class="ident">a</span> <span class="op">+</span> <span class="number">1</span>, <span class="ident">a</span>);
<span class="macro">assert_eq!</span>(<span class="ident">a</span>, <span class="ident">i32x4::splat</span>(<span class="number">2</span>));</pre></div>
<p>The elements of a vector mask are either <code>true</code> or <code>false</code>. Here <code>true</code>
means that a lane is “selected”, while <code>false</code> means that a lane is not
selected.</p>
<p>All vector masks implement a <code>mask.select(a: T, b: T) -&gt; T</code> method that
works on all vectors that have the same number of lanes as the mask. The
resulting vector contains the elements of <code>a</code> for those lanes for which the
mask is <code>true</code>, and the elements of <code>b</code> otherwise.</p>
<p>The example constructs a mask with the first two lanes set to <code>true</code> and
the last two lanes set to <code>false</code>. This selects the first two lanes of <code>a + 1</code> and the last two lanes of <code>a</code>, producing a vector where the first two
lanes have been incremented by <code>1</code>.</p>
<blockquote>
<p>note: mask <code>select</code> can be used on vector types that have the same number
of lanes as the mask. The example shows this by using <a href="type.m16x4.html" title="m16x4"><code>m16x4</code></a> instead
of <a href="type.m32x4.html" title="m32x4"><code>m32x4</code></a>. It is <em>typically</em> more performant to use a mask element
width equal to the element width of the vectors being operated upon.
This is, however, not true for 512-bit wide vectors when targetting
AVX-512, where the most efficient masks use only 1-bit per element.</p>
</blockquote>
<p>All vertical comparison operations returns masks:</p>

<div class="example-wrap"><pre class="rust rust-example-rendered">
<span class="kw">let</span> <span class="ident">a</span> <span class="op">=</span> <span class="ident">i32x4::new</span>(<span class="number">1</span>, <span class="number">1</span>, <span class="number">3</span>, <span class="number">3</span>);
<span class="kw">let</span> <span class="ident">b</span> <span class="op">=</span> <span class="ident">i32x4::new</span>(<span class="number">2</span>, <span class="number">2</span>, <span class="number">0</span>, <span class="number">0</span>);

<span class="comment">// ge: &gt;= (Greater Eequal; see also lt, le, gt, eq, ne).</span>
<span class="kw">let</span> <span class="ident">m</span> <span class="op">=</span> <span class="ident">a</span>.<span class="ident">ge</span>(<span class="ident">i32x4::splat</span>(<span class="number">2</span>));

<span class="kw">if</span> <span class="ident">m</span>.<span class="ident">any</span>() {
    <span class="comment">// all / any / none allow coherent control flow</span>
    <span class="kw">let</span> <span class="ident">d</span> <span class="op">=</span> <span class="ident">m</span>.<span class="ident">select</span>(<span class="ident">a</span>, <span class="ident">b</span>);
    <span class="macro">assert_eq!</span>(<span class="ident">d</span>, <span class="ident">i32x4::new</span>(<span class="number">2</span>, <span class="number">2</span>, <span class="number">3</span>, <span class="number">3</span>));
}</pre></div>
<h2 id="conversions" class="section-header"><a href="#conversions">Conversions</a></h2>
<ul>
<li>
<p><strong>lossless widening conversions</strong>: <a href="https://doc.rust-lang.org/nightly/core/convert/trait.From.html" title="From"><code>From</code></a>/<a href="https://doc.rust-lang.org/nightly/core/convert/trait.Into.html" title="Into"><code>Into</code></a> are implemented for
vectors with the same number of lanes when the conversion is value
preserving   (same as in <code>std</code>).</p>
</li>
<li>
<p><strong>safe bitwise conversions</strong>: The cargo feature <code>into_bits</code> provides the
<code>IntoBits/FromBits</code> traits (<code>x.into_bits()</code>). These perform safe bitwise
<code>transmute</code>s when all bit patterns of the source type are valid bit
patterns of the target type and are also implemented for the
architecture-specific vector types of <code>std::arch</code>. For example, <code>let x: u8x8 = m8x8::splat(true).into_bits();</code> is provided because all <code>m8x8</code> bit
patterns are valid <code>u8x8</code> bit patterns. However, the opposite is not
true,   not all <code>u8x8</code> bit patterns are valid <code>m8x8</code> bit-patterns, so this
operation cannot be peformed safely using <code>x.into_bits()</code>; one needs to
use <code>unsafe { crate::mem::transmute(x) }</code> for that, making sure that the
value in the <code>u8x8</code> is a valid bit-pattern of <code>m8x8</code>.</p>
</li>
<li>
<p><strong>numeric casts</strong> (<code>as</code>): are peformed using <a href="trait.FromCast.html" title="FromCast"><code>FromCast</code></a>/<a href="trait.Cast.html" title="Cast"><code>Cast</code></a>
(<code>x.cast()</code>), just like <code>as</code>:</p>
<ul>
<li>
<p>casting integer vectors whose lane types have the same size (e.g.
<code>i32xN</code>     -&gt; <code>u32xN</code>) is a <strong>no-op</strong>,</p>
</li>
<li>
<p>casting from a larger integer to a smaller integer (e.g. <code>u32xN</code> -&gt;
<code>u8xN</code>)     will <strong>truncate</strong>,</p>
</li>
<li>
<p>casting from a smaller integer to a larger integer     (e.g. <code>u8xN</code> -&gt;
<code>u32xN</code>) will:</p>
<ul>
<li><strong>zero-extend</strong> if the source is unsigned, or</li>
<li><strong>sign-extend</strong> if the source is signed,</li>
</ul>
</li>
<li>
<p>casting from a float to an integer will <strong>round the float towards
zero</strong>,</p>
</li>
<li>
<p>casting from an integer to float will produce the floating point
representation of the integer, <strong>rounding to nearest, ties to even</strong>,</p>
</li>
<li>
<p>casting from an <code>f32</code> to an <code>f64</code> is perfect and lossless,</p>
</li>
<li>
<p>casting from an <code>f64</code> to an <code>f32</code> <strong>rounds to nearest, ties to even</strong>.</p>
</li>
</ul>
<p>Numeric casts are not very “precise”: sometimes lossy, sometimes value
preserving, etc.</p>
</li>
</ul>
<h2 id="hardware-features" class="section-header"><a href="#hardware-features">Hardware Features</a></h2>
<p>This crate can use different hardware features based on your configured
<code>RUSTFLAGS</code>. For example, with no configured <code>RUSTFLAGS</code>, <code>u64x8</code> on
x86_64 will use SSE2 operations like <code>PCMPEQD</code>. If you configure
<code>RUSTFLAGS='-C target-feature=+avx2,+avx'</code> on supported x86_64 hardware
the same <code>u64x8</code> may use wider AVX2 operations like <code>VPCMPEQQ</code>. It is
important for performance and for hardware support requirements that
you choose an appropriate set of <code>target-feature</code> and <code>target-cpu</code>
options during builds. For more information, see the <a href="https://rust-lang-nursery.github.io/packed_simd/perf-guide/">Performance
guide</a></p>
</div></details><h2 id="macros" class="section-header"><a href="#macros">Macros</a></h2>
<table><tr class="module-item"><td><a class="macro" href="macro.shuffle.html" title="packed_simd_2::shuffle macro">shuffle</a></td><td class="docblock-short"><p>Shuffles vector elements.</p>
</td></tr></table><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.LexicographicallyOrdered.html" title="packed_simd_2::LexicographicallyOrdered struct">LexicographicallyOrdered</a></td><td class="docblock-short"><p>Wrapper over <code>T</code> implementing a lexicoraphical order via the <code>PartialOrd</code>
and/or <code>Ord</code> traits.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Simd.html" title="packed_simd_2::Simd struct">Simd</a></td><td class="docblock-short"><p>Packed SIMD vector type.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.m8.html" title="packed_simd_2::m8 struct">m8</a></td><td class="docblock-short"><p>8-bit wide mask.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.m16.html" title="packed_simd_2::m16 struct">m16</a></td><td class="docblock-short"><p>16-bit wide mask.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.m32.html" title="packed_simd_2::m32 struct">m32</a></td><td class="docblock-short"><p>32-bit wide mask.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.m64.html" title="packed_simd_2::m64 struct">m64</a></td><td class="docblock-short"><p>64-bit wide mask.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.m128.html" title="packed_simd_2::m128 struct">m128</a></td><td class="docblock-short"><p>128-bit wide mask.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.msize.html" title="packed_simd_2::msize struct">msize</a></td><td class="docblock-short"><p>isize-wide mask.</p>
</td></tr></table><h2 id="traits" class="section-header"><a href="#traits">Traits</a></h2>
<table><tr class="module-item"><td><a class="trait" href="trait.Cast.html" title="packed_simd_2::Cast trait">Cast</a></td><td class="docblock-short"><p>Numeric cast from <code>Self</code> to <code>T</code>.</p>
</td></tr><tr class="module-item"><td><a class="trait" href="trait.FromBits.html" title="packed_simd_2::FromBits trait">FromBits</a></td><td class="docblock-short"><p>Safe lossless bitwise conversion from <code>T</code> to <code>Self</code>.</p>
</td></tr><tr class="module-item"><td><a class="trait" href="trait.FromCast.html" title="packed_simd_2::FromCast trait">FromCast</a></td><td class="docblock-short"><p>Numeric cast from <code>T</code> to <code>Self</code>.</p>
</td></tr><tr class="module-item"><td><a class="trait" href="trait.IntoBits.html" title="packed_simd_2::IntoBits trait">IntoBits</a></td><td class="docblock-short"><p>Safe lossless bitwise conversion from <code>Self</code> to <code>T</code>.</p>
</td></tr><tr class="module-item"><td><a class="trait" href="trait.Mask.html" title="packed_simd_2::Mask trait">Mask</a></td><td class="docblock-short"><p>This trait is implemented by all mask types</p>
</td></tr><tr class="module-item"><td><a class="trait" href="trait.SimdArray.html" title="packed_simd_2::SimdArray trait">SimdArray</a></td><td class="docblock-short"><p>Trait implemented by arrays that can be SIMD types.</p>
</td></tr><tr class="module-item"><td><a class="trait" href="trait.SimdVector.html" title="packed_simd_2::SimdVector trait">SimdVector</a></td><td class="docblock-short"><p>This trait is implemented by all SIMD vector types.</p>
</td></tr></table><h2 id="types" class="section-header"><a href="#types">Type Definitions</a></h2>
<table><tr class="module-item"><td><a class="type" href="type.cptrx2.html" title="packed_simd_2::cptrx2 type">cptrx2</a></td><td class="docblock-short"><p>A vector with 2 <code>*const T</code> lanes</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.cptrx4.html" title="packed_simd_2::cptrx4 type">cptrx4</a></td><td class="docblock-short"><p>A vector with 4 <code>*const T</code> lanes</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.cptrx8.html" title="packed_simd_2::cptrx8 type">cptrx8</a></td><td class="docblock-short"><p>A vector with 8 <code>*const T</code> lanes</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.f32x2.html" title="packed_simd_2::f32x2 type">f32x2</a></td><td class="docblock-short"><p>A 64-bit vector with 2 <code>f32</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.f32x4.html" title="packed_simd_2::f32x4 type">f32x4</a></td><td class="docblock-short"><p>A 128-bit vector with 4 <code>f32</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.f32x8.html" title="packed_simd_2::f32x8 type">f32x8</a></td><td class="docblock-short"><p>A 256-bit vector with 8 <code>f32</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.f32x16.html" title="packed_simd_2::f32x16 type">f32x16</a></td><td class="docblock-short"><p>A 512-bit vector with 16 <code>f32</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.f64x2.html" title="packed_simd_2::f64x2 type">f64x2</a></td><td class="docblock-short"><p>A 128-bit vector with 2 <code>f64</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.f64x4.html" title="packed_simd_2::f64x4 type">f64x4</a></td><td class="docblock-short"><p>A 256-bit vector with 4 <code>f64</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.f64x8.html" title="packed_simd_2::f64x8 type">f64x8</a></td><td class="docblock-short"><p>A 512-bit vector with 8 <code>f64</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.i8x2.html" title="packed_simd_2::i8x2 type">i8x2</a></td><td class="docblock-short"><p>A 16-bit vector with 2 <code>i8</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.i8x4.html" title="packed_simd_2::i8x4 type">i8x4</a></td><td class="docblock-short"><p>A 32-bit vector with 4 <code>i8</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.i8x8.html" title="packed_simd_2::i8x8 type">i8x8</a></td><td class="docblock-short"><p>A 64-bit vector with 8 <code>i8</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.i8x16.html" title="packed_simd_2::i8x16 type">i8x16</a></td><td class="docblock-short"><p>A 128-bit vector with 16 <code>i8</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.i8x32.html" title="packed_simd_2::i8x32 type">i8x32</a></td><td class="docblock-short"><p>A 256-bit vector with 32 <code>i8</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.i8x64.html" title="packed_simd_2::i8x64 type">i8x64</a></td><td class="docblock-short"><p>A 512-bit vector with 64 <code>i8</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.i16x2.html" title="packed_simd_2::i16x2 type">i16x2</a></td><td class="docblock-short"><p>A 32-bit vector with 2 <code>i16</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.i16x4.html" title="packed_simd_2::i16x4 type">i16x4</a></td><td class="docblock-short"><p>A 64-bit vector with 4 <code>i16</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.i16x8.html" title="packed_simd_2::i16x8 type">i16x8</a></td><td class="docblock-short"><p>A 128-bit vector with 8 <code>i16</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.i16x16.html" title="packed_simd_2::i16x16 type">i16x16</a></td><td class="docblock-short"><p>A 256-bit vector with 16 <code>i16</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.i16x32.html" title="packed_simd_2::i16x32 type">i16x32</a></td><td class="docblock-short"><p>A 512-bit vector with 32 <code>i16</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.i32x2.html" title="packed_simd_2::i32x2 type">i32x2</a></td><td class="docblock-short"><p>A 64-bit vector with 2 <code>i32</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.i32x4.html" title="packed_simd_2::i32x4 type">i32x4</a></td><td class="docblock-short"><p>A 128-bit vector with 4 <code>i32</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.i32x8.html" title="packed_simd_2::i32x8 type">i32x8</a></td><td class="docblock-short"><p>A 256-bit vector with 8 <code>i32</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.i32x16.html" title="packed_simd_2::i32x16 type">i32x16</a></td><td class="docblock-short"><p>A 512-bit vector with 16 <code>i32</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.i64x2.html" title="packed_simd_2::i64x2 type">i64x2</a></td><td class="docblock-short"><p>A 128-bit vector with 2 <code>i64</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.i64x4.html" title="packed_simd_2::i64x4 type">i64x4</a></td><td class="docblock-short"><p>A 256-bit vector with 4 <code>i64</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.i64x8.html" title="packed_simd_2::i64x8 type">i64x8</a></td><td class="docblock-short"><p>A 512-bit vector with 8 <code>i64</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.i128x1.html" title="packed_simd_2::i128x1 type">i128x1</a></td><td class="docblock-short"><p>A 128-bit vector with 1 <code>i128</code> lane.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.i128x2.html" title="packed_simd_2::i128x2 type">i128x2</a></td><td class="docblock-short"><p>A 256-bit vector with 2 <code>i128</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.i128x4.html" title="packed_simd_2::i128x4 type">i128x4</a></td><td class="docblock-short"><p>A 512-bit vector with 4 <code>i128</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.isizex2.html" title="packed_simd_2::isizex2 type">isizex2</a></td><td class="docblock-short"><p>A vector with 2 <code>isize</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.isizex4.html" title="packed_simd_2::isizex4 type">isizex4</a></td><td class="docblock-short"><p>A vector with 4 <code>isize</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.isizex8.html" title="packed_simd_2::isizex8 type">isizex8</a></td><td class="docblock-short"><p>A vector with 8 <code>isize</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.m8x2.html" title="packed_simd_2::m8x2 type">m8x2</a></td><td class="docblock-short"><p>A 16-bit vector mask with 2 <code>m8</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.m8x4.html" title="packed_simd_2::m8x4 type">m8x4</a></td><td class="docblock-short"><p>A 32-bit vector mask with 4 <code>m8</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.m8x8.html" title="packed_simd_2::m8x8 type">m8x8</a></td><td class="docblock-short"><p>A 64-bit vector mask with 8 <code>m8</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.m8x16.html" title="packed_simd_2::m8x16 type">m8x16</a></td><td class="docblock-short"><p>A 128-bit vector mask with 16 <code>m8</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.m8x32.html" title="packed_simd_2::m8x32 type">m8x32</a></td><td class="docblock-short"><p>A 256-bit vector mask with 32 <code>m8</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.m8x64.html" title="packed_simd_2::m8x64 type">m8x64</a></td><td class="docblock-short"><p>A 512-bit vector mask with 64 <code>m8</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.m16x2.html" title="packed_simd_2::m16x2 type">m16x2</a></td><td class="docblock-short"><p>A 32-bit vector mask with 2 <code>m16</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.m16x4.html" title="packed_simd_2::m16x4 type">m16x4</a></td><td class="docblock-short"><p>A 64-bit vector mask with 4 <code>m16</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.m16x8.html" title="packed_simd_2::m16x8 type">m16x8</a></td><td class="docblock-short"><p>A 128-bit vector mask with 8 <code>m16</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.m16x16.html" title="packed_simd_2::m16x16 type">m16x16</a></td><td class="docblock-short"><p>A 256-bit vector mask with 16 <code>m16</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.m16x32.html" title="packed_simd_2::m16x32 type">m16x32</a></td><td class="docblock-short"><p>A 512-bit vector mask with 32 <code>m16</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.m32x2.html" title="packed_simd_2::m32x2 type">m32x2</a></td><td class="docblock-short"><p>A 64-bit vector mask with 2 <code>m32</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.m32x4.html" title="packed_simd_2::m32x4 type">m32x4</a></td><td class="docblock-short"><p>A 128-bit vector mask with 4 <code>m32</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.m32x8.html" title="packed_simd_2::m32x8 type">m32x8</a></td><td class="docblock-short"><p>A 256-bit vector mask with 8 <code>m32</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.m32x16.html" title="packed_simd_2::m32x16 type">m32x16</a></td><td class="docblock-short"><p>A 512-bit vector mask with 16 <code>m32</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.m64x2.html" title="packed_simd_2::m64x2 type">m64x2</a></td><td class="docblock-short"><p>A 128-bit vector mask with 2 <code>m64</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.m64x4.html" title="packed_simd_2::m64x4 type">m64x4</a></td><td class="docblock-short"><p>A 256-bit vector mask with 4 <code>m64</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.m64x8.html" title="packed_simd_2::m64x8 type">m64x8</a></td><td class="docblock-short"><p>A 512-bit vector mask with 8 <code>m64</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.m128x1.html" title="packed_simd_2::m128x1 type">m128x1</a></td><td class="docblock-short"><p>A 128-bit vector mask with 1 <code>m128</code> lane.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.m128x2.html" title="packed_simd_2::m128x2 type">m128x2</a></td><td class="docblock-short"><p>A 256-bit vector mask with 2 <code>m128</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.m128x4.html" title="packed_simd_2::m128x4 type">m128x4</a></td><td class="docblock-short"><p>A 512-bit vector mask with 4 <code>m128</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.mptrx2.html" title="packed_simd_2::mptrx2 type">mptrx2</a></td><td class="docblock-short"><p>A vector with 2 <code>*mut T</code> lanes</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.mptrx4.html" title="packed_simd_2::mptrx4 type">mptrx4</a></td><td class="docblock-short"><p>A vector with 4 <code>*mut T</code> lanes</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.mptrx8.html" title="packed_simd_2::mptrx8 type">mptrx8</a></td><td class="docblock-short"><p>A vector with 8 <code>*mut T</code> lanes</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.msizex2.html" title="packed_simd_2::msizex2 type">msizex2</a></td><td class="docblock-short"><p>A vector mask with 2 <code>msize</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.msizex4.html" title="packed_simd_2::msizex4 type">msizex4</a></td><td class="docblock-short"><p>A vector mask with 4 <code>msize</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.msizex8.html" title="packed_simd_2::msizex8 type">msizex8</a></td><td class="docblock-short"><p>A vector mask with 8 <code>msize</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.u8x2.html" title="packed_simd_2::u8x2 type">u8x2</a></td><td class="docblock-short"><p>A 16-bit vector with 2 <code>u8</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.u8x4.html" title="packed_simd_2::u8x4 type">u8x4</a></td><td class="docblock-short"><p>A 32-bit vector with 4 <code>u8</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.u8x8.html" title="packed_simd_2::u8x8 type">u8x8</a></td><td class="docblock-short"><p>A 64-bit vector with 8 <code>u8</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.u8x16.html" title="packed_simd_2::u8x16 type">u8x16</a></td><td class="docblock-short"><p>A 128-bit vector with 16 <code>u8</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.u8x32.html" title="packed_simd_2::u8x32 type">u8x32</a></td><td class="docblock-short"><p>A 256-bit vector with 32 <code>u8</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.u8x64.html" title="packed_simd_2::u8x64 type">u8x64</a></td><td class="docblock-short"><p>A 512-bit vector with 64 <code>u8</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.u16x2.html" title="packed_simd_2::u16x2 type">u16x2</a></td><td class="docblock-short"><p>A 32-bit vector with 2 <code>u16</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.u16x4.html" title="packed_simd_2::u16x4 type">u16x4</a></td><td class="docblock-short"><p>A 64-bit vector with 4 <code>u16</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.u16x8.html" title="packed_simd_2::u16x8 type">u16x8</a></td><td class="docblock-short"><p>A 128-bit vector with 8 <code>u16</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.u16x16.html" title="packed_simd_2::u16x16 type">u16x16</a></td><td class="docblock-short"><p>A 256-bit vector with 16 <code>u16</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.u16x32.html" title="packed_simd_2::u16x32 type">u16x32</a></td><td class="docblock-short"><p>A 512-bit vector with 32 <code>u16</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.u32x2.html" title="packed_simd_2::u32x2 type">u32x2</a></td><td class="docblock-short"><p>A 64-bit vector with 2 <code>u32</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.u32x4.html" title="packed_simd_2::u32x4 type">u32x4</a></td><td class="docblock-short"><p>A 128-bit vector with 4 <code>u32</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.u32x8.html" title="packed_simd_2::u32x8 type">u32x8</a></td><td class="docblock-short"><p>A 256-bit vector with 8 <code>u32</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.u32x16.html" title="packed_simd_2::u32x16 type">u32x16</a></td><td class="docblock-short"><p>A 512-bit vector with 16 <code>u32</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.u64x2.html" title="packed_simd_2::u64x2 type">u64x2</a></td><td class="docblock-short"><p>A 128-bit vector with 2 <code>u64</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.u64x4.html" title="packed_simd_2::u64x4 type">u64x4</a></td><td class="docblock-short"><p>A 256-bit vector with 4 <code>u64</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.u64x8.html" title="packed_simd_2::u64x8 type">u64x8</a></td><td class="docblock-short"><p>A 512-bit vector with 8 <code>u64</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.u128x1.html" title="packed_simd_2::u128x1 type">u128x1</a></td><td class="docblock-short"><p>A 128-bit vector with 1 <code>u128</code> lane.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.u128x2.html" title="packed_simd_2::u128x2 type">u128x2</a></td><td class="docblock-short"><p>A 256-bit vector with 2 <code>u128</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.u128x4.html" title="packed_simd_2::u128x4 type">u128x4</a></td><td class="docblock-short"><p>A 512-bit vector with 4 <code>u128</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.usizex2.html" title="packed_simd_2::usizex2 type">usizex2</a></td><td class="docblock-short"><p>A vector with 2 <code>usize</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.usizex4.html" title="packed_simd_2::usizex4 type">usizex4</a></td><td class="docblock-short"><p>A vector with 4 <code>usize</code> lanes.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.usizex8.html" title="packed_simd_2::usizex8 type">usizex8</a></td><td class="docblock-short"><p>A vector with 8 <code>usize</code> lanes.</p>
</td></tr></table></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../" data-current-crate="packed_simd_2" data-search-index-js="../search-index.js" data-search-js="../search.js"></div>
    <script src="../main.js"></script></body></html>