ncvlog -work worklib -cdslib /home/vlsi5/praveen_design/single_port_RAM/simulation/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/vlsi5/praveen_design/single_port_RAM/simulation/ram_tb.v /home/vlsi5/praveen_design/single_port_RAM/simulation/single_ram.v 
ncvlog -work worklib -cdslib /home/vlsi5/praveen_design/single_port_RAM/simulation/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/vlsi5/praveen_design/single_port_RAM/simulation/ram_tb.v /home/vlsi5/praveen_design/single_port_RAM/simulation/single_ram.v  -sv
ncelab -work worklib -cdslib /home/vlsi5/praveen_design/single_port_RAM/simulation/cds.lib -logfile ncelab.log -errormax 15 -access +wc -status worklib.tb 
ncsim -gui -cdslib /home/vlsi5/praveen_design/single_port_RAM/simulation/cds.lib -logfile ncsim.log -errormax 15 -status worklib.tb:module 
