--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/Main Project/iseconfig/filter.filter
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml chip.twx chip.ncd -o chip.twr
chip.pcf -ucf chip.ucf

Design file:              chip.ncd
Physical constraint file: chip.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 421145 paths analyzed, 85808 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.446ns.
--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16160 (SLICE_X51Y10.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2S_Input/i2si_Fifo/fifo_out_data_0 (FF)
  Destination:          Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16160 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.270ns (Levels of Logic = 1)
  Clock Path Skew:      -0.141ns (1.673 - 1.814)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I2S_Input/i2si_Fifo/fifo_out_data_0 to Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16160
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y152.BQ     Tcko                  0.518   I2S_Input/i2si_Fifo/fifo_out_data<0>
                                                       I2S_Input/i2si_Fifo/fifo_out_data_0
    SLICE_X51Y10.A1      net (fanout=510)     16.675   I2S_Input/i2si_Fifo/fifo_out_data<0>
    SLICE_X51Y10.CLK     Tas                   0.077   Filter/TOP_FILTER_STM/filter_storage_x/ram_0<16176>
                                                       Filter/TOP_FILTER_STM/filter_storage_x/mux192111
                                                       Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16160
    -------------------------------------------------  ---------------------------
    Total                                     17.270ns (0.595ns logic, 16.675ns route)
                                                       (3.4% logic, 96.6% route)

--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16224 (SLICE_X48Y11.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2S_Input/i2si_Fifo/fifo_out_data_0 (FF)
  Destination:          Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16224 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.116ns (Levels of Logic = 1)
  Clock Path Skew:      -0.140ns (1.674 - 1.814)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I2S_Input/i2si_Fifo/fifo_out_data_0 to Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16224
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y152.BQ     Tcko                  0.518   I2S_Input/i2si_Fifo/fifo_out_data<0>
                                                       I2S_Input/i2si_Fifo/fifo_out_data_0
    SLICE_X48Y11.A1      net (fanout=510)     16.521   I2S_Input/i2si_Fifo/fifo_out_data<0>
    SLICE_X48Y11.CLK     Tas                   0.077   Filter/TOP_FILTER_STM/filter_storage_x/ram_0<16240>
                                                       Filter/TOP_FILTER_STM/filter_storage_x/mux1281101
                                                       Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16224
    -------------------------------------------------  ---------------------------
    Total                                     17.116ns (0.595ns logic, 16.521ns route)
                                                       (3.5% logic, 96.5% route)

--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_STM/filter_storage_x/ram_0_15552 (SLICE_X25Y15.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2S_Input/i2si_Fifo/fifo_out_data_0 (FF)
  Destination:          Filter/TOP_FILTER_STM/filter_storage_x/ram_0_15552 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.000ns (Levels of Logic = 1)
  Clock Path Skew:      -0.133ns (1.681 - 1.814)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I2S_Input/i2si_Fifo/fifo_out_data_0 to Filter/TOP_FILTER_STM/filter_storage_x/ram_0_15552
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y152.BQ     Tcko                  0.518   I2S_Input/i2si_Fifo/fifo_out_data<0>
                                                       I2S_Input/i2si_Fifo/fifo_out_data_0
    SLICE_X25Y15.A1      net (fanout=510)     16.405   I2S_Input/i2si_Fifo/fifo_out_data<0>
    SLICE_X25Y15.CLK     Tas                   0.077   Filter/TOP_FILTER_STM/filter_storage_x/ram_0<15568>
                                                       Filter/TOP_FILTER_STM/filter_storage_x/mux800111
                                                       Filter/TOP_FILTER_STM/filter_storage_x/ram_0_15552
    -------------------------------------------------  ---------------------------
    Total                                     17.000ns (0.595ns logic, 16.405ns route)
                                                       (3.5% logic, 96.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point I2C/i2c_top_deserializer/stop (SLICE_X9Y151.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I2C/i2c_top_deserializer/slave_addr_stop (FF)
  Destination:          I2C/i2c_top_deserializer/stop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.352ns (0.872 - 0.520)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I2C/i2c_top_deserializer/slave_addr_stop to I2C/i2c_top_deserializer/stop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y149.AQ      Tcko                  0.164   I2C/i2c_top_deserializer/slave_addr_stop
                                                       I2C/i2c_top_deserializer/slave_addr_stop
    SLICE_X9Y151.C3      net (fanout=3)        0.324   I2C/i2c_top_deserializer/slave_addr_stop
    SLICE_X9Y151.CLK     Tah         (-Th)     0.047   I2C/i2c_top_deserializer/stop
                                                       I2C/i2c_top_deserializer/stop_rstpot
                                                       I2C/i2c_top_deserializer/stop
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.117ns logic, 0.324ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_STM/mux_rdptr_0 (SLICE_X43Y100.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Filter/TOP_FILTER_STM/filter_need_new (FF)
  Destination:          Filter/TOP_FILTER_STM/mux_rdptr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 1)
  Clock Path Skew:      0.266ns (0.832 - 0.566)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Filter/TOP_FILTER_STM/filter_need_new to Filter/TOP_FILTER_STM/mux_rdptr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y99.DQ      Tcko                  0.164   Filter/TOP_FILTER_STM/filter_need_new
                                                       Filter/TOP_FILTER_STM/filter_need_new
    SLICE_X43Y100.A6     net (fanout=12)       0.242   Filter/TOP_FILTER_STM/filter_need_new
    SLICE_X43Y100.CLK    Tah         (-Th)     0.046   Filter/TOP_FILTER_STM/mux_rdptr<0>
                                                       Filter/TOP_FILTER_STM/Mmux_mux_rdptr_nxt11
                                                       Filter/TOP_FILTER_STM/mux_rdptr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.118ns logic, 0.242ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point I2C/i2c_top_deserializer/stop (SLICE_X9Y151.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I2C/i2c_top_deserializer/i2c_sda (FF)
  Destination:          I2C/i2c_top_deserializer/stop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.323ns (0.872 - 0.549)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I2C/i2c_top_deserializer/i2c_sda to I2C/i2c_top_deserializer/stop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y147.BQ      Tcko                  0.164   I2C/i2c_top_deserializer/i2c_sda
                                                       I2C/i2c_top_deserializer/i2c_sda
    SLICE_X9Y151.C6      net (fanout=4)        0.330   I2C/i2c_top_deserializer/i2c_sda
    SLICE_X9Y151.CLK     Tah         (-Th)     0.047   I2C/i2c_top_deserializer/stop
                                                       I2C/i2c_top_deserializer/stop_rstpot
                                                       I2C/i2c_top_deserializer/stop
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.117ns logic, 0.330ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: I2S_Input/i2si_Fifo/fifo_out_data<16>/CLK
  Logical resource: I2S_Input/i2si_Fifo/Mram_buf_mem2/DP/CLK
  Location pin: SLICE_X10Y133.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: I2S_Input/i2si_Fifo/fifo_out_data<16>/CLK
  Logical resource: I2S_Input/i2si_Fifo/Mram_buf_mem2/DP/CLK
  Location pin: SLICE_X10Y133.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: I2S_Input/i2si_Fifo/fifo_out_data<16>/CLK
  Logical resource: I2S_Input/i2si_Fifo/Mram_buf_mem18/DP/CLK
  Location pin: SLICE_X10Y133.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.446|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 421145 paths, 0 nets, and 135498 connections

Design statistics:
   Minimum period:  17.446ns{1}   (Maximum frequency:  57.320MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr 03 16:38:40 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1198 MB



