# ip_vga_ctlr_v
VGA controller RTL ( soft ip ) in Verilog
