Source Block: hdl/library/common/up_axi.v@78:88@HdlIdDef
  up_rack);

  // parameters

  parameter   PCORE_ADDR_WIDTH = 14;
  localparam  AW = PCORE_ADDR_WIDTH - 1;

  // reset and clocks

  input           up_rstn;
  input           up_clk;

Diff Content:
- 83   localparam  AW = PCORE_ADDR_WIDTH - 1;
+ 83   parameter   ADDRESS_WIDTH = 14;
+ 83   localparam  AW = ADDRESS_WIDTH - 1;

Clone Blocks:
