<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Rabeea Fatima - ASIC/FPGA Engineer</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <header>
        <h1>Rabeea Fatima</h1>
        <p>Student | Aspiring ASIC & FPGA Engineer | Computer Hardware Enthusiast</p>
        <nav>
            <ul>
                <li><a href="#about">About Me</a></li>
                <li><a href="#skills">Skills</a></li>
                <li><a href="#projects">Projects</a></li>
                <li><a href="#publications">Publications</a></li>
                <li><a href="#certifications">Certifications</a></li>
                <li><a href="#contact">Contact</a></li>
            </ul>
        </nav>
    </header>
    
    <section id="about">
        <h2>About Me</h2>
        <img src="profile.jpg" alt="Rabeea Fatima" class="profile-pic">
        <p>I am a dedicated Electrical and Computer Engineering student with minors in Applied Mathematics and Computer Science. I have a strong passion for ASIC design, FPGA development, and computer hardware. I enjoy working on digital logic design, embedded systems, and hardware security. Through coursework, projects, and hands-on experience, I have developed a solid foundation in RTL design, hardware verification, and FPGA prototyping. I am always eager to learn new technologies and apply my knowledge to solve real-world problems in digital design and embedded computing.</p>
    </section>
    
    <section id="skills">
        <h2>Technical Skills</h2>
        <ul>
            <li>ASIC Design & Verification</li>
            <li>FPGA Development & Prototyping</li>
            <li>Verilog, VHDL, SystemVerilog</li>
            <li>Digital Logic Design & RTL Coding</li>
            <li>EDA Tools: Cadence, Synopsys, Xilinx Vivado, Quartus</li>
            <li>Hardware Security & Cryptography</li>
            <li>Embedded Systems & SoC Design</li>
            <li>Python, C/C++, MATLAB</li>
        </ul>
    </section>
    
    <section id="projects">
        <h2>Projects</h2>
        <h3>AI-Powered Predictive Maintenance for Network Operations</h3>
        <p>Built a predictive analytics model to analyze network alarms and system logs, forecasting potential failures and optimizing maintenance schedules. <br>
        ðŸ”¹ Impact: Improved incident management and alarm correlation, reducing downtime and enhancing network reliability. <br>
        Skills: Python, AI, Computer Network Operations.</p>
        
        <h3>Digital Logic Design & Simulation for a Custom ALU</h3>
        <p>Designed a 16-bit Arithmetic Logic Unit (ALU) using VHDL and Verilog, implementing operations such as addition, subtraction, AND, OR, XOR, and shift operations. <br>
        ðŸ”¹ Impact: Successfully simulated and synthesized the ALU using Xilinx Vivado, optimizing logic utilization and power efficiency. <br>
        Skills: Digital Logic, Verilog, RTL Design, VHDL, FPGA.</p>
        
        <h3>FPGA-Based Authentication for IoV</h3>
        <p>Designed and implemented a hardware-accelerated authentication scheme for the Internet of Vehicles (IoV) using PUFs and KNN encryption on an FPGA (Nexys A7-100T board). <br>
        ðŸ”¹ Impact: Improved authentication efficiency and security in autonomous vehicle networks while minimizing computational overhead. <br>
        Skills: FPGA, Verilog, VHDL, Wireless and Network Security, IoV, Cryptography, ModelSim.</p>
        
    </section>
    
    <section id="publications">
        <h2>Publications</h2>
        <ul>
            <li><a href="https://www.mdpi.com/1424-8220/25/5/1629" target="_blank">Hardware Acceleration-Based Privacy-Aware Authentication Scheme for IoV</a></li>
            <li><a href="https://ieeexplore.ieee.org/abstract/document/10585979" target="_blank">Hardware-Acceleration Based Privacy-Aware Authentication Scheme for IoV</a></li>
        </ul>
    </section>
    
    <section id="certifications">
        <h2>Certifications</h2>
        <ul>
            <li>CompTIA A+ (In Progress)</li>
            <li>CCNA (In Progress)</li>
            <li>Microsoft Cybersecurity Analyst</li>
            <li>Introduction to Cybersecurity - Cisco Networking Academy</li>
            <li>C++ Intermediate - Sololearn</li>
            <li>Introduction to C++ - Sololearn</li>
            <li>Digital Skills: Embracing Digital Technology - Kingâ€™s College London</li>
            <li>An Introduction to Design Engineering - The Open University</li>
            <li>Digital Skills: Artificial Intelligence - Accenture</li>
            <li>Working in the Voluntary Sector - The Open University</li>
            <li>Introduction to ASIC Design</li>
            <li>Xilinx FPGA Training</li>
        </ul>
    </section>
    
    <section id="contact">
        <h2>Contact</h2>
        <p>Email: <a href="mailto:rabeeafatima65@gmail.com">rabeeafatima65@gmail.com</a></p>
        <p>LinkedIn: <a href="https://www.linkedin.com/in/rabeea01/" target="_blank">linkedin.com/in/rabeea01</a></p>
        <p>GitHub: <a href="https://github.com/rabeeafatima" target="_blank">github.com/rabeeafatima</a></p>
    </section>
    
    <footer>
        <p>&copy; 2025 Rabeea Fatima. All rights reserved.</p>
    </footer>
</body>
</html>

