"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/ta_dma_v1_0_1
"C:\Program Files\ModelSim\win64/vmap" ta_dma_v1_0_1 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/ta_dma_v1_0_1
"C:\Program Files\ModelSim\win64/vlog"  -64 -L ta_dma_v1_0_1 +incdir+c:\Users\fei_l\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -sv -work ta_dma_v1_0_1 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/ta_dma_v1_0_1/.cxl.systemverilog.ta_dma_v1_0_1.ta_dma_v1_0_1.nt64.cmf
