{
    "verilog" : {
        "name" : "DAC_Controller",
        "top": "DAC_Controller.sv",
        "files" : [
            "DAC_Controller/DAC_Controller.sv",
            "DAC_Controller/DDS_Controller.sv",
            "DAC_Controller/MAC.sv",
            "DAC_Controller/RFDC_DDS.sv",
            "RTIO_Lib/AXI2FIFO.sv",
            "RTIO_Lib/GPO_Core.sv",
            "RTIO_Lib/RTO_Core.sv"
        ]
    },
    "ip" : {
        "fifo_generator_0" : {
            "name" : "fifo_generator",
            "version" : "13.2",
            "vendor" : "xilinx.com",
            "library" : "ip",
            "tcl_options" : ["name", "version", "vendor", "library", "module_name"],
            "config" : {
                "Performance_Options" : "First_Word_Fall_Through",
                "Input_Data_Width" : "128",
                "Input_Depth" : "512",
                "Output_Data_Width" : "128",
                "Output_Depth" : "512",
                "Underflow_Flag" : "true",
                "Overflow_Flag" : "true",
                "Data_Count_Width" : "8",
                "Write_Data_Count_Width" : "8",
                "Read_Data_Count_Width" : "8",
                "Programmable_Full_Type" : "Single_Programmable_Full_Threshold_Constant",
                "Full_Threshold_Assert_Value" : "504",
                "Full_Threshold_Negate_Value" : "504",
                "Empty_Threshold_Assert_Value" : "4",
                "Empty_Threshold_Negate_Value" : "5"
            }
        },
        "fifo_generator_1" : {
            "name" : "fifo_generator",
            "version" : "13.2",
            "vendor" : "xilinx.com",
            "library" : "ip",
            "tcl_options" : ["name", "version", "vendor", "library", "module_name"],
            "config" : {
                "Fifo_Implementation" : "Independent_Clocks_Builtin_FIFO",
                "Read_Clock_Frequency" : "125",
                "Write_Clock_Frequency" : "125",
                "Performance_Options" : "First_Word_Fall_Through",
                "Input_Data_Width" : "128", 
                "Input_Depth" : "512",
                "Output_Data_Width" : "128", 
                "Output_Depth" : "512",
                "Underflow_Flag" : "true", 
                "Overflow_Flag" : "true",
                "Data_Count_Width" : "5",
                "Write_Data_Count_Width" : "5",
                "Read_Data_Count_Width" : "5", 
                "Programmable_Full_Type" : "Single_Programmable_Full_Threshold_Constant",
                "Full_Threshold_Assert_Value" : "504",
                "Full_Threshold_Negate_Value" : "504",
                "Empty_Threshold_Assert_Value" : "4",
                "Empty_Threshold_Negate_Value" : "5"
            }
        },
        "dds_compiler_0":{
            "name" : "dds_compiler",
            "version" : "6.0",
            "vendor" : "xilinx.com",
            "library" : "ip",
            "tcl_options" : ["name", "version", "vendor", "library", "module_name"],
            "config" : {
                "PartsPresent" : "SIN_COS_LUT_only",
                "Spurious_Free_Dynamic_Range" : "90",
                "Frequency_Resolution" : "0.01",
                "Phase_Width" : "15",
                "Output_Width" : "15", 
                "Output_Selection" : "Sine", 
                "Optimization_Goal" : "Speed",
                "Latency_Configuration" : "Configurable",
                "Latency" : "1",
                "Parameter_Entry" : "Hardware_Parameters", 
                "Noise_Shaping" : "None", 
                "Has_Phase_Out" : "false", 
                "DATA_Has_TLAST" : "Not_Required", 
                "S_PHASE_Has_TUSER" : "Not_Required", 
                "M_DATA_Has_TUSER" : "Not_Required", 
                "Output_Frequency1" : "0", 
                "PINC1" : "0"
            }
        },
        "xbip_dsp48_mul_macro_0":{
            "name" : "xbip_dsp48_macro",
            "version" : "3.0",
            "vendor" : "xilinx.com",
            "library" : "ip",
            "tcl_options" : ["name", "version", "vendor", "library", "module_name"],
            "config" : {
                "instruction1" : "A*B", 
                "pipeline_options" : "Expert", 
                "areg_3" : "false", 
                "areg_4" : "false", 
                "breg_3" : "false", 
                "breg_4" : "false", 
                "mreg_5" : "false", 
                "preg_6" : "false", 
                "a_width" : "17", 
                "b_width" : "17", 
                "creg_3" : "false", 
                "creg_4" : "false", 
                "creg_5" : "false", 
                "d_width" : "18", 
                "a_binarywidth" : "0", 
                "b_binarywidth" : "0", 
                "concat_width" : "48", 
                "concat_binarywidth" : "0", 
                "c_binarywidth" : "0", 
                "pcin_binarywidth" : "0", 
                "p_full_width" : "34", 
                "p_width" : "34", 
                "p_binarywidth" : "0"
            }
        },
        "xbip_dsp48_sum_macro_0":{
            "name" : "xbip_dsp48_macro",
            "version" : "3.0",
            "vendor" : "xilinx.com",
            "library" : "ip",
            "tcl_options" : ["name", "version", "vendor", "library", "module_name"],
            "config" : {
                "instruction1" : "(A+D)+C", 
                "pipeline_options" : "Expert", 
                "dreg_1" : "false", 
                "dreg_2" : "false",
                "dreg_3" : "false",
                "areg_1" : "false",
                "areg_2" : "false",
                "areg_3" : "false", 
                "areg_4" : "false", 
                "creg_1" : "false", 
                "creg_2" : "false", 
                "creg_3" : "false", 
                "creg_4" : "false", 
                "creg_5" : "false",
                "mreg_5" : "false", 
                "preg_6" : "false", 
                "d_width" : "17", 
                "a_width" : "17", 
                "c_width" : "17", 
                "breg_3" : "false", 
                "breg_4" : "false", 
                "d_binarywidth" : "0", 
                "a_binarywidth" : "0", 
                "b_width" : "18", 
                "b_binarywidth" : "0", 
                "concat_width" : "48", 
                "concat_binarywidth" : "0", 
                "c_binarywidth" : "0", 
                "pcin_binarywidth" : "0", 
                "p_full_width" : "18", 
                "p_width" : "18", 
                "p_binarywidth" : "0"
            }
        },
        "xbip_dsp48_sub_macro_0":{
            "name" : "xbip_dsp48_macro",
            "version" : "3.0",
            "vendor" : "xilinx.com",
            "library" : "ip",
            "tcl_options" : ["name", "version", "vendor", "library", "module_name"],
            "config" : {
                "instruction1"  : "CONCAT-C",
                "pipeline_options"  : "Expert",
                "creg_3"  : "false",
                "creg_4"  : "false",
                "creg_5"  : "false",
                "concatreg_3"  : "false",
                "concatreg_4"  : "false",
                "concatreg_5"  : "false",
                "preg_6"  : "false",
                "dreg_1"  : "false",
                "dreg_2"  : "false",
                "dreg_3"  : "false",
                "areg_1"  : "false",
                "areg_2"  : "false",
                "areg_3"  : "false",
                "areg_4"  : "false",
                "breg_3"  : "false",
                "breg_4"  : "false",
                "creg_1"  : "false",
                "creg_2"  : "false",
                "mreg_5"  : "false",
                "d_width"  : "18",
                "d_binarywidth"  : "0",
                "a_width"  : "27",
                "a_binarywidth"  : "0",
                "b_width"  : "18",
                "b_binarywidth"  : "0",
                "concat_width"  : "48",
                "concat_binarywidth"  : "0",
                "c_width"  : "48",
                "c_binarywidth"  : "0",
                "pcin_binarywidth"  : "0",
                "p_full_width"  : "48",
                "p_width"  : "48",
                "p_binarywidth"  : "0"
            }
        },
        "xbip_dsp48_sum_macro_1":{
            "name" : "xbip_dsp48_macro",
            "version" : "3.0",
            "vendor" : "xilinx.com",
            "library" : "ip",
            "tcl_options" : ["name", "version", "vendor", "library", "module_name"],
            "config" : {
                "instruction1"  : "CONCAT+C",
                "pipeline_options"  : "Expert",
                "creg_3"  : "false",
                "creg_4"  : "false",
                "creg_5"  : "false",
                "concatreg_3"  : "false",
                "concatreg_4"  : "false",
                "concatreg_5"  : "false",
                "preg_6"  : "false",
                "c_width"  : "48",
                "output_properties"  : "Full_Precision",
                "has_carryout"  : "false",
                "has_pcout"  : "false",
                "d_width"  : "17",
                "a_width"  : "17",
                "a_binarywidth"  : "0",
                "b_width"  : "18",
                "b_binarywidth"  : "0",
                "concat_width"  : "48",
                "concat_binarywidth"  : "0",
                "c_binarywidth"  : "0",
                "pcin_binarywidth"  : "0",
                "p_full_width"  : "48",
                "p_width"  : "48",
                "p_binarywidth"  : "0"
            }
        }
    }
}