// Seed: 3994573494
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input tri id_2,
    output tri id_3,
    input tri0 id_4,
    input tri id_5,
    input wire id_6,
    output tri0 id_7
    , id_9
);
  logic id_10;
  assign module_1.id_3 = 0;
  wire \id_11 ;
endmodule
module module_1 (
    output tri1  id_0,
    output wire  id_1,
    input  tri0  id_2,
    input  uwire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_0,
      id_3,
      id_3,
      id_2,
      id_0
  );
endmodule
module module_2 (
    input supply1 id_0,
    output tri id_1,
    input tri1 id_2,
    input wor id_3,
    output tri id_4,
    output supply1 id_5,
    input wand id_6,
    input wor id_7,
    output tri0 id_8,
    input wand id_9,
    input wire id_10,
    output wor id_11,
    input wire id_12,
    input tri0 id_13,
    input supply0 id_14,
    input tri id_15,
    input supply1 id_16,
    output tri0 id_17,
    input wor id_18,
    input uwire id_19,
    input supply1 id_20,
    output tri id_21,
    input wand id_22,
    input supply0 id_23,
    inout wor id_24,
    input tri id_25,
    output wire id_26,
    input wire id_27,
    output supply0 id_28,
    input supply0 id_29,
    input tri1 id_30,
    input wor id_31,
    output wand id_32,
    input supply0 id_33,
    input uwire id_34,
    output wire id_35,
    input tri0 id_36,
    output wor id_37,
    input wire id_38,
    input uwire id_39,
    input tri1 id_40
);
  wire id_42;
  or primCall (
      id_17,
      id_42,
      id_7,
      id_40,
      id_31,
      id_36,
      id_12,
      id_23,
      id_25,
      id_29,
      id_10,
      id_2,
      id_24,
      id_30,
      id_3,
      id_0,
      id_20,
      id_6,
      id_13,
      id_16,
      id_14,
      id_27,
      id_15,
      id_34,
      id_43,
      id_22,
      id_19,
      id_38,
      id_9,
      id_33
  );
  wire id_43;
  module_0 modCall_1 (
      id_40,
      id_35,
      id_12,
      id_21,
      id_34,
      id_15,
      id_27,
      id_17
  );
endmodule
