Block Name			X	Y		#Block ID
---------------------------
f1_0_stencil$d_reg__U10		8	10		#r99
f1_0_stencil$d_reg__U11		8	9		#r100
f1_0_stencil$d_reg__U12		7	9		#r101
f1_0_stencil$d_reg__U13		7	8		#r102
f1_0_stencil$d_reg__U2		16	12		#r103
f1_0_stencil$d_reg__U3		16	11		#r104
f1_0_stencil$d_reg__U4		18	11		#r105
f1_0_stencil$d_reg__U5		18	10		#r106
f1_0_stencil$d_reg__U6		12	10		#r107
f1_0_stencil$d_reg__U7		11	10		#r108
f1_0_stencil$d_reg__U8		11	9		#r109
f1_0_stencil$d_reg__U9		11	8		#r110
f1_0_stencil$ub_f1_0_stencil_BANK_0_garnet		11	11		#m27
f1_temp_stencil$d_reg__U16		15	8		#r93
f1_temp_stencil$d_reg__U17		16	9		#r94
f1_temp_stencil$d_reg__U18		17	6		#r95
f1_temp_stencil$d_reg__U19		17	8		#r96
f1_temp_stencil$d_reg__U20		15	5		#r97
f1_temp_stencil$d_reg__U21		12	5		#r98
f1_temp_stencil$ub_f1_temp_stencil_BANK_0_garnet		15	6		#m60
f1_up_stencil$ub_f1_up_stencil_BANK_0_garnet		15	9		#m59
f2_0_stencil$ub_f2_0_stencil_BANK_0_garnet		19	10		#m44
f2_temp_stencil$d_reg__U28		20	12		#r81
f2_temp_stencil$d_reg__U29		21	12		#r82
f2_temp_stencil$d_reg__U30		22	12		#r83
f2_temp_stencil$d_reg__U31		22	13		#r84
f2_temp_stencil$d_reg__U32		19	14		#r85
f2_temp_stencil$d_reg__U33		17	14		#r86
f2_temp_stencil$d_reg__U34		15	15		#r87
f2_temp_stencil$d_reg__U35		15	14		#r88
f2_temp_stencil$d_reg__U36		18	13		#r89
f2_temp_stencil$d_reg__U37		18	14		#r90
f2_temp_stencil$d_reg__U38		16	14		#r91
f2_temp_stencil$d_reg__U39		16	13		#r92
f2_temp_stencil$ub_f2_temp_stencil_BANK_0_garnet		19	13		#m45
h0_0_stencil$ub_h0_0_stencil_BANK_0_garnet		7	9		#m22
h1_0_stencil$ub_h1_0_stencil_BANK_0_garnet		15	10		#m41
hw_input_global_wrapper_stencil$d_reg__U46		6	11		#r75
hw_input_global_wrapper_stencil$d_reg__U47		5	12		#r76
hw_input_global_wrapper_stencil$d_reg__U48		8	12		#r77
hw_input_global_wrapper_stencil$d_reg__U49		7	13		#r78
hw_input_global_wrapper_stencil$d_reg__U50		11	13		#r79
hw_input_global_wrapper_stencil$d_reg__U51		12	13		#r80
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		7	12		#m8
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I7
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I74
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_unnormalized_stencil$inner_compute$i140501169612688_i140501191854288		12	14		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140501179482320_i140501179621648		6	12		#p10
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140501179483984_i140501177213136		5	11		#p6
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140501180037008_i140501177213136		8	12		#p11
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140501180037904_i140501177213136		13	13		#p18
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140501180141840_i140501177213136		10	14		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140501180143824_i140501177213136		10	13		#p12
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140501180182928_i140501177213136		6	13		#p13
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140501183765456_i140501177213136		5	12		#p9
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140501188563472_i140501177213136		8	13		#p14
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140501188565200_i140501179594960		12	13		#p19
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140501188565392_i140501163952720		9	13		#p16
op_hcompute_f0_up_stencil$inner_compute$i140501163480528_i140501173594256		6	6		#p73
op_hcompute_f1_blur_unnormalized_stencil$inner_compute$i140501160687184_i140501191854288		6	9		#p36
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140501115507152_i140501177213136		17	11		#p26
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140501115508176_i140501179621648		17	10		#p29
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140501115508496_i140501177213136		16	9		#p30
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140501115508816_i140501163952720		9	9		#p35
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140501115508880_i140501177213136		10	9		#p33
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140501115509072_i140501179594960		8	9		#p38
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140501115902288_i140501177213136		6	8		#p37
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140501115926800_i140501177213136		9	10		#p31
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140501115941776_i140501177213136		9	8		#p32
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140501115943312_i140501177213136		16	10		#p28
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140501160653008_i140501177213136		8	8		#p34
op_hcompute_f1_temp_blur_unnormalized_stencil$inner_compute$i140501114195536_i140501191854288		13	7		#p69
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140501159772112_i140501177213136		14	6		#p64
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140501159795536_i140501177213136		13	5		#p70
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140501159796048_i140501177213136		17	8		#p24
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140501160095440_i140501177213136		14	8		#p63
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140501171899920_i140501177213136		14	5		#p67
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140501172939152_i140501177213136		16	7		#p66
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140501177382800_i140501177213136		17	7		#p65
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140501180036368_i140501179621648		16	8		#p62
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140501180039056_i140501177213136		16	6		#p61
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140501190169680_i140501163952720		14	7		#p68
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140501190171408_i140501179594960		13	6		#p71
op_hcompute_f1_up_stencil_1$inner_compute$i140501111137104_i140501173594256		14	10		#p58
op_hcompute_f2_temp_blur_unnormalized_stencil$inner_compute$i140501109142224_i140501191854288		13	12		#p54
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140501107657936_i140501177213136		17	14		#p52
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140501107745104_i140501177213136		17	13		#p49
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140501107746576_i140501177213136		14	14		#p50
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140501107802640_i140501177213136		20	14		#p46
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140501107804752_i140501177213136		21	13		#p43
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140501107805520_i140501179621648		20	13		#p47
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140501107805840_i140501177213136		18	14		#p48
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140501107834960_i140501177213136		16	15		#p51
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140501107835024_i140501163952720		16	14		#p53
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140501107835152_i140501179594960		14	12		#p56
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140501108297040_i140501177213136		16	12		#p55
op_hcompute_h0_0_stencil$inner_compute$i140501105453392_i140501178273168		8	10		#p21
op_hcompute_h1_0_stencil$inner_compute$i140501103946768_i140501178273168		13	10		#p40
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		3	1		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	2		#m3
op_hcompute_l0_0_stencil$inner_compute$i140501100925968_i140501173338192		12	12		#p20
op_hcompute_l0_0_stencil$inner_compute$i140501100927504_i140501191854288		12	11		#p5
op_hcompute_l0_up_stencil$inner_compute$i140501099887760_i140501191854288		9	6		#p23
op_hcompute_l0_up_stencil$inner_compute$i140501099890256_i140501173338192		10	6		#p72
op_hcompute_l1_0_stencil$inner_compute$i140501098447824_i140501191854288		10	11		#p25
op_hcompute_l1_0_stencil$inner_compute$i140501098450256_i140501173338192		10	10		#p39
op_hcompute_l1_up_stencil$inner_compute$i140501097700688_i140501173338192		14	11		#p57
op_hcompute_l1_up_stencil$inner_compute$i140501097701136_i140501191854288		13	11		#p42
reset		2	0		#i0
