Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Oct  5 00:12:40 2020
| Host         : bran-VM-ubuntu18 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.955     -244.844                     92                 2393        0.042        0.000                      0                 2393        3.750        0.000                       0                  1057  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.955     -244.844                     92                 2393        0.042        0.000                      0                 2393        3.750        0.000                       0                  1057  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           92  Failing Endpoints,  Worst Slack      -10.955ns,  Total Violation     -244.844ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.955ns  (required time - arrival time)
  Source:                 out_byte_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7_seg_switch/LED_output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.814ns  (logic 10.134ns (48.689%)  route 10.680ns (51.311%))
  Logic Levels:           30  (CARRY4=17 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.722     5.325    clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  out_byte_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  out_byte_reg[3]_replica_2/Q
                         net (fo=22, routed)          0.725     6.568    x7_seg_switch/x7_seg_dec/out_byte_OBUF[3]_repN_2_alias
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.124     6.692 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_1186/O
                         net (fo=2, routed)           0.705     7.397    x7_seg_switch/x7_seg_dec/LED_output[6]_i_1186_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.782 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1310/CO[3]
                         net (fo=1, routed)           0.000     7.782    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1310_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1203/CO[3]
                         net (fo=1, routed)           0.000     7.896    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1203_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.167 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1046/CO[0]
                         net (fo=33, routed)          0.783     8.950    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1046_n_3
    SLICE_X3Y90          LUT6 (Prop_lut6_I4_O)        0.373     9.323 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_1304/O
                         net (fo=2, routed)           0.580     9.903    x7_seg_switch/x7_seg_dec/LED_output[6]_i_1304_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.453 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1194/CO[3]
                         net (fo=1, routed)           0.000    10.453    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1194_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    10.570    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1041_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_872/CO[3]
                         net (fo=1, routed)           0.000    10.687    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_872_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_671/CO[3]
                         net (fo=1, routed)           0.000    10.804    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_671_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.023 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_878/O[0]
                         net (fo=7, routed)           0.868    11.891    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_878_n_7
    SLICE_X1Y93          LUT4 (Prop_lut4_I1_O)        0.295    12.186 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_680/O
                         net (fo=1, routed)           0.000    12.186    x7_seg_switch/x7_seg_dec/LED_output[6]_i_680_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.766 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_446/O[2]
                         net (fo=1, routed)           0.438    13.204    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_446_n_5
    SLICE_X1Y95          LUT2 (Prop_lut2_I1_O)        0.302    13.506 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_674/O
                         net (fo=1, routed)           0.000    13.506    x7_seg_switch/x7_seg_dec/LED_output[6]_i_674_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.086 f  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_445/O[2]
                         net (fo=1, routed)           0.433    14.519    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_445_n_5
    SLICE_X3Y96          LUT1 (Prop_lut1_I0_O)        0.302    14.821 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_244/O
                         net (fo=1, routed)           0.000    14.821    x7_seg_switch/x7_seg_dec/LED_output[6]_i_244_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.222 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000    15.222    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_116_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.556 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_161/O[1]
                         net (fo=13, routed)          0.676    16.232    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_161_n_6
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    17.105 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_117/CO[2]
                         net (fo=54, routed)          0.608    17.713    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_117_n_1
    SLICE_X2Y101         LUT5 (Prop_lut5_I3_O)        0.313    18.026 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_487/O
                         net (fo=2, routed)           0.805    18.831    x7_seg_switch/x7_seg_dec/LED_output[6]_i_487_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I0_O)        0.124    18.955 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_491/O
                         net (fo=1, routed)           0.000    18.955    x7_seg_switch/x7_seg_dec/LED_output[6]_i_491_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.535 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_291/O[2]
                         net (fo=3, routed)           0.784    20.319    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_291_n_5
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.302    20.621 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_292/O
                         net (fo=1, routed)           0.000    20.621    x7_seg_switch/x7_seg_dec/LED_output[6]_i_292_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.022 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_153/CO[3]
                         net (fo=1, routed)           0.001    21.023    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_153_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.357 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_72/O[1]
                         net (fo=3, routed)           0.592    21.949    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_72_n_6
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.303    22.252 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_164/O
                         net (fo=1, routed)           0.352    22.604    x7_seg_switch/x7_seg_dec/LED_output[6]_i_164_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    23.124 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_74/CO[2]
                         net (fo=4, routed)           0.585    23.709    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_74_n_1
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.313    24.022 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_44/O
                         net (fo=1, routed)           0.591    24.613    x7_seg_switch/x7_seg_dec/LED_output[6]_i_44_n_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I3_O)        0.124    24.737 f  x7_seg_switch/x7_seg_dec/LED_output[6]_i_13/O
                         net (fo=1, routed)           0.554    25.290    x7_seg_switch/x7_seg_dec/LED_output[6]_i_13_n_0
    SLICE_X6Y106         LUT6 (Prop_lut6_I4_O)        0.124    25.414 f  x7_seg_switch/x7_seg_dec/LED_output[6]_i_3/O
                         net (fo=7, routed)           0.600    26.014    x7_seg_switch/x7_seg_dec_n_3
    SLICE_X5Y107         LUT6 (Prop_lut6_I1_O)        0.124    26.138 r  x7_seg_switch/LED_output[6]_i_1/O
                         net (fo=1, routed)           0.000    26.138    x7_seg_switch/LED_output[6]_i_1_n_0
    SLICE_X5Y107         FDRE                                         r  x7_seg_switch/LED_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.586    15.008    x7_seg_switch/clk_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  x7_seg_switch/LED_output_reg[6]/C
                         clock pessimism              0.180    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X5Y107         FDRE (Setup_fdre_C_D)        0.031    15.184    x7_seg_switch/LED_output_reg[6]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -26.138    
  -------------------------------------------------------------------
                         slack                                -10.955    

Slack (VIOLATED) :        -10.946ns  (required time - arrival time)
  Source:                 out_byte_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7_seg_switch/LED_output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.854ns  (logic 10.134ns (48.596%)  route 10.720ns (51.404%))
  Logic Levels:           30  (CARRY4=17 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.722     5.325    clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  out_byte_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  out_byte_reg[3]_replica_2/Q
                         net (fo=22, routed)          0.725     6.568    x7_seg_switch/x7_seg_dec/out_byte_OBUF[3]_repN_2_alias
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.124     6.692 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_1186/O
                         net (fo=2, routed)           0.705     7.397    x7_seg_switch/x7_seg_dec/LED_output[6]_i_1186_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.782 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1310/CO[3]
                         net (fo=1, routed)           0.000     7.782    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1310_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1203/CO[3]
                         net (fo=1, routed)           0.000     7.896    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1203_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.167 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1046/CO[0]
                         net (fo=33, routed)          0.783     8.950    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1046_n_3
    SLICE_X3Y90          LUT6 (Prop_lut6_I4_O)        0.373     9.323 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_1304/O
                         net (fo=2, routed)           0.580     9.903    x7_seg_switch/x7_seg_dec/LED_output[6]_i_1304_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.453 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1194/CO[3]
                         net (fo=1, routed)           0.000    10.453    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1194_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    10.570    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1041_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_872/CO[3]
                         net (fo=1, routed)           0.000    10.687    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_872_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_671/CO[3]
                         net (fo=1, routed)           0.000    10.804    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_671_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.023 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_878/O[0]
                         net (fo=7, routed)           0.868    11.891    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_878_n_7
    SLICE_X1Y93          LUT4 (Prop_lut4_I1_O)        0.295    12.186 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_680/O
                         net (fo=1, routed)           0.000    12.186    x7_seg_switch/x7_seg_dec/LED_output[6]_i_680_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.766 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_446/O[2]
                         net (fo=1, routed)           0.438    13.204    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_446_n_5
    SLICE_X1Y95          LUT2 (Prop_lut2_I1_O)        0.302    13.506 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_674/O
                         net (fo=1, routed)           0.000    13.506    x7_seg_switch/x7_seg_dec/LED_output[6]_i_674_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.086 f  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_445/O[2]
                         net (fo=1, routed)           0.433    14.519    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_445_n_5
    SLICE_X3Y96          LUT1 (Prop_lut1_I0_O)        0.302    14.821 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_244/O
                         net (fo=1, routed)           0.000    14.821    x7_seg_switch/x7_seg_dec/LED_output[6]_i_244_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.222 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000    15.222    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_116_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.556 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_161/O[1]
                         net (fo=13, routed)          0.676    16.232    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_161_n_6
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    17.105 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_117/CO[2]
                         net (fo=54, routed)          0.608    17.713    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_117_n_1
    SLICE_X2Y101         LUT5 (Prop_lut5_I3_O)        0.313    18.026 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_487/O
                         net (fo=2, routed)           0.805    18.831    x7_seg_switch/x7_seg_dec/LED_output[6]_i_487_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I0_O)        0.124    18.955 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_491/O
                         net (fo=1, routed)           0.000    18.955    x7_seg_switch/x7_seg_dec/LED_output[6]_i_491_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.535 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_291/O[2]
                         net (fo=3, routed)           0.784    20.319    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_291_n_5
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.302    20.621 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_292/O
                         net (fo=1, routed)           0.000    20.621    x7_seg_switch/x7_seg_dec/LED_output[6]_i_292_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.022 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_153/CO[3]
                         net (fo=1, routed)           0.001    21.023    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_153_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.357 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_72/O[1]
                         net (fo=3, routed)           0.592    21.949    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_72_n_6
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.303    22.252 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_164/O
                         net (fo=1, routed)           0.352    22.604    x7_seg_switch/x7_seg_dec/LED_output[6]_i_164_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    23.124 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_74/CO[2]
                         net (fo=4, routed)           0.585    23.709    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_74_n_1
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.313    24.022 f  x7_seg_switch/x7_seg_dec/LED_output[6]_i_44/O
                         net (fo=1, routed)           0.591    24.613    x7_seg_switch/x7_seg_dec/LED_output[6]_i_44_n_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I3_O)        0.124    24.737 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_13/O
                         net (fo=1, routed)           0.554    25.290    x7_seg_switch/x7_seg_dec/LED_output[6]_i_13_n_0
    SLICE_X6Y106         LUT6 (Prop_lut6_I4_O)        0.124    25.414 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_3/O
                         net (fo=7, routed)           0.640    26.054    x7_seg_switch/x7_seg_dec_n_3
    SLICE_X6Y105         LUT6 (Prop_lut6_I3_O)        0.124    26.178 r  x7_seg_switch/LED_output[2]_i_1/O
                         net (fo=1, routed)           0.000    26.178    x7_seg_switch/LED_output[2]_i_1_n_0
    SLICE_X6Y105         FDRE                                         r  x7_seg_switch/LED_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.587    15.009    x7_seg_switch/clk_IBUF_BUFG
    SLICE_X6Y105         FDRE                                         r  x7_seg_switch/LED_output_reg[2]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X6Y105         FDRE (Setup_fdre_C_D)        0.079    15.233    x7_seg_switch/LED_output_reg[2]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                         -26.178    
  -------------------------------------------------------------------
                         slack                                -10.946    

Slack (VIOLATED) :        -10.854ns  (required time - arrival time)
  Source:                 out_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7_seg_switch/LED_output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.796ns  (logic 10.853ns (52.187%)  route 9.943ns (47.813%))
  Logic Levels:           33  (CARRY4=20 LUT1=2 LUT2=1 LUT3=3 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.643     5.246    clk_IBUF_BUFG
    SLICE_X11Y87         FDRE                                         r  out_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  out_byte_reg[0]/Q
                         net (fo=28, routed)          0.668     6.370    x7_seg_switch/x7_seg_dec/out_byte_OBUF[0]
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.026 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1249/CO[3]
                         net (fo=1, routed)           0.000     7.026    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1249_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.360 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1095/O[1]
                         net (fo=3, routed)           0.666     8.026    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1095_n_6
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.303     8.329 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_1502/O
                         net (fo=1, routed)           0.494     8.823    x7_seg_switch/x7_seg_dec/LED_output[6]_i_1502_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.227 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     9.227    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1432_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.344 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1351/CO[3]
                         net (fo=1, routed)           0.000     9.344    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1351_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.461 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1240/CO[3]
                         net (fo=1, routed)           0.000     9.461    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1240_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.578 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1085/CO[3]
                         net (fo=1, routed)           0.000     9.578    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1085_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.695 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_908/CO[3]
                         net (fo=1, routed)           0.000     9.695    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_908_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.010 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_722/O[3]
                         net (fo=10, routed)          1.360    11.370    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_722_n_4
    SLICE_X7Y95          LUT6 (Prop_lut6_I3_O)        0.307    11.677 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_928/O
                         net (fo=1, routed)           0.000    11.677    x7_seg_switch/x7_seg_dec/LED_output[6]_i_928_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.257 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_739/O[2]
                         net (fo=1, routed)           0.676    12.933    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_739_n_5
    SLICE_X8Y95          LUT2 (Prop_lut2_I1_O)        0.302    13.235 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_723/O
                         net (fo=1, routed)           0.000    13.235    x7_seg_switch/x7_seg_dec/LED_output[6]_i_723_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.611 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_506/CO[3]
                         net (fo=1, routed)           0.000    13.611    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_506_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.830 f  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_326/O[0]
                         net (fo=1, routed)           0.330    14.160    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_326_n_7
    SLICE_X10Y97         LUT1 (Prop_lut1_I0_O)        0.295    14.455 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_311/O
                         net (fo=1, routed)           0.000    14.455    x7_seg_switch/x7_seg_dec/LED_output[6]_i_311_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.033 f  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_169/O[2]
                         net (fo=8, routed)           0.496    15.529    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_169_n_5
    SLICE_X9Y98          LUT1 (Prop_lut1_I0_O)        0.301    15.830 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_175/O
                         net (fo=1, routed)           0.000    15.830    x7_seg_switch/x7_seg_dec/LED_output[6]_i_175_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.380 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.380    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_83_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.651 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_84/CO[0]
                         net (fo=55, routed)          0.563    17.214    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_84_n_3
    SLICE_X11Y99         LUT3 (Prop_lut3_I1_O)        0.373    17.587 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_345/O
                         net (fo=8, routed)           1.076    18.663    x7_seg_switch/x7_seg_dec/LED_output[6]_i_345_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I1_O)        0.124    18.787 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_189/O
                         net (fo=1, routed)           0.000    18.787    x7_seg_switch/x7_seg_dec/LED_output[6]_i_189_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.320 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.320    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_87_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.437 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.437    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_30_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.760 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_28/O[1]
                         net (fo=17, routed)          1.063    20.823    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_28_n_6
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.306    21.129 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_334/O
                         net (fo=1, routed)           0.000    21.129    x7_seg_switch/x7_seg_dec/LED_output[6]_i_334_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    21.676 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_180/O[2]
                         net (fo=3, routed)           0.438    22.114    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_180_n_5
    SLICE_X7Y101         LUT4 (Prop_lut4_I0_O)        0.302    22.416 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_316/O
                         net (fo=1, routed)           0.332    22.748    x7_seg_switch/x7_seg_dec/LED_output[6]_i_316_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.268 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    23.268    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_171_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.522 f  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_82/CO[0]
                         net (fo=4, routed)           0.498    24.020    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_82_n_3
    SLICE_X7Y105         LUT6 (Prop_lut6_I1_O)        0.367    24.387 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_57/O
                         net (fo=1, routed)           0.264    24.652    x7_seg_switch/x7_seg_dec/LED_output[6]_i_57_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I1_O)        0.124    24.776 f  x7_seg_switch/x7_seg_dec/LED_output[6]_i_22/O
                         net (fo=1, routed)           0.313    25.089    x7_seg_switch/x7_seg_dec/LED_output[6]_i_22_n_0
    SLICE_X6Y106         LUT6 (Prop_lut6_I5_O)        0.124    25.213 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_5/O
                         net (fo=7, routed)           0.706    25.918    x7_seg_switch/x7_seg_dec_n_5
    SLICE_X3Y106         LUT6 (Prop_lut6_I3_O)        0.124    26.042 r  x7_seg_switch/LED_output[1]_i_1/O
                         net (fo=1, routed)           0.000    26.042    x7_seg_switch/LED_output[1]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  x7_seg_switch/LED_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.589    15.011    x7_seg_switch/clk_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  x7_seg_switch/LED_output_reg[1]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)        0.032    15.188    x7_seg_switch/LED_output_reg[1]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -26.042    
  -------------------------------------------------------------------
                         slack                                -10.854    

Slack (VIOLATED) :        -10.831ns  (required time - arrival time)
  Source:                 out_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7_seg_switch/LED_output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.820ns  (logic 10.853ns (52.127%)  route 9.967ns (47.873%))
  Logic Levels:           33  (CARRY4=20 LUT1=2 LUT2=1 LUT3=3 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.643     5.246    clk_IBUF_BUFG
    SLICE_X11Y87         FDRE                                         r  out_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  out_byte_reg[0]/Q
                         net (fo=28, routed)          0.668     6.370    x7_seg_switch/x7_seg_dec/out_byte_OBUF[0]
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.026 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1249/CO[3]
                         net (fo=1, routed)           0.000     7.026    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1249_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.360 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1095/O[1]
                         net (fo=3, routed)           0.666     8.026    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1095_n_6
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.303     8.329 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_1502/O
                         net (fo=1, routed)           0.494     8.823    x7_seg_switch/x7_seg_dec/LED_output[6]_i_1502_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.227 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     9.227    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1432_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.344 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1351/CO[3]
                         net (fo=1, routed)           0.000     9.344    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1351_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.461 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1240/CO[3]
                         net (fo=1, routed)           0.000     9.461    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1240_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.578 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1085/CO[3]
                         net (fo=1, routed)           0.000     9.578    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1085_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.695 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_908/CO[3]
                         net (fo=1, routed)           0.000     9.695    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_908_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.010 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_722/O[3]
                         net (fo=10, routed)          1.360    11.370    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_722_n_4
    SLICE_X7Y95          LUT6 (Prop_lut6_I3_O)        0.307    11.677 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_928/O
                         net (fo=1, routed)           0.000    11.677    x7_seg_switch/x7_seg_dec/LED_output[6]_i_928_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.257 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_739/O[2]
                         net (fo=1, routed)           0.676    12.933    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_739_n_5
    SLICE_X8Y95          LUT2 (Prop_lut2_I1_O)        0.302    13.235 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_723/O
                         net (fo=1, routed)           0.000    13.235    x7_seg_switch/x7_seg_dec/LED_output[6]_i_723_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.611 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_506/CO[3]
                         net (fo=1, routed)           0.000    13.611    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_506_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.830 f  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_326/O[0]
                         net (fo=1, routed)           0.330    14.160    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_326_n_7
    SLICE_X10Y97         LUT1 (Prop_lut1_I0_O)        0.295    14.455 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_311/O
                         net (fo=1, routed)           0.000    14.455    x7_seg_switch/x7_seg_dec/LED_output[6]_i_311_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.033 f  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_169/O[2]
                         net (fo=8, routed)           0.496    15.529    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_169_n_5
    SLICE_X9Y98          LUT1 (Prop_lut1_I0_O)        0.301    15.830 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_175/O
                         net (fo=1, routed)           0.000    15.830    x7_seg_switch/x7_seg_dec/LED_output[6]_i_175_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.380 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.380    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_83_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.651 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_84/CO[0]
                         net (fo=55, routed)          0.563    17.214    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_84_n_3
    SLICE_X11Y99         LUT3 (Prop_lut3_I1_O)        0.373    17.587 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_345/O
                         net (fo=8, routed)           1.076    18.663    x7_seg_switch/x7_seg_dec/LED_output[6]_i_345_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I1_O)        0.124    18.787 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_189/O
                         net (fo=1, routed)           0.000    18.787    x7_seg_switch/x7_seg_dec/LED_output[6]_i_189_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.320 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.320    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_87_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.437 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.437    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_30_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.760 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_28/O[1]
                         net (fo=17, routed)          1.063    20.823    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_28_n_6
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.306    21.129 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_334/O
                         net (fo=1, routed)           0.000    21.129    x7_seg_switch/x7_seg_dec/LED_output[6]_i_334_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    21.676 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_180/O[2]
                         net (fo=3, routed)           0.438    22.114    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_180_n_5
    SLICE_X7Y101         LUT4 (Prop_lut4_I0_O)        0.302    22.416 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_316/O
                         net (fo=1, routed)           0.332    22.748    x7_seg_switch/x7_seg_dec/LED_output[6]_i_316_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.268 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    23.268    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_171_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.522 f  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_82/CO[0]
                         net (fo=4, routed)           0.498    24.020    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_82_n_3
    SLICE_X7Y105         LUT6 (Prop_lut6_I1_O)        0.367    24.387 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_57/O
                         net (fo=1, routed)           0.264    24.652    x7_seg_switch/x7_seg_dec/LED_output[6]_i_57_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I1_O)        0.124    24.776 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_22/O
                         net (fo=1, routed)           0.313    25.089    x7_seg_switch/x7_seg_dec/LED_output[6]_i_22_n_0
    SLICE_X6Y106         LUT6 (Prop_lut6_I5_O)        0.124    25.213 f  x7_seg_switch/x7_seg_dec/LED_output[6]_i_5/O
                         net (fo=7, routed)           0.729    25.942    x7_seg_switch/x7_seg_dec_n_5
    SLICE_X6Y106         LUT6 (Prop_lut6_I0_O)        0.124    26.066 r  x7_seg_switch/LED_output[4]_i_1/O
                         net (fo=1, routed)           0.000    26.066    x7_seg_switch/LED_output[4]_i_1_n_0
    SLICE_X6Y106         FDRE                                         r  x7_seg_switch/LED_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.587    15.009    x7_seg_switch/clk_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  x7_seg_switch/LED_output_reg[4]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X6Y106         FDRE (Setup_fdre_C_D)        0.081    15.235    x7_seg_switch/LED_output_reg[4]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                         -26.066    
  -------------------------------------------------------------------
                         slack                                -10.831    

Slack (VIOLATED) :        -10.809ns  (required time - arrival time)
  Source:                 out_byte_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7_seg_switch/LED_output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.669ns  (logic 10.134ns (49.030%)  route 10.535ns (50.970%))
  Logic Levels:           30  (CARRY4=17 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.722     5.325    clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  out_byte_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  out_byte_reg[3]_replica_2/Q
                         net (fo=22, routed)          0.725     6.568    x7_seg_switch/x7_seg_dec/out_byte_OBUF[3]_repN_2_alias
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.124     6.692 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_1186/O
                         net (fo=2, routed)           0.705     7.397    x7_seg_switch/x7_seg_dec/LED_output[6]_i_1186_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.782 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1310/CO[3]
                         net (fo=1, routed)           0.000     7.782    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1310_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1203/CO[3]
                         net (fo=1, routed)           0.000     7.896    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1203_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.167 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1046/CO[0]
                         net (fo=33, routed)          0.783     8.950    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1046_n_3
    SLICE_X3Y90          LUT6 (Prop_lut6_I4_O)        0.373     9.323 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_1304/O
                         net (fo=2, routed)           0.580     9.903    x7_seg_switch/x7_seg_dec/LED_output[6]_i_1304_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.453 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1194/CO[3]
                         net (fo=1, routed)           0.000    10.453    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1194_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    10.570    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1041_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_872/CO[3]
                         net (fo=1, routed)           0.000    10.687    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_872_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_671/CO[3]
                         net (fo=1, routed)           0.000    10.804    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_671_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.023 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_878/O[0]
                         net (fo=7, routed)           0.868    11.891    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_878_n_7
    SLICE_X1Y93          LUT4 (Prop_lut4_I1_O)        0.295    12.186 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_680/O
                         net (fo=1, routed)           0.000    12.186    x7_seg_switch/x7_seg_dec/LED_output[6]_i_680_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.766 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_446/O[2]
                         net (fo=1, routed)           0.438    13.204    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_446_n_5
    SLICE_X1Y95          LUT2 (Prop_lut2_I1_O)        0.302    13.506 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_674/O
                         net (fo=1, routed)           0.000    13.506    x7_seg_switch/x7_seg_dec/LED_output[6]_i_674_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.086 f  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_445/O[2]
                         net (fo=1, routed)           0.433    14.519    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_445_n_5
    SLICE_X3Y96          LUT1 (Prop_lut1_I0_O)        0.302    14.821 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_244/O
                         net (fo=1, routed)           0.000    14.821    x7_seg_switch/x7_seg_dec/LED_output[6]_i_244_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.222 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000    15.222    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_116_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.556 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_161/O[1]
                         net (fo=13, routed)          0.676    16.232    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_161_n_6
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    17.105 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_117/CO[2]
                         net (fo=54, routed)          0.608    17.713    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_117_n_1
    SLICE_X2Y101         LUT5 (Prop_lut5_I3_O)        0.313    18.026 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_487/O
                         net (fo=2, routed)           0.805    18.831    x7_seg_switch/x7_seg_dec/LED_output[6]_i_487_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I0_O)        0.124    18.955 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_491/O
                         net (fo=1, routed)           0.000    18.955    x7_seg_switch/x7_seg_dec/LED_output[6]_i_491_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.535 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_291/O[2]
                         net (fo=3, routed)           0.784    20.319    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_291_n_5
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.302    20.621 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_292/O
                         net (fo=1, routed)           0.000    20.621    x7_seg_switch/x7_seg_dec/LED_output[6]_i_292_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.022 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_153/CO[3]
                         net (fo=1, routed)           0.001    21.023    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_153_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.357 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_72/O[1]
                         net (fo=3, routed)           0.592    21.949    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_72_n_6
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.303    22.252 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_164/O
                         net (fo=1, routed)           0.352    22.604    x7_seg_switch/x7_seg_dec/LED_output[6]_i_164_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    23.124 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_74/CO[2]
                         net (fo=4, routed)           0.431    23.555    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_74_n_1
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.313    23.868 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_27/O
                         net (fo=1, routed)           0.587    24.455    x7_seg_switch/x7_seg_dec/LED_output[6]_i_27_n_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.124    24.579 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_8/O
                         net (fo=1, routed)           0.579    25.157    x7_seg_switch/x7_seg_dec/LED_output[6]_i_8_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I2_O)        0.124    25.281 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_2/O
                         net (fo=7, routed)           0.588    25.870    x7_seg_switch/x7_seg_dec_n_6
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.124    25.994 r  x7_seg_switch/LED_output[0]_i_1/O
                         net (fo=1, routed)           0.000    25.994    x7_seg_switch/LED_output[0]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  x7_seg_switch/LED_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.587    15.009    x7_seg_switch/clk_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  x7_seg_switch/LED_output_reg[0]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X5Y106         FDRE (Setup_fdre_C_D)        0.031    15.185    x7_seg_switch/LED_output_reg[0]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -25.994    
  -------------------------------------------------------------------
                         slack                                -10.809    

Slack (VIOLATED) :        -10.807ns  (required time - arrival time)
  Source:                 out_byte_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7_seg_switch/LED_output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.668ns  (logic 10.134ns (49.033%)  route 10.534ns (50.967%))
  Logic Levels:           30  (CARRY4=17 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.722     5.325    clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  out_byte_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  out_byte_reg[3]_replica_2/Q
                         net (fo=22, routed)          0.725     6.568    x7_seg_switch/x7_seg_dec/out_byte_OBUF[3]_repN_2_alias
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.124     6.692 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_1186/O
                         net (fo=2, routed)           0.705     7.397    x7_seg_switch/x7_seg_dec/LED_output[6]_i_1186_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.782 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1310/CO[3]
                         net (fo=1, routed)           0.000     7.782    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1310_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1203/CO[3]
                         net (fo=1, routed)           0.000     7.896    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1203_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.167 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1046/CO[0]
                         net (fo=33, routed)          0.783     8.950    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1046_n_3
    SLICE_X3Y90          LUT6 (Prop_lut6_I4_O)        0.373     9.323 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_1304/O
                         net (fo=2, routed)           0.580     9.903    x7_seg_switch/x7_seg_dec/LED_output[6]_i_1304_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.453 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1194/CO[3]
                         net (fo=1, routed)           0.000    10.453    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1194_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    10.570    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1041_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_872/CO[3]
                         net (fo=1, routed)           0.000    10.687    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_872_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_671/CO[3]
                         net (fo=1, routed)           0.000    10.804    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_671_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.023 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_878/O[0]
                         net (fo=7, routed)           0.868    11.891    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_878_n_7
    SLICE_X1Y93          LUT4 (Prop_lut4_I1_O)        0.295    12.186 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_680/O
                         net (fo=1, routed)           0.000    12.186    x7_seg_switch/x7_seg_dec/LED_output[6]_i_680_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.766 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_446/O[2]
                         net (fo=1, routed)           0.438    13.204    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_446_n_5
    SLICE_X1Y95          LUT2 (Prop_lut2_I1_O)        0.302    13.506 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_674/O
                         net (fo=1, routed)           0.000    13.506    x7_seg_switch/x7_seg_dec/LED_output[6]_i_674_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.086 f  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_445/O[2]
                         net (fo=1, routed)           0.433    14.519    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_445_n_5
    SLICE_X3Y96          LUT1 (Prop_lut1_I0_O)        0.302    14.821 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_244/O
                         net (fo=1, routed)           0.000    14.821    x7_seg_switch/x7_seg_dec/LED_output[6]_i_244_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.222 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000    15.222    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_116_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.556 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_161/O[1]
                         net (fo=13, routed)          0.676    16.232    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_161_n_6
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    17.105 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_117/CO[2]
                         net (fo=54, routed)          0.608    17.713    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_117_n_1
    SLICE_X2Y101         LUT5 (Prop_lut5_I3_O)        0.313    18.026 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_487/O
                         net (fo=2, routed)           0.805    18.831    x7_seg_switch/x7_seg_dec/LED_output[6]_i_487_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I0_O)        0.124    18.955 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_491/O
                         net (fo=1, routed)           0.000    18.955    x7_seg_switch/x7_seg_dec/LED_output[6]_i_491_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.535 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_291/O[2]
                         net (fo=3, routed)           0.784    20.319    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_291_n_5
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.302    20.621 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_292/O
                         net (fo=1, routed)           0.000    20.621    x7_seg_switch/x7_seg_dec/LED_output[6]_i_292_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.022 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_153/CO[3]
                         net (fo=1, routed)           0.001    21.023    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_153_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.357 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_72/O[1]
                         net (fo=3, routed)           0.592    21.949    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_72_n_6
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.303    22.252 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_164/O
                         net (fo=1, routed)           0.352    22.604    x7_seg_switch/x7_seg_dec/LED_output[6]_i_164_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    23.124 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_74/CO[2]
                         net (fo=4, routed)           0.431    23.555    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_74_n_1
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.313    23.868 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_27/O
                         net (fo=1, routed)           0.587    24.455    x7_seg_switch/x7_seg_dec/LED_output[6]_i_27_n_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.124    24.579 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_8/O
                         net (fo=1, routed)           0.579    25.157    x7_seg_switch/x7_seg_dec/LED_output[6]_i_8_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I2_O)        0.124    25.281 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_2/O
                         net (fo=7, routed)           0.587    25.869    x7_seg_switch/x7_seg_dec_n_6
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.124    25.993 r  x7_seg_switch/LED_output[3]_i_1/O
                         net (fo=1, routed)           0.000    25.993    x7_seg_switch/LED_output[3]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  x7_seg_switch/LED_output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.587    15.009    x7_seg_switch/clk_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  x7_seg_switch/LED_output_reg[3]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X5Y106         FDRE (Setup_fdre_C_D)        0.032    15.186    x7_seg_switch/LED_output_reg[3]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -25.993    
  -------------------------------------------------------------------
                         slack                                -10.807    

Slack (VIOLATED) :        -10.801ns  (required time - arrival time)
  Source:                 out_byte_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7_seg_switch/LED_output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.661ns  (logic 10.134ns (49.049%)  route 10.527ns (50.951%))
  Logic Levels:           30  (CARRY4=17 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.722     5.325    clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  out_byte_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  out_byte_reg[3]_replica_2/Q
                         net (fo=22, routed)          0.725     6.568    x7_seg_switch/x7_seg_dec/out_byte_OBUF[3]_repN_2_alias
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.124     6.692 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_1186/O
                         net (fo=2, routed)           0.705     7.397    x7_seg_switch/x7_seg_dec/LED_output[6]_i_1186_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.782 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1310/CO[3]
                         net (fo=1, routed)           0.000     7.782    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1310_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1203/CO[3]
                         net (fo=1, routed)           0.000     7.896    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1203_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.167 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1046/CO[0]
                         net (fo=33, routed)          0.783     8.950    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1046_n_3
    SLICE_X3Y90          LUT6 (Prop_lut6_I4_O)        0.373     9.323 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_1304/O
                         net (fo=2, routed)           0.580     9.903    x7_seg_switch/x7_seg_dec/LED_output[6]_i_1304_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.453 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1194/CO[3]
                         net (fo=1, routed)           0.000    10.453    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1194_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    10.570    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_1041_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_872/CO[3]
                         net (fo=1, routed)           0.000    10.687    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_872_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_671/CO[3]
                         net (fo=1, routed)           0.000    10.804    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_671_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.023 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_878/O[0]
                         net (fo=7, routed)           0.868    11.891    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_878_n_7
    SLICE_X1Y93          LUT4 (Prop_lut4_I1_O)        0.295    12.186 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_680/O
                         net (fo=1, routed)           0.000    12.186    x7_seg_switch/x7_seg_dec/LED_output[6]_i_680_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.766 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_446/O[2]
                         net (fo=1, routed)           0.438    13.204    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_446_n_5
    SLICE_X1Y95          LUT2 (Prop_lut2_I1_O)        0.302    13.506 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_674/O
                         net (fo=1, routed)           0.000    13.506    x7_seg_switch/x7_seg_dec/LED_output[6]_i_674_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.086 f  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_445/O[2]
                         net (fo=1, routed)           0.433    14.519    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_445_n_5
    SLICE_X3Y96          LUT1 (Prop_lut1_I0_O)        0.302    14.821 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_244/O
                         net (fo=1, routed)           0.000    14.821    x7_seg_switch/x7_seg_dec/LED_output[6]_i_244_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.222 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000    15.222    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_116_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.556 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_161/O[1]
                         net (fo=13, routed)          0.676    16.232    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_161_n_6
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    17.105 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_117/CO[2]
                         net (fo=54, routed)          0.608    17.713    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_117_n_1
    SLICE_X2Y101         LUT5 (Prop_lut5_I3_O)        0.313    18.026 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_487/O
                         net (fo=2, routed)           0.805    18.831    x7_seg_switch/x7_seg_dec/LED_output[6]_i_487_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I0_O)        0.124    18.955 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_491/O
                         net (fo=1, routed)           0.000    18.955    x7_seg_switch/x7_seg_dec/LED_output[6]_i_491_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.535 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_291/O[2]
                         net (fo=3, routed)           0.784    20.319    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_291_n_5
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.302    20.621 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_292/O
                         net (fo=1, routed)           0.000    20.621    x7_seg_switch/x7_seg_dec/LED_output[6]_i_292_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.022 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_153/CO[3]
                         net (fo=1, routed)           0.001    21.023    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_153_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.357 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_72/O[1]
                         net (fo=3, routed)           0.592    21.949    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_72_n_6
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.303    22.252 r  x7_seg_switch/x7_seg_dec/LED_output[6]_i_164/O
                         net (fo=1, routed)           0.352    22.604    x7_seg_switch/x7_seg_dec/LED_output[6]_i_164_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    23.124 r  x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_74/CO[2]
                         net (fo=4, routed)           0.431    23.555    x7_seg_switch/x7_seg_dec/LED_output_reg[6]_i_74_n_1
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.313    23.868 f  x7_seg_switch/x7_seg_dec/LED_output[6]_i_27/O
                         net (fo=1, routed)           0.587    24.455    x7_seg_switch/x7_seg_dec/LED_output[6]_i_27_n_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.124    24.579 f  x7_seg_switch/x7_seg_dec/LED_output[6]_i_8/O
                         net (fo=1, routed)           0.579    25.157    x7_seg_switch/x7_seg_dec/LED_output[6]_i_8_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I2_O)        0.124    25.281 f  x7_seg_switch/x7_seg_dec/LED_output[6]_i_2/O
                         net (fo=7, routed)           0.580    25.862    x7_seg_switch/x7_seg_dec_n_6
    SLICE_X7Y106         LUT6 (Prop_lut6_I3_O)        0.124    25.986 r  x7_seg_switch/LED_output[5]_i_1/O
                         net (fo=1, routed)           0.000    25.986    x7_seg_switch/LED_output[5]_i_1_n_0
    SLICE_X7Y106         FDRE                                         r  x7_seg_switch/LED_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.587    15.009    x7_seg_switch/clk_IBUF_BUFG
    SLICE_X7Y106         FDRE                                         r  x7_seg_switch/LED_output_reg[5]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X7Y106         FDRE (Setup_fdre_C_D)        0.031    15.185    x7_seg_switch/LED_output_reg[5]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -25.986    
  -------------------------------------------------------------------
                         slack                                -10.801    

Slack (VIOLATED) :        -3.415ns  (required time - arrival time)
  Source:                 picorv32_core/latched_branch_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_byte_reg[0]_replica_8/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.890ns  (logic 1.076ns (8.347%)  route 11.814ns (91.653%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.816     5.419    picorv32_core/clk_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  picorv32_core/latched_branch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  picorv32_core/latched_branch_reg/Q
                         net (fo=66, routed)          1.692     7.567    picorv32_core/latched_branch_reg_n_0
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.691 r  picorv32_core/memory_reg_0_i_21/O
                         net (fo=46, routed)          1.465     9.155    picorv32_core/memory_reg_0_i_21_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I4_O)        0.124     9.279 f  picorv32_core/memory_reg_0_i_5/O
                         net (fo=10, routed)          1.465    10.745    picorv32_core/ADDRARDADDR[8]
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.869 r  picorv32_core/out_byte[7]_i_6/O
                         net (fo=1, routed)           0.735    11.604    picorv32_core/out_byte[7]_i_6_n_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.124    11.728 r  picorv32_core/out_byte[7]_i_3/O
                         net (fo=2, routed)           0.603    12.331    picorv32_core/out_byte[7]_i_3_n_0
    SLICE_X8Y50          LUT5 (Prop_lut5_I0_O)        0.124    12.455 r  picorv32_core/out_byte[7]_i_2/O
                         net (fo=90, routed)          5.854    18.309    picorv32_core_n_1
    SLICE_X9Y98          FDRE                                         r  out_byte_reg[0]_replica_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.525    14.948    clk_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  out_byte_reg[0]_replica_8/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.099    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.894    out_byte_reg[0]_replica_8
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -18.309    
  -------------------------------------------------------------------
                         slack                                 -3.415    

Slack (VIOLATED) :        -3.348ns  (required time - arrival time)
  Source:                 picorv32_core/latched_branch_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_byte_reg[3]_replica_7/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.903ns  (logic 1.076ns (8.339%)  route 11.827ns (91.661%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.816     5.419    picorv32_core/clk_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  picorv32_core/latched_branch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  picorv32_core/latched_branch_reg/Q
                         net (fo=66, routed)          1.692     7.567    picorv32_core/latched_branch_reg_n_0
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.691 r  picorv32_core/memory_reg_0_i_21/O
                         net (fo=46, routed)          1.465     9.155    picorv32_core/memory_reg_0_i_21_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I4_O)        0.124     9.279 f  picorv32_core/memory_reg_0_i_5/O
                         net (fo=10, routed)          1.465    10.745    picorv32_core/ADDRARDADDR[8]
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.869 r  picorv32_core/out_byte[7]_i_6/O
                         net (fo=1, routed)           0.735    11.604    picorv32_core/out_byte[7]_i_6_n_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.124    11.728 r  picorv32_core/out_byte[7]_i_3/O
                         net (fo=2, routed)           0.603    12.331    picorv32_core/out_byte[7]_i_3_n_0
    SLICE_X8Y50          LUT5 (Prop_lut5_I0_O)        0.124    12.455 r  picorv32_core/out_byte[7]_i_2/O
                         net (fo=90, routed)          5.867    18.321    picorv32_core_n_1
    SLICE_X1Y92          FDRE                                         r  out_byte_reg[3]_replica_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.604    15.027    clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  out_byte_reg[3]_replica_7/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X1Y92          FDRE (Setup_fdre_C_CE)      -0.205    14.973    out_byte_reg[3]_replica_7
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -18.321    
  -------------------------------------------------------------------
                         slack                                 -3.348    

Slack (VIOLATED) :        -3.340ns  (required time - arrival time)
  Source:                 picorv32_core/latched_branch_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_byte_reg[5]_rep_replica_1/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.818ns  (logic 1.076ns (8.394%)  route 11.742ns (91.606%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.816     5.419    picorv32_core/clk_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  picorv32_core/latched_branch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  picorv32_core/latched_branch_reg/Q
                         net (fo=66, routed)          1.692     7.567    picorv32_core/latched_branch_reg_n_0
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.691 r  picorv32_core/memory_reg_0_i_21/O
                         net (fo=46, routed)          1.465     9.155    picorv32_core/memory_reg_0_i_21_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I4_O)        0.124     9.279 f  picorv32_core/memory_reg_0_i_5/O
                         net (fo=10, routed)          1.465    10.745    picorv32_core/ADDRARDADDR[8]
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.869 r  picorv32_core/out_byte[7]_i_6/O
                         net (fo=1, routed)           0.735    11.604    picorv32_core/out_byte[7]_i_6_n_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.124    11.728 r  picorv32_core/out_byte[7]_i_3/O
                         net (fo=2, routed)           0.603    12.331    picorv32_core/out_byte[7]_i_3_n_0
    SLICE_X8Y50          LUT5 (Prop_lut5_I0_O)        0.124    12.455 r  picorv32_core/out_byte[7]_i_2/O
                         net (fo=90, routed)          5.782    18.237    picorv32_core_n_1
    SLICE_X11Y96         FDRE                                         r  out_byte_reg[5]_rep_replica_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.527    14.950    clk_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  out_byte_reg[5]_rep_replica_1/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.101    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.896    out_byte_reg[5]_rep_replica_1
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -18.237    
  -------------------------------------------------------------------
                         slack                                 -3.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 picorv32_core/reg_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_next_pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.274ns (53.561%)  route 0.238ns (46.439%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.576     1.495    picorv32_core/clk_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  picorv32_core/reg_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  picorv32_core/reg_out_reg[31]/Q
                         net (fo=4, routed)           0.238     1.897    picorv32_core/reg_out_reg_n_0_[31]
    SLICE_X12Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.942 r  picorv32_core/reg_next_pc[31]_i_3/O
                         net (fo=1, routed)           0.000     1.942    picorv32_core/reg_next_pc[31]_i_3_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.007 r  picorv32_core/reg_next_pc_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.007    picorv32_core/reg_next_pc1_in[31]
    SLICE_X12Y47         FDRE                                         r  picorv32_core/reg_next_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.917     2.082    picorv32_core/clk_IBUF_BUFG
    SLICE_X12Y47         FDRE                                         r  picorv32_core/reg_next_pc_reg[31]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X12Y47         FDRE (Hold_fdre_C_D)         0.134     1.965    picorv32_core/reg_next_pc_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 picorv32_core/alu_out_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_next_pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.256ns (49.824%)  route 0.258ns (50.176%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.576     1.495    picorv32_core/clk_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  picorv32_core/alu_out_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  picorv32_core/alu_out_q_reg[21]/Q
                         net (fo=3, routed)           0.258     1.894    picorv32_core/alu_out_q[21]
    SLICE_X12Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.939 r  picorv32_core/reg_next_pc[24]_i_5/O
                         net (fo=1, routed)           0.000     1.939    picorv32_core/reg_next_pc[24]_i_5_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.009 r  picorv32_core/reg_next_pc_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    picorv32_core/reg_next_pc1_in[21]
    SLICE_X12Y45         FDRE                                         r  picorv32_core/reg_next_pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.916     2.081    picorv32_core/clk_IBUF_BUFG
    SLICE_X12Y45         FDRE                                         r  picorv32_core/reg_next_pc_reg[21]/C
                         clock pessimism             -0.250     1.830    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.134     1.964    picorv32_core/reg_next_pc_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 picorv32_core/alu_out_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_next_pc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.291ns (53.024%)  route 0.258ns (46.976%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.576     1.495    picorv32_core/clk_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  picorv32_core/alu_out_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  picorv32_core/alu_out_q_reg[21]/Q
                         net (fo=3, routed)           0.258     1.894    picorv32_core/alu_out_q[21]
    SLICE_X12Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.939 r  picorv32_core/reg_next_pc[24]_i_5/O
                         net (fo=1, routed)           0.000     1.939    picorv32_core/reg_next_pc[24]_i_5_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.044 r  picorv32_core/reg_next_pc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.044    picorv32_core/reg_next_pc1_in[22]
    SLICE_X12Y45         FDRE                                         r  picorv32_core/reg_next_pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.916     2.081    picorv32_core/clk_IBUF_BUFG
    SLICE_X12Y45         FDRE                                         r  picorv32_core/reg_next_pc_reg[22]/C
                         clock pessimism             -0.250     1.830    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.134     1.964    picorv32_core/reg_next_pc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 x7_seg_switch/x7_seg_hex/period_resfresh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7_seg_switch/x7_seg_hex/period_resfresh_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.355ns (76.332%)  route 0.110ns (23.668%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.605     1.524    x7_seg_switch/x7_seg_hex/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  x7_seg_switch/x7_seg_hex/period_resfresh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  x7_seg_switch/x7_seg_hex/period_resfresh_reg[2]/Q
                         net (fo=1, routed)           0.109     1.775    x7_seg_switch/x7_seg_hex/period_resfresh_reg_n_0_[2]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.935 r  x7_seg_switch/x7_seg_hex/period_resfresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    x7_seg_switch/x7_seg_hex/period_resfresh_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.989 r  x7_seg_switch/x7_seg_hex/period_resfresh_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.989    x7_seg_switch/x7_seg_hex/period_resfresh_reg[4]_i_1_n_7
    SLICE_X1Y100         FDRE                                         r  x7_seg_switch/x7_seg_hex/period_resfresh_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.872     2.037    x7_seg_switch/x7_seg_hex/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  x7_seg_switch/x7_seg_hex/period_resfresh_reg[4]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    x7_seg_switch/x7_seg_hex/period_resfresh_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 x7_seg_switch/x7_seg_hex/period_resfresh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7_seg_switch/x7_seg_hex/period_resfresh_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.366ns (76.879%)  route 0.110ns (23.121%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.605     1.524    x7_seg_switch/x7_seg_hex/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  x7_seg_switch/x7_seg_hex/period_resfresh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  x7_seg_switch/x7_seg_hex/period_resfresh_reg[2]/Q
                         net (fo=1, routed)           0.109     1.775    x7_seg_switch/x7_seg_hex/period_resfresh_reg_n_0_[2]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.935 r  x7_seg_switch/x7_seg_hex/period_resfresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    x7_seg_switch/x7_seg_hex/period_resfresh_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.000 r  x7_seg_switch/x7_seg_hex/period_resfresh_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.000    x7_seg_switch/x7_seg_hex/period_resfresh_reg[4]_i_1_n_5
    SLICE_X1Y100         FDRE                                         r  x7_seg_switch/x7_seg_hex/period_resfresh_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.872     2.037    x7_seg_switch/x7_seg_hex/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  x7_seg_switch/x7_seg_hex/period_resfresh_reg[6]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    x7_seg_switch/x7_seg_hex/period_resfresh_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 picorv32_core/reg_op1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/pcpi_mul/rs1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.189ns (42.351%)  route 0.257ns (57.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.641     1.561    picorv32_core/clk_IBUF_BUFG
    SLICE_X21Y48         FDRE                                         r  picorv32_core/reg_op1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  picorv32_core/reg_op1_reg[24]/Q
                         net (fo=17, routed)          0.257     1.959    picorv32_core/pcpi_mul/rs1_reg[63]_0[24]
    SLICE_X12Y50         LUT3 (Prop_lut3_I0_O)        0.048     2.007 r  picorv32_core/pcpi_mul/rs1[24]_i_1/O
                         net (fo=1, routed)           0.000     2.007    picorv32_core/pcpi_mul/rs1[24]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  picorv32_core/pcpi_mul/rs1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.847     2.012    picorv32_core/pcpi_mul/clk_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  picorv32_core/pcpi_mul/rs1_reg[24]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.131     1.892    picorv32_core/pcpi_mul/rs1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 picorv32_core/pcpi_mul/pcpi_rd_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.209ns (38.454%)  route 0.335ns (61.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.576     1.495    picorv32_core/pcpi_mul/clk_IBUF_BUFG
    SLICE_X14Y51         FDRE                                         r  picorv32_core/pcpi_mul/pcpi_rd_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  picorv32_core/pcpi_mul/pcpi_rd_reg[21]/Q
                         net (fo=1, routed)           0.335     1.994    picorv32_core/pcpi_mul/pcpi_int_rd[21]
    SLICE_X11Y49         LUT5 (Prop_lut5_I3_O)        0.045     2.039 r  picorv32_core/pcpi_mul/reg_out[21]_i_1/O
                         net (fo=1, routed)           0.000     2.039    picorv32_core/reg_out[21]
    SLICE_X11Y49         FDRE                                         r  picorv32_core/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.917     2.082    picorv32_core/clk_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  picorv32_core/reg_out_reg[21]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.092     1.923    picorv32_core/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 picorv32_core/alu_out_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_next_pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.331ns (56.215%)  route 0.258ns (43.785%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.576     1.495    picorv32_core/clk_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  picorv32_core/alu_out_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  picorv32_core/alu_out_q_reg[21]/Q
                         net (fo=3, routed)           0.258     1.894    picorv32_core/alu_out_q[21]
    SLICE_X12Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.939 r  picorv32_core/reg_next_pc[24]_i_5/O
                         net (fo=1, routed)           0.000     1.939    picorv32_core/reg_next_pc[24]_i_5_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     2.084 r  picorv32_core/reg_next_pc_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.084    picorv32_core/reg_next_pc1_in[23]
    SLICE_X12Y45         FDRE                                         r  picorv32_core/reg_next_pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.916     2.081    picorv32_core/clk_IBUF_BUFG
    SLICE_X12Y45         FDRE                                         r  picorv32_core/reg_next_pc_reg[23]/C
                         clock pessimism             -0.250     1.830    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.134     1.964    picorv32_core/reg_next_pc_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 picorv32_core/pcpi_mul/rs2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/pcpi_mul/rd_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.576     1.495    picorv32_core/pcpi_mul/clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  picorv32_core/pcpi_mul/rs2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  picorv32_core/pcpi_mul/rs2_reg[22]/Q
                         net (fo=4, routed)           0.076     1.712    picorv32_core/pcpi_mul/rs2[22]
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.757 r  picorv32_core/pcpi_mul/rd[23]_i_1/O
                         net (fo=1, routed)           0.000     1.757    picorv32_core/pcpi_mul/rd20[3]
    SLICE_X12Y51         FDRE                                         r  picorv32_core/pcpi_mul/rd_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.847     2.012    picorv32_core/pcpi_mul/clk_IBUF_BUFG
    SLICE_X12Y51         FDRE                                         r  picorv32_core/pcpi_mul/rd_reg[23]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.121     1.629    picorv32_core/pcpi_mul/rd_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 x7_seg_switch/x7_seg_hex/period_resfresh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7_seg_switch/x7_seg_hex/period_resfresh_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.391ns (78.033%)  route 0.110ns (21.967%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.605     1.524    x7_seg_switch/x7_seg_hex/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  x7_seg_switch/x7_seg_hex/period_resfresh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  x7_seg_switch/x7_seg_hex/period_resfresh_reg[2]/Q
                         net (fo=1, routed)           0.109     1.775    x7_seg_switch/x7_seg_hex/period_resfresh_reg_n_0_[2]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.935 r  x7_seg_switch/x7_seg_hex/period_resfresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    x7_seg_switch/x7_seg_hex/period_resfresh_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.025 r  x7_seg_switch/x7_seg_hex/period_resfresh_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.025    x7_seg_switch/x7_seg_hex/period_resfresh_reg[4]_i_1_n_6
    SLICE_X1Y100         FDRE                                         r  x7_seg_switch/x7_seg_hex/period_resfresh_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.872     2.037    x7_seg_switch/x7_seg_hex/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  x7_seg_switch/x7_seg_hex/period_resfresh_reg[5]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    x7_seg_switch/x7_seg_hex/period_resfresh_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9     memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6     memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8     memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7     memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9     memory_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     memory_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8     memory_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     memory_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y105    Anode_on_reg[0]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y45    picorv32_core/cpuregs_reg_r2_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y45    picorv32_core/cpuregs_reg_r2_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y45    picorv32_core/cpuregs_reg_r2_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y45    picorv32_core/cpuregs_reg_r2_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y45    picorv32_core/cpuregs_reg_r2_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y45    picorv32_core/cpuregs_reg_r2_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y45    picorv32_core/cpuregs_reg_r2_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y45    picorv32_core/cpuregs_reg_r2_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y45    picorv32_core/cpuregs_reg_r2_0_31_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y45    picorv32_core/cpuregs_reg_r2_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y39    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y39    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y39    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y39    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y39    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y39    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y39    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y39    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y42    picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y42    picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA_D1/CLK



