ASSERTION RESULTS:
-------------------------------------------------------
Name                 File(Line)           Failure Pass 
                                          Count   Count 
-------------------------------------------------------
/uvm_pkg/uvm_callbacks/uvm_callbacks__1/initialize/immed__503
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_callback.svh(503)       0     2
/uvm_pkg/uvm_callbacks/uvm_callbacks__2/initialize/immed__503
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_callback.svh(503)       0     2
/uvm_pkg/uvm_callbacks/uvm_callbacks__3/initialize/immed__503
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_callback.svh(503)       0     2
/uvm_pkg/uvm_callbacks/uvm_callbacks__4/initialize/immed__503
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_callback.svh(503)       0     2
/uvm_pkg/uvm_callbacks/uvm_callbacks__5/initialize/immed__503
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_callback.svh(503)       0     2
/uvm_pkg/uvm_callbacks/uvm_callbacks__6/initialize/immed__503
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_callback.svh(503)       0     2
/uvm_pkg/uvm_callbacks/uvm_callbacks__7/initialize/immed__503
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_callback.svh(503)       0     2
/uvm_pkg/uvm_callbacks/uvm_callbacks__8/initialize/immed__503
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_callback.svh(503)       0     2
/uvm_pkg/uvm_callbacks/uvm_callbacks__9/initialize/immed__503
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_callback.svh(503)       0     2
/uvm_pkg/uvm_callbacks/uvm_callbacks__10/initialize/immed__503
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_callback.svh(503)       0     2
/uvm_pkg/uvm_callbacks/uvm_callbacks__11/initialize/immed__503
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_callback.svh(503)       0     2
/uvm_pkg/uvm_callbacks/uvm_callbacks__12/initialize/immed__503
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_callback.svh(503)       0     2
/uvm_pkg/uvm_callbacks/uvm_callbacks__13/initialize/immed__503
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_callback.svh(503)       0     2
/uvm_pkg/uvm_callbacks/uvm_callbacks__14/initialize/immed__503
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_callback.svh(503)       0     2
/uvm_pkg/uvm_callbacks/uvm_callbacks__15/initialize/immed__503
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_callback.svh(503)       0     2
/uvm_pkg/uvm_callbacks/uvm_callbacks__16/initialize/immed__503
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_callback.svh(503)       0     2
/uvm_pkg/uvm_callbacks/uvm_callbacks__17/initialize/immed__503
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_callback.svh(503)       0     2
/uvm_pkg/uvm_callbacks/uvm_callbacks__18/initialize/immed__503
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_callback.svh(503)       0     2
/uvm_pkg/uvm_callbacks/uvm_callbacks__19/initialize/immed__503
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_callback.svh(503)       0     2
/uvm_pkg/uvm_phase/add/immed__1302
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_phases.svh(1302)       0    46
/uvm_pkg/uvm_phase/get_domain/immed__1481
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_phases.svh(1481)       0  6004
/uvm_pkg/uvm_component/new/#ublk#34#1719/immed__1723
                     D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_component.svh(1723)       0    78
/i2c_master_pkg/i2c_master_write1_seq/body/base_rand_ass
                     E:/UVM/I2C/i2c_master/tb/i2c_master_seq_lib//i2c_master_write1_seq.svh(26)       0    40
/i2c_master_pkg/i2c_master_write2_seq/body/base_rand_ass
                     E:/UVM/I2C/i2c_master/tb/i2c_master_seq_lib//i2c_master_write2_seq.svh(26)       0    40