X86_64 SB+po-mfences
"PodWW MFencedWR Fre PodWR MFencedRR Fre"
Cycle=Fre PodWW MFencedWR Fre PodWR MFencedRR
Relax=PodWR
Safe=Fre PodWW MFencedWR MFencedRR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:z=T,1:z=F,1:x=T
Com=Fr Fr
Orig=PodWW MFencedWR Fre PodWR MFencedRR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t a; uint64_t 1:rbx; uint64_t 0:rax;

}
 P0            | P1            ;
 movq $1,(x)   | movq $1,(z)   ;
 movq $1,(y)   | movq (a),%rax ;
 mfence        | mfence        ;
 movq (z),%rax | movq (x),%rbx ;
exists (0:rax=0 /\ 1:rbx=0)
