 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Sun Dec 18 18:39:08 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_0.6V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[12] (input port clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  inp[12] (in)                            0.000      0.000 f
  U352/Y (OR2X1)                       3151315.500
                                                  3151315.500 f
  U264/Y (AND2X1)                      3563128.500
                                                  6714444.000 f
  U353/Y (NAND2X1)                     612050.500 7326494.500 r
  U209/Y (AND2X1)                      2536705.500
                                                  9863200.000 r
  U210/Y (INVX1)                       1300832.000
                                                  11164032.000 f
  U417/Y (OR2X1)                       3177357.000
                                                  14341389.000 f
  U421/Y (NAND2X1)                     1266196.000
                                                  15607585.000 r
  U423/Y (INVX1)                       1477221.000
                                                  17084806.000 f
  U424/Y (NAND2X1)                     673810.000 17758616.000 r
  U256/Y (AND2X1)                      2483164.000
                                                  20241780.000 r
  U162/Y (AND2X1)                      2116112.000
                                                  22357892.000 r
  U163/Y (INVX1)                       1412124.000
                                                  23770016.000 f
  U433/Y (NAND2X1)                     957378.000 24727394.000 r
  U206/Y (XNOR2X1)                     8154744.000
                                                  32882138.000 r
  U207/Y (INVX1)                       1548942.000
                                                  34431080.000 f
  U204/Y (INVX1)                       867772.000 35298852.000 r
  U205/Y (INVX1)                       821048.000 36119900.000 f
  U437/Y (OR2X1)                       3173612.000
                                                  39293512.000 f
  U438/Y (NAND2X1)                     611368.000 39904880.000 r
  U439/Y (NAND2X1)                     1902848.000
                                                  41807728.000 f
  U441/Y (INVX1)                       -662392.000
                                                  41145336.000 r
  U442/Y (NAND2X1)                     2265280.000
                                                  43410616.000 f
  U444/Y (NAND2X1)                     849240.000 44259856.000 r
  U104/Y (AND2X1)                      2363112.000
                                                  46622968.000 r
  U105/Y (INVX1)                       1308504.000
                                                  47931472.000 f
  U445/Y (OR2X1)                       3177156.000
                                                  51108628.000 f
  U450/Y (NAND2X1)                     835728.000 51944356.000 r
  U451/Y (NAND2X1)                     1907064.000
                                                  53851420.000 f
  U233/Y (XNOR2X1)                     8991564.000
                                                  62842984.000 f
  U234/Y (INVX1)                       -666648.000
                                                  62176336.000 r
  U238/Y (XNOR2X1)                     8144032.000
                                                  70320368.000 r
  U239/Y (INVX1)                       1531312.000
                                                  71851680.000 f
  U453/Y (NAND2X1)                     673736.000 72525416.000 r
  U454/Y (NOR2X1)                      1308656.000
                                                  73834072.000 f
  U455/Y (NAND2X1)                     913240.000 74747312.000 r
  U563/Y (NAND2X1)                     1902328.000
                                                  76649640.000 f
  U571/Y (NOR2X1)                      984800.000 77634440.000 r
  U118/Y (AND2X1)                      2268392.000
                                                  79902832.000 r
  U119/Y (INVX1)                       1250168.000
                                                  81153000.000 f
  U667/Y (NAND2X1)                     958040.000 82111040.000 r
  U673/Y (OR2X1)                       5910384.000
                                                  88021424.000 r
  U674/Y (NAND2X1)                     2157480.000
                                                  90178904.000 f
  U684/Y (NOR2X1)                      979448.000 91158352.000 r
  U687/Y (NAND2X1)                     1494632.000
                                                  92652984.000 f
  U705/Y (NOR2X1)                      968224.000 93621208.000 r
  out[1] (out)                            0.000   93621208.000 r
  data arrival time                               93621208.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -93621208.000
  -----------------------------------------------------------
  slack (MET)                                     106378792.000


1
