{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 24 16:36:22 2021 " "Info: Processing started: Mon May 24 16:36:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CIRCUITO -c CIRCUITO " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CIRCUITO -c CIRCUITO" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file circuito.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIRCUITO-CIR1 " "Info: Found design unit 1: CIRCUITO-CIR1" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FLIPFLOP-CIR " "Info: Found design unit 2: FLIPFLOP-CIR" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CIRCUITO " "Info: Found entity 1: CIRCUITO" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 FLIPFLOP " "Info: Found entity 2: FLIPFLOP" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ILLEGAL_WRITE_TO_OUT_PORT" "E CIRCUITO.vhd(50) " "Error (10568): VHDL error at CIRCUITO.vhd(50): can't write to interface object \"E\" of mode IN" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 50 0 0 } }  } 0 10568 "VHDL error at %2!s!: can't write to interface object \"%1!s!\" of mode IN" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Error: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 24 16:36:24 2021 " "Error: Processing ended: Mon May 24 16:36:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
