
erika3app.elf:     file format elf32-tricore
erika3app.elf
architecture: TriCore:V1_6_1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x80000020

Program Header:
    LOAD off    0x00004000 vaddr 0x50100000 paddr 0x50100000 align 2**14
         filesz 0x00002000 memsz 0x00002000 flags r-x
    LOAD off    0x00008020 vaddr 0x80000020 paddr 0x80000020 align 2**14
         filesz 0x0000c030 memsz 0x0000c030 flags r-x
    LOAD off    0x00018000 vaddr 0x70000000 paddr 0x8000c050 align 2**14
         filesz 0x00000a00 memsz 0x00000a00 flags rw-
    LOAD off    0x0001a600 vaddr 0x5001a600 paddr 0x8000ca50 align 2**14
         filesz 0x00000000 memsz 0x00001000 flags rw-
    LOAD off    0x0001b700 vaddr 0x5001b700 paddr 0x8000ca50 align 2**14
         filesz 0x00000000 memsz 0x00000400 flags rw-
    LOAD off    0x0001a600 vaddr 0x6001a600 paddr 0x8000ca50 align 2**14
         filesz 0x00000000 memsz 0x00001000 flags rw-
    LOAD off    0x0001b700 vaddr 0x6001b700 paddr 0x8000ca50 align 2**14
         filesz 0x00000000 memsz 0x00000400 flags rw-
    LOAD off    0x00018a00 vaddr 0x70000a00 paddr 0x8000ca50 align 2**14
         filesz 0x00000000 memsz 0x00003158 flags rw-
    LOAD off    0x0001c600 vaddr 0x70018600 paddr 0x8000ca50 align 2**14
         filesz 0x00000000 memsz 0x00001000 flags rw-
    LOAD off    0x00019700 vaddr 0x70019700 paddr 0x8000ca50 align 2**14
         filesz 0x00000000 memsz 0x00000400 flags rw-
    LOAD off    0x0001bc00 vaddr 0x5001bc00 paddr 0x8000ca80 align 2**14
         filesz 0x00000000 memsz 0x00002000 flags rw-
    LOAD off    0x0001bc00 vaddr 0x6001bc00 paddr 0x8000ca80 align 2**14
         filesz 0x00000000 memsz 0x00002000 flags rw-
    LOAD off    0x00019c00 vaddr 0x70019c00 paddr 0x8000ca80 align 2**14
         filesz 0x00000000 memsz 0x00002000 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .startup      00000006  80000020  80000020  00008020  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       000008f0  80000028  80000028  00008028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .bss          00003158  70000a00  8000ca50  00018a00  2**3
                  ALLOC
  3 .data         00000a00  70000000  8000c050  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .traptab      00000200  80000a00  80000a00  00008a00  2**8
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .ctors        00000008  80000c00  80000c00  00008c00  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .dtors        00000008  80000c08  80000c08  00008c08  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .inttab_cpu0  00002000  80002000  80002000  0000a000  2**13
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text         00008050  80004000  80004000  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .inttab       00002000  50100000  50100000  00004000  2**13
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .CPU2.ustack  00001000  5001a600  8000ca50  0001a600  2**3
                  ALLOC, CPU2
 11 .CPU2.istack  00000400  5001b700  8000ca50  0001b700  2**3
                  ALLOC, CPU2
 12 .CPU2.csa     00002000  5001bc00  8000ca80  0001bc00  2**6
                  ALLOC, CPU2
 13 .CPU1.ustack  00001000  6001a600  8000ca50  0001a600  2**3
                  ALLOC, CPU1
 14 .CPU1.istack  00000400  6001b700  8000ca50  0001b700  2**3
                  ALLOC, CPU1
 15 .CPU1.csa     00002000  6001bc00  8000ca80  0001bc00  2**6
                  ALLOC, CPU1
 16 .CPU0.ustack  00001000  70018600  8000ca50  0001c600  2**3
                  ALLOC, CPU0
 17 .CPU0.istack  00000400  70019700  8000ca50  00019700  2**3
                  ALLOC, CPU0
 18 .CPU0.csa     00002000  70019c00  8000ca80  00019c00  2**6
                  ALLOC, CPU0
 19 .comment      00000053  00000000  00000000  00018a00  2**0
                  CONTENTS, READONLY
 20 .debug_aranges 00000b78  00000000  00000000  00018a58  2**3
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_info   00069fd2  00000000  00000000  000195d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_abbrev 00008f97  00000000  00000000  000835a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_line   0000fe56  00000000  00000000  0008c539  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_frame  00001780  00000000  00000000  0009c390  2**2
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    00000f95  00000000  00000000  0009db10  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_loc    0000fa2f  00000000  00000000  0009eaa5  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .debug_ranges 00001510  00000000  00000000  000ae4d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 28 .version_info 00068ce2  00000000  00000000  000af9e4  2**0
                  CONTENTS, READONLY
 29 .debug_macro  001e0f94  00000000  00000000  001186c6  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
80000020 l    d  .startup	00000000 .startup
80000028 l    d  .rodata	00000000 .rodata
70000a00 l    d  .bss	00000000 .bss
70000000 l    d  .data	00000000 .data
80000a00 l    d  .traptab	00000000 .traptab
80000c00 l    d  .ctors	00000000 .ctors
80000c08 l    d  .dtors	00000000 .dtors
80002000 l    d  .inttab_cpu0	00000000 .inttab_cpu0
80004000 l    d  .text	00000000 .text
50100000 l    d  .inttab	00000000 .inttab
5001a600 l    d  .CPU2.ustack	00000000 .CPU2.ustack
5001b700 l    d  .CPU2.istack	00000000 .CPU2.istack
5001bc00 l    d  .CPU2.csa	00000000 .CPU2.csa
6001a600 l    d  .CPU1.ustack	00000000 .CPU1.ustack
6001b700 l    d  .CPU1.istack	00000000 .CPU1.istack
6001bc00 l    d  .CPU1.csa	00000000 .CPU1.csa
70018600 l    d  .CPU0.ustack	00000000 .CPU0.ustack
70019700 l    d  .CPU0.istack	00000000 .CPU0.istack
70019c00 l    d  .CPU0.csa	00000000 .CPU0.csa
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .version_info	00000000 .version_info
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    df *ABS*	00000000 ee_tc_cstart.c
00000000 l    df *ABS*	00000000 asclin.c
00000000 l    df *ABS*	00000000 ee_applcfg.c
800000e8 l     O .rodata	00000034 osEE_tdb_ptr_array
800000dc l     O .rodata	00000004 osEE_res_db_ptr_array
800000cc l     O .rodata	00000004 osEE_counter_db_ptr_array
800000ac l     O .rodata	00000004 osEE_alarm_db_ptr_array
8000011c l     O .rodata	000001a0 osEE_tdb_array
800000d0 l     O .rodata	0000000c osEE_counter_db_array
80000098 l     O .rodata	00000008 osEE_autostart_trigger_db
70000028 l     O .data	00000060 osEE_sn_array
800000a0 l     O .rodata	0000000c osEE_trigger_autostart_info_OSDEFAULTAPPMODE
800000b0 l     O .rodata	0000001c osEE_alarm_db_array
70000a5c l     O .bss	00000010 osEE_alarm_cb_array
70000a6c l     O .bss	00000008 osEE_counter_cb_array
800000e0 l     O .rodata	00000008 osEE_res_db_array
70000a74 l     O .bss	0000000c osEE_res_cb_array
800002bc l     O .rodata	00000058 osEE_sdb_array
7000018c l     O .data	0000002c osEE_scb_array
70000088 l     O .data	00000104 osEE_tcb_array
70002ec8 l     O .bss	00000404 osEE_task_stack_1
70002ac0 l     O .bss	00000404 osEE_task_stack_2
700026b8 l     O .bss	00000404 osEE_task_stack_3
700022b0 l     O .bss	00000404 osEE_task_stack_4
70001ea8 l     O .bss	00000404 osEE_task_stack_5
70001aa0 l     O .bss	00000404 osEE_task_stack_6
70001698 l     O .bss	00000404 osEE_task_stack_7
70001290 l     O .bss	00000404 osEE_task_stack_8
70000e88 l     O .bss	00000404 osEE_task_stack_9
70000a80 l     O .bss	00000404 osEE_task_stack_10
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 ctype_.c
80000487 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 impure.c
700001c4 l     O .data	00000424 impure_data
00000000 l    df *ABS*	00000000 vfprintf.c
80000654 l     O .rodata	00000010 blanks.4035
80000644 l     O .rodata	00000010 zeroes.4036
00000000 l    df *ABS*	00000000 dtoa.c
80009250 l     F .text	0000011a quorem
00000000 l    df *ABS*	00000000 locale.c
80000680 l     O .rodata	00000038 lconv
00000000 l    df *ABS*	00000000 mprec.c
800006b8 l     O .rodata	0000000c p05.2553
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 gpt12.c
70000004 l     O .data	00000004 lMotorDuty
70000a04 l     O .bss	00000004 cnt_10us
70000000 l     O .data	00000004 rMotorDuty
70000a00 l     O .bss	00000004 cntDelay
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 libos_sbrk.c
700009f8 l     O .data	00000004 heap_top.2289
00000000 l    df *ABS*	00000000 ctraptab.c
00000000 l    df *ABS*	00000000 ee_tc_trapvec.c
00000000 l    df *ABS*	00000000 ee_tc_intvec.c
80006ad2 l     F .text	0000000c osEE_tc_isr2_wrapper
00000000 l    df *ABS*	00000000 vadc.c
00000000 l    df *ABS*	00000000 etc.c
00000000 l    df *ABS*	00000000 Buzzer.c
00000000 l    df *ABS*	00000000 GPIO.c
00000000 l    df *ABS*	00000000 Motor.c
00000000 l    df *ABS*	00000000 ToF.c
70000a30 l     O .bss	00000004 rxBufIdx
70000a10 l     O .bss	00000010 rxBuf.34183
70000a20 l     O .bss	00000010 gBuf_tof
00000000 l    df *ABS*	00000000 Ultrasonic.c
70000a50 l     O .bss	00000004 old_index.34126
70000a3c l     O .bss	00000014 avg_filt_buf.34125
70000a38 l     O .bss	00000004 sensorRxCnt.34128
00000000 l    df *ABS*	00000000 interrupts.c
00000000 l    df *ABS*	00000000 system_tc27x.c
00000000 l    df *ABS*	00000000 ee_tc_system.c
700032e0 l     O .bss	00000004 osEE_tc_stm_freq_khz
00000000 l    df *ABS*	00000000 ee_oo_api_osek.c
00000000 l    df *ABS*	00000000 ee_oo_sched_entry_points.c
00000000 l    df *ABS*	00000000 ee_oo_scheduler.c
00000000 l    df *ABS*	00000000 ee_oo_kernel.c
00000000 l    df *ABS*	00000000 ee_oo_sched_partitioned.c
00000000 l    df *ABS*	00000000 ee_oo_counter.c
00000000 l    df *ABS*	00000000 ee_oo_alarm.c
00000000 l    df *ABS*	00000000 ee_std_change_context.c
00000000 l    df *ABS*	00000000 ee_tc_hal.c
00000000 l    df *ABS*	00000000 ee_tc_ctx.c
80007da0 l     F .text	00000022 osEE_tc_change_context_from_task_end
00000000 l    df *ABS*	00000000 int1.c
00000000 l    df *ABS*	00000000 trap6.c
0000fe00 l       *ABS*	00000000 $pcxi
00000000 l    df *ABS*	00000000 atoi.c
00000000 l    df *ABS*	00000000 strchr.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strtol.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 vfprintf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 cint.c
8000b32c l     F .text	0000000e __class_0_trap_handler
70003b48 l     O .bss	00000004 _init_vectab_initialized
8000b354 l     F .text	0000000a __class_7_trap_handler
8000b35e l     F .text	0000000a __class_6_trap_handler
8000b368 l     F .text	0000000a __class_5_trap_handler
8000b372 l     F .text	0000000a __class_4_trap_handler
8000b37c l     F .text	0000000a __class_3_trap_handler
8000b386 l     F .text	0000000a __class_2_trap_handler
8000b390 l     F .text	0000000a __class_1_trap_handler
0000fe24 l       *ABS*	00000000 $btv
0000fe20 l       *ABS*	00000000 $biv
00000000 l    df *ABS*	00000000 wdtcon.c
00000000 l    df *ABS*	00000000 libos_exit.c
00000000 l    df *ABS*	00000000 libos.c
00000000 l    df *ABS*	00000000 libos_abort.c
00000000 l    df *ABS*	00000000 fp-bit.c
8000b56c l     F .text	0000019c _fpadd_parts
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 udivdi3.c
00000000 l    df *ABS*	00000000 umoddi3.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 udiv6432.c
00000000 l    df *ABS*	00000000 cinttab.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 reent.c
50101a80 g       .inttab	00000000 __interrupt_212
800031c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_142
80002d20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_105
70000008 g     O .data	00000020 osEE_ccb_var
70003b28 g     O .bss	00000020 Tdisptab
70003b58 g     O .inttab	00000001 __HEAP
80003980 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_204
501017a0 g       .inttab	00000000 __interrupt_189
80002c80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_100
800006c4 g     O .rodata	00000028 __mprec_tinytens
80004e3a g     F .text	00000006 setGpt12_T4
50100a00 g       .inttab	00000000 __interrupt_80
8000503a g     F .text	0000003a Init_GPIO
50101b80 g       .inttab	00000000 __interrupt_220
8000608c g     F .text	00000004 FuncOS_EE_Task_Init
8000bd0a g     F .text	0000001a .hidden __ashldi3
50100080 g       .inttab	00000000 __interrupt_4
50100260 g       .inttab	00000000 __interrupt_19
800021e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_15
80006e22 g     F .text	00000050 TerminateTask
50100ee0 g       .inttab	00000000 __interrupt_119
50101c20 g       .inttab	00000000 __interrupt_225
70000a58 g     O .bss	00000004 osEE_kcb_var
80002f60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_123
50101320 g       .inttab	00000000 __interrupt_153
80005c7a g     F .text	00000004 SYSTEM_DisableSecProtection
8000ba3c g     F .text	00000040 .hidden __eqdf2
00000000 g       *ABS*	00000000 __HEAP_SIZE
800055f8 g     F .text	000000ee ReadUltrasonic_Filt
80007ca4 g     F .text	00000030 osEE_alarm_get
800075ea g     F .text	0000001c osEE_idle_hook_wrapper
6001a600 g       .CPU1.ustack	00000000 __USTACK1_AREA_END
80003e40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_242
80002300 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_24
80003580 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_172
80005c50 g     F .text	00000006 SYSTEM_DisableInterrupts
800060a6 g     F .text	0000046a osEE_tc_core0_start
501015a0 g       .inttab	00000000 __interrupt_173
50100380 g       .inttab	00000000 __interrupt_28
50101140 g       .inttab	00000000 __interrupt_138
800024c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_38
80008094 g     F .text	00000016 vsprintf
50101ae0 g       .inttab	00000000 __interrupt_215
50101fe0 g       .inttab	00000000 __interrupt_255
70019b00 g     O .CPU0.istack	00000000 __ISTACK0
50101e80 g       .inttab	00000000 __interrupt_244
70000000 g       *ABS*	00000000 __DSPR0_START
80002be0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_95
80007c56 g     F .text	00000026 osEE_alarm_set_abs
501018a0 g       .inttab	00000000 __interrupt_197
80002740 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_58
50100b40 g       .inttab	00000000 __interrupt_90
80007e00 g     F .text	00000024 osEE_hal_save_ctx_and_ready2stacked
80002c20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_97
50100960 g       .inttab	00000000 __interrupt_75
80007cd4 g     F .text	0000001a osEE_change_context_from_running
501002a0 g       .inttab	00000000 __interrupt_21
50101960 g       .inttab	00000000 __interrupt_203
800047b6 g     F .text	00000098 my_printf
80004fb2 g     F .text	0000000a setBeepCycle
80002560 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_43
80002040 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_2
8000a51a g     F .text	00000002 __malloc_unlock
70000a0c g     O .bss	00000004 beepCnt
80007148 g     F .text	0000005a SetRelAlarm
800032e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_151
80002ec0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_118
80002c60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_99
80002680 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_52
8000411c g     F .text	00000656 usr_vsprintf
50101500 g       .inttab	00000000 __interrupt_168
8000733c g     F .text	0000007a SetEvent
50101460 g       .inttab	00000000 __interrupt_163
80003e80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_244
80002380 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_28
80003920 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_201
80007524 g     F .text	00000008 osEE_scheduler_task_wrapper_restore
80005c5e g     F .text	0000000c SYSTEM_EnableProtectionExt
70019600 g     O .CPU0.ustack	00000000 __USTACK0
80003720 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_185
8000aeda g     F .text	00000050 memmove
70018600 g       .CPU0.ustack	00000000 __USTACK0_AREA_END
80004e06 g     F .text	0000000c runGpt12_T6
50101c60 g       .inttab	00000000 __interrupt_227
8000a51c g     F .text	00000056 _Balloc
80005c7e g     F .text	00000018 SYSTEM_Reset
50101d80 g       .inttab	00000000 __interrupt_236
80003b00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_216
50101040 g       .inttab	00000000 __interrupt_130
80004e46 g     F .text	00000096 init_VADC
80003aa0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_213
800028e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_71
80000aa0 g       .traptab	00000000 __trap_5
80004c0c g     F .text	0000003a _poll_uart0
501007e0 g       .inttab	00000000 __interrupt_63
8000babc g     F .text	00000040 .hidden __gtdf2
8000b550  w    F .text	0000000a __errno
800037e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_191
80003380 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_156
80006b0e g     F .text	00000058 SuspendAllInterrupts
80002140 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_10
80003180 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_140
80002ce0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_103
80005cea g     F .text	00000058 SYSTEM_Idle
00001000 g       *ABS*	00000000 __USTACK0_SIZE
80007e6e g     F .text	00000066 osEE_hal_terminate_ctx
80005074 g     F .text	0000001a setLED1
800076a6 g     F .text	00000074 osEE_sn_priority_insert
80003480 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_164
80003ae0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_215
80005bbc g     F .text	0000008e SYSTEM_GetCanClock
800070da g     F .text	0000006e GetTaskState
800077b6 g     F .text	00000020 osEE_task_event_set_mask
800040ee g     F .text	0000002e _poll_uart3
50100d60 g       .inttab	00000000 __interrupt_107
80005434 g     F .text	00000004 Init_ToF
80002080 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_4
00000400 g       *ABS*	00000000 __ISTACK1_SIZE
80002a40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_82
70003320 g     O .bss	00000004 errno
80005c4a g     F .text	00000006 SYSTEM_EnableInterrupts
80002e40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_114
8000724e g     F .text	0000005a GetAlarm
0001a600 g       *ABS*	00000000 __USTACK1_OFFSET
50100540 g       .inttab	00000000 __interrupt_42
50100aa0 g       .inttab	00000000 __interrupt_85
800022a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_21
80000b60 g       .traptab	00000000 osEE_tc_trap_context
80002ea0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_117
80004df8 g     F .text	0000000e stopGpt12_T3
501008e0 g       .inttab	00000000 __interrupt_71
800027e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_63
80003560 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_171
800023c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_30
800020c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_6
80003780 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_188
50101620 g       .inttab	00000000 __interrupt_177
501011c0 g       .inttab	00000000 __interrupt_142
80005198 g     F .text	00000096 getSW2_Debounce
50100340 g       .inttab	00000000 __interrupt_26
50101aa0 g       .inttab	00000000 __interrupt_213
50100d20 g       .inttab	00000000 __interrupt_105
501001a0 g       .inttab	00000000 __interrupt_13
80005de0 g     F .text	00000088 FuncTask_Motor
50100160 g       .inttab	00000000 __interrupt_11
800073e2 g     F .text	00000046 ClearEvent
50100200 g       .inttab	00000000 __interrupt_16
80003d00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_232
50101220 g       .inttab	00000000 __interrupt_145
50101840 g       .inttab	00000000 __interrupt_194
501006e0 g       .inttab	00000000 __interrupt_55
800028a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_69
8000752c g     F .text	000000be osEE_scheduler_task_wrapper_run
80003f60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_251
501014e0 g       .inttab	00000000 __interrupt_167
800050c6 g     F .text	0000001e toggleLED2
800050f4 g     F .text	00000010 getSW2
50100ce0 g       .inttab	00000000 __interrupt_103
800035c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_174
80003700 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_184
8000b498 g     F .text	0000002c lock_wdtcon
80007954 g     F .text	00000024 osEE_scheduler_task_preemption_point
8000a4fc g     F .text	0000001c memcpy
800021c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_14
501013c0 g       .inttab	00000000 __interrupt_158
50100100 g       .inttab	00000000 __interrupt_8
80005fd4 g     F .text	0000004e FuncBuzzer_Example
80005d42 g     F .text	00000050 SYSTEM_Sleep
50101060 g       .inttab	00000000 __interrupt_131
50100480 g       .inttab	00000000 __interrupt_36
80007428 g     F .text	0000002c GetCounterValue
800080ac g     F .text	000011a4 _svfprintf_r
8000bb7c g     F .text	00000048 .hidden __floatsidf
80007606 g     F .text	0000003c osEE_scheduler_rq_insert
80005566 g     F .text	00000092 ReadUltrasonic_noFilt
80002940 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_74
8000bb3c g     F .text	00000040 .hidden __ltdf2
50100e20 g       .inttab	00000000 __interrupt_113
80000c10 g       .dtors	00000000 __DTOR_END__
80007d02 g     F .text	00000022 osEE_idle_task_terminate
50100a20 g       .inttab	00000000 __interrupt_81
80003c80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_228
80005f74 g     F .text	00000060 FuncUltrasonic_Example
50101d20 g       .inttab	00000000 __interrupt_233
80004af0 g     F .text	00000034 _in_uart1
800056f0 g     F .text	00000046 InterruptInstall
501008c0 g       .inttab	00000000 __interrupt_70
8000aac2 g     F .text	00000042 __fpclassifyd
800023a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_29
80003a60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_211
80002340 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_26
80000a40 g       .traptab	00000000 __trap_2
80002540 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_42
80007880 g     F .text	00000044 osEE_scheduler_task_unblocked
80002960 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_75
80003820 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_193
800033c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_158
501010e0 g       .inttab	00000000 __interrupt_135
80002cc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_102
00000000 g       *ABS*	00000000 NULL
8000655c g     F .text	00000098 osEE_tc_initialize_system_timer
50101860 g       .inttab	00000000 __interrupt_195
80000b40 g       .traptab	00000000 osEE_tc_trap_instruction
80000714 g     O .rodata	000000c8 __mprec_tens
50100da0 g       .inttab	00000000 __interrupt_109
50101240 g       .inttab	00000000 __interrupt_146
80005c5a g     F .text	00000004 SYSTEM_DisableProtection
80002260 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_19
80006edc g     F .text	000000a0 GetResource
50101d40 g       .inttab	00000000 __interrupt_234
80003ac0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_214
800029a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_77
80004772 g     F .text	00000006 usr_sprintf
50100880 g       .inttab	00000000 __interrupt_68
800038a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_197
501016c0 g       .inttab	00000000 __interrupt_182
70003318 g     O .bss	00000004 __malloc_top_pad
700032d4 g     O .bss	00000004 flag
50101ec0 g       .inttab	00000000 __interrupt_246
80007e24 g     F .text	0000002c osEE_hal_ready2stacked
80002660 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_51
80004d8e g     F .text	0000005e init_gpt2
8000a040 g     F .text	0000000a _localeconv_r
80003460 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_163
8000a6ae g     F .text	00000010 __i2b
80006e72 g     F .text	0000006a Schedule
80003f40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_250
50101e00 g       .inttab	00000000 __interrupt_240
501019a0 g       .inttab	00000000 __interrupt_205
80003100 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_136
80002060 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_3
80003e00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_240
8000ab04 g     F .text	0000001e _sbrk_r
80005dd2 g     F .text	00000002 SYSTEM_DbgBreak
50100740 g       .inttab	00000000 __interrupt_58
80003040 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_130
80002b20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_89
800025c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_46
50101f40 g       .inttab	00000000 __interrupt_250
50100120 g       .inttab	00000000 __interrupt_9
501000e0 g       .inttab	00000000 __interrupt_7
50101a40 g       .inttab	00000000 __interrupt_210
50101480 g       .inttab	00000000 __interrupt_164
800027a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_61
80002800 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_64
80005e8e g     F .text	0000001c FuncUART_Echo
8000be5c g     F .text	000000ac .hidden __unpack_d
00002700 g     O *ABS*	00000000 __TRICORE_DERIVATE_NAME__
50100d40 g       .inttab	00000000 __interrupt_106
80003ec0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_246
80002480 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_36
50101300 g       .inttab	00000000 __interrupt_152
70003314 g     O .bss	00000004 __malloc_max_sbrked_mem
80002a20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_81
50100ba0 g       .inttab	00000000 __interrupt_93
80000ba0 g       .traptab	00000000 osEE_tc_trap_assertion
80002ba0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_93
80008000 g       *ABS*	00000000 __A1_MEM
501003e0 g       .inttab	00000000 __interrupt_31
80002700 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_56
80004fbc g     F .text	00000060 Beep
8000b708 g     F .text	00000038 .hidden __adddf3
50100600 g       .inttab	00000000 __interrupt_48
80006cf2 g     F .text	0000001a GetActiveApplicationMode
50100440 g       .inttab	00000000 __interrupt_34
80004f8c g     F .text	00000026 Init_Buzzer_PWM
50101e20 g       .inttab	00000000 __interrupt_241
800030c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_134
50100fa0 g       .inttab	00000000 __interrupt_125
50101900 g       .inttab	00000000 __interrupt_200
80006b66 g     F .text	00000024 ResumeAllInterrupts
50100d00 g       .inttab	00000000 __interrupt_104
800036c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_182
800038e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_199
8000bce4 g     F .text	00000026 .hidden __umoddi3
80003740 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_186
70019c00 g     O .CPU0.csa	00000000 __CSA0
80003840 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_194
800033e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_159
80003280 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_148
80002180 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_12
80005da8 g     F .text	0000002a SYSTEM_EnaDisCache
8000b33a g     F .text	0000001a tsim_abort
80000608 g     O .rodata	00000004 _global_impure_ptr
501017e0 g       .inttab	00000000 __interrupt_191
50100f00 g       .inttab	00000000 __interrupt_120
8000af3a g     F .text	000003f0 _realloc_r
80004dec g     F .text	0000000c runGpt12_T3
50100920 g       .inttab	00000000 __interrupt_73
80003fc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_254
50100420 g       .inttab	00000000 __interrupt_33
50101bc0 g       .inttab	00000000 __interrupt_222
800053c0 g     F .text	00000010 stopChB
8000bc44 g     F .text	000000a0 .hidden __udivdi3
70008000 g       *ABS*	00000000 __A0_MEM
80007642 g     F .text	00000064 osEE_scheduler_core_rq_preempt_stk
50101ca0 g       .inttab	00000000 __interrupt_229
800006ec g     O .rodata	00000028 __mprec_bigtens
8000b55a g     F .text	00000012 abort
50101580 g       .inttab	00000000 __interrupt_172
50101cc0 g       .inttab	00000000 __interrupt_230
8000bc12 g     F .text	00000032 .hidden __floatunsidf
80005dd4 g     F .text	0000000c StartupHook
80005736 g     F .text	0000029c SYSTEM_Init
80002aa0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_85
8000a90e g     F .text	00000042 __mcmp
800038c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_198
80006d0c g     F .text	00000068 ActivateTask
80003300 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_152
50100520 g       .inttab	00000000 __interrupt_41
80002020 g       .inttab_cpu0	00000000 osEE_tc_isr2_entry_1
80002de0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_111
50100a80 g       .inttab	00000000 __interrupt_84
501000c0 g       .inttab	00000000 __interrupt_6
80002420 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_33
800056e6 g     F .text	0000000a InterruptInit
70003b50  w    O .bss	00000004 _my_errno
800053b0 g     F .text	00000010 stopChA
80004d00 g     F .text	0000000a getcntDelay
80000ae0 g       .traptab	00000000 __trap_7
80003760 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_187
00019c00 g       *ABS*	00000000 __CSA0_OFFSET
50101dc0 g       .inttab	00000000 __interrupt_238
8000805a g     F .text	00000012 strtol
80007086 g     F .text	00000054 GetTaskID
50101100 g       .inttab	00000000 __interrupt_136
50100c60 g       .inttab	00000000 __interrupt_99
501006c0 g       .inttab	00000000 __interrupt_54
50101160 g       .inttab	00000000 __interrupt_139
80003de0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_239
8000b32a g     F .text	00000002 __int_handler
0001bc00 g       *ABS*	00000000 __CSA1_OFFSET
80004cec g     F .text	0000000a setLeftMotorDuty
80004c46 g     F .text	00000016 _out_uart0
80006b8a g     F .text	00000066 SuspendOSInterrupts
80003a40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_210
80004c5c g     F .text	0000007c IsrGpt2T6Handler
50100360 g       .inttab	00000000 __interrupt_27
80006872 g     F .text	000000be osEE_tc_stm_set_clockpersec
80003a00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_208
501001c0 g       .inttab	00000000 __interrupt_14
800031e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_143
80002d40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_106
80007978 g     F .text	00000044 osEE_scheduler_task_set_running
50101080 g       .inttab	00000000 __interrupt_132
80005b2c g     F .text	00000090 SYSTEM_GetStmClock
b0008000 g     O *ABS*	00000000 _SMALL_DATA4_
80005d92 g     F .text	00000016 SYSTEM_IsCacheEnabled
50101760 g       .inttab	00000000 __interrupt_187
80006930 g     F .text	000000c8 osEE_tc_stm_set_sr1
80002c00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_96
8000a606 g     F .text	00000042 __hi0bits
80002760 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_59
80002e60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_115
80007ab8 g     F .text	00000152 osEE_counter_increment
70003328 g     O .bss	00000800 Cdisptab
8000bbc4 g     F .text	0000004e .hidden __fixdfsi
80003160 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_139
800077f4 g     F .text	00000064 osEE_scheduler_task_activated
0001bc00 g       *ABS*	00000000 __CSA2_OFFSET
0001e000 g       *ABS*	00000000 __DSPR2_SIZE
80002f20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_121
80002100 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_8
80004cf6 g     F .text	0000000a setRightMotorDuty
80002580 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_44
50100f80 g       .inttab	00000000 __interrupt_124
80003d40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_234
800032a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_149
50100c20 g       .inttab	00000000 __interrupt_97
80005e70 g     F .text	0000001e FuncBlink_LED
80002e20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_113
80003320 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_153
800025e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_47
50100680 g       .inttab	00000000 __interrupt_52
800022e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_23
501005e0 g       .inttab	00000000 __interrupt_47
501013a0 g       .inttab	00000000 __interrupt_157
50101520 g       .inttab	00000000 __interrupt_169
50101400 g       .inttab	00000000 __interrupt_160
50101be0 g       .inttab	00000000 __interrupt_223
8000bd24 g     F .text	00000026 .hidden __lshrdi3
800039a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_205
50100e00 g       .inttab	00000000 __interrupt_112
8000a7d8 g     F .text	0000007c __pow5mult
50100b60 g       .inttab	00000000 __interrupt_91
50100980 g       .inttab	00000000 __interrupt_76
50101de0 g       .inttab	00000000 __interrupt_239
80003fe0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_255
80002860 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_67
80002e00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_112
80004000 g     F .text	000000ac _init_uart3
800078c4 g     F .text	00000090 osEE_scheduler_task_terminated
80005a9c g     F .text	00000090 SYSTEM_GetSysClock
80002460 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_35
800036a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_181
80003ea0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_245
800071fc g     F .text	00000052 CancelAlarm
50101d60 g       .inttab	00000000 __interrupt_235
00002700 g       *ABS*	00000000 __TRICORE_DERIVATE_MEMORY_MAP__
8000b39a g     F .text	00000026 _install_int_handler
80003b60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_219
50101440 g       .inttab	00000000 __interrupt_162
50101020 g       .inttab	00000000 __interrupt_129
80002360 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_27
800037a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_189
80000c00 g       .ctors	00000000 __CTOR_LIST__
80000a80 g       .traptab	00000000 __trap_4
800067d6 g     F .text	0000009c osEE_tc_get_fsource
80003ee0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_247
501012c0 g       .inttab	00000000 __interrupt_150
80002ac0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_86
50101740 g       .inttab	00000000 __interrupt_186
50100840 g       .inttab	00000000 __interrupt_66
8000b4c4 g     F .text	00000020 unlock_safety_wdtcon
501016a0 g       .inttab	00000000 __interrupt_181
8000501c g     F .text	0000001e IsrGpt120T3Handler_Beep
80002e80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_116
80007e50 g     F .text	0000001e osEE_tc_change_context_from_isr2_end
80002a60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_83
8000a4e4 g     F .text	00000018 memchr
80003400 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_160
8000ad2e g     F .text	000001ac _free_r
80005438 g     F .text	00000042 IsrUart1RxHandler_tof
80002220 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_17
80005eaa g     F .text	0000003a FuncDCMotor_Example
800023e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_31
8000750c g     F .text	00000018 GetISRID
80007dc2 g     F .text	00000024 osEE_hal_save_ctx_and_restore_ctx
50101660 g       .inttab	00000000 __interrupt_179
80007c0c g     F .text	0000004a osEE_alarm_set_rel
50100180 g       .inttab	00000000 __interrupt_12
50100140 g       .inttab	00000000 __interrupt_10
80000b80 g       .traptab	00000000 osEE_tc_trap_bus
80005ee4 g     F .text	00000090 FuncTimer_Example
50101260 g       .inttab	00000000 __interrupt_147
700005e8 g     O .data	00000004 __malloc_sbrk_base
80000020 g     F .startup	00000006 _start
80003520 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_169
50101880 g       .inttab	00000000 __interrupt_196
80003f20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_249
00001000 g       *ABS*	00000000 __USTACK2_SIZE
80000be0 g       .traptab	00000000 osEE_tc_trap_nmi
50101b00 g       .inttab	00000000 __interrupt_216
501009c0 g       .inttab	00000000 __interrupt_78
800020a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_5
50100f20 g       .inttab	00000000 __interrupt_121
8000a854 g     F .text	000000ba __lshift
80003600 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_176
50100c80 g       .inttab	00000000 __interrupt_100
00002000 g       *ABS*	00000000 __CSA_SIZE
80005c76 g     F .text	00000004 SYSTEM_EnableSecProtection
8000ab22 g     F .text	000000f0 __ssprint_r
50101ea0 g       .inttab	00000000 __interrupt_245
50101f80 g       .inttab	00000000 __interrupt_252
5001bc00 g       .CPU2.csa	00000000 __CSA2
800034a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_165
80003c60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_227
7001bc00 g     O .CPU0.csa	00000000 __CSA0_END
50100040 g       .inttab	00000000 __interrupt_2
80004cd8 g     F .text	0000000a getLeftMotorDuty
800027c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_62
80006066 g     F .text	00000026 FuncADC_Example
50100900 g       .inttab	00000000 __interrupt_72
50101980 g       .inttab	00000000 __interrupt_204
50100ec0 g       .inttab	00000000 __interrupt_118
8000b3c0 g     F .text	000000ac _init_vectab
50101c80 g       .inttab	00000000 __interrupt_228
8000a6be g     F .text	0000011a __multiply
00000001 g       *ABS*	00000000 _.
700032e8 g     O .bss	00000028 __malloc_current_mallinfo
8000aa1a g     F .text	000000a8 __d2b
80003c40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_226
800037c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_190
80003360 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_155
800026c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_54
80002fa0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_125
80002b60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_91
501014a0 g       .inttab	00000000 __interrupt_165
50100300 g       .inttab	00000000 __interrupt_24
80003680 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_180
80000c00 g       .ctors	00000000 __EH_FRAME_END__
800040c2 g     F .text	0000002c _in_uart3
6001bb00 g       .CPU1.istack	00000000 __ISTACK1
80003800 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_192
800033a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_157
80003240 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_146
80002da0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_109
8000bf08 g     F .text	000000a6 .hidden __fpcmp_parts_d
50100bc0 g       .inttab	00000000 __interrupt_94
50100e80 g       .inttab	00000000 __interrupt_116
0001a600 g       *ABS*	00000000 __USTACK2_OFFSET
50100ae0 g       .inttab	00000000 __interrupt_87
8000771a g     F .text	0000006c osEE_scheduler_core_pop_running
800021a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_13
80004e12 g     F .text	0000000e stopGpt12_T6
80003f80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_252
50100580 g       .inttab	00000000 __interrupt_44
50101120 g       .inttab	00000000 __interrupt_137
80007d24 g     F .text	0000007c osEE_cpu_startos
50101340 g       .inttab	00000000 __interrupt_154
80003b40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_218
50101c00 g       .inttab	00000000 __interrupt_224
80003e20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_241
800029c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_78
800030a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_133
501018e0 g       .inttab	00000000 __interrupt_199
501004a0 g       .inttab	00000000 __interrupt_37
800073b6 g     F .text	0000002c GetEvent
50100820 g       .inttab	00000000 __interrupt_65
50101640 g       .inttab	00000000 __interrupt_178
501016e0 g       .inttab	00000000 __interrupt_183
6001b600 g       .CPU1.ustack	00000000 __USTACK1
80004d0a g     F .text	0000000a setcntDelay
80007858 g     F .text	00000028 osEE_scheduler_task_insert
80003be0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_223
80002620 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_49
8000b924 g     F .text	00000118 .hidden __divdf3
80004f06 g     F .text	0000001a VADC_readResult
700005f0 g     O .data	00000408 __malloc_av_
80002f00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_120
8000701e g     F .text	00000068 ShutdownOS
80003060 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_131
80005376 g     F .text	0000003a movChB
800035e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_175
70018600 g     O .CPU0.ustack	00000000 __USTACK0_END
80003900 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_200
80000a20 g       .traptab	00000000 __trap_1
80002120 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_9
8000b780 g     F .text	000001a4 .hidden __muldf3
80002500 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_40
80002520 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_41
50101ac0 g       .inttab	00000000 __interrupt_214
501012a0 g       .inttab	00000000 __interrupt_149
8000a518 g     F .text	00000002 __malloc_lock
50101200 g       .inttab	00000000 __interrupt_144
8000b514 g     F .text	0000003c sbrk
80000000 g       .startup	00000000 BootModeHeader0
80000bc0 g       .traptab	00000000 osEE_tc_trap_system
50100d80 g       .inttab	00000000 __interrupt_108
8000ac12 g     F .text	00000062 _calloc_r
00002000 g       *ABS*	00000000 __CSA0_SIZE
50100cc0 g       .inttab	00000000 __interrupt_102
80002820 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_65
501007a0 g       .inttab	00000000 __interrupt_61
800024a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_37
800059d2 g     F .text	0000000a SYSTEM_GetExtClock
50100b80 g       .inttab	00000000 __interrupt_92
800059dc g     F .text	000000c0 SYSTEM_GetCpuClock
80003d20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_233
80003960 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_203
8000af2a g     F .text	00000010 memset
800034e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_167
80002640 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_50
80006090 g     F .text	00000016 main
80004f20 g     F .text	00000056 delay_ms
50100240 g       .inttab	00000000 __interrupt_18
80002200 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_16
70003310 g     O .bss	00000004 __malloc_max_total_mem
8000484e g     F .text	000001b0 my_scanf
80007ed4 g       .text	00000000 __interrupt_1
80003540 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_170
501004e0 g       .inttab	00000000 __interrupt_39
8000bfae g     F .text	0000009c .hidden __udiv6432
50101360 g       .inttab	00000000 __interrupt_155
00000400 g       *ABS*	00000000 __ISTACK_SIZE
50101c40 g       .inttab	00000000 __interrupt_226
800025a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_45
80002b00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_88
80007786 g     F .text	00000018 osEE_task_activated
50101700 g       .inttab	00000000 __interrupt_184
5001bb00 g       .CPU2.istack	00000000 __ISTACK2
80000060 g     O .rodata	00000024 osEE_kdb_var
50100fc0 g       .inttab	00000000 __interrupt_126
50100dc0 g       .inttab	00000000 __interrupt_110
50101820 g       .inttab	00000000 __interrupt_193
50100400 g       .inttab	00000000 __interrupt_32
00018600 g       *ABS*	00000000 __USTACK0_OFFSET
80007f54 g     F .text	00000106 _strtol_r
80003b80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_220
80003020 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_129
8000936c g     F .text	00000cd2 _dtoa_r
0001b700 g       *ABS*	00000000 __ISTACK1_OFFSET
8000a04a g     F .text	0000049a _malloc_r
800039e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_207
501015c0 g       .inttab	00000000 __interrupt_174
80007a34 g     F .text	00000060 osEE_counter_insert_abs_trigger
80000ac0 g       .traptab	00000000 ___trap_6
80003d60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_235
800024e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_39
50101b60 g       .inttab	00000000 __interrupt_219
80002a00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_80
80008000 g       *ABS*	00000000 __A8_MEM
b0008000 g       *ABS*	00000000 __A9_MEM
80003ce0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_231
50101fa0 g       .inttab	00000000 __interrupt_253
50100760 g       .inttab	00000000 __interrupt_59
80003340 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_154
80004b58 g     F .text	0000007c _init_uart0
80002c40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_98
80005548 g     F .text	0000001e Init_Ultrasonics
800007dc g     O .rodata	00000014 .hidden __thenan_df
50100620 g       .inttab	00000000 __interrupt_49
8000ac74 g     F .text	000000ba _malloc_trim_r
50100ea0 g       .inttab	00000000 __interrupt_117
80000c08 g       .ctors	00000000 __CTOR_END__
700032d8 g     O .bss	00000001 dir
80008000 g     O *ABS*	00000000 _SMALL_DATA2_
50101540 g       .inttab	00000000 __interrupt_170
50000000 g       *ABS*	00000000 __DSPR2_START
800028c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_70
80006f7c g     F .text	000000a2 ReleaseResource
80003da0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_237
80000c08 g       .dtors	00000000 __DTOR_LIST__
60000000 g       *ABS*	00000000 __DSPR1_START
80003c00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_224
501011e0 g       .inttab	00000000 __interrupt_143
800026a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_53
00001000 g       *ABS*	00000000 __USTACK1_SIZE
80002b40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_90
800052b0 g     F .text	00000094 Init_DCMotorPWM
80005c96 g     F .text	00000054 SYSTEM_IdleExt
8000ba7c g     F .text	00000040 .hidden __nedf2
80003a20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_209
50100280 g       .inttab	00000000 __interrupt_20
80005c6a g     F .text	0000000c SYSTEM_DisableProtectionExt
80003880 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_196
8000b46c g     F .text	0000002c unlock_wdtcon
80003220 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_145
80002d80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_108
50101d00 g       .inttab	00000000 __interrupt_232
501010c0 g       .inttab	00000000 __interrupt_134
80002a80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_84
80003500 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_168
80002400 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_32
80003000 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_128
501002c0 g       .inttab	00000000 __interrupt_22
80003620 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_177
8000806c g     F .text	00000028 _vsprintf_r
80003120 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_137
80002900 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_72
800049fe g     F .text	00000060 remove_null
80007ef0 g       .text	00000000 __trap_6
501007c0 g       .inttab	00000000 __interrupt_62
501012e0 g       .inttab	00000000 __interrupt_151
50101b40 g       .inttab	00000000 __interrupt_218
50100c00 g       .inttab	00000000 __interrupt_96
80000a00 g     F .traptab	00000000 TriCore_trap_table
80002600 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_48
50100660 g       .inttab	00000000 __interrupt_51
50100b20 g       .inttab	00000000 __interrupt_89
80007454 g     F .text	0000004a GetElapsedValue
700001c0 g     O .data	00000004 _impure_ptr
501017c0 g       .inttab	00000000 __interrupt_190
501005c0 g       .inttab	00000000 __interrupt_46
501000a0 g       .inttab	00000000 __interrupt_5
50101420 g       .inttab	00000000 __interrupt_161
80003660 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_179
501014c0 g       .inttab	00000000 __interrupt_166
501009e0 g       .inttab	00000000 __interrupt_79
800053d0 g     F .text	00000032 movChA_PWM
501001e0 g       .inttab	00000000 __interrupt_15
501013e0 g       .inttab	00000000 __interrupt_159
50100e40 g       .inttab	00000000 __interrupt_114
800036e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_183
800072a8 g     F .text	00000030 GetAlarmBase
80003cc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_230
50101ee0 g       .inttab	00000000 __interrupt_247
80004e2c g     F .text	0000000e stopGpt12_T4
00002000 g       *ABS*	00000000 __CSA1_SIZE
800022c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_22
80006ae0 g     F .text	00000014 DisableAllInterrupts
8000547a g     F .text	000000ce getTofDistance
80004778 g     F .text	0000003e my_puts
00001000 g       *ABS*	00000000 __USTACK_SIZE
700032d0 g     O .bss	00000004 pwm
80006d74 g     F .text	000000ae ChainTask
800040ac g     F .text	00000016 _out_uart3
501019c0 g       .inttab	00000000 __interrupt_206
50100fe0 g       .inttab	00000000 __interrupt_127
50100f40 g       .inttab	00000000 __interrupt_122
50100320 g       .inttab	00000000 __interrupt_25
80002ca0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_101
501018c0 g       .inttab	00000000 __interrupt_198
80006510 g     F .text	0000004c osEE_tricore_system_timer_handler
5001a600 g       .CPU2.ustack	00000000 __USTACK2_AREA_END
80002fc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_126
80003b20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_217
80003ba0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_221
800050e4 g     F .text	00000010 getSW1
80000b00 g       .traptab	00000000 osEE_tc_trap_mmu
50100000 g     F .inttab	00000000 TriCore_int_table
80002ae0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_87
80006a64 g     F .text	0000006e osEE_tc_delay
800007f0 g     O .rodata	00000000 __clear_table
8000b4e4 g     F .text	00000020 lock_safety_wdtcon
501010a0 g       .inttab	00000000 __interrupt_133
50100560 g       .inttab	00000000 __interrupt_43
8000779e g     F .text	00000018 osEE_task_end
50100ac0 g       .inttab	00000000 __interrupt_86
80002dc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_110
80002f80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_124
80003bc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_222
80002240 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_18
80004e40 g     F .text	00000006 getGpt12_T4
50101920 g       .inttab	00000000 __interrupt_201
80002440 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_34
80000c00 g       .ctors	00000000 __EH_FRAME_BEGIN__
50101e40 g       .inttab	00000000 __interrupt_242
80002840 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_66
50101180 g       .inttab	00000000 __interrupt_140
80003140 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_138
800079bc g     F .text	00000078 osEE_counter_insert_rel_trigger
80003e60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_243
50101560 g       .inttab	00000000 __interrupt_171
80007cee g     F .text	00000014 osEE_change_context_from_task_end
50100220 g       .inttab	00000000 __interrupt_17
800072d8 g     F .text	00000064 WaitEvent
50101a00 g       .inttab	00000000 __interrupt_208
50101da0 g       .inttab	00000000 __interrupt_237
80003fa0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_253
80003c20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_225
50100700 g       .inttab	00000000 __interrupt_56
80004ce2 g     F .text	0000000a getRightMotorDuty
501009a0 g       .inttab	00000000 __interrupt_77
80002880 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_68
00000400 g       *ABS*	00000000 __ISTACK0_SIZE
50101280 g       .inttab	00000000 __interrupt_148
50100ca0 g       .inttab	00000000 __interrupt_101
8000749e g     F .text	0000006e IncrementCounter
80000a60 g       .traptab	00000000 __trap_3
80002980 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_76
50101f20 g       .inttab	00000000 __interrupt_249
5001b600 g       .CPU2.ustack	00000000 __USTACK2
50101e60 g       .inttab	00000000 __interrupt_243
50101940 g       .inttab	00000000 __interrupt_202
80007c7c g     F .text	00000028 osEE_alarm_cancel
80003940 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_202
50101ce0 g       .inttab	00000000 __interrupt_231
800069f8 g     F .text	0000006c osEE_tc_stm_set_sr1_next_match
0001e000 g       *ABS*	00000000 __DSPR1_SIZE
80003260 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_147
50100860 g       .inttab	00000000 __interrupt_67
80000020 g       .startup	00000000 BootModeIndex
50101f00 g       .inttab	00000000 __interrupt_248
501019e0 g       .inttab	00000000 __interrupt_207
800032c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_150
80003d80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_236
700005ec g     O .data	00000004 __malloc_trim_threshold
800031a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_141
80002d00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_104
501003a0 g       .inttab	00000000 __interrupt_29
80007a94 g     F .text	00000024 osEE_counter_cancel_trigger
50100020 g       .inttab	00000000 ___interrupt_1
8000a950 g     F .text	000000ca __mdiff
800020e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_7
501015e0 g       .inttab	00000000 __interrupt_175
80002920 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_73
800077d6 g     F .text	0000001e osEE_activate_isr2
700001b8 g     O .data	00000004 __ctype_ptr__
700032dc g     O .bss	00000004 duty
50101ba0 g       .inttab	00000000 __interrupt_221
80003dc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_238
80020000 g       .startup	00000000 BootModeHeader1
800065f4 g     F .text	000001e2 osEE_tc_set_pll_fsource
50101800 g       .inttab	00000000 __interrupt_192
50100a40 g       .inttab	00000000 __interrupt_82
800026e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_55
70000a08 g     O .bss	00000004 beepOnOff
0001c000 g       *ABS*	00000000 __DSPR0_SIZE
80002fe0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_127
80002b80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_92
80004e20 g     F .text	0000000c runGpt12_T4
80007f1a g     F .text	0000000a atoi
501002e0 g       .inttab	00000000 __interrupt_23
80000386 g     O .rodata	00000101 _ctype_
80002320 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_25
800039c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_206
800029e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_79
80000858 g     O .rodata	00000000 __copy_table
501011a0 g       .inttab	00000000 __interrupt_141
00019700 g       *ABS*	00000000 __ISTACK0_OFFSET
80004b24 g     F .text	00000034 _poll_uart1
80004f76 g     F .text	00000016 Init_Buzzer
50100e60 g       .inttab	00000000 __interrupt_115
50101fc0 g       .inttab	00000000 __interrupt_254
50100720 g       .inttab	00000000 __interrupt_57
00000400 g       *ABS*	00000000 __ISTACK2_SIZE
80002ee0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_119
8000b504 g     F .text	00000010 _exit
80002280 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_20
80000b20 g       .traptab	00000000 osEE_tc_trap_protection
80000b00 g     F .traptab	00000000 __TRAPTAB
50101380 g       .inttab	00000000 __interrupt_156
00002000 g       *ABS*	00000000 __CSA2_SIZE
800050a8 g     F .text	0000001e toggleLED1
800035a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_173
700032d9 g     O .bss	00000001 ch
50101a60 g       .inttab	00000000 __interrupt_211
50100800 g       .inttab	00000000 __interrupt_64
80007f40 g     F .text	00000014 strlen
50100de0 g       .inttab	00000000 __interrupt_111
501008a0 g       .inttab	00000000 __interrupt_69
80003860 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_195
0001b700 g       *ABS*	00000000 __ISTACK2_OFFSET
50101720 g       .inttab	00000000 __interrupt_185
50101680 g       .inttab	00000000 __interrupt_180
8000bafc g     F .text	00000040 .hidden __gedf2
80002bc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_94
50101a20 g       .inttab	00000000 __interrupt_209
80002720 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_57
501003c0 g       .inttab	00000000 __interrupt_30
80003420 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_161
80002f40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_122
80000a00 g       .traptab	00000000 __trap_0
80005344 g     F .text	00000032 movChA
80007f24 g     F .text	0000001c strchr
70003b58 g     O .inttab	00000001 __HEAP_END
50100640 g       .inttab	00000000 __interrupt_50
80006022 g     F .text	00000044 FuncTOF_Example
80005c56 g     F .text	00000004 SYSTEM_EnableProtection
6001bc00 g       .CPU1.csa	00000000 __CSA1
50101780 g       .inttab	00000000 __interrupt_188
50101f60 g       .inttab	00000000 __interrupt_251
50101b20 g       .inttab	00000000 __interrupt_217
50100be0 g       .inttab	00000000 __interrupt_95
80006af4 g     F .text	0000001a EnableAllInterrupts
80005402 g     F .text	00000032 movChB_PWM
80004edc g     F .text	0000002a VADC_startConversion
50100b00 g       .inttab	00000000 __interrupt_88
80004bd4 g     F .text	00000038 _in_uart0
501005a0 g       .inttab	00000000 __interrupt_45
80005e68 g     F .text	00000008 FuncTask_AEB
80003640 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_178
80002780 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_60
80004a5e g     F .text	00000092 _init_uart1
80007de6 g     F .text	0000001a osEE_hal_restore_ctx
50101600 g       .inttab	00000000 __interrupt_176
8000b740 g     F .text	00000040 .hidden __subdf3
50100780 g       .inttab	00000000 __interrupt_60
70008000 g     O *ABS*	00000000 _SMALL_DATA_
80003f00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_248
8000a648 g     F .text	00000066 __lo0bits
800034c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_166
80002000 g     F .inttab_cpu0	00002000 __INTTAB0
50100500 g       .inttab	00000000 __interrupt_40
50100a60 g       .inttab	00000000 __interrupt_83
8000508e g     F .text	0000001a setLED2
50100060 g       .inttab	00000000 __interrupt_3
50100460 g       .inttab	00000000 __interrupt_35
80003080 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_132
50101000 g       .inttab	00000000 __interrupt_128
80006bf0 g     F .text	00000038 ResumeOSInterrupts
50100f60 g       .inttab	00000000 __interrupt_123
800030e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_135
501004c0 g       .inttab	00000000 __interrupt_38
50100c40 g       .inttab	00000000 __interrupt_98
80003200 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_144
80002d60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_107
80002160 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_11
80000084 g     O .rodata	00000014 osEE_cdb_var
501006a0 g       .inttab	00000000 __interrupt_53
8000bd4a g     F .text	00000112 .hidden __pack_d
800071a2 g     F .text	0000005a SetAbsAlarm
80005104 g     F .text	00000094 getSW1_Debounce
80006c28 g     F .text	000000ca StartOS
80003ca0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_229
80003440 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_162
80004d14 g     F .text	0000007a init_gpt1
50100940 g       .inttab	00000000 __interrupt_74
8000a584 g     F .text	00000082 __multadd
8000a572 g     F .text	00000012 _Bfree
8000522e g     F .text	00000082 Init_DCMotor
00000000         *UND*	00000000 __do_global_ctors
80008000 g     O *ABS*	00000000 _SMALL_DATA3_
80003a80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_212



Disassembly of section .startup:

80000020 <_start>:
#endif

void _start(void)
{
  /* asm instruction to jump to the core startup */
  osEE_tc_jump_abs(osEE_tc_core0_start);
80000020:	9d 80 53 30 	ja 800060a6 <osEE_tc_core0_start>
80000024:	00 90       	ret 

Disassembly of section .traptab:

80000a00 <TriCore_trap_table>:
80000a00:	0d 00 00 02 	svlcx 
80000a04:	91 00 00 f7 	movh.a %a15,28672
80000a08:	19 f4 a8 c3 	ld.w %d4,[%a15]15144 <70003b28 <Tdisptab>>
80000a0c:	60 4f       	mov.a %a15,%d4
80000a0e:	02 f4       	mov %d4,%d15
80000a10:	2d 0f 00 00 	calli %a15
80000a14:	0d 00 40 02 	rslcx 
80000a18:	00 80       	rfe 
80000a1a:	00 00       	nop 
80000a1c:	00 00       	nop 
	...

80000a20 <__trap_1>:
80000a20:	0d 00 00 02 	svlcx 
80000a24:	91 00 00 f7 	movh.a %a15,28672
80000a28:	19 f4 ac c3 	ld.w %d4,[%a15]15148 <70003b2c <Tdisptab+0x4>>
80000a2c:	60 4f       	mov.a %a15,%d4
80000a2e:	02 f4       	mov %d4,%d15
80000a30:	2d 0f 00 00 	calli %a15
80000a34:	0d 00 40 02 	rslcx 
80000a38:	00 80       	rfe 
80000a3a:	00 00       	nop 
80000a3c:	00 00       	nop 
	...

80000a40 <__trap_2>:
80000a40:	0d 00 00 02 	svlcx 
80000a44:	91 00 00 f7 	movh.a %a15,28672
80000a48:	19 f4 b0 c3 	ld.w %d4,[%a15]15152 <70003b30 <Tdisptab+0x8>>
80000a4c:	60 4f       	mov.a %a15,%d4
80000a4e:	02 f4       	mov %d4,%d15
80000a50:	2d 0f 00 00 	calli %a15
80000a54:	0d 00 40 02 	rslcx 
80000a58:	00 80       	rfe 
80000a5a:	00 00       	nop 
80000a5c:	00 00       	nop 
	...

80000a60 <__trap_3>:
80000a60:	0d 00 00 02 	svlcx 
80000a64:	91 00 00 f7 	movh.a %a15,28672
80000a68:	19 f4 b4 c3 	ld.w %d4,[%a15]15156 <70003b34 <Tdisptab+0xc>>
80000a6c:	60 4f       	mov.a %a15,%d4
80000a6e:	02 f4       	mov %d4,%d15
80000a70:	2d 0f 00 00 	calli %a15
80000a74:	0d 00 40 02 	rslcx 
80000a78:	00 80       	rfe 
80000a7a:	00 00       	nop 
80000a7c:	00 00       	nop 
	...

80000a80 <__trap_4>:
80000a80:	0d 00 00 02 	svlcx 
80000a84:	91 00 00 f7 	movh.a %a15,28672
80000a88:	19 f4 b8 c3 	ld.w %d4,[%a15]15160 <70003b38 <Tdisptab+0x10>>
80000a8c:	60 4f       	mov.a %a15,%d4
80000a8e:	02 f4       	mov %d4,%d15
80000a90:	2d 0f 00 00 	calli %a15
80000a94:	0d 00 40 02 	rslcx 
80000a98:	00 80       	rfe 
80000a9a:	00 00       	nop 
80000a9c:	00 00       	nop 
	...

80000aa0 <__trap_5>:
80000aa0:	0d 00 00 02 	svlcx 
80000aa4:	91 00 00 f7 	movh.a %a15,28672
80000aa8:	19 f4 bc c3 	ld.w %d4,[%a15]15164 <70003b3c <Tdisptab+0x14>>
80000aac:	60 4f       	mov.a %a15,%d4
80000aae:	02 f4       	mov %d4,%d15
80000ab0:	2d 0f 00 00 	calli %a15
80000ab4:	0d 00 40 02 	rslcx 
80000ab8:	00 80       	rfe 
80000aba:	00 00       	nop 
80000abc:	00 00       	nop 
	...

80000ac0 <___trap_6>:
80000ac0:	1d 00 18 3a 	j 80007ef0 <__trap_6>
	...

80000ae0 <__trap_7>:
80000ae0:	0d 00 00 02 	svlcx 
80000ae4:	91 00 00 f7 	movh.a %a15,28672
80000ae8:	19 f4 84 d3 	ld.w %d4,[%a15]15172 <70003b44 <Tdisptab+0x1c>>
80000aec:	60 4f       	mov.a %a15,%d4
80000aee:	02 f4       	mov %d4,%d15
80000af0:	2d 0f 00 00 	calli %a15
80000af4:	0d 00 40 02 	rslcx 
80000af8:	00 80       	rfe 
80000afa:	00 00       	nop 
80000afc:	00 00       	nop 
	...

80000b00 <__TRAPTAB>:
80000b00:	00 a0       	debug 
80000b02:	1d ff ff ff 	j 80000b00 <__TRAPTAB>
	...

80000b20 <osEE_tc_trap_protection>:
80000b20:	00 a0       	debug 
80000b22:	1d ff ff ff 	j 80000b20 <osEE_tc_trap_protection>
	...

80000b40 <osEE_tc_trap_instruction>:
80000b40:	00 a0       	debug 
80000b42:	1d ff ff ff 	j 80000b40 <osEE_tc_trap_instruction>
	...

80000b60 <osEE_tc_trap_context>:
80000b60:	00 a0       	debug 
80000b62:	1d ff ff ff 	j 80000b60 <osEE_tc_trap_context>
	...

80000b80 <osEE_tc_trap_bus>:
80000b80:	00 a0       	debug 
80000b82:	1d ff ff ff 	j 80000b80 <osEE_tc_trap_bus>
	...

80000ba0 <osEE_tc_trap_assertion>:
80000ba0:	00 a0       	debug 
80000ba2:	1d ff ff ff 	j 80000ba0 <osEE_tc_trap_assertion>
	...

80000bc0 <osEE_tc_trap_system>:
80000bc0:	00 a0       	debug 
80000bc2:	1d ff ff ff 	j 80000bc0 <osEE_tc_trap_system>
	...

80000be0 <osEE_tc_trap_nmi>:
80000be0:	00 a0       	debug 
80000be2:	1d ff ff ff 	j 80000be0 <osEE_tc_trap_nmi>
	...

Disassembly of section .ctors:

80000c00 <__CTOR_LIST__>:
	...

Disassembly of section .dtors:

80000c08 <__DTOR_LIST__>:
	...

Disassembly of section .inttab_cpu0:

80002000 <__INTTAB0>:
	...

80002020 <osEE_tc_isr2_entry_1>:
80002020:	0d 00 00 02 	svlcx 
80002024:	82 04       	mov %d4,0
80002026:	1d 00 56 25 	j 80006ad2 <osEE_tc_isr2_wrapper>
	...

80002040 <osEE_tc_isr_dummy_entry_2>:
80002040:	3c 00       	j 80002040 <osEE_tc_isr_dummy_entry_2>
	...

80002060 <osEE_tc_isr_dummy_entry_3>:
80002060:	3c 00       	j 80002060 <osEE_tc_isr_dummy_entry_3>
	...

80002080 <osEE_tc_isr_dummy_entry_4>:
80002080:	3c 00       	j 80002080 <osEE_tc_isr_dummy_entry_4>
	...

800020a0 <osEE_tc_isr_dummy_entry_5>:
800020a0:	3c 00       	j 800020a0 <osEE_tc_isr_dummy_entry_5>
	...

800020c0 <osEE_tc_isr_dummy_entry_6>:
800020c0:	3c 00       	j 800020c0 <osEE_tc_isr_dummy_entry_6>
	...

800020e0 <osEE_tc_isr_dummy_entry_7>:
800020e0:	3c 00       	j 800020e0 <osEE_tc_isr_dummy_entry_7>
	...

80002100 <osEE_tc_isr_dummy_entry_8>:
80002100:	3c 00       	j 80002100 <osEE_tc_isr_dummy_entry_8>
	...

80002120 <osEE_tc_isr_dummy_entry_9>:
80002120:	3c 00       	j 80002120 <osEE_tc_isr_dummy_entry_9>
	...

80002140 <osEE_tc_isr_dummy_entry_10>:
80002140:	3c 00       	j 80002140 <osEE_tc_isr_dummy_entry_10>
	...

80002160 <osEE_tc_isr_dummy_entry_11>:
80002160:	3c 00       	j 80002160 <osEE_tc_isr_dummy_entry_11>
	...

80002180 <osEE_tc_isr_dummy_entry_12>:
80002180:	3c 00       	j 80002180 <osEE_tc_isr_dummy_entry_12>
	...

800021a0 <osEE_tc_isr_dummy_entry_13>:
800021a0:	3c 00       	j 800021a0 <osEE_tc_isr_dummy_entry_13>
	...

800021c0 <osEE_tc_isr_dummy_entry_14>:
800021c0:	3c 00       	j 800021c0 <osEE_tc_isr_dummy_entry_14>
	...

800021e0 <osEE_tc_isr_dummy_entry_15>:
800021e0:	3c 00       	j 800021e0 <osEE_tc_isr_dummy_entry_15>
	...

80002200 <osEE_tc_isr_dummy_entry_16>:
80002200:	3c 00       	j 80002200 <osEE_tc_isr_dummy_entry_16>
	...

80002220 <osEE_tc_isr_dummy_entry_17>:
80002220:	3c 00       	j 80002220 <osEE_tc_isr_dummy_entry_17>
	...

80002240 <osEE_tc_isr_dummy_entry_18>:
80002240:	3c 00       	j 80002240 <osEE_tc_isr_dummy_entry_18>
	...

80002260 <osEE_tc_isr_dummy_entry_19>:
80002260:	3c 00       	j 80002260 <osEE_tc_isr_dummy_entry_19>
	...

80002280 <osEE_tc_isr_dummy_entry_20>:
80002280:	3c 00       	j 80002280 <osEE_tc_isr_dummy_entry_20>
	...

800022a0 <osEE_tc_isr_dummy_entry_21>:
800022a0:	3c 00       	j 800022a0 <osEE_tc_isr_dummy_entry_21>
	...

800022c0 <osEE_tc_isr_dummy_entry_22>:
800022c0:	3c 00       	j 800022c0 <osEE_tc_isr_dummy_entry_22>
	...

800022e0 <osEE_tc_isr_dummy_entry_23>:
800022e0:	3c 00       	j 800022e0 <osEE_tc_isr_dummy_entry_23>
	...

80002300 <osEE_tc_isr_dummy_entry_24>:
80002300:	3c 00       	j 80002300 <osEE_tc_isr_dummy_entry_24>
	...

80002320 <osEE_tc_isr_dummy_entry_25>:
80002320:	3c 00       	j 80002320 <osEE_tc_isr_dummy_entry_25>
	...

80002340 <osEE_tc_isr_dummy_entry_26>:
80002340:	3c 00       	j 80002340 <osEE_tc_isr_dummy_entry_26>
	...

80002360 <osEE_tc_isr_dummy_entry_27>:
80002360:	3c 00       	j 80002360 <osEE_tc_isr_dummy_entry_27>
	...

80002380 <osEE_tc_isr_dummy_entry_28>:
80002380:	3c 00       	j 80002380 <osEE_tc_isr_dummy_entry_28>
	...

800023a0 <osEE_tc_isr_dummy_entry_29>:
800023a0:	3c 00       	j 800023a0 <osEE_tc_isr_dummy_entry_29>
	...

800023c0 <osEE_tc_isr_dummy_entry_30>:
800023c0:	3c 00       	j 800023c0 <osEE_tc_isr_dummy_entry_30>
	...

800023e0 <osEE_tc_isr_dummy_entry_31>:
800023e0:	3c 00       	j 800023e0 <osEE_tc_isr_dummy_entry_31>
	...

80002400 <osEE_tc_isr_dummy_entry_32>:
80002400:	3c 00       	j 80002400 <osEE_tc_isr_dummy_entry_32>
	...

80002420 <osEE_tc_isr_dummy_entry_33>:
80002420:	3c 00       	j 80002420 <osEE_tc_isr_dummy_entry_33>
	...

80002440 <osEE_tc_isr_dummy_entry_34>:
80002440:	3c 00       	j 80002440 <osEE_tc_isr_dummy_entry_34>
	...

80002460 <osEE_tc_isr_dummy_entry_35>:
80002460:	3c 00       	j 80002460 <osEE_tc_isr_dummy_entry_35>
	...

80002480 <osEE_tc_isr_dummy_entry_36>:
80002480:	3c 00       	j 80002480 <osEE_tc_isr_dummy_entry_36>
	...

800024a0 <osEE_tc_isr_dummy_entry_37>:
800024a0:	3c 00       	j 800024a0 <osEE_tc_isr_dummy_entry_37>
	...

800024c0 <osEE_tc_isr_dummy_entry_38>:
800024c0:	3c 00       	j 800024c0 <osEE_tc_isr_dummy_entry_38>
	...

800024e0 <osEE_tc_isr_dummy_entry_39>:
800024e0:	3c 00       	j 800024e0 <osEE_tc_isr_dummy_entry_39>
	...

80002500 <osEE_tc_isr_dummy_entry_40>:
80002500:	3c 00       	j 80002500 <osEE_tc_isr_dummy_entry_40>
	...

80002520 <osEE_tc_isr_dummy_entry_41>:
80002520:	3c 00       	j 80002520 <osEE_tc_isr_dummy_entry_41>
	...

80002540 <osEE_tc_isr_dummy_entry_42>:
80002540:	3c 00       	j 80002540 <osEE_tc_isr_dummy_entry_42>
	...

80002560 <osEE_tc_isr_dummy_entry_43>:
80002560:	3c 00       	j 80002560 <osEE_tc_isr_dummy_entry_43>
	...

80002580 <osEE_tc_isr_dummy_entry_44>:
80002580:	3c 00       	j 80002580 <osEE_tc_isr_dummy_entry_44>
	...

800025a0 <osEE_tc_isr_dummy_entry_45>:
800025a0:	3c 00       	j 800025a0 <osEE_tc_isr_dummy_entry_45>
	...

800025c0 <osEE_tc_isr_dummy_entry_46>:
800025c0:	3c 00       	j 800025c0 <osEE_tc_isr_dummy_entry_46>
	...

800025e0 <osEE_tc_isr_dummy_entry_47>:
800025e0:	3c 00       	j 800025e0 <osEE_tc_isr_dummy_entry_47>
	...

80002600 <osEE_tc_isr_dummy_entry_48>:
80002600:	3c 00       	j 80002600 <osEE_tc_isr_dummy_entry_48>
	...

80002620 <osEE_tc_isr_dummy_entry_49>:
80002620:	3c 00       	j 80002620 <osEE_tc_isr_dummy_entry_49>
	...

80002640 <osEE_tc_isr_dummy_entry_50>:
80002640:	3c 00       	j 80002640 <osEE_tc_isr_dummy_entry_50>
	...

80002660 <osEE_tc_isr_dummy_entry_51>:
80002660:	3c 00       	j 80002660 <osEE_tc_isr_dummy_entry_51>
	...

80002680 <osEE_tc_isr_dummy_entry_52>:
80002680:	3c 00       	j 80002680 <osEE_tc_isr_dummy_entry_52>
	...

800026a0 <osEE_tc_isr_dummy_entry_53>:
800026a0:	3c 00       	j 800026a0 <osEE_tc_isr_dummy_entry_53>
	...

800026c0 <osEE_tc_isr_dummy_entry_54>:
800026c0:	3c 00       	j 800026c0 <osEE_tc_isr_dummy_entry_54>
	...

800026e0 <osEE_tc_isr_dummy_entry_55>:
800026e0:	3c 00       	j 800026e0 <osEE_tc_isr_dummy_entry_55>
	...

80002700 <osEE_tc_isr_dummy_entry_56>:
80002700:	3c 00       	j 80002700 <osEE_tc_isr_dummy_entry_56>
	...

80002720 <osEE_tc_isr_dummy_entry_57>:
80002720:	3c 00       	j 80002720 <osEE_tc_isr_dummy_entry_57>
	...

80002740 <osEE_tc_isr_dummy_entry_58>:
80002740:	3c 00       	j 80002740 <osEE_tc_isr_dummy_entry_58>
	...

80002760 <osEE_tc_isr_dummy_entry_59>:
80002760:	3c 00       	j 80002760 <osEE_tc_isr_dummy_entry_59>
	...

80002780 <osEE_tc_isr_dummy_entry_60>:
80002780:	3c 00       	j 80002780 <osEE_tc_isr_dummy_entry_60>
	...

800027a0 <osEE_tc_isr_dummy_entry_61>:
800027a0:	3c 00       	j 800027a0 <osEE_tc_isr_dummy_entry_61>
	...

800027c0 <osEE_tc_isr_dummy_entry_62>:
800027c0:	3c 00       	j 800027c0 <osEE_tc_isr_dummy_entry_62>
	...

800027e0 <osEE_tc_isr_dummy_entry_63>:
800027e0:	3c 00       	j 800027e0 <osEE_tc_isr_dummy_entry_63>
	...

80002800 <osEE_tc_isr_dummy_entry_64>:
80002800:	3c 00       	j 80002800 <osEE_tc_isr_dummy_entry_64>
	...

80002820 <osEE_tc_isr_dummy_entry_65>:
80002820:	3c 00       	j 80002820 <osEE_tc_isr_dummy_entry_65>
	...

80002840 <osEE_tc_isr_dummy_entry_66>:
80002840:	3c 00       	j 80002840 <osEE_tc_isr_dummy_entry_66>
	...

80002860 <osEE_tc_isr_dummy_entry_67>:
80002860:	3c 00       	j 80002860 <osEE_tc_isr_dummy_entry_67>
	...

80002880 <osEE_tc_isr_dummy_entry_68>:
80002880:	3c 00       	j 80002880 <osEE_tc_isr_dummy_entry_68>
	...

800028a0 <osEE_tc_isr_dummy_entry_69>:
800028a0:	3c 00       	j 800028a0 <osEE_tc_isr_dummy_entry_69>
	...

800028c0 <osEE_tc_isr_dummy_entry_70>:
800028c0:	3c 00       	j 800028c0 <osEE_tc_isr_dummy_entry_70>
	...

800028e0 <osEE_tc_isr_dummy_entry_71>:
800028e0:	3c 00       	j 800028e0 <osEE_tc_isr_dummy_entry_71>
	...

80002900 <osEE_tc_isr_dummy_entry_72>:
80002900:	3c 00       	j 80002900 <osEE_tc_isr_dummy_entry_72>
	...

80002920 <osEE_tc_isr_dummy_entry_73>:
80002920:	3c 00       	j 80002920 <osEE_tc_isr_dummy_entry_73>
	...

80002940 <osEE_tc_isr_dummy_entry_74>:
80002940:	3c 00       	j 80002940 <osEE_tc_isr_dummy_entry_74>
	...

80002960 <osEE_tc_isr_dummy_entry_75>:
80002960:	3c 00       	j 80002960 <osEE_tc_isr_dummy_entry_75>
	...

80002980 <osEE_tc_isr_dummy_entry_76>:
80002980:	3c 00       	j 80002980 <osEE_tc_isr_dummy_entry_76>
	...

800029a0 <osEE_tc_isr_dummy_entry_77>:
800029a0:	3c 00       	j 800029a0 <osEE_tc_isr_dummy_entry_77>
	...

800029c0 <osEE_tc_isr_dummy_entry_78>:
800029c0:	3c 00       	j 800029c0 <osEE_tc_isr_dummy_entry_78>
	...

800029e0 <osEE_tc_isr_dummy_entry_79>:
800029e0:	3c 00       	j 800029e0 <osEE_tc_isr_dummy_entry_79>
	...

80002a00 <osEE_tc_isr_dummy_entry_80>:
80002a00:	3c 00       	j 80002a00 <osEE_tc_isr_dummy_entry_80>
	...

80002a20 <osEE_tc_isr_dummy_entry_81>:
80002a20:	3c 00       	j 80002a20 <osEE_tc_isr_dummy_entry_81>
	...

80002a40 <osEE_tc_isr_dummy_entry_82>:
80002a40:	3c 00       	j 80002a40 <osEE_tc_isr_dummy_entry_82>
	...

80002a60 <osEE_tc_isr_dummy_entry_83>:
80002a60:	3c 00       	j 80002a60 <osEE_tc_isr_dummy_entry_83>
	...

80002a80 <osEE_tc_isr_dummy_entry_84>:
80002a80:	3c 00       	j 80002a80 <osEE_tc_isr_dummy_entry_84>
	...

80002aa0 <osEE_tc_isr_dummy_entry_85>:
80002aa0:	3c 00       	j 80002aa0 <osEE_tc_isr_dummy_entry_85>
	...

80002ac0 <osEE_tc_isr_dummy_entry_86>:
80002ac0:	3c 00       	j 80002ac0 <osEE_tc_isr_dummy_entry_86>
	...

80002ae0 <osEE_tc_isr_dummy_entry_87>:
80002ae0:	3c 00       	j 80002ae0 <osEE_tc_isr_dummy_entry_87>
	...

80002b00 <osEE_tc_isr_dummy_entry_88>:
80002b00:	3c 00       	j 80002b00 <osEE_tc_isr_dummy_entry_88>
	...

80002b20 <osEE_tc_isr_dummy_entry_89>:
80002b20:	3c 00       	j 80002b20 <osEE_tc_isr_dummy_entry_89>
	...

80002b40 <osEE_tc_isr_dummy_entry_90>:
80002b40:	3c 00       	j 80002b40 <osEE_tc_isr_dummy_entry_90>
	...

80002b60 <osEE_tc_isr_dummy_entry_91>:
80002b60:	3c 00       	j 80002b60 <osEE_tc_isr_dummy_entry_91>
	...

80002b80 <osEE_tc_isr_dummy_entry_92>:
80002b80:	3c 00       	j 80002b80 <osEE_tc_isr_dummy_entry_92>
	...

80002ba0 <osEE_tc_isr_dummy_entry_93>:
80002ba0:	3c 00       	j 80002ba0 <osEE_tc_isr_dummy_entry_93>
	...

80002bc0 <osEE_tc_isr_dummy_entry_94>:
80002bc0:	3c 00       	j 80002bc0 <osEE_tc_isr_dummy_entry_94>
	...

80002be0 <osEE_tc_isr_dummy_entry_95>:
80002be0:	3c 00       	j 80002be0 <osEE_tc_isr_dummy_entry_95>
	...

80002c00 <osEE_tc_isr_dummy_entry_96>:
80002c00:	3c 00       	j 80002c00 <osEE_tc_isr_dummy_entry_96>
	...

80002c20 <osEE_tc_isr_dummy_entry_97>:
80002c20:	3c 00       	j 80002c20 <osEE_tc_isr_dummy_entry_97>
	...

80002c40 <osEE_tc_isr_dummy_entry_98>:
80002c40:	3c 00       	j 80002c40 <osEE_tc_isr_dummy_entry_98>
	...

80002c60 <osEE_tc_isr_dummy_entry_99>:
80002c60:	3c 00       	j 80002c60 <osEE_tc_isr_dummy_entry_99>
	...

80002c80 <osEE_tc_isr_dummy_entry_100>:
80002c80:	3c 00       	j 80002c80 <osEE_tc_isr_dummy_entry_100>
	...

80002ca0 <osEE_tc_isr_dummy_entry_101>:
80002ca0:	3c 00       	j 80002ca0 <osEE_tc_isr_dummy_entry_101>
	...

80002cc0 <osEE_tc_isr_dummy_entry_102>:
80002cc0:	3c 00       	j 80002cc0 <osEE_tc_isr_dummy_entry_102>
	...

80002ce0 <osEE_tc_isr_dummy_entry_103>:
80002ce0:	3c 00       	j 80002ce0 <osEE_tc_isr_dummy_entry_103>
	...

80002d00 <osEE_tc_isr_dummy_entry_104>:
80002d00:	3c 00       	j 80002d00 <osEE_tc_isr_dummy_entry_104>
	...

80002d20 <osEE_tc_isr_dummy_entry_105>:
80002d20:	3c 00       	j 80002d20 <osEE_tc_isr_dummy_entry_105>
	...

80002d40 <osEE_tc_isr_dummy_entry_106>:
80002d40:	3c 00       	j 80002d40 <osEE_tc_isr_dummy_entry_106>
	...

80002d60 <osEE_tc_isr_dummy_entry_107>:
80002d60:	3c 00       	j 80002d60 <osEE_tc_isr_dummy_entry_107>
	...

80002d80 <osEE_tc_isr_dummy_entry_108>:
80002d80:	3c 00       	j 80002d80 <osEE_tc_isr_dummy_entry_108>
	...

80002da0 <osEE_tc_isr_dummy_entry_109>:
80002da0:	3c 00       	j 80002da0 <osEE_tc_isr_dummy_entry_109>
	...

80002dc0 <osEE_tc_isr_dummy_entry_110>:
80002dc0:	3c 00       	j 80002dc0 <osEE_tc_isr_dummy_entry_110>
	...

80002de0 <osEE_tc_isr_dummy_entry_111>:
80002de0:	3c 00       	j 80002de0 <osEE_tc_isr_dummy_entry_111>
	...

80002e00 <osEE_tc_isr_dummy_entry_112>:
80002e00:	3c 00       	j 80002e00 <osEE_tc_isr_dummy_entry_112>
	...

80002e20 <osEE_tc_isr_dummy_entry_113>:
80002e20:	3c 00       	j 80002e20 <osEE_tc_isr_dummy_entry_113>
	...

80002e40 <osEE_tc_isr_dummy_entry_114>:
80002e40:	3c 00       	j 80002e40 <osEE_tc_isr_dummy_entry_114>
	...

80002e60 <osEE_tc_isr_dummy_entry_115>:
80002e60:	3c 00       	j 80002e60 <osEE_tc_isr_dummy_entry_115>
	...

80002e80 <osEE_tc_isr_dummy_entry_116>:
80002e80:	3c 00       	j 80002e80 <osEE_tc_isr_dummy_entry_116>
	...

80002ea0 <osEE_tc_isr_dummy_entry_117>:
80002ea0:	3c 00       	j 80002ea0 <osEE_tc_isr_dummy_entry_117>
	...

80002ec0 <osEE_tc_isr_dummy_entry_118>:
80002ec0:	3c 00       	j 80002ec0 <osEE_tc_isr_dummy_entry_118>
	...

80002ee0 <osEE_tc_isr_dummy_entry_119>:
80002ee0:	3c 00       	j 80002ee0 <osEE_tc_isr_dummy_entry_119>
	...

80002f00 <osEE_tc_isr_dummy_entry_120>:
80002f00:	3c 00       	j 80002f00 <osEE_tc_isr_dummy_entry_120>
	...

80002f20 <osEE_tc_isr_dummy_entry_121>:
80002f20:	3c 00       	j 80002f20 <osEE_tc_isr_dummy_entry_121>
	...

80002f40 <osEE_tc_isr_dummy_entry_122>:
80002f40:	3c 00       	j 80002f40 <osEE_tc_isr_dummy_entry_122>
	...

80002f60 <osEE_tc_isr_dummy_entry_123>:
80002f60:	3c 00       	j 80002f60 <osEE_tc_isr_dummy_entry_123>
	...

80002f80 <osEE_tc_isr_dummy_entry_124>:
80002f80:	3c 00       	j 80002f80 <osEE_tc_isr_dummy_entry_124>
	...

80002fa0 <osEE_tc_isr_dummy_entry_125>:
80002fa0:	3c 00       	j 80002fa0 <osEE_tc_isr_dummy_entry_125>
	...

80002fc0 <osEE_tc_isr_dummy_entry_126>:
80002fc0:	3c 00       	j 80002fc0 <osEE_tc_isr_dummy_entry_126>
	...

80002fe0 <osEE_tc_isr_dummy_entry_127>:
80002fe0:	3c 00       	j 80002fe0 <osEE_tc_isr_dummy_entry_127>
	...

80003000 <osEE_tc_isr_dummy_entry_128>:
80003000:	3c 00       	j 80003000 <osEE_tc_isr_dummy_entry_128>
	...

80003020 <osEE_tc_isr_dummy_entry_129>:
80003020:	3c 00       	j 80003020 <osEE_tc_isr_dummy_entry_129>
	...

80003040 <osEE_tc_isr_dummy_entry_130>:
80003040:	3c 00       	j 80003040 <osEE_tc_isr_dummy_entry_130>
	...

80003060 <osEE_tc_isr_dummy_entry_131>:
80003060:	3c 00       	j 80003060 <osEE_tc_isr_dummy_entry_131>
	...

80003080 <osEE_tc_isr_dummy_entry_132>:
80003080:	3c 00       	j 80003080 <osEE_tc_isr_dummy_entry_132>
	...

800030a0 <osEE_tc_isr_dummy_entry_133>:
800030a0:	3c 00       	j 800030a0 <osEE_tc_isr_dummy_entry_133>
	...

800030c0 <osEE_tc_isr_dummy_entry_134>:
800030c0:	3c 00       	j 800030c0 <osEE_tc_isr_dummy_entry_134>
	...

800030e0 <osEE_tc_isr_dummy_entry_135>:
800030e0:	3c 00       	j 800030e0 <osEE_tc_isr_dummy_entry_135>
	...

80003100 <osEE_tc_isr_dummy_entry_136>:
80003100:	3c 00       	j 80003100 <osEE_tc_isr_dummy_entry_136>
	...

80003120 <osEE_tc_isr_dummy_entry_137>:
80003120:	3c 00       	j 80003120 <osEE_tc_isr_dummy_entry_137>
	...

80003140 <osEE_tc_isr_dummy_entry_138>:
80003140:	3c 00       	j 80003140 <osEE_tc_isr_dummy_entry_138>
	...

80003160 <osEE_tc_isr_dummy_entry_139>:
80003160:	3c 00       	j 80003160 <osEE_tc_isr_dummy_entry_139>
	...

80003180 <osEE_tc_isr_dummy_entry_140>:
80003180:	3c 00       	j 80003180 <osEE_tc_isr_dummy_entry_140>
	...

800031a0 <osEE_tc_isr_dummy_entry_141>:
800031a0:	3c 00       	j 800031a0 <osEE_tc_isr_dummy_entry_141>
	...

800031c0 <osEE_tc_isr_dummy_entry_142>:
800031c0:	3c 00       	j 800031c0 <osEE_tc_isr_dummy_entry_142>
	...

800031e0 <osEE_tc_isr_dummy_entry_143>:
800031e0:	3c 00       	j 800031e0 <osEE_tc_isr_dummy_entry_143>
	...

80003200 <osEE_tc_isr_dummy_entry_144>:
80003200:	3c 00       	j 80003200 <osEE_tc_isr_dummy_entry_144>
	...

80003220 <osEE_tc_isr_dummy_entry_145>:
80003220:	3c 00       	j 80003220 <osEE_tc_isr_dummy_entry_145>
	...

80003240 <osEE_tc_isr_dummy_entry_146>:
80003240:	3c 00       	j 80003240 <osEE_tc_isr_dummy_entry_146>
	...

80003260 <osEE_tc_isr_dummy_entry_147>:
80003260:	3c 00       	j 80003260 <osEE_tc_isr_dummy_entry_147>
	...

80003280 <osEE_tc_isr_dummy_entry_148>:
80003280:	3c 00       	j 80003280 <osEE_tc_isr_dummy_entry_148>
	...

800032a0 <osEE_tc_isr_dummy_entry_149>:
800032a0:	3c 00       	j 800032a0 <osEE_tc_isr_dummy_entry_149>
	...

800032c0 <osEE_tc_isr_dummy_entry_150>:
800032c0:	3c 00       	j 800032c0 <osEE_tc_isr_dummy_entry_150>
	...

800032e0 <osEE_tc_isr_dummy_entry_151>:
800032e0:	3c 00       	j 800032e0 <osEE_tc_isr_dummy_entry_151>
	...

80003300 <osEE_tc_isr_dummy_entry_152>:
80003300:	3c 00       	j 80003300 <osEE_tc_isr_dummy_entry_152>
	...

80003320 <osEE_tc_isr_dummy_entry_153>:
80003320:	3c 00       	j 80003320 <osEE_tc_isr_dummy_entry_153>
	...

80003340 <osEE_tc_isr_dummy_entry_154>:
80003340:	3c 00       	j 80003340 <osEE_tc_isr_dummy_entry_154>
	...

80003360 <osEE_tc_isr_dummy_entry_155>:
80003360:	3c 00       	j 80003360 <osEE_tc_isr_dummy_entry_155>
	...

80003380 <osEE_tc_isr_dummy_entry_156>:
80003380:	3c 00       	j 80003380 <osEE_tc_isr_dummy_entry_156>
	...

800033a0 <osEE_tc_isr_dummy_entry_157>:
800033a0:	3c 00       	j 800033a0 <osEE_tc_isr_dummy_entry_157>
	...

800033c0 <osEE_tc_isr_dummy_entry_158>:
800033c0:	3c 00       	j 800033c0 <osEE_tc_isr_dummy_entry_158>
	...

800033e0 <osEE_tc_isr_dummy_entry_159>:
800033e0:	3c 00       	j 800033e0 <osEE_tc_isr_dummy_entry_159>
	...

80003400 <osEE_tc_isr_dummy_entry_160>:
80003400:	3c 00       	j 80003400 <osEE_tc_isr_dummy_entry_160>
	...

80003420 <osEE_tc_isr_dummy_entry_161>:
80003420:	3c 00       	j 80003420 <osEE_tc_isr_dummy_entry_161>
	...

80003440 <osEE_tc_isr_dummy_entry_162>:
80003440:	3c 00       	j 80003440 <osEE_tc_isr_dummy_entry_162>
	...

80003460 <osEE_tc_isr_dummy_entry_163>:
80003460:	3c 00       	j 80003460 <osEE_tc_isr_dummy_entry_163>
	...

80003480 <osEE_tc_isr_dummy_entry_164>:
80003480:	3c 00       	j 80003480 <osEE_tc_isr_dummy_entry_164>
	...

800034a0 <osEE_tc_isr_dummy_entry_165>:
800034a0:	3c 00       	j 800034a0 <osEE_tc_isr_dummy_entry_165>
	...

800034c0 <osEE_tc_isr_dummy_entry_166>:
800034c0:	3c 00       	j 800034c0 <osEE_tc_isr_dummy_entry_166>
	...

800034e0 <osEE_tc_isr_dummy_entry_167>:
800034e0:	3c 00       	j 800034e0 <osEE_tc_isr_dummy_entry_167>
	...

80003500 <osEE_tc_isr_dummy_entry_168>:
80003500:	3c 00       	j 80003500 <osEE_tc_isr_dummy_entry_168>
	...

80003520 <osEE_tc_isr_dummy_entry_169>:
80003520:	3c 00       	j 80003520 <osEE_tc_isr_dummy_entry_169>
	...

80003540 <osEE_tc_isr_dummy_entry_170>:
80003540:	3c 00       	j 80003540 <osEE_tc_isr_dummy_entry_170>
	...

80003560 <osEE_tc_isr_dummy_entry_171>:
80003560:	3c 00       	j 80003560 <osEE_tc_isr_dummy_entry_171>
	...

80003580 <osEE_tc_isr_dummy_entry_172>:
80003580:	3c 00       	j 80003580 <osEE_tc_isr_dummy_entry_172>
	...

800035a0 <osEE_tc_isr_dummy_entry_173>:
800035a0:	3c 00       	j 800035a0 <osEE_tc_isr_dummy_entry_173>
	...

800035c0 <osEE_tc_isr_dummy_entry_174>:
800035c0:	3c 00       	j 800035c0 <osEE_tc_isr_dummy_entry_174>
	...

800035e0 <osEE_tc_isr_dummy_entry_175>:
800035e0:	3c 00       	j 800035e0 <osEE_tc_isr_dummy_entry_175>
	...

80003600 <osEE_tc_isr_dummy_entry_176>:
80003600:	3c 00       	j 80003600 <osEE_tc_isr_dummy_entry_176>
	...

80003620 <osEE_tc_isr_dummy_entry_177>:
80003620:	3c 00       	j 80003620 <osEE_tc_isr_dummy_entry_177>
	...

80003640 <osEE_tc_isr_dummy_entry_178>:
80003640:	3c 00       	j 80003640 <osEE_tc_isr_dummy_entry_178>
	...

80003660 <osEE_tc_isr_dummy_entry_179>:
80003660:	3c 00       	j 80003660 <osEE_tc_isr_dummy_entry_179>
	...

80003680 <osEE_tc_isr_dummy_entry_180>:
80003680:	3c 00       	j 80003680 <osEE_tc_isr_dummy_entry_180>
	...

800036a0 <osEE_tc_isr_dummy_entry_181>:
800036a0:	3c 00       	j 800036a0 <osEE_tc_isr_dummy_entry_181>
	...

800036c0 <osEE_tc_isr_dummy_entry_182>:
800036c0:	3c 00       	j 800036c0 <osEE_tc_isr_dummy_entry_182>
	...

800036e0 <osEE_tc_isr_dummy_entry_183>:
800036e0:	3c 00       	j 800036e0 <osEE_tc_isr_dummy_entry_183>
	...

80003700 <osEE_tc_isr_dummy_entry_184>:
80003700:	3c 00       	j 80003700 <osEE_tc_isr_dummy_entry_184>
	...

80003720 <osEE_tc_isr_dummy_entry_185>:
80003720:	3c 00       	j 80003720 <osEE_tc_isr_dummy_entry_185>
	...

80003740 <osEE_tc_isr_dummy_entry_186>:
80003740:	3c 00       	j 80003740 <osEE_tc_isr_dummy_entry_186>
	...

80003760 <osEE_tc_isr_dummy_entry_187>:
80003760:	3c 00       	j 80003760 <osEE_tc_isr_dummy_entry_187>
	...

80003780 <osEE_tc_isr_dummy_entry_188>:
80003780:	3c 00       	j 80003780 <osEE_tc_isr_dummy_entry_188>
	...

800037a0 <osEE_tc_isr_dummy_entry_189>:
800037a0:	3c 00       	j 800037a0 <osEE_tc_isr_dummy_entry_189>
	...

800037c0 <osEE_tc_isr_dummy_entry_190>:
800037c0:	3c 00       	j 800037c0 <osEE_tc_isr_dummy_entry_190>
	...

800037e0 <osEE_tc_isr_dummy_entry_191>:
800037e0:	3c 00       	j 800037e0 <osEE_tc_isr_dummy_entry_191>
	...

80003800 <osEE_tc_isr_dummy_entry_192>:
80003800:	3c 00       	j 80003800 <osEE_tc_isr_dummy_entry_192>
	...

80003820 <osEE_tc_isr_dummy_entry_193>:
80003820:	3c 00       	j 80003820 <osEE_tc_isr_dummy_entry_193>
	...

80003840 <osEE_tc_isr_dummy_entry_194>:
80003840:	3c 00       	j 80003840 <osEE_tc_isr_dummy_entry_194>
	...

80003860 <osEE_tc_isr_dummy_entry_195>:
80003860:	3c 00       	j 80003860 <osEE_tc_isr_dummy_entry_195>
	...

80003880 <osEE_tc_isr_dummy_entry_196>:
80003880:	3c 00       	j 80003880 <osEE_tc_isr_dummy_entry_196>
	...

800038a0 <osEE_tc_isr_dummy_entry_197>:
800038a0:	3c 00       	j 800038a0 <osEE_tc_isr_dummy_entry_197>
	...

800038c0 <osEE_tc_isr_dummy_entry_198>:
800038c0:	3c 00       	j 800038c0 <osEE_tc_isr_dummy_entry_198>
	...

800038e0 <osEE_tc_isr_dummy_entry_199>:
800038e0:	3c 00       	j 800038e0 <osEE_tc_isr_dummy_entry_199>
	...

80003900 <osEE_tc_isr_dummy_entry_200>:
80003900:	3c 00       	j 80003900 <osEE_tc_isr_dummy_entry_200>
	...

80003920 <osEE_tc_isr_dummy_entry_201>:
80003920:	3c 00       	j 80003920 <osEE_tc_isr_dummy_entry_201>
	...

80003940 <osEE_tc_isr_dummy_entry_202>:
80003940:	3c 00       	j 80003940 <osEE_tc_isr_dummy_entry_202>
	...

80003960 <osEE_tc_isr_dummy_entry_203>:
80003960:	3c 00       	j 80003960 <osEE_tc_isr_dummy_entry_203>
	...

80003980 <osEE_tc_isr_dummy_entry_204>:
80003980:	3c 00       	j 80003980 <osEE_tc_isr_dummy_entry_204>
	...

800039a0 <osEE_tc_isr_dummy_entry_205>:
800039a0:	3c 00       	j 800039a0 <osEE_tc_isr_dummy_entry_205>
	...

800039c0 <osEE_tc_isr_dummy_entry_206>:
800039c0:	3c 00       	j 800039c0 <osEE_tc_isr_dummy_entry_206>
	...

800039e0 <osEE_tc_isr_dummy_entry_207>:
800039e0:	3c 00       	j 800039e0 <osEE_tc_isr_dummy_entry_207>
	...

80003a00 <osEE_tc_isr_dummy_entry_208>:
80003a00:	3c 00       	j 80003a00 <osEE_tc_isr_dummy_entry_208>
	...

80003a20 <osEE_tc_isr_dummy_entry_209>:
80003a20:	3c 00       	j 80003a20 <osEE_tc_isr_dummy_entry_209>
	...

80003a40 <osEE_tc_isr_dummy_entry_210>:
80003a40:	3c 00       	j 80003a40 <osEE_tc_isr_dummy_entry_210>
	...

80003a60 <osEE_tc_isr_dummy_entry_211>:
80003a60:	3c 00       	j 80003a60 <osEE_tc_isr_dummy_entry_211>
	...

80003a80 <osEE_tc_isr_dummy_entry_212>:
80003a80:	3c 00       	j 80003a80 <osEE_tc_isr_dummy_entry_212>
	...

80003aa0 <osEE_tc_isr_dummy_entry_213>:
80003aa0:	3c 00       	j 80003aa0 <osEE_tc_isr_dummy_entry_213>
	...

80003ac0 <osEE_tc_isr_dummy_entry_214>:
80003ac0:	3c 00       	j 80003ac0 <osEE_tc_isr_dummy_entry_214>
	...

80003ae0 <osEE_tc_isr_dummy_entry_215>:
80003ae0:	3c 00       	j 80003ae0 <osEE_tc_isr_dummy_entry_215>
	...

80003b00 <osEE_tc_isr_dummy_entry_216>:
80003b00:	3c 00       	j 80003b00 <osEE_tc_isr_dummy_entry_216>
	...

80003b20 <osEE_tc_isr_dummy_entry_217>:
80003b20:	3c 00       	j 80003b20 <osEE_tc_isr_dummy_entry_217>
	...

80003b40 <osEE_tc_isr_dummy_entry_218>:
80003b40:	3c 00       	j 80003b40 <osEE_tc_isr_dummy_entry_218>
	...

80003b60 <osEE_tc_isr_dummy_entry_219>:
80003b60:	3c 00       	j 80003b60 <osEE_tc_isr_dummy_entry_219>
	...

80003b80 <osEE_tc_isr_dummy_entry_220>:
80003b80:	3c 00       	j 80003b80 <osEE_tc_isr_dummy_entry_220>
	...

80003ba0 <osEE_tc_isr_dummy_entry_221>:
80003ba0:	3c 00       	j 80003ba0 <osEE_tc_isr_dummy_entry_221>
	...

80003bc0 <osEE_tc_isr_dummy_entry_222>:
80003bc0:	3c 00       	j 80003bc0 <osEE_tc_isr_dummy_entry_222>
	...

80003be0 <osEE_tc_isr_dummy_entry_223>:
80003be0:	3c 00       	j 80003be0 <osEE_tc_isr_dummy_entry_223>
	...

80003c00 <osEE_tc_isr_dummy_entry_224>:
80003c00:	3c 00       	j 80003c00 <osEE_tc_isr_dummy_entry_224>
	...

80003c20 <osEE_tc_isr_dummy_entry_225>:
80003c20:	3c 00       	j 80003c20 <osEE_tc_isr_dummy_entry_225>
	...

80003c40 <osEE_tc_isr_dummy_entry_226>:
80003c40:	3c 00       	j 80003c40 <osEE_tc_isr_dummy_entry_226>
	...

80003c60 <osEE_tc_isr_dummy_entry_227>:
80003c60:	3c 00       	j 80003c60 <osEE_tc_isr_dummy_entry_227>
	...

80003c80 <osEE_tc_isr_dummy_entry_228>:
80003c80:	3c 00       	j 80003c80 <osEE_tc_isr_dummy_entry_228>
	...

80003ca0 <osEE_tc_isr_dummy_entry_229>:
80003ca0:	3c 00       	j 80003ca0 <osEE_tc_isr_dummy_entry_229>
	...

80003cc0 <osEE_tc_isr_dummy_entry_230>:
80003cc0:	3c 00       	j 80003cc0 <osEE_tc_isr_dummy_entry_230>
	...

80003ce0 <osEE_tc_isr_dummy_entry_231>:
80003ce0:	3c 00       	j 80003ce0 <osEE_tc_isr_dummy_entry_231>
	...

80003d00 <osEE_tc_isr_dummy_entry_232>:
80003d00:	3c 00       	j 80003d00 <osEE_tc_isr_dummy_entry_232>
	...

80003d20 <osEE_tc_isr_dummy_entry_233>:
80003d20:	3c 00       	j 80003d20 <osEE_tc_isr_dummy_entry_233>
	...

80003d40 <osEE_tc_isr_dummy_entry_234>:
80003d40:	3c 00       	j 80003d40 <osEE_tc_isr_dummy_entry_234>
	...

80003d60 <osEE_tc_isr_dummy_entry_235>:
80003d60:	3c 00       	j 80003d60 <osEE_tc_isr_dummy_entry_235>
	...

80003d80 <osEE_tc_isr_dummy_entry_236>:
80003d80:	3c 00       	j 80003d80 <osEE_tc_isr_dummy_entry_236>
	...

80003da0 <osEE_tc_isr_dummy_entry_237>:
80003da0:	3c 00       	j 80003da0 <osEE_tc_isr_dummy_entry_237>
	...

80003dc0 <osEE_tc_isr_dummy_entry_238>:
80003dc0:	3c 00       	j 80003dc0 <osEE_tc_isr_dummy_entry_238>
	...

80003de0 <osEE_tc_isr_dummy_entry_239>:
80003de0:	3c 00       	j 80003de0 <osEE_tc_isr_dummy_entry_239>
	...

80003e00 <osEE_tc_isr_dummy_entry_240>:
80003e00:	3c 00       	j 80003e00 <osEE_tc_isr_dummy_entry_240>
	...

80003e20 <osEE_tc_isr_dummy_entry_241>:
80003e20:	3c 00       	j 80003e20 <osEE_tc_isr_dummy_entry_241>
	...

80003e40 <osEE_tc_isr_dummy_entry_242>:
80003e40:	3c 00       	j 80003e40 <osEE_tc_isr_dummy_entry_242>
	...

80003e60 <osEE_tc_isr_dummy_entry_243>:
80003e60:	3c 00       	j 80003e60 <osEE_tc_isr_dummy_entry_243>
	...

80003e80 <osEE_tc_isr_dummy_entry_244>:
80003e80:	3c 00       	j 80003e80 <osEE_tc_isr_dummy_entry_244>
	...

80003ea0 <osEE_tc_isr_dummy_entry_245>:
80003ea0:	3c 00       	j 80003ea0 <osEE_tc_isr_dummy_entry_245>
	...

80003ec0 <osEE_tc_isr_dummy_entry_246>:
80003ec0:	3c 00       	j 80003ec0 <osEE_tc_isr_dummy_entry_246>
	...

80003ee0 <osEE_tc_isr_dummy_entry_247>:
80003ee0:	3c 00       	j 80003ee0 <osEE_tc_isr_dummy_entry_247>
	...

80003f00 <osEE_tc_isr_dummy_entry_248>:
80003f00:	3c 00       	j 80003f00 <osEE_tc_isr_dummy_entry_248>
	...

80003f20 <osEE_tc_isr_dummy_entry_249>:
80003f20:	3c 00       	j 80003f20 <osEE_tc_isr_dummy_entry_249>
	...

80003f40 <osEE_tc_isr_dummy_entry_250>:
80003f40:	3c 00       	j 80003f40 <osEE_tc_isr_dummy_entry_250>
	...

80003f60 <osEE_tc_isr_dummy_entry_251>:
80003f60:	3c 00       	j 80003f60 <osEE_tc_isr_dummy_entry_251>
	...

80003f80 <osEE_tc_isr_dummy_entry_252>:
80003f80:	3c 00       	j 80003f80 <osEE_tc_isr_dummy_entry_252>
	...

80003fa0 <osEE_tc_isr_dummy_entry_253>:
80003fa0:	3c 00       	j 80003fa0 <osEE_tc_isr_dummy_entry_253>
	...

80003fc0 <osEE_tc_isr_dummy_entry_254>:
80003fc0:	3c 00       	j 80003fc0 <osEE_tc_isr_dummy_entry_254>
	...

80003fe0 <osEE_tc_isr_dummy_entry_255>:
80003fe0:	3c 00       	j 80003fe0 <osEE_tc_isr_dummy_entry_255>
	...

Disassembly of section .text:

80004000 <_init_uart3>:
	unsigned int denominator = 3125;
	unsigned int pisel = 3; /* select ARXnD */

	/* ARX3D/P32.2 (RXD), ATX3/P15.7 (TXD) */
	/* Set TXD/P15.7 to "output" and "high" */
	MODULE_P15.IOCR4.B.PC7 = 0x12;
80004000:	91 40 00 ff 	movh.a %a15,61444
80004004:	d9 ff 40 4b 	lea %a15,[%a15]-19200 <f003b500 <_SMALL_DATA4_+0x40033500>>
80004008:	4c f5       	ld.w %d15,[%a15]20
8000400a:	7b 00 00 29 	movh %d2,36864
8000400e:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
80004012:	a6 2f       	or %d15,%d2
80004014:	68 5f       	st.w [%a15]20,%d15
	MODULE_P15.OUT.B.P7 = 1;
80004016:	4c f0       	ld.w %d15,[%a15]0
80004018:	96 80       	or %d15,128
8000401a:	68 0f       	st.w [%a15]0,%d15

	/* Enable ASCn */
	unlock_wdtcon();
	MODULE_ASCLIN3.CLC.U = 0;
8000401c:	c5 ff 80 40 	lea %a15,f0000900 <_SMALL_DATA4_+0x3fff8900>
80004020:	82 0f       	mov %d15,0
	/* Set TXD/P15.7 to "output" and "high" */
	MODULE_P15.IOCR4.B.PC7 = 0x12;
	MODULE_P15.OUT.B.P7 = 1;

	/* Enable ASCn */
	unlock_wdtcon();
80004022:	6d 00 25 3a 	call 8000b46c <unlock_wdtcon>
	MODULE_ASCLIN3.CLC.U = 0;
80004026:	68 0f       	st.w [%a15]0,%d15
	lock_wdtcon();
80004028:	6d 00 38 3a 	call 8000b498 <lock_wdtcon>
	/* read back for activating module */
	(void)MODULE_ASCLIN3.CLC.U;
8000402c:	48 02       	ld.w %d2,[%a15]0

	/* select RXD as input pin */
	MODULE_ASCLIN3.IOCR.B.ALTI = pisel;
8000402e:	48 12       	ld.w %d2,[%a15]4
	MODULE_ASCLIN3.CSR.U = 1;				/* select CLC as clock source */

	/* ASCLIN3RX Interrupt */
	MODULE_ASCLIN3.FLAGSENABLE.U = (1 << 28); /* FLAGSENABLE.RFLE */
	/* set SRC register  */
	MODULE_SRC.ASCLIN.ASCLIN[3].RX.B.TOS = 0;	// execute core
80004030:	91 40 00 2f 	movh.a %a2,61444
	lock_wdtcon();
	/* read back for activating module */
	(void)MODULE_ASCLIN3.CLC.U;

	/* select RXD as input pin */
	MODULE_ASCLIN3.IOCR.B.ALTI = pisel;
80004034:	b7 32 03 20 	insert %d2,%d2,3,0,3
	MODULE_ASCLIN3.CSR.U = 1;				/* select CLC as clock source */

	/* ASCLIN3RX Interrupt */
	MODULE_ASCLIN3.FLAGSENABLE.U = (1 << 28); /* FLAGSENABLE.RFLE */
	/* set SRC register  */
	MODULE_SRC.ASCLIN.ASCLIN[3].RX.B.TOS = 0;	// execute core
80004038:	d9 22 00 08 	lea %a2,[%a2]-32768 <f0038000 <_SMALL_DATA4_+0x40030000>>
	lock_wdtcon();
	/* read back for activating module */
	(void)MODULE_ASCLIN3.CLC.U;

	/* select RXD as input pin */
	MODULE_ASCLIN3.IOCR.B.ALTI = pisel;
8000403c:	68 12       	st.w [%a15]4,%d2

	/* Program ASC0 */
	MODULE_ASCLIN3.CSR.U = 0;
8000403e:	59 ff 0c 10 	st.w [%a15]76 <f004004c <_SMALL_DATA4_+0x4003804c>>,%d15

	/* configure TX and RX FIFOs */
	MODULE_ASCLIN3.TXFIFOCON.U = (1 << 6)	/* INW: (1 == 1 byte) */
80004042:	da 43       	mov %d15,67
80004044:	68 3f       	st.w [%a15]12,%d15
						  | (1 << 1)	/* ENO */
						  | (1 << 0);	/* FLUSH */
	MODULE_ASCLIN3.RXFIFOCON.U = (1 << 31)  /* BUF: (1 == Single Stage RX Buffer) */
80004046:	9b 0f 00 f8 	addih %d15,%d15,32768
8000404a:	68 4f       	st.w [%a15]16,%d15
						  | (1 << 6)	/* OUTW: (1 == 1 byte) */
						  | (1 << 1)	/* ENI */
						  | (1 << 0);	/* FLUSH */

	/* 38400 */
	MODULE_ASCLIN3.BITCON.U = ( 9 << 0)		/* PRESCALER: 10 */
8000404c:	7b f0 90 f8 	movh %d15,35087
80004050:	1b 9f 00 f0 	addi %d15,%d15,9
80004054:	68 5f       	st.w [%a15]20,%d15
					   | (15 << 16)		/* OVERSAMPLING: 16 */
					   | ( 9 << 24)		/* SAMPLEPOINT: position 7,8,9 */
					   | (1u << 31);	/* SM: 3 samples per bit */
	/* data format: 8N1 */
	MODULE_ASCLIN3.FRAMECON.U = (1 << 9)		/* STOP: 1 bit */
80004056:	3b 00 20 f0 	mov %d15,512
8000405a:	68 6f       	st.w [%a15]24,%d15
						 | (0 << 16)	/* MODE: Init */
						 | (0 << 30);	/* PEN: no parity */
	MODULE_ASCLIN3.DATCON.U = (7 << 0);		/* DATLEN: 8 bit */
8000405c:	82 7f       	mov %d15,7
8000405e:	68 7f       	st.w [%a15]28,%d15

	/* set baudrate value */
	MODULE_ASCLIN3.BRG.U = (denominator << 0)	/* DENOMINATOR */
80004060:	7b 00 0c f0 	movh %d15,192
80004064:	1b 5f c3 f0 	addi %d15,%d15,3125
80004068:	68 8f       	st.w [%a15]32,%d15
					| (numerator << 16);	/* NUMERATOR */

	MODULE_ASCLIN3.FRAMECON.B.MODE = 1;		/* ASC mode */
8000406a:	4c f6       	ld.w %d15,[%a15]24
8000406c:	b7 1f 02 f8 	insert %d15,%d15,1,16,2
80004070:	68 6f       	st.w [%a15]24,%d15
	MODULE_ASCLIN3.CSR.U = 1;				/* select CLC as clock source */
80004072:	82 1f       	mov %d15,1
80004074:	59 ff 0c 10 	st.w [%a15]76 <f004004c <_SMALL_DATA4_+0x4003804c>>,%d15

	/* ASCLIN3RX Interrupt */
	MODULE_ASCLIN3.FLAGSENABLE.U = (1 << 28); /* FLAGSENABLE.RFLE */
80004078:	7b 00 00 f1 	movh %d15,4096
8000407c:	59 ff 00 10 	st.w [%a15]64 <f0040040 <_SMALL_DATA4_+0x40038040>>,%d15
	/* set SRC register  */
	MODULE_SRC.ASCLIN.ASCLIN[3].RX.B.TOS = 0;	// execute core
80004080:	19 2f 28 20 	ld.w %d15,[%a2]168 <f00400a8 <_SMALL_DATA4_+0x400380a8>>
80004084:	b7 0f 82 f5 	insert %d15,%d15,0,11,2
80004088:	59 2f 28 20 	st.w [%a2]168 <f00400a8 <_SMALL_DATA4_+0x400380a8>>,%d15
	MODULE_SRC.ASCLIN.ASCLIN[3].RX.B.SRPN = 1;	// priority
8000408c:	19 2f 28 20 	ld.w %d15,[%a2]168 <f00400a8 <_SMALL_DATA4_+0x400380a8>>
80004090:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
80004094:	59 2f 28 20 	st.w [%a2]168 <f00400a8 <_SMALL_DATA4_+0x400380a8>>,%d15
	MODULE_SRC.ASCLIN.ASCLIN[3].RX.B.SRE = 1;	// enable
80004098:	19 2f 28 20 	ld.w %d15,[%a2]168 <f00400a8 <_SMALL_DATA4_+0x400380a8>>
8000409c:	b7 ff 01 f5 	insert %d15,%d15,15,10,1
800040a0:	59 2f 28 20 	st.w [%a2]168 <f00400a8 <_SMALL_DATA4_+0x400380a8>>,%d15

	TX_START(MODULE_ASCLIN3);
800040a4:	7b 00 00 f8 	movh %d15,32768
800040a8:	68 ef       	st.w [%a15]56,%d15
800040aa:	00 90       	ret 

800040ac <_out_uart3>:

/* Send character CHR via the serial line */
void _out_uart3(const unsigned char chr)
{
	/* wait until space is available in the FIFO */
	while (!TX_READY(MODULE_ASCLIN3));
800040ac:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
800040b0:	ff 0f fe 7f 	jge %d15,0,800040ac <_out_uart3>

	TX_CLEAR(MODULE_ASCLIN3);
800040b4:	7b 00 00 f8 	movh %d15,32768
800040b8:	a5 ff bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d15

	/* send the character */
	PUT_CHAR(MODULE_ASCLIN3, chr);
800040bc:	a5 f4 84 50 	st.w f0000944 <_SMALL_DATA4_+0x3fff8944>,%d4
800040c0:	00 90       	ret 

800040c2 <_in_uart3>:

	if (RX_READY(MODULE_ASCLIN3))
	{
		ret = (unsigned char)GET_CHAR(MODULE_ASCLIN3);
		/* acknowledge receive */
		RX_CLEAR(MODULE_ASCLIN3);
800040c2:	7b 00 00 41 	movh %d4,4096
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
800040c6:	7b 50 40 30 	movh %d3,1029
int _poll_uart3(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;

	if (RX_READY(MODULE_ASCLIN3))
800040ca:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
800040ce:	ef cf fe 7f 	jz.t %d15,28,800040ca <_in_uart3+0x8>
	{
		ret = (unsigned char)GET_CHAR(MODULE_ASCLIN3);
800040d2:	85 f2 88 50 	ld.w %d2,f0000948 <_SMALL_DATA4_+0x3fff8948>
		/* acknowledge receive */
		RX_CLEAR(MODULE_ASCLIN3);
800040d6:	a5 f4 bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d4
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
800040da:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
800040de:	26 3f       	and %d15,%d3
800040e0:	ee 04       	jnz %d15,800040e8 <_in_uart3+0x26>

	/* wait for a new character */
	while (_poll_uart3(&ch) == 0);

	return ch;
}
800040e2:	8f f2 0f 21 	and %d2,%d2,255
800040e6:	00 90       	ret 
		RX_CLEAR(MODULE_ASCLIN3);
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
		{
			/* reset error flags */
			RESET_ERROR(MODULE_ASCLIN3);
800040e8:	a5 f3 bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d3
800040ec:	3c ef       	j 800040ca <_in_uart3+0x8>

800040ee <_poll_uart3>:
int _poll_uart3(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;

	if (RX_READY(MODULE_ASCLIN3))
800040ee:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
   else 0
 */
int _poll_uart3(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
800040f2:	82 02       	mov %d2,0

	if (RX_READY(MODULE_ASCLIN3))
800040f4:	ef cf 10 00 	jz.t %d15,28,80004114 <_poll_uart3+0x26>
	{
		ret = (unsigned char)GET_CHAR(MODULE_ASCLIN3);
		/* acknowledge receive */
		RX_CLEAR(MODULE_ASCLIN3);
800040f8:	7b 00 00 f1 	movh %d15,4096
	unsigned char ret;
	int res = 0;

	if (RX_READY(MODULE_ASCLIN3))
	{
		ret = (unsigned char)GET_CHAR(MODULE_ASCLIN3);
800040fc:	85 f4 88 50 	ld.w %d4,f0000948 <_SMALL_DATA4_+0x3fff8948>
		/* acknowledge receive */
		RX_CLEAR(MODULE_ASCLIN3);
80004100:	a5 ff bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d15
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
80004104:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
80004108:	7b 50 40 30 	movh %d3,1029
8000410c:	26 3f       	and %d15,%d3
8000410e:	ee 04       	jnz %d15,80004116 <_poll_uart3+0x28>
	unsigned char ret;
	int res = 0;

	if (RX_READY(MODULE_ASCLIN3))
	{
		ret = (unsigned char)GET_CHAR(MODULE_ASCLIN3);
80004110:	34 44       	st.b [%a4],%d4
		}
		else
		{
			/* this is a valid character */
			*chr = ret;
			res = 1;
80004112:	82 12       	mov %d2,1
		}
	}

	return res;
}
80004114:	00 90       	ret 
		RX_CLEAR(MODULE_ASCLIN3);
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
		{
			/* reset error flags */
			RESET_ERROR(MODULE_ASCLIN3);
80004116:	a5 f3 bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d3
8000411a:	00 90       	ret 

8000411c <usr_vsprintf>:
	*buf = '\0';
	return length;
}

int usr_vsprintf(char *dest, const char *fmt, va_list ap)
{
8000411c:	20 70       	sub.a %sp,112
			/* handle type modifier */
			if (c == 'l' || c == 'h')
			{
				c = *fmt++;
			}
			switch (c)
8000411e:	7b 00 00 e8 	movh %d14,32768
	*buf = '\0';
	return length;
}

int usr_vsprintf(char *dest, const char *fmt, va_list ap)
{
80004122:	80 4d       	mov.d %d13,%a4
80004124:	40 5c       	mov.aa %a12,%a5
	char c, sign, *cp, *dp = dest;
80004126:	40 4f       	mov.aa %a15,%a4
		}
		else
		{
			if (c == '\n')
			{
				*dp++= '\r';
80004128:	3b d0 00 b0 	mov %d11,13
			/* handle type modifier */
			if (c == 'l' || c == 'h')
			{
				c = *fmt++;
			}
			switch (c)
8000412c:	1b 0e 24 e4 	addi %d14,%d14,16960
			}
			if (pad_on_right)
			{
				while (pad-- > 0)
				{
					*dp++= ' ';
80004130:	3b 00 02 90 	mov %d9,32
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
80004134:	d9 ae 20 00 	lea %a14,[%sp]32
	int left_prec, right_prec, zero_fill, length, pad, pad_on_right;
	unsigned int p;
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
80004138:	79 cf 00 00 	ld.b %d15,[%a12]0
8000413c:	6e 0e       	jz %d15,80004158 <usr_vsprintf+0x3c>
	{
		cp = buf;
		length = 0;
		if (c == '%')
8000413e:	8b 5f 22 32 	ne %d3,%d15,37
80004142:	76 3f       	jz %d3,80004160 <usr_vsprintf+0x44>
				}
			}
		}
		else
		{
			if (c == '\n')
80004144:	8b af 20 32 	ne %d3,%d15,10
80004148:	df 03 24 01 	jeq %d3,0,80004390 <usr_vsprintf+0x274>
			{
				*dp++= '\r';
			}
			*dp++ = c;
8000414c:	28 0f       	st.b [%a15]0,%d15
	int left_prec, right_prec, zero_fill, length, pad, pad_on_right;
	unsigned int p;
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
8000414e:	b0 1c       	add.a %a12,1
80004150:	79 cf 00 00 	ld.b %d15,[%a12]0
		{
			if (c == '\n')
			{
				*dp++= '\r';
			}
			*dp++ = c;
80004154:	b0 1f       	add.a %a15,1
	int left_prec, right_prec, zero_fill, length, pad, pad_on_right;
	unsigned int p;
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
80004156:	ee f4       	jnz %d15,8000413e <usr_vsprintf+0x22>
		}
	}

	*dp = '\0';

	return ((int)dp - (int)dest);
80004158:	80 f2       	mov.d %d2,%a15
			}
			*dp++ = c;
		}
	}

	*dp = '\0';
8000415a:	28 0f       	st.b [%a15]0,%d15

	return ((int)dp - (int)dest);
8000415c:	a2 d2       	sub %d2,%d13
8000415e:	00 90       	ret 
	{
		cp = buf;
		length = 0;
		if (c == '%')
		{
			c = *fmt++;
80004160:	79 cf 01 00 	ld.b %d15,[%a12]1
80004164:	d9 c2 02 00 	lea %a2,[%a12]2
			left_prec = right_prec = pad_on_right = 0;
			if (c == '-')
80004168:	8b df 02 32 	eq %d3,%d15,45
		cp = buf;
		length = 0;
		if (c == '%')
		{
			c = *fmt++;
			left_prec = right_prec = pad_on_right = 0;
8000416c:	82 0a       	mov %d10,0
			if (c == '-')
8000416e:	df 03 15 81 	jne %d3,0,80004398 <usr_vsprintf+0x27c>
			{
				c = *fmt++;
				pad_on_right++;
			}
			if (c == '0')
80004172:	8b 0f 23 32 	ne %d3,%d15,48
				zero_fill = TRUE;
				c = *fmt++;
			}
			else
			{
				zero_fill = FALSE;
80004176:	82 0c       	mov %d12,0
			if (c == '-')
			{
				c = *fmt++;
				pad_on_right++;
			}
			if (c == '0')
80004178:	df 03 1a 01 	jeq %d3,0,800043ac <usr_vsprintf+0x290>
			}
			else
			{
				zero_fill = FALSE;
			}
			while (is_digit(c))
8000417c:	1b 0f fd 3f 	addi %d3,%d15,-48
80004180:	8f f3 0f 41 	and %d4,%d3,255
80004184:	40 2c       	mov.aa %a12,%a2
80004186:	82 08       	mov %d8,0
80004188:	ff a4 0f 80 	jge.u %d4,10,800041a6 <usr_vsprintf+0x8a>
			{
				left_prec = (left_prec * 10) + (c - '0');
				c = *fmt++;
8000418c:	79 2f 00 00 	ld.b %d15,[%a2]0
			{
				zero_fill = FALSE;
			}
			while (is_digit(c))
			{
				left_prec = (left_prec * 10) + (c - '0');
80004190:	13 a8 20 83 	madd %d8,%d3,%d8,10
			}
			else
			{
				zero_fill = FALSE;
			}
			while (is_digit(c))
80004194:	1b 0f fd 3f 	addi %d3,%d15,-48
			{
				left_prec = (left_prec * 10) + (c - '0');
				c = *fmt++;
80004198:	d9 2c 01 00 	lea %a12,[%a2]1
			}
			else
			{
				zero_fill = FALSE;
			}
			while (is_digit(c))
8000419c:	8f f3 0f 41 	and %d4,%d3,255
			{
				left_prec = (left_prec * 10) + (c - '0');
				c = *fmt++;
800041a0:	40 c2       	mov.aa %a2,%a12
			}
			else
			{
				zero_fill = FALSE;
			}
			while (is_digit(c))
800041a2:	bf a4 f5 ff 	jlt.u %d4,10,8000418c <usr_vsprintf+0x70>
			{
				left_prec = (left_prec * 10) + (c - '0');
				c = *fmt++;
			}
			if (c == '.')
800041a6:	8b ef 22 32 	ne %d3,%d15,46
800041aa:	df 03 07 01 	jeq %d3,0,800043b8 <usr_vsprintf+0x29c>
			{
				right_prec = left_prec;
			}
			sign = '\0';
			/* handle type modifier */
			if (c == 'l' || c == 'h')
800041ae:	8f 4f c0 31 	andn %d3,%d15,4
800041b2:	8b 83 26 32 	ne %d3,%d3,104
800041b6:	f6 34       	jnz %d3,800041be <usr_vsprintf+0xa2>
			{
				c = *fmt++;
800041b8:	79 cf 00 00 	ld.b %d15,[%a12]0
800041bc:	b0 1c       	add.a %a12,1
			}
			switch (c)
800041be:	1b bf fd 4f 	addi %d4,%d15,-37
800041c2:	8b 44 a5 32 	ge.u %d3,%d4,84
800041c6:	df 03 38 00 	jeq %d3,0,80004236 <usr_vsprintf+0x11a>
				case 'P' :
					p = va_arg(ap, unsigned int);
					length = _cvt(p, buf, 16, "0123456789ABCDEF");
					break;
				default:
					*dp++ = '?';
800041ca:	da 3f       	mov %d15,63
800041cc:	28 0f       	st.b [%a15]0,%d15
800041ce:	82 f4       	mov %d4,-1
800041d0:	b0 1f       	add.a %a15,1
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
		length = 0;
800041d2:	82 02       	mov %d2,0
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
800041d4:	40 ad       	mov.aa %a13,%sp
					length = _cvt(p, buf, 16, "0123456789ABCDEF");
					break;
				default:
					*dp++ = '?';
			}
			pad = left_prec - length;
800041d6:	a2 28       	sub %d8,%d2
800041d8:	82 03       	mov %d3,0
			if (sign != '\0')
			{
				pad--;
			}
			if (zero_fill)
800041da:	df 0c 08 01 	jeq %d12,0,800043ea <usr_vsprintf+0x2ce>
			}
			else
			{
				c = ' ';
			}
			if (!pad_on_right)
800041de:	df 0a 91 01 	jeq %d10,0,80004500 <usr_vsprintf+0x3e4>
			}
			if (sign != '\0')
			{
				*dp++ = sign;
			}
			while (length-- > 0)
800041e2:	bf 12 1f 00 	jlt %d2,1,80004220 <usr_vsprintf+0x104>
			{
				c = *cp++;
				if (c == '\n')
				{
					*dp++ = '\r';
800041e6:	80 d2       	mov.d %d2,%a13
800041e8:	80 df       	mov.d %d15,%a13
800041ea:	46 02       	not %d2
800041ec:	1b 14 00 30 	addi %d3,%d4,1
800041f0:	42 2f       	add %d15,%d2
800041f2:	42 3f       	add %d15,%d3
800041f4:	8b 04 80 42 	ge %d4,%d4,0
800041f8:	ab 0f 80 44 	sel %d4,%d4,%d15,0
800041fc:	60 42       	mov.a %a2,%d4
					*dp++ = c;
				}
			}
			if (sign != '\0')
			{
				*dp++ = sign;
800041fe:	40 d3       	mov.aa %a3,%a13
			}
			while (length-- > 0)
			{
				c = *cp++;
80004200:	79 3f 00 00 	ld.b %d15,[%a3]0
80004204:	d9 37 01 00 	lea %a7,[%a3]1
				if (c == '\n')
80004208:	8b af 20 32 	ne %d3,%d15,10
8000420c:	40 f3       	mov.aa %a3,%a15
8000420e:	df 03 75 01 	jeq %d3,0,800044f8 <usr_vsprintf+0x3dc>
				{
					*dp++ = '\r';
				}
				*dp++ = c;
80004212:	2c 30       	st.b [%a3]0,%d15
80004214:	d9 3f 01 00 	lea %a15,[%a3]1
			{
				*dp++ = sign;
			}
			while (length-- > 0)
			{
				c = *cp++;
80004218:	40 73       	mov.aa %a3,%a7
8000421a:	fc 23       	loop %a2,80004200 <usr_vsprintf+0xe4>
				{
					*dp++ = '\r';
				}
				*dp++ = c;
			}
			if (pad_on_right)
8000421c:	df 0a 8e 7f 	jeq %d10,0,80004138 <usr_vsprintf+0x1c>
			{
				while (pad-- > 0)
80004220:	bf 18 8c 7f 	jlt %d8,1,80004138 <usr_vsprintf+0x1c>
				{
					*dp++= ' ';
80004224:	80 ff       	mov.d %d15,%a15
80004226:	01 f8 00 26 	addsc.a %a2,%a15,%d8,0
8000422a:	46 0f       	not %d15
8000422c:	10 22       	addsc.a %a2,%a2,%d15,0
8000422e:	28 09       	st.b [%a15]0,%d9
80004230:	b0 1f       	add.a %a15,1
80004232:	fc 2e       	loop %a2,8000422e <usr_vsprintf+0x112>
80004234:	3c 82       	j 80004138 <usr_vsprintf+0x1c>
			/* handle type modifier */
			if (c == 'l' || c == 'h')
			{
				c = *fmt++;
			}
			switch (c)
80004236:	60 e3       	mov.a %a3,%d14
80004238:	01 34 02 26 	addsc.a %a2,%a3,%d4,2
8000423c:	dc 02       	ji %a2
8000423e:	00 00       	nop 
80004240:	1d 00 59 01 	j 800044f2 <usr_vsprintf+0x3d6>
80004244:	1d ff c3 ff 	j 800041ca <usr_vsprintf+0xae>
80004248:	1d ff c1 ff 	j 800041ca <usr_vsprintf+0xae>
8000424c:	1d ff bf ff 	j 800041ca <usr_vsprintf+0xae>
80004250:	1d ff bd ff 	j 800041ca <usr_vsprintf+0xae>
80004254:	1d ff bb ff 	j 800041ca <usr_vsprintf+0xae>
80004258:	1d ff b9 ff 	j 800041ca <usr_vsprintf+0xae>
8000425c:	1d ff b7 ff 	j 800041ca <usr_vsprintf+0xae>
80004260:	1d ff b5 ff 	j 800041ca <usr_vsprintf+0xae>
80004264:	1d ff b3 ff 	j 800041ca <usr_vsprintf+0xae>
80004268:	1d ff b1 ff 	j 800041ca <usr_vsprintf+0xae>
8000426c:	1d ff af ff 	j 800041ca <usr_vsprintf+0xae>
80004270:	1d ff ad ff 	j 800041ca <usr_vsprintf+0xae>
80004274:	1d ff ab ff 	j 800041ca <usr_vsprintf+0xae>
80004278:	1d ff a9 ff 	j 800041ca <usr_vsprintf+0xae>
8000427c:	1d ff a7 ff 	j 800041ca <usr_vsprintf+0xae>
80004280:	1d ff a5 ff 	j 800041ca <usr_vsprintf+0xae>
80004284:	1d ff a3 ff 	j 800041ca <usr_vsprintf+0xae>
80004288:	1d ff a1 ff 	j 800041ca <usr_vsprintf+0xae>
8000428c:	1d ff 9f ff 	j 800041ca <usr_vsprintf+0xae>
80004290:	1d ff 9d ff 	j 800041ca <usr_vsprintf+0xae>
80004294:	1d ff 9b ff 	j 800041ca <usr_vsprintf+0xae>
80004298:	1d ff 99 ff 	j 800041ca <usr_vsprintf+0xae>
8000429c:	1d ff 97 ff 	j 800041ca <usr_vsprintf+0xae>
800042a0:	1d ff 95 ff 	j 800041ca <usr_vsprintf+0xae>
800042a4:	1d ff 93 ff 	j 800041ca <usr_vsprintf+0xae>
800042a8:	1d ff 91 ff 	j 800041ca <usr_vsprintf+0xae>
800042ac:	1d ff 8f ff 	j 800041ca <usr_vsprintf+0xae>
800042b0:	1d ff 8d ff 	j 800041ca <usr_vsprintf+0xae>
800042b4:	1d ff 8b ff 	j 800041ca <usr_vsprintf+0xae>
800042b8:	1d ff 89 ff 	j 800041ca <usr_vsprintf+0xae>
800042bc:	1d ff 87 ff 	j 800041ca <usr_vsprintf+0xae>
800042c0:	1d ff 85 ff 	j 800041ca <usr_vsprintf+0xae>
800042c4:	1d ff 83 ff 	j 800041ca <usr_vsprintf+0xae>
800042c8:	1d ff 81 ff 	j 800041ca <usr_vsprintf+0xae>
800042cc:	1d ff 7f ff 	j 800041ca <usr_vsprintf+0xae>
800042d0:	1d ff 7d ff 	j 800041ca <usr_vsprintf+0xae>
800042d4:	1d ff 7b ff 	j 800041ca <usr_vsprintf+0xae>
800042d8:	1d ff 79 ff 	j 800041ca <usr_vsprintf+0xae>
800042dc:	1d ff 77 ff 	j 800041ca <usr_vsprintf+0xae>
800042e0:	1d ff 75 ff 	j 800041ca <usr_vsprintf+0xae>
800042e4:	1d ff 73 ff 	j 800041ca <usr_vsprintf+0xae>
800042e8:	1d ff 71 ff 	j 800041ca <usr_vsprintf+0xae>
800042ec:	1d 00 de 00 	j 800044a8 <usr_vsprintf+0x38c>
800042f0:	1d ff 6d ff 	j 800041ca <usr_vsprintf+0xae>
800042f4:	1d ff 6b ff 	j 800041ca <usr_vsprintf+0xae>
800042f8:	1d ff 69 ff 	j 800041ca <usr_vsprintf+0xae>
800042fc:	1d ff 67 ff 	j 800041ca <usr_vsprintf+0xae>
80004300:	1d ff 65 ff 	j 800041ca <usr_vsprintf+0xae>
80004304:	1d ff 63 ff 	j 800041ca <usr_vsprintf+0xae>
80004308:	1d ff 61 ff 	j 800041ca <usr_vsprintf+0xae>
8000430c:	1d 00 bf 00 	j 8000448a <usr_vsprintf+0x36e>
80004310:	1d ff 5d ff 	j 800041ca <usr_vsprintf+0xae>
80004314:	1d ff 5b ff 	j 800041ca <usr_vsprintf+0xae>
80004318:	1d ff 59 ff 	j 800041ca <usr_vsprintf+0xae>
8000431c:	1d ff 57 ff 	j 800041ca <usr_vsprintf+0xae>
80004320:	1d ff 55 ff 	j 800041ca <usr_vsprintf+0xae>
80004324:	1d ff 53 ff 	j 800041ca <usr_vsprintf+0xae>
80004328:	1d ff 51 ff 	j 800041ca <usr_vsprintf+0xae>
8000432c:	1d ff 4f ff 	j 800041ca <usr_vsprintf+0xae>
80004330:	1d ff 4d ff 	j 800041ca <usr_vsprintf+0xae>
80004334:	1d ff 4b ff 	j 800041ca <usr_vsprintf+0xae>
80004338:	1d 00 a3 00 	j 8000447e <usr_vsprintf+0x362>
8000433c:	1d 00 a7 00 	j 8000448a <usr_vsprintf+0x36e>
80004340:	1d ff 45 ff 	j 800041ca <usr_vsprintf+0xae>
80004344:	1d ff 43 ff 	j 800041ca <usr_vsprintf+0xae>
80004348:	1d ff 41 ff 	j 800041ca <usr_vsprintf+0xae>
8000434c:	1d ff 3f ff 	j 800041ca <usr_vsprintf+0xae>
80004350:	1d ff 3d ff 	j 800041ca <usr_vsprintf+0xae>
80004354:	1d ff 3b ff 	j 800041ca <usr_vsprintf+0xae>
80004358:	1d ff 39 ff 	j 800041ca <usr_vsprintf+0xae>
8000435c:	1d ff 37 ff 	j 800041ca <usr_vsprintf+0xae>
80004360:	1d ff 35 ff 	j 800041ca <usr_vsprintf+0xae>
80004364:	1d ff 33 ff 	j 800041ca <usr_vsprintf+0xae>
80004368:	1d ff 31 ff 	j 800041ca <usr_vsprintf+0xae>
8000436c:	1d 00 63 00 	j 80004432 <usr_vsprintf+0x316>
80004370:	1d ff 2d ff 	j 800041ca <usr_vsprintf+0xae>
80004374:	1d ff 2b ff 	j 800041ca <usr_vsprintf+0xae>
80004378:	1d 00 52 00 	j 8000441c <usr_vsprintf+0x300>
8000437c:	1d ff 27 ff 	j 800041ca <usr_vsprintf+0xae>
80004380:	1d 00 85 00 	j 8000448a <usr_vsprintf+0x36e>
80004384:	1d ff 23 ff 	j 800041ca <usr_vsprintf+0xae>
80004388:	1d ff 21 ff 	j 800041ca <usr_vsprintf+0xae>
8000438c:	1d 00 7f 00 	j 8000448a <usr_vsprintf+0x36e>
		}
		else
		{
			if (c == '\n')
			{
				*dp++= '\r';
80004390:	28 0b       	st.b [%a15]0,%d11
80004392:	b0 1f       	add.a %a15,1
80004394:	1d ff dc fe 	j 8000414c <usr_vsprintf+0x30>
		{
			c = *fmt++;
			left_prec = right_prec = pad_on_right = 0;
			if (c == '-')
			{
				c = *fmt++;
80004398:	79 cf 02 00 	ld.b %d15,[%a12]2
8000439c:	d9 c2 03 00 	lea %a2,[%a12]3
				pad_on_right++;
			}
			if (c == '0')
800043a0:	8b 0f 23 32 	ne %d3,%d15,48
			c = *fmt++;
			left_prec = right_prec = pad_on_right = 0;
			if (c == '-')
			{
				c = *fmt++;
				pad_on_right++;
800043a4:	82 1a       	mov %d10,1
				zero_fill = TRUE;
				c = *fmt++;
			}
			else
			{
				zero_fill = FALSE;
800043a6:	82 0c       	mov %d12,0
			if (c == '-')
			{
				c = *fmt++;
				pad_on_right++;
			}
			if (c == '0')
800043a8:	df 03 ea fe 	jne %d3,0,8000417c <usr_vsprintf+0x60>
			{
				zero_fill = TRUE;
				c = *fmt++;
800043ac:	79 2f 00 00 	ld.b %d15,[%a2]0
				c = *fmt++;
				pad_on_right++;
			}
			if (c == '0')
			{
				zero_fill = TRUE;
800043b0:	82 1c       	mov %d12,1
				c = *fmt++;
800043b2:	b0 12       	add.a %a2,1
800043b4:	1d ff e4 fe 	j 8000417c <usr_vsprintf+0x60>
				left_prec = (left_prec * 10) + (c - '0');
				c = *fmt++;
			}
			if (c == '.')
			{
				c = *fmt++;
800043b8:	79 cf 00 00 	ld.b %d15,[%a12]0
800043bc:	d9 c2 01 00 	lea %a2,[%a12]1
				zero_fill++;
				while (is_digit(c))
800043c0:	1b 0f fd 2f 	addi %d2,%d15,-48
800043c4:	8f f2 0f 21 	and %d2,%d2,255
				c = *fmt++;
			}
			if (c == '.')
			{
				c = *fmt++;
				zero_fill++;
800043c8:	c2 1c       	add %d12,1
				left_prec = (left_prec * 10) + (c - '0');
				c = *fmt++;
			}
			if (c == '.')
			{
				c = *fmt++;
800043ca:	40 2c       	mov.aa %a12,%a2
				zero_fill++;
				while (is_digit(c))
800043cc:	ff a2 f1 fe 	jge.u %d2,10,800041ae <usr_vsprintf+0x92>
				{
					right_prec = (right_prec * 10) + (c - '0');
					c = *fmt++;
800043d0:	79 2f 00 00 	ld.b %d15,[%a2]0
800043d4:	d9 2c 01 00 	lea %a12,[%a2]1
			}
			if (c == '.')
			{
				c = *fmt++;
				zero_fill++;
				while (is_digit(c))
800043d8:	1b 0f fd 3f 	addi %d3,%d15,-48
800043dc:	8f f3 0f 31 	and %d3,%d3,255
				{
					right_prec = (right_prec * 10) + (c - '0');
					c = *fmt++;
800043e0:	40 c2       	mov.aa %a2,%a12
			}
			if (c == '.')
			{
				c = *fmt++;
				zero_fill++;
				while (is_digit(c))
800043e2:	bf a3 f7 ff 	jlt.u %d3,10,800043d0 <usr_vsprintf+0x2b4>
800043e6:	1d ff e4 fe 	j 800041ae <usr_vsprintf+0x92>
800043ea:	da 20       	mov %d15,32
			}
			else
			{
				c = ' ';
			}
			if (!pad_on_right)
800043ec:	f6 af       	jnz %d10,8000440a <usr_vsprintf+0x2ee>
			{
				while (pad-- > 0)
800043ee:	1b f8 ff 5f 	addi %d5,%d8,-1
800043f2:	bf 18 8d 00 	jlt %d8,1,8000450c <usr_vsprintf+0x3f0>
800043f6:	80 f5       	mov.d %d5,%a15
800043f8:	01 f8 00 56 	addsc.a %a5,%a15,%d8,0
800043fc:	46 05       	not %d5
800043fe:	01 55 00 56 	addsc.a %a5,%a5,%d5,0
				{
					*dp++ = c;
80004402:	28 0f       	st.b [%a15]0,%d15
80004404:	b0 1f       	add.a %a15,1
80004406:	fc 5e       	loop %a5,80004402 <usr_vsprintf+0x2e6>
80004408:	82 f8       	mov %d8,-1
				}
			}
			if (sign != '\0')
8000440a:	76 33       	jz %d3,80004410 <usr_vsprintf+0x2f4>
			{
				*dp++ = sign;
8000440c:	28 03       	st.b [%a15]0,%d3
8000440e:	b0 1f       	add.a %a15,1
			}
			while (length-- > 0)
80004410:	ff 12 eb 7e 	jge %d2,1,800041e6 <usr_vsprintf+0xca>
				{
					*dp++ = '\r';
				}
				*dp++ = c;
			}
			if (pad_on_right)
80004414:	df 0a 92 7e 	jeq %d10,0,80004138 <usr_vsprintf+0x1c>
80004418:	1d ff 04 ff 	j 80004220 <usr_vsprintf+0x104>
							length = _cvt(val, buf, 16, "0123456789ABCDEF");
							break;
					}
					break;
				case 's' :
					cp = va_arg(ap, char *);
8000441c:	d4 6d       	ld.a %a13,[%a6]
8000441e:	80 6f       	mov.d %d15,%a6
					length = strlen(cp);
80004420:	40 d4       	mov.aa %a4,%a13
80004422:	6d 00 8f 1d 	call 80007f40 <strlen>
							length = _cvt(val, buf, 16, "0123456789ABCDEF");
							break;
					}
					break;
				case 's' :
					cp = va_arg(ap, char *);
80004426:	c2 4f       	add %d15,4
80004428:	1b f2 ff 4f 	addi %d4,%d2,-1
8000442c:	60 f6       	mov.a %a6,%d15
					length = strlen(cp);
					break;
8000442e:	1d ff d4 fe 	j 800041d6 <usr_vsprintf+0xba>
					continue;
				case '%' : /* '%%' ==> output '%' */
					*dp++ = c;
					break;
				case 'p' :
					p = va_arg(ap, unsigned int);
80004432:	4c 60       	ld.w %d15,[%a6]0
80004434:	d9 67 04 00 	lea %a7,[%a6]4
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
80004438:	df 0f cc 80 	jne %d15,0,800045d0 <usr_vsprintf+0x4b4>
	{
		/* Special case */
		*cp++ = '0';
8000443c:	da 30       	mov %d15,48
8000443e:	e9 af 20 00 	st.b [%sp]32,%d15
80004442:	d9 a4 21 00 	lea %a4,[%sp]33
80004446:	01 4e 20 20 	sub.a %a2,%a14,%a4
8000444a:	80 2f       	mov.d %d15,%a2
8000444c:	40 43       	mov.aa %a3,%a4
8000444e:	46 0f       	not %d15
80004450:	60 f2       	mov.a %a2,%d15
80004452:	40 a5       	mov.aa %a5,%sp
			val /= radix;
		}
	}
	while (cp != temp)
	{
		*buf++ = *--cp;
80004454:	09 3f 7f f4 	ld.bu %d15,[+%a3]-1
80004458:	2c 50       	st.b [%a5]0,%d15
8000445a:	b0 15       	add.a %a5,1
8000445c:	fc 2c       	loop %a2,80004454 <usr_vsprintf+0x338>
8000445e:	d9 42 ff ff 	lea %a2,[%a4]-1
80004462:	01 32 20 20 	sub.a %a2,%a2,%a3
80004466:	80 24       	mov.d %d4,%a2
80004468:	01 34 20 40 	sub.a %a4,%a4,%a3
8000446c:	30 a4       	add.a %a4,%sp
8000446e:	1b 14 00 20 	addi %d2,%d4,1
		length++;
	}
	*buf = '\0';
80004472:	82 0f       	mov %d15,0
80004474:	2c 40       	st.b [%a4]0,%d15
					continue;
				case '%' : /* '%%' ==> output '%' */
					*dp++ = c;
					break;
				case 'p' :
					p = va_arg(ap, unsigned int);
80004476:	40 76       	mov.aa %a6,%a7
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
80004478:	40 ad       	mov.aa %a13,%sp
					*dp++ = c;
					break;
				case 'p' :
					p = va_arg(ap, unsigned int);
					length = _cvt(p, buf, 16, "0123456789abcdef");
					break;
8000447a:	1d ff ae fe 	j 800041d6 <usr_vsprintf+0xba>
				case 's' :
					cp = va_arg(ap, char *);
					length = strlen(cp);
					break;
				case 'c' :
					c = (char)va_arg(ap, long);
8000447e:	4c 60       	ld.w %d15,[%a6]0
80004480:	b0 46       	add.a %a6,4
80004482:	28 0f       	st.b [%a15]0,%d15
					*dp++ = c;
80004484:	b0 1f       	add.a %a15,1
					continue;
80004486:	1d ff 59 fe 	j 80004138 <usr_vsprintf+0x1c>
				case 'd' :
				case 'u' :
				case 'x' :
				case 'X' :
					val = va_arg(ap, long);
					switch (c)
8000448a:	1b 8f fa ff 	addi %d15,%d15,-88
8000448e:	8b 1f a2 32 	ge.u %d3,%d15,33
			{
				case 'd' :
				case 'u' :
				case 'x' :
				case 'X' :
					val = va_arg(ap, long);
80004492:	d9 64 04 00 	lea %a4,[%a6]4
80004496:	54 62       	ld.w %d2,[%a6]
					switch (c)
80004498:	df 03 3d 00 	jeq %d3,0,80004512 <usr_vsprintf+0x3f6>
			{
				case 'd' :
				case 'u' :
				case 'x' :
				case 'X' :
					val = va_arg(ap, long);
8000449c:	40 46       	mov.aa %a6,%a4
					switch (c)
8000449e:	82 f4       	mov %d4,-1
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
		length = 0;
800044a0:	82 02       	mov %d2,0
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
800044a2:	40 ad       	mov.aa %a13,%sp
800044a4:	1d ff 99 fe 	j 800041d6 <usr_vsprintf+0xba>
				case 'p' :
					p = va_arg(ap, unsigned int);
					length = _cvt(p, buf, 16, "0123456789abcdef");
					break;
				case 'P' :
					p = va_arg(ap, unsigned int);
800044a8:	4c 60       	ld.w %d15,[%a6]0
800044aa:	d9 64 04 00 	lea %a4,[%a6]4
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
800044ae:	ee 7b       	jnz %d15,800045a4 <usr_vsprintf+0x488>
	{
		/* Special case */
		*cp++ = '0';
800044b0:	da 30       	mov %d15,48
800044b2:	e9 af 20 00 	st.b [%sp]32,%d15
800044b6:	d9 a6 21 00 	lea %a6,[%sp]33
800044ba:	01 6e 20 20 	sub.a %a2,%a14,%a6
800044be:	80 2f       	mov.d %d15,%a2
800044c0:	40 63       	mov.aa %a3,%a6
800044c2:	46 0f       	not %d15
800044c4:	60 f2       	mov.a %a2,%d15
800044c6:	40 a5       	mov.aa %a5,%sp
			val /= radix;
		}
	}
	while (cp != temp)
	{
		*buf++ = *--cp;
800044c8:	09 3f 7f f4 	ld.bu %d15,[+%a3]-1
800044cc:	2c 50       	st.b [%a5]0,%d15
800044ce:	b0 15       	add.a %a5,1
800044d0:	fc 2c       	loop %a2,800044c8 <usr_vsprintf+0x3ac>
800044d2:	d9 62 ff ff 	lea %a2,[%a6]-1
800044d6:	01 36 20 60 	sub.a %a6,%a6,%a3
800044da:	01 32 20 30 	sub.a %a3,%a2,%a3
800044de:	80 34       	mov.d %d4,%a3
800044e0:	30 a6       	add.a %a6,%sp
800044e2:	1b 14 00 20 	addi %d2,%d4,1
		length++;
	}
	*buf = '\0';
800044e6:	82 0f       	mov %d15,0
800044e8:	2c 60       	st.b [%a6]0,%d15
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
800044ea:	40 ad       	mov.aa %a13,%sp
				case 'p' :
					p = va_arg(ap, unsigned int);
					length = _cvt(p, buf, 16, "0123456789abcdef");
					break;
				case 'P' :
					p = va_arg(ap, unsigned int);
800044ec:	40 46       	mov.aa %a6,%a4
					length = _cvt(p, buf, 16, "0123456789ABCDEF");
					break;
800044ee:	1d ff 74 fe 	j 800041d6 <usr_vsprintf+0xba>
				case 'c' :
					c = (char)va_arg(ap, long);
					*dp++ = c;
					continue;
				case '%' : /* '%%' ==> output '%' */
					*dp++ = c;
800044f2:	da 25       	mov %d15,37
800044f4:	1d ff 6c fe 	j 800041cc <usr_vsprintf+0xb0>
			while (length-- > 0)
			{
				c = *cp++;
				if (c == '\n')
				{
					*dp++ = '\r';
800044f8:	b0 13       	add.a %a3,1
800044fa:	28 0b       	st.b [%a15]0,%d11
800044fc:	1d ff 8b fe 	j 80004212 <usr_vsprintf+0xf6>
			}
			else
			{
				c = ' ';
			}
			if (!pad_on_right)
80004500:	82 03       	mov %d3,0
80004502:	da 30       	mov %d15,48
			{
				while (pad-- > 0)
80004504:	1b f8 ff 5f 	addi %d5,%d8,-1
80004508:	ff 18 77 7f 	jge %d8,1,800043f6 <usr_vsprintf+0x2da>
8000450c:	02 58       	mov %d8,%d5
8000450e:	1d ff 7e ff 	j 8000440a <usr_vsprintf+0x2ee>
				case 'd' :
				case 'u' :
				case 'x' :
				case 'X' :
					val = va_arg(ap, long);
					switch (c)
80004512:	91 00 00 58 	movh.a %a5,32768
80004516:	d9 55 60 44 	lea %a5,[%a5]17696 <80004520 <usr_vsprintf+0x404>>
8000451a:	90 52       	addsc.a %a2,%a5,%d15,2
8000451c:	dc 02       	ji %a2
8000451e:	00 00       	nop 
80004520:	1d 00 a6 00 	j 8000466c <usr_vsprintf+0x550>
80004524:	1d ff bc ff 	j 8000449c <usr_vsprintf+0x380>
80004528:	1d ff ba ff 	j 8000449c <usr_vsprintf+0x380>
8000452c:	1d ff b8 ff 	j 8000449c <usr_vsprintf+0x380>
80004530:	1d ff b6 ff 	j 8000449c <usr_vsprintf+0x380>
80004534:	1d ff b4 ff 	j 8000449c <usr_vsprintf+0x380>
80004538:	1d ff b2 ff 	j 8000449c <usr_vsprintf+0x380>
8000453c:	1d ff b0 ff 	j 8000449c <usr_vsprintf+0x380>
80004540:	1d ff ae ff 	j 8000449c <usr_vsprintf+0x380>
80004544:	1d ff ac ff 	j 8000449c <usr_vsprintf+0x380>
80004548:	1d ff aa ff 	j 8000449c <usr_vsprintf+0x380>
8000454c:	1d ff a8 ff 	j 8000449c <usr_vsprintf+0x380>
80004550:	1d 00 87 00 	j 8000465e <usr_vsprintf+0x542>
80004554:	1d ff a4 ff 	j 8000449c <usr_vsprintf+0x380>
80004558:	1d ff a2 ff 	j 8000449c <usr_vsprintf+0x380>
8000455c:	1d ff a0 ff 	j 8000449c <usr_vsprintf+0x380>
80004560:	1d ff 9e ff 	j 8000449c <usr_vsprintf+0x380>
80004564:	1d ff 9c ff 	j 8000449c <usr_vsprintf+0x380>
80004568:	1d ff 9a ff 	j 8000449c <usr_vsprintf+0x380>
8000456c:	1d ff 98 ff 	j 8000449c <usr_vsprintf+0x380>
80004570:	1d ff 96 ff 	j 8000449c <usr_vsprintf+0x380>
80004574:	1d ff 94 ff 	j 8000449c <usr_vsprintf+0x380>
80004578:	1d ff 92 ff 	j 8000449c <usr_vsprintf+0x380>
8000457c:	1d ff 90 ff 	j 8000449c <usr_vsprintf+0x380>
80004580:	1d ff 8e ff 	j 8000449c <usr_vsprintf+0x380>
80004584:	1d ff 8c ff 	j 8000449c <usr_vsprintf+0x380>
80004588:	1d ff 8a ff 	j 8000449c <usr_vsprintf+0x380>
8000458c:	1d ff 88 ff 	j 8000449c <usr_vsprintf+0x380>
80004590:	1d ff 86 ff 	j 8000449c <usr_vsprintf+0x380>
80004594:	1d 00 34 00 	j 800045fc <usr_vsprintf+0x4e0>
80004598:	1d ff 82 ff 	j 8000449c <usr_vsprintf+0x380>
8000459c:	1d ff 80 ff 	j 8000449c <usr_vsprintf+0x380>
800045a0:	1d 00 92 00 	j 800046c4 <usr_vsprintf+0x5a8>
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
800045a4:	40 e2       	mov.aa %a2,%a14
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
800045a6:	91 00 00 58 	movh.a %a5,32768
800045aa:	8f ff 00 21 	and %d2,%d15,15
800045ae:	d9 55 04 10 	lea %a5,[%a5]68 <80000044 <_start+0x24>>
800045b2:	01 52 00 36 	addsc.a %a3,%a5,%d2,0
800045b6:	d9 26 01 00 	lea %a6,[%a2]1
800045ba:	14 32       	ld.bu %d2,[%a3]
			val /= radix;
800045bc:	06 cf       	sh %d15,-4
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
800045be:	34 22       	st.b [%a2],%d2
800045c0:	40 62       	mov.aa %a2,%a6
		/* Special case */
		*cp++ = '0';
	}
	else
	{
		while (val)
800045c2:	ee f2       	jnz %d15,800045a6 <usr_vsprintf+0x48a>
		{
			*cp++ = digits[val % radix];
			val /= radix;
		}
	}
	while (cp != temp)
800045c4:	7d e6 7b ff 	jne.a %a6,%a14,800044ba <usr_vsprintf+0x39e>
800045c8:	82 f4       	mov %d4,-1
800045ca:	82 02       	mov %d2,0
800045cc:	40 a6       	mov.aa %a6,%sp
800045ce:	3c 8c       	j 800044e6 <usr_vsprintf+0x3ca>
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
800045d0:	40 e2       	mov.aa %a2,%a14
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
800045d2:	91 00 00 48 	movh.a %a4,32768
800045d6:	8f ff 00 21 	and %d2,%d15,15
800045da:	d9 44 33 00 	lea %a4,[%a4]51 <80000033 <_start+0x13>>
800045de:	01 42 00 36 	addsc.a %a3,%a4,%d2,0
			val /= radix;
800045e2:	06 cf       	sh %d15,-4
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
800045e4:	14 32       	ld.bu %d2,[%a3]
800045e6:	34 22       	st.b [%a2],%d2
800045e8:	b0 12       	add.a %a2,1
		/* Special case */
		*cp++ = '0';
	}
	else
	{
		while (val)
800045ea:	ee f4       	jnz %d15,800045d2 <usr_vsprintf+0x4b6>
		{
			*cp++ = digits[val % radix];
800045ec:	40 24       	mov.aa %a4,%a2
			val /= radix;
		}
	}
	while (cp != temp)
800045ee:	7d e2 2c ff 	jne.a %a2,%a14,80004446 <usr_vsprintf+0x32a>
800045f2:	82 f4       	mov %d4,-1
800045f4:	82 02       	mov %d2,0
800045f6:	40 a4       	mov.aa %a4,%sp
800045f8:	1d ff 3d ff 	j 80004472 <usr_vsprintf+0x356>
			}
			else
			{
				right_prec = left_prec;
			}
			sign = '\0';
800045fc:	82 03       	mov %d3,0
								sign = '-';
								val = -val;
							} // @suppress("No break at end of case")
							/* fall through */
						case 'u' :
							length = _cvt(val, buf, 10, "0123456789");
800045fe:	02 2f       	mov %d15,%d2
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
80004600:	df 02 8e 80 	jne %d2,0,8000471c <usr_vsprintf+0x600>
	{
		/* Special case */
		*cp++ = '0';
80004604:	da 30       	mov %d15,48
80004606:	e9 af 20 00 	st.b [%sp]32,%d15
8000460a:	d9 a6 21 00 	lea %a6,[%sp]33
8000460e:	01 6e 20 20 	sub.a %a2,%a14,%a6
80004612:	80 2f       	mov.d %d15,%a2
80004614:	40 63       	mov.aa %a3,%a6
80004616:	46 0f       	not %d15
80004618:	60 f2       	mov.a %a2,%d15
8000461a:	40 a5       	mov.aa %a5,%sp
			val /= radix;
		}
	}
	while (cp != temp)
	{
		*buf++ = *--cp;
8000461c:	09 3f 7f f4 	ld.bu %d15,[+%a3]-1
80004620:	2c 50       	st.b [%a5]0,%d15
80004622:	b0 15       	add.a %a5,1
80004624:	fc 2c       	loop %a2,8000461c <usr_vsprintf+0x500>
80004626:	d9 62 ff ff 	lea %a2,[%a6]-1
8000462a:	01 36 20 60 	sub.a %a6,%a6,%a3
8000462e:	01 32 20 30 	sub.a %a3,%a2,%a3
80004632:	80 34       	mov.d %d4,%a3
80004634:	30 a6       	add.a %a6,%sp
80004636:	1b 14 00 20 	addi %d2,%d4,1
		length++;
	}
	*buf = '\0';
8000463a:	82 0f       	mov %d15,0
8000463c:	2c 60       	st.b [%a6]0,%d15
					length = _cvt(p, buf, 16, "0123456789ABCDEF");
					break;
				default:
					*dp++ = '?';
			}
			pad = left_prec - length;
8000463e:	a2 28       	sub %d8,%d2
			{
				case 'd' :
				case 'u' :
				case 'x' :
				case 'X' :
					val = va_arg(ap, long);
80004640:	40 46       	mov.aa %a6,%a4
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
80004642:	40 ad       	mov.aa %a13,%sp
					break;
				default:
					*dp++ = '?';
			}
			pad = left_prec - length;
			if (sign != '\0')
80004644:	df 03 ca 7d 	jeq %d3,0,800041d8 <usr_vsprintf+0xbc>
			{
				pad--;
80004648:	c2 f8       	add %d8,-1
			{
				case 'd' :
				case 'u' :
				case 'x' :
				case 'X' :
					val = va_arg(ap, long);
8000464a:	40 46       	mov.aa %a6,%a4
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
8000464c:	40 ad       	mov.aa %a13,%sp
			pad = left_prec - length;
			if (sign != '\0')
			{
				pad--;
			}
			if (zero_fill)
8000464e:	df 0c ce 7e 	jeq %d12,0,800043ea <usr_vsprintf+0x2ce>
			{
				c = '0';
				if (sign != '\0')
				{
					*dp++ = sign;
80004652:	28 03       	st.b [%a15]0,%d3
80004654:	40 46       	mov.aa %a6,%a4
80004656:	b0 1f       	add.a %a15,1
80004658:	40 ad       	mov.aa %a13,%sp
8000465a:	1d ff c2 fd 	j 800041de <usr_vsprintf+0xc2>
			}
			else
			{
				right_prec = left_prec;
			}
			sign = '\0';
8000465e:	82 03       	mov %d3,0
				case 'X' :
					val = va_arg(ap, long);
					switch (c)
					{
						case 'd' :
							if (val < 0)
80004660:	ff 02 cf 7f 	jge %d2,0,800045fe <usr_vsprintf+0x4e2>
							{
								sign = '-';
								val = -val;
80004664:	32 52       	rsub %d2
					switch (c)
					{
						case 'd' :
							if (val < 0)
							{
								sign = '-';
80004666:	3b d0 02 30 	mov %d3,45
8000466a:	3c ca       	j 800045fe <usr_vsprintf+0x4e2>
							break;
						case 'x' :
							length = _cvt(val, buf, 16, "0123456789abcdef");
							break;
						case 'X' :
							length = _cvt(val, buf, 16, "0123456789ABCDEF");
8000466c:	02 2f       	mov %d15,%d2
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
8000466e:	df 02 7c 00 	jeq %d2,0,80004766 <usr_vsprintf+0x64a>
80004672:	40 e2       	mov.aa %a2,%a14
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
80004674:	91 00 00 58 	movh.a %a5,32768
80004678:	8f ff 00 21 	and %d2,%d15,15
8000467c:	d9 55 04 10 	lea %a5,[%a5]68 <80000044 <_start+0x24>>
80004680:	01 52 00 36 	addsc.a %a3,%a5,%d2,0
			val /= radix;
80004684:	06 cf       	sh %d15,-4
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
80004686:	14 32       	ld.bu %d2,[%a3]
80004688:	34 22       	st.b [%a2],%d2
8000468a:	b0 12       	add.a %a2,1
		/* Special case */
		*cp++ = '0';
	}
	else
	{
		while (val)
8000468c:	ee f4       	jnz %d15,80004674 <usr_vsprintf+0x558>
		{
			*cp++ = digits[val % radix];
8000468e:	40 26       	mov.aa %a6,%a2
			val /= radix;
		}
	}
	while (cp != temp)
80004690:	7d e2 9c 7f 	jeq.a %a2,%a14,800045c8 <usr_vsprintf+0x4ac>
	int length = 0;

	if (val == 0)
	{
		/* Special case */
		*cp++ = '0';
80004694:	01 6e 20 50 	sub.a %a5,%a14,%a6
80004698:	80 5f       	mov.d %d15,%a5
8000469a:	40 62       	mov.aa %a2,%a6
8000469c:	46 0f       	not %d15
8000469e:	60 f5       	mov.a %a5,%d15
800046a0:	40 a3       	mov.aa %a3,%sp
			val /= radix;
		}
	}
	while (cp != temp)
	{
		*buf++ = *--cp;
800046a2:	09 2f 7f f4 	ld.bu %d15,[+%a2]-1
800046a6:	2c 30       	st.b [%a3]0,%d15
800046a8:	b0 13       	add.a %a3,1
800046aa:	fc 5c       	loop %a5,800046a2 <usr_vsprintf+0x586>
800046ac:	d9 63 ff ff 	lea %a3,[%a6]-1
800046b0:	01 23 20 30 	sub.a %a3,%a3,%a2
800046b4:	80 34       	mov.d %d4,%a3
800046b6:	01 26 20 60 	sub.a %a6,%a6,%a2
800046ba:	30 a6       	add.a %a6,%sp
800046bc:	1b 14 00 20 	addi %d2,%d4,1
800046c0:	1d ff 13 ff 	j 800044e6 <usr_vsprintf+0x3ca>
							/* fall through */
						case 'u' :
							length = _cvt(val, buf, 10, "0123456789");
							break;
						case 'x' :
							length = _cvt(val, buf, 16, "0123456789abcdef");
800046c4:	02 2f       	mov %d15,%d2
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
800046c6:	df 02 4a 00 	jeq %d2,0,8000475a <usr_vsprintf+0x63e>
800046ca:	40 e2       	mov.aa %a2,%a14
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
800046cc:	91 00 00 58 	movh.a %a5,32768
800046d0:	8f ff 00 21 	and %d2,%d15,15
800046d4:	d9 55 33 00 	lea %a5,[%a5]51 <80000033 <_start+0x13>>
800046d8:	01 52 00 36 	addsc.a %a3,%a5,%d2,0
			val /= radix;
800046dc:	06 cf       	sh %d15,-4
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
800046de:	14 32       	ld.bu %d2,[%a3]
800046e0:	34 22       	st.b [%a2],%d2
800046e2:	b0 12       	add.a %a2,1
		/* Special case */
		*cp++ = '0';
	}
	else
	{
		while (val)
800046e4:	ee f4       	jnz %d15,800046cc <usr_vsprintf+0x5b0>
		{
			*cp++ = digits[val % radix];
800046e6:	40 26       	mov.aa %a6,%a2
			val /= radix;
		}
	}
	while (cp != temp)
800046e8:	7d e2 70 7f 	jeq.a %a2,%a14,800045c8 <usr_vsprintf+0x4ac>
	int length = 0;

	if (val == 0)
	{
		/* Special case */
		*cp++ = '0';
800046ec:	01 6e 20 50 	sub.a %a5,%a14,%a6
800046f0:	80 5f       	mov.d %d15,%a5
800046f2:	40 62       	mov.aa %a2,%a6
800046f4:	46 0f       	not %d15
800046f6:	60 f5       	mov.a %a5,%d15
800046f8:	40 a3       	mov.aa %a3,%sp
			val /= radix;
		}
	}
	while (cp != temp)
	{
		*buf++ = *--cp;
800046fa:	09 2f 7f f4 	ld.bu %d15,[+%a2]-1
800046fe:	2c 30       	st.b [%a3]0,%d15
80004700:	b0 13       	add.a %a3,1
80004702:	fc 5c       	loop %a5,800046fa <usr_vsprintf+0x5de>
80004704:	d9 63 ff ff 	lea %a3,[%a6]-1
80004708:	01 26 20 60 	sub.a %a6,%a6,%a2
8000470c:	01 23 20 20 	sub.a %a2,%a3,%a2
80004710:	80 24       	mov.d %d4,%a2
80004712:	30 a6       	add.a %a6,%sp
80004714:	1b 14 00 20 	addi %d2,%d4,1
80004718:	1d ff e7 fe 	j 800044e6 <usr_vsprintf+0x3ca>
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
8000471c:	40 e2       	mov.aa %a2,%a14
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
8000471e:	7b d0 cc 4c 	movh %d4,52429
80004722:	1b d4 cc 4c 	addi %d4,%d4,-13107
80004726:	73 4f 68 40 	mul.u %e4,%d15,%d4
8000472a:	91 00 00 58 	movh.a %a5,32768
8000472e:	d9 55 28 00 	lea %a5,[%a5]40 <80000028 <_start+0x8>>
80004732:	8f d5 1f 20 	sh %d2,%d5,-3
80004736:	53 a2 20 40 	mul %d4,%d2,10
8000473a:	a2 4f       	sub %d15,%d4
8000473c:	10 53       	addsc.a %a3,%a5,%d15,0
8000473e:	0c 30       	ld.bu %d15,[%a3]0
80004740:	2c 20       	st.b [%a2]0,%d15
			val /= radix;
80004742:	02 2f       	mov %d15,%d2
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
80004744:	b0 12       	add.a %a2,1
		/* Special case */
		*cp++ = '0';
	}
	else
	{
		while (val)
80004746:	df 02 ec ff 	jne %d2,0,8000471e <usr_vsprintf+0x602>
		{
			*cp++ = digits[val % radix];
8000474a:	40 26       	mov.aa %a6,%a2
			val /= radix;
		}
	}
	while (cp != temp)
8000474c:	7d e2 61 ff 	jne.a %a2,%a14,8000460e <usr_vsprintf+0x4f2>
80004750:	82 f4       	mov %d4,-1
80004752:	82 02       	mov %d2,0
80004754:	40 a6       	mov.aa %a6,%sp
80004756:	1d ff 72 ff 	j 8000463a <usr_vsprintf+0x51e>
	int length = 0;

	if (val == 0)
	{
		/* Special case */
		*cp++ = '0';
8000475a:	da 30       	mov %d15,48
8000475c:	e9 af 20 00 	st.b [%sp]32,%d15
80004760:	d9 a6 21 00 	lea %a6,[%sp]33
80004764:	3c c4       	j 800046ec <usr_vsprintf+0x5d0>
80004766:	da 30       	mov %d15,48
80004768:	e9 af 20 00 	st.b [%sp]32,%d15
8000476c:	d9 a6 21 00 	lea %a6,[%sp]33
80004770:	3c 92       	j 80004694 <usr_vsprintf+0x578>

80004772 <usr_sprintf>:
{
	int ret;
	va_list ap;

	va_start(ap, fmt);
	ret = usr_vsprintf(buf, fmt, ap);
80004772:	40 a6       	mov.aa %a6,%sp
	va_end(ap);

	return ret;
}
80004774:	1d ff d4 fc 	j 8000411c <usr_vsprintf>

80004778 <my_puts>:
#define BUFSIZE		128
#define KB_BS '\x7F'
#define KB_CR '\r'

void my_puts(const char *str)
{
80004778:	20 88       	sub.a %sp,136
	char buffer[BUFSIZE];
	char *ptr;

	usr_sprintf(buffer, "%s\r\n", str);
8000477a:	91 00 00 58 	movh.a %a5,32768
8000477e:	f4 a4       	st.a [%sp],%a4
80004780:	d9 55 15 10 	lea %a5,[%a5]85 <80000055 <_start+0x35>>
80004784:	d9 a4 08 00 	lea %a4,[%sp]8 <80000055 <_start+0x35>>
80004788:	6d ff f5 ff 	call 80004772 <usr_sprintf>

	for (ptr = buffer; *ptr; ++ptr)
8000478c:	79 af 08 00 	ld.b %d15,[%sp]8
80004790:	d9 af 08 00 	lea %a15,[%sp]8
void _out_uart3(const unsigned char chr)
{
	/* wait until space is available in the FIFO */
	while (!TX_READY(MODULE_ASCLIN3));

	TX_CLEAR(MODULE_ASCLIN3);
80004794:	7b 00 00 38 	movh %d3,32768
	char buffer[BUFSIZE];
	char *ptr;

	usr_sprintf(buffer, "%s\r\n", str);

	for (ptr = buffer; *ptr; ++ptr)
80004798:	6e 0e       	jz %d15,800047b4 <my_puts+0x3c>
		_out_uart3((const unsigned char) *ptr);
8000479a:	8f ff 0f 21 	and %d2,%d15,255

/* Send character CHR via the serial line */
void _out_uart3(const unsigned char chr)
{
	/* wait until space is available in the FIFO */
	while (!TX_READY(MODULE_ASCLIN3));
8000479e:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
800047a2:	ff 0f fe 7f 	jge %d15,0,8000479e <my_puts+0x26>

	TX_CLEAR(MODULE_ASCLIN3);
800047a6:	a5 f3 bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d3

	/* send the character */
	PUT_CHAR(MODULE_ASCLIN3, chr);
800047aa:	a5 f2 84 50 	st.w f0000944 <_SMALL_DATA4_+0x3fff8944>,%d2
	char buffer[BUFSIZE];
	char *ptr;

	usr_sprintf(buffer, "%s\r\n", str);

	for (ptr = buffer; *ptr; ++ptr)
800047ae:	09 ff 01 04 	ld.b %d15,[+%a15]1
800047b2:	ee f4       	jnz %d15,8000479a <my_puts+0x22>
800047b4:	00 90       	ret 

800047b6 <my_printf>:
		_out_uart3((const unsigned char) *ptr);
}

void my_printf(const char *fmt, ...)
{
800047b6:	d9 aa c0 cf 	lea %sp,[%sp]-256
800047ba:	40 45       	mov.aa %a5,%a4
	char buffer2[BUFSIZE]; // add \r before \n
	char *ptr;
	va_list ap;

	va_start(ap, fmt);
	vsprintf(buffer, fmt, ap);
800047bc:	d9 a6 00 40 	lea %a6,[%sp]256
800047c0:	40 a4       	mov.aa %a4,%sp
800047c2:	6d 00 69 1c 	call 80008094 <vsprintf>
	va_end(ap);
	int j = 0;
	for (int i = 0; buffer[i]; i++) {
800047c6:	79 af 00 00 	ld.b %d15,[%sp]0
	va_list ap;

	va_start(ap, fmt);
	vsprintf(buffer, fmt, ap);
	va_end(ap);
	int j = 0;
800047ca:	a0 0f       	mov.a %a15,0
	for (int i = 0; buffer[i]; i++) {
800047cc:	6e 28       	jz %d15,8000481c <my_printf+0x66>
800047ce:	a0 02       	mov.a %a2,0
		if (buffer[i] == '\n') {
			buffer2[j++] = '\r';
800047d0:	3b d0 00 30 	mov %d3,13
800047d4:	3c 0c       	j 800047ec <my_printf+0x36>
			buffer2[j++] = buffer[i];
		} else {
			buffer2[j++] = buffer[i];
800047d6:	d9 a3 00 20 	lea %a3,[%sp]128
800047da:	30 f3       	add.a %a3,%a15
800047dc:	2c 30       	st.b [%a3]0,%d15

	va_start(ap, fmt);
	vsprintf(buffer, fmt, ap);
	va_end(ap);
	int j = 0;
	for (int i = 0; buffer[i]; i++) {
800047de:	b0 12       	add.a %a2,1
800047e0:	40 a3       	mov.aa %a3,%sp
800047e2:	30 23       	add.a %a3,%a2
800047e4:	79 3f 00 00 	ld.b %d15,[%a3]0
		if (buffer[i] == '\n') {
			buffer2[j++] = '\r';
			buffer2[j++] = buffer[i];
		} else {
			buffer2[j++] = buffer[i];
800047e8:	b0 1f       	add.a %a15,1

	va_start(ap, fmt);
	vsprintf(buffer, fmt, ap);
	va_end(ap);
	int j = 0;
	for (int i = 0; buffer[i]; i++) {
800047ea:	6e 19       	jz %d15,8000481c <my_printf+0x66>
		if (buffer[i] == '\n') {
800047ec:	8b af 20 22 	ne %d2,%d15,10
800047f0:	df 02 f3 ff 	jne %d2,0,800047d6 <my_printf+0x20>
			buffer2[j++] = '\r';
800047f4:	d9 a3 00 20 	lea %a3,[%sp]128
800047f8:	30 f3       	add.a %a3,%a15
800047fa:	34 33       	st.b [%a3],%d3
800047fc:	d9 f4 01 00 	lea %a4,[%a15]1
			buffer2[j++] = buffer[i];
80004800:	d9 a3 00 20 	lea %a3,[%sp]128
80004804:	30 34       	add.a %a4,%a3
80004806:	40 a3       	mov.aa %a3,%sp
80004808:	30 23       	add.a %a3,%a2
8000480a:	0c 30       	ld.bu %d15,[%a3]0

	va_start(ap, fmt);
	vsprintf(buffer, fmt, ap);
	va_end(ap);
	int j = 0;
	for (int i = 0; buffer[i]; i++) {
8000480c:	b0 12       	add.a %a2,1
8000480e:	40 a3       	mov.aa %a3,%sp
80004810:	30 23       	add.a %a3,%a2
		if (buffer[i] == '\n') {
			buffer2[j++] = '\r';
			buffer2[j++] = buffer[i];
80004812:	2c 40       	st.b [%a4]0,%d15

	va_start(ap, fmt);
	vsprintf(buffer, fmt, ap);
	va_end(ap);
	int j = 0;
	for (int i = 0; buffer[i]; i++) {
80004814:	79 3f 00 00 	ld.b %d15,[%a3]0
		if (buffer[i] == '\n') {
			buffer2[j++] = '\r';
			buffer2[j++] = buffer[i];
80004818:	b0 2f       	add.a %a15,2

	va_start(ap, fmt);
	vsprintf(buffer, fmt, ap);
	va_end(ap);
	int j = 0;
	for (int i = 0; buffer[i]; i++) {
8000481a:	ee e9       	jnz %d15,800047ec <my_printf+0x36>
			buffer2[j++] = buffer[i];
		} else {
			buffer2[j++] = buffer[i];
		}
	}
	buffer2[j] = '\0';
8000481c:	d9 a2 00 20 	lea %a2,[%sp]128
80004820:	30 2f       	add.a %a15,%a2
80004822:	82 0f       	mov %d15,0
80004824:	28 0f       	st.b [%a15]0,%d15

	for (ptr = buffer2; *ptr; ++ptr)
80004826:	79 af 00 20 	ld.b %d15,[%sp]128
8000482a:	40 2f       	mov.aa %a15,%a2
void _out_uart3(const unsigned char chr)
{
	/* wait until space is available in the FIFO */
	while (!TX_READY(MODULE_ASCLIN3));

	TX_CLEAR(MODULE_ASCLIN3);
8000482c:	7b 00 00 38 	movh %d3,32768
			buffer2[j++] = buffer[i];
		}
	}
	buffer2[j] = '\0';

	for (ptr = buffer2; *ptr; ++ptr)
80004830:	6e 0e       	jz %d15,8000484c <my_printf+0x96>
		_out_uart3((const unsigned char) *ptr);
80004832:	8f ff 0f 21 	and %d2,%d15,255

/* Send character CHR via the serial line */
void _out_uart3(const unsigned char chr)
{
	/* wait until space is available in the FIFO */
	while (!TX_READY(MODULE_ASCLIN3));
80004836:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
8000483a:	ff 0f fe 7f 	jge %d15,0,80004836 <my_printf+0x80>

	TX_CLEAR(MODULE_ASCLIN3);
8000483e:	a5 f3 bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d3

	/* send the character */
	PUT_CHAR(MODULE_ASCLIN3, chr);
80004842:	a5 f2 84 50 	st.w f0000944 <_SMALL_DATA4_+0x3fff8944>,%d2
			buffer2[j++] = buffer[i];
		}
	}
	buffer2[j] = '\0';

	for (ptr = buffer2; *ptr; ++ptr)
80004846:	09 ff 01 04 	ld.b %d15,[+%a15]1
8000484a:	ee f4       	jnz %d15,80004832 <my_printf+0x7c>
8000484c:	00 90       	ret 

8000484e <my_scanf>:
		_out_uart3((const unsigned char) *ptr);
}

void my_scanf(const char *fmt, ...)
{
8000484e:	d9 aa b8 ff 	lea %sp,[%sp]-1032
	char *pstr, *pidx;
	va_list ap;
	va_start(ap, fmt);

	idx = 0;
	memset(buf, 0, 512);
80004852:	d9 ac 08 00 	lea %a12,[%sp]8
80004856:	40 c2       	mov.aa %a2,%a12
80004858:	91 00 00 d8 	movh.a %a13,32768
	for (ptr = buffer2; *ptr; ++ptr)
		_out_uart3((const unsigned char) *ptr);
}

void my_scanf(const char *fmt, ...)
{
8000485c:	40 4f       	mov.aa %a15,%a4
	char c = 0, buf[512];
	int idx, i;
	char *pstr, *pidx;
	va_list ap;
	va_start(ap, fmt);
8000485e:	d9 ae 48 00 	lea %a14,[%sp]1032

	idx = 0;
	memset(buf, 0, 512);
80004862:	d2 02       	mov %e2,0
80004864:	c5 03 3f 00 	lea %a3,3f <_.+0x3e>
80004868:	89 22 48 01 	st.d [%a2+]8,%e2
8000486c:	fc 3e       	loop %a3,80004868 <my_scanf+0x1a>
	int idx, i;
	char *pstr, *pidx;
	va_list ap;
	va_start(ap, fmt);

	idx = 0;
8000486e:	82 0a       	mov %d10,0
80004870:	d9 dd 1a 10 	lea %a13,[%a13]90 <8000005a <_start+0x3a>>

	if (RX_READY(MODULE_ASCLIN3))
	{
		ret = (unsigned char)GET_CHAR(MODULE_ASCLIN3);
		/* acknowledge receive */
		RX_CLEAR(MODULE_ASCLIN3);
80004874:	7b 00 00 91 	movh %d9,4096
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
80004878:	7b 50 40 80 	movh %d8,1029
int _poll_uart3(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;

	if (RX_READY(MODULE_ASCLIN3))
8000487c:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
80004880:	ef cf fe 7f 	jz.t %d15,28,8000487c <my_scanf+0x2e>
	{
		ret = (unsigned char)GET_CHAR(MODULE_ASCLIN3);
80004884:	85 f2 88 50 	ld.w %d2,f0000948 <_SMALL_DATA4_+0x3fff8948>
		/* acknowledge receive */
		RX_CLEAR(MODULE_ASCLIN3);
80004888:	a5 f9 bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d9
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
8000488c:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
80004890:	26 8f       	and %d15,%d8
80004892:	ee 14       	jnz %d15,800048ba <my_scanf+0x6c>

	idx = 0;
	memset(buf, 0, 512);
	while (c != '\r')
	{
		c = _in_uart3();
80004894:	37 02 48 20 	extr %d2,%d2,0,8
		if (c == KB_BS)
80004898:	8b f2 07 32 	eq %d3,%d2,127
8000489c:	df 03 12 80 	jne %d3,0,800048c0 <my_scanf+0x72>
			if (idx != 0) { buf[idx--] = 0; }
			else { continue; }
		}
		else
		{
			if (c == KB_CR) { buf[idx++] = '\0'; }
800048a0:	8b d2 20 32 	ne %d3,%d2,13
800048a4:	01 ca 00 26 	addsc.a %a2,%a12,%d10,0
800048a8:	df 03 13 00 	jeq %d3,0,800048ce <my_scanf+0x80>
			else { buf[idx++] = c; }
800048ac:	34 22       	st.b [%a2],%d2
800048ae:	c2 1a       	add %d10,1
		}
		my_printf("%c", c);
800048b0:	74 a2       	st.w [%sp],%d2
800048b2:	40 d4       	mov.aa %a4,%a13
800048b4:	6d ff 81 ff 	call 800047b6 <my_printf>
800048b8:	3c e2       	j 8000487c <my_scanf+0x2e>
		RX_CLEAR(MODULE_ASCLIN3);
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
		{
			/* reset error flags */
			RESET_ERROR(MODULE_ASCLIN3);
800048ba:	a5 f8 bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d8
800048be:	3c df       	j 8000487c <my_scanf+0x2e>
	while (c != '\r')
	{
		c = _in_uart3();
		if (c == KB_BS)
		{
			if (idx != 0) { buf[idx--] = 0; }
800048c0:	df 0a de 7f 	jeq %d10,0,8000487c <my_scanf+0x2e>
800048c4:	01 ca 00 26 	addsc.a %a2,%a12,%d10,0
800048c8:	c2 fa       	add %d10,-1
800048ca:	2c 20       	st.b [%a2]0,%d15
800048cc:	3c f2       	j 800048b0 <my_scanf+0x62>
			else { continue; }
		}
		else
		{
			if (c == KB_CR) { buf[idx++] = '\0'; }
800048ce:	2c 20       	st.b [%a2]0,%d15
			else { buf[idx++] = c; }
		}
		my_printf("%c", c);
800048d0:	40 d4       	mov.aa %a4,%a13
800048d2:	74 a2       	st.w [%sp],%d2
800048d4:	6d ff 71 ff 	call 800047b6 <my_printf>
	}
	my_printf("\r\n");
800048d8:	91 00 00 48 	movh.a %a4,32768
800048dc:	d9 44 1d 10 	lea %a4,[%a4]93 <8000005d <_start+0x3d>>
800048e0:	6d ff 6b ff 	call 800047b6 <my_printf>
					pidx = strchr(buf, ' ');
					if (pidx != NULL) { *pidx = '\0'; }
					for (i = 0; ; i++)
					{
						if (buf[i] == '\0' || buf[i] == ' ') { buf[i] = '\0'; break; }
						buf[i] = '\0';
800048e4:	82 08       	mov %d8,0
	int i, start_idx;
	char buf[512];

	start_idx = 0;
	while (*(s + start_idx++) == '\0');
	memset(buf, 0, 512);
800048e6:	d9 ad 08 80 	lea %a13,[%sp]520
		}
		my_printf("%c", c);
	}
	my_printf("\r\n");

	while ((c = *fmt++) != 0)
800048ea:	3c 05       	j 800048f4 <my_scanf+0xa6>
	{
		if (c == '%')
800048ec:	8b 5f 22 f2 	ne %d15,%d15,37
800048f0:	6e 08       	jz %d15,80004900 <my_scanf+0xb2>
		}
		my_printf("%c", c);
	}
	my_printf("\r\n");

	while ((c = *fmt++) != 0)
800048f2:	40 2f       	mov.aa %a15,%a2
800048f4:	79 ff 00 00 	ld.b %d15,[%a15]0
800048f8:	d9 f2 01 00 	lea %a2,[%a15]1
800048fc:	ee f8       	jnz %d15,800048ec <my_scanf+0x9e>
800048fe:	00 90       	ret 
	{
		if (c == '%')
		{
			c = *fmt++;
			switch (c)
80004900:	79 ff 01 00 	ld.b %d15,[%a15]1

	while ((c = *fmt++) != 0)
	{
		if (c == '%')
		{
			c = *fmt++;
80004904:	80 f9       	mov.d %d9,%a15
			switch (c)
80004906:	8b 4f 06 22 	eq %d2,%d15,100

	while ((c = *fmt++) != 0)
	{
		if (c == '%')
		{
			c = *fmt++;
8000490a:	c2 29       	add %d9,2
			switch (c)
8000490c:	df 02 57 80 	jne %d2,0,800049ba <my_scanf+0x16c>
80004910:	8b 3f 07 22 	eq %d2,%d15,115
80004914:	df 02 34 80 	jne %d2,0,8000497c <my_scanf+0x12e>
80004918:	8b 3f 06 f2 	eq %d15,%d15,99
8000491c:	ee 48       	jnz %d15,800049ac <my_scanf+0x15e>
void remove_null(char *s)
{
	int i, start_idx;
	char buf[512];

	start_idx = 0;
8000491e:	a0 0f       	mov.a %a15,0
	while (*(s + start_idx++) == '\0');
80004920:	b0 1f       	add.a %a15,1
80004922:	d9 a2 07 00 	lea %a2,[%sp]7
80004926:	30 f2       	add.a %a2,%a15
80004928:	79 2f 00 00 	ld.b %d15,[%a2]0
8000492c:	6e fa       	jz %d15,80004920 <my_scanf+0xd2>
	memset(buf, 0, 512);
8000492e:	40 d2       	mov.aa %a2,%a13
80004930:	d2 02       	mov %e2,0
80004932:	c5 03 3f 00 	lea %a3,3f <_.+0x3e>
80004936:	89 22 48 01 	st.d [%a2+]8,%e2
8000493a:	fc 3e       	loop %a3,80004936 <my_scanf+0xe8>
	strcpy(buf, (s + (start_idx - 1)));
8000493c:	b0 ff       	add.a %a15,-1
8000493e:	40 d2       	mov.aa %a2,%a13
80004940:	30 cf       	add.a %a15,%a12
80004942:	04 ff       	ld.bu %d15,[%a15+]
80004944:	24 2f       	st.b [%a2+],%d15
80004946:	ee fe       	jnz %d15,80004942 <my_scanf+0xf4>

	memset(s, 0, 512);
80004948:	40 c2       	mov.aa %a2,%a12
	i = 0;
	while (buf[i] != '\0')
8000494a:	79 af 08 80 	ld.b %d15,[%sp]520
	start_idx = 0;
	while (*(s + start_idx++) == '\0');
	memset(buf, 0, 512);
	strcpy(buf, (s + (start_idx - 1)));

	memset(s, 0, 512);
8000494e:	d2 02       	mov %e2,0
80004950:	c5 03 3f 00 	lea %a3,3f <_.+0x3e>
80004954:	89 22 48 01 	st.d [%a2+]8,%e2
80004958:	fc 3e       	loop %a3,80004954 <my_scanf+0x106>
	i = 0;
	while (buf[i] != '\0')
8000495a:	40 cf       	mov.aa %a15,%a12
8000495c:	6e 0d       	jz %d15,80004976 <my_scanf+0x128>
8000495e:	82 02       	mov %d2,0
	{
		*(s + i) = buf[i];
80004960:	01 c2 00 f6 	addsc.a %a15,%a12,%d2,0
		++i;
80004964:	c2 12       	add %d2,1

	memset(s, 0, 512);
	i = 0;
	while (buf[i] != '\0')
	{
		*(s + i) = buf[i];
80004966:	28 0f       	st.b [%a15]0,%d15
	memset(buf, 0, 512);
	strcpy(buf, (s + (start_idx - 1)));

	memset(s, 0, 512);
	i = 0;
	while (buf[i] != '\0')
80004968:	01 d2 00 f6 	addsc.a %a15,%a13,%d2,0
8000496c:	79 ff 00 00 	ld.b %d15,[%a15]0
80004970:	ee f8       	jnz %d15,80004960 <my_scanf+0x112>
80004972:	01 c2 00 f6 	addsc.a %a15,%a12,%d2,0
	{
		*(s + i) = buf[i];
		++i;
	}
	*(s + i) = '\0';
80004976:	28 08       	st.b [%a15]0,%d8

	while ((c = *fmt++) != 0)
	{
		if (c == '%')
		{
			c = *fmt++;
80004978:	60 9f       	mov.a %a15,%d9
8000497a:	3c bd       	j 800048f4 <my_scanf+0xa6>
						if (buf[i] == '\0' || buf[i] == ' ') { buf[i] = '\0'; break; }
						buf[i] = '\0';
					}
					break;
				case 's':
					pstr = va_arg(ap, char *);
8000497c:	cc e0       	ld.a %a15,[%a14]0
					for (i = 0; buf[i] != '\0'; i++)
8000497e:	79 cf 00 00 	ld.b %d15,[%a12]0
						if (buf[i] == '\0' || buf[i] == ' ') { buf[i] = '\0'; break; }
						buf[i] = '\0';
					}
					break;
				case 's':
					pstr = va_arg(ap, char *);
80004982:	d9 e3 04 00 	lea %a3,[%a14]4
80004986:	40 f2       	mov.aa %a2,%a15
					for (i = 0; buf[i] != '\0'; i++)
80004988:	6e 0f       	jz %d15,800049a6 <my_scanf+0x158>
8000498a:	82 02       	mov %d2,0
					{
						*pstr++ = buf[i];
8000498c:	28 0f       	st.b [%a15]0,%d15
8000498e:	d9 f2 01 00 	lea %a2,[%a15]1
						buf[i] = '\0';
80004992:	01 c2 00 f6 	addsc.a %a15,%a12,%d2,0
						buf[i] = '\0';
					}
					break;
				case 's':
					pstr = va_arg(ap, char *);
					for (i = 0; buf[i] != '\0'; i++)
80004996:	c2 12       	add %d2,1
					{
						*pstr++ = buf[i];
						buf[i] = '\0';
80004998:	28 08       	st.b [%a15]0,%d8
						buf[i] = '\0';
					}
					break;
				case 's':
					pstr = va_arg(ap, char *);
					for (i = 0; buf[i] != '\0'; i++)
8000499a:	01 c2 00 f6 	addsc.a %a15,%a12,%d2,0
8000499e:	79 ff 00 00 	ld.b %d15,[%a15]0
					{
						*pstr++ = buf[i];
800049a2:	40 2f       	mov.aa %a15,%a2
						buf[i] = '\0';
					}
					break;
				case 's':
					pstr = va_arg(ap, char *);
					for (i = 0; buf[i] != '\0'; i++)
800049a4:	ee f4       	jnz %d15,8000498c <my_scanf+0x13e>
					{
						*pstr++ = buf[i];
						buf[i] = '\0';
					}
					*pstr = '\0';
800049a6:	34 28       	st.b [%a2],%d8
						if (buf[i] == '\0' || buf[i] == ' ') { buf[i] = '\0'; break; }
						buf[i] = '\0';
					}
					break;
				case 's':
					pstr = va_arg(ap, char *);
800049a8:	40 3e       	mov.aa %a14,%a3
					{
						*pstr++ = buf[i];
						buf[i] = '\0';
					}
					*pstr = '\0';
					break;
800049aa:	3c ba       	j 8000491e <my_scanf+0xd0>
		{
			c = *fmt++;
			switch (c)
			{
				case 'c':
					*va_arg(ap, char *) = buf[0];
800049ac:	cc e0       	ld.a %a15,[%a14]0
800049ae:	79 cf 00 00 	ld.b %d15,[%a12]0
800049b2:	b0 4e       	add.a %a14,4
800049b4:	28 0f       	st.b [%a15]0,%d15
					buf[0] = '\0';
800049b6:	34 c8       	st.b [%a12],%d8
					break;
800049b8:	3c b3       	j 8000491e <my_scanf+0xd0>
				case 'd':
					*va_arg(ap, int *) = atoi(buf);
800049ba:	cc e0       	ld.a %a15,[%a14]0
800049bc:	40 c4       	mov.aa %a4,%a12
800049be:	b0 4e       	add.a %a14,4
800049c0:	6d 00 ad 1a 	call 80007f1a <atoi>
					pidx = strchr(buf, ' ');
800049c4:	40 c4       	mov.aa %a4,%a12
				case 'c':
					*va_arg(ap, char *) = buf[0];
					buf[0] = '\0';
					break;
				case 'd':
					*va_arg(ap, int *) = atoi(buf);
800049c6:	68 02       	st.w [%a15]0,%d2
					pidx = strchr(buf, ' ');
800049c8:	3b 00 02 40 	mov %d4,32
800049cc:	6d 00 ac 1a 	call 80007f24 <strchr>
					if (pidx != NULL) { *pidx = '\0'; }
800049d0:	bc 22       	jz.a %a2,800049d4 <my_scanf+0x186>
800049d2:	34 28       	st.b [%a2],%d8
					for (i = 0; ; i++)
					{
						if (buf[i] == '\0' || buf[i] == ' ') { buf[i] = '\0'; break; }
800049d4:	79 cf 00 00 	ld.b %d15,[%a12]0
800049d8:	82 02       	mov %d2,0
800049da:	8f 0f c2 f1 	andn %d15,%d15,32
800049de:	6e 0c       	jz %d15,800049f6 <my_scanf+0x1a8>
						buf[i] = '\0';
800049e0:	01 c2 00 f6 	addsc.a %a15,%a12,%d2,0
					break;
				case 'd':
					*va_arg(ap, int *) = atoi(buf);
					pidx = strchr(buf, ' ');
					if (pidx != NULL) { *pidx = '\0'; }
					for (i = 0; ; i++)
800049e4:	c2 12       	add %d2,1
					{
						if (buf[i] == '\0' || buf[i] == ' ') { buf[i] = '\0'; break; }
						buf[i] = '\0';
800049e6:	28 08       	st.b [%a15]0,%d8
					*va_arg(ap, int *) = atoi(buf);
					pidx = strchr(buf, ' ');
					if (pidx != NULL) { *pidx = '\0'; }
					for (i = 0; ; i++)
					{
						if (buf[i] == '\0' || buf[i] == ' ') { buf[i] = '\0'; break; }
800049e8:	01 c2 00 f6 	addsc.a %a15,%a12,%d2,0
800049ec:	79 ff 00 00 	ld.b %d15,[%a15]0
800049f0:	8f 0f c2 f1 	andn %d15,%d15,32
800049f4:	ee f6       	jnz %d15,800049e0 <my_scanf+0x192>
800049f6:	01 c2 00 f6 	addsc.a %a15,%a12,%d2,0
800049fa:	28 08       	st.b [%a15]0,%d8
						buf[i] = '\0';
					}
					break;
800049fc:	3c 91       	j 8000491e <my_scanf+0xd0>

800049fe <remove_null>:
	}
	va_end(ap);
}

void remove_null(char *s)
{
800049fe:	d9 aa c0 8f 	lea %sp,[%sp]-512
	int i, start_idx;
	char buf[512];

	start_idx = 0;
80004a02:	82 02       	mov %d2,0
	while (*(s + start_idx++) == '\0');
80004a04:	c2 12       	add %d2,1
80004a06:	01 42 00 f6 	addsc.a %a15,%a4,%d2,0
80004a0a:	79 ff ff ff 	ld.b %d15,[%a15]-1
80004a0e:	6e fb       	jz %d15,80004a04 <remove_null+0x6>
	memset(buf, 0, 512);
80004a10:	40 a3       	mov.aa %a3,%sp
80004a12:	d2 04       	mov %e4,0
80004a14:	c5 0f 3f 00 	lea %a15,3f <_.+0x3e>
80004a18:	89 34 48 01 	st.d [%a3+]8,%e4
80004a1c:	fc fe       	loop %a15,80004a18 <remove_null+0x1a>
	strcpy(buf, (s + (start_idx - 1)));
80004a1e:	c2 f2       	add %d2,-1
80004a20:	01 42 00 36 	addsc.a %a3,%a4,%d2,0
	int i, start_idx;
	char buf[512];

	start_idx = 0;
	while (*(s + start_idx++) == '\0');
	memset(buf, 0, 512);
80004a24:	40 a2       	mov.aa %a2,%sp
	strcpy(buf, (s + (start_idx - 1)));
80004a26:	40 af       	mov.aa %a15,%sp
80004a28:	04 3f       	ld.bu %d15,[%a3+]
80004a2a:	24 ff       	st.b [%a15+],%d15
80004a2c:	ee fe       	jnz %d15,80004a28 <remove_null+0x2a>

	memset(s, 0, 512);
80004a2e:	40 43       	mov.aa %a3,%a4
	i = 0;
	while (buf[i] != '\0')
80004a30:	79 af 00 00 	ld.b %d15,[%sp]0
	start_idx = 0;
	while (*(s + start_idx++) == '\0');
	memset(buf, 0, 512);
	strcpy(buf, (s + (start_idx - 1)));

	memset(s, 0, 512);
80004a34:	82 04       	mov %d4,0
80004a36:	c5 0f 3f 70 	lea %a15,1ff <_.+0x1fe>
80004a3a:	24 34       	st.b [%a3+],%d4
80004a3c:	fc ff       	loop %a15,80004a3a <remove_null+0x3c>
	i = 0;
	while (buf[i] != '\0')
80004a3e:	82 02       	mov %d2,0
80004a40:	6e 0a       	jz %d15,80004a54 <remove_null+0x56>
	{
		*(s + i) = buf[i];
80004a42:	01 42 00 f6 	addsc.a %a15,%a4,%d2,0
		++i;
80004a46:	c2 12       	add %d2,1

	memset(s, 0, 512);
	i = 0;
	while (buf[i] != '\0')
	{
		*(s + i) = buf[i];
80004a48:	28 0f       	st.b [%a15]0,%d15
	memset(buf, 0, 512);
	strcpy(buf, (s + (start_idx - 1)));

	memset(s, 0, 512);
	i = 0;
	while (buf[i] != '\0')
80004a4a:	01 22 00 f6 	addsc.a %a15,%a2,%d2,0
80004a4e:	79 ff 00 00 	ld.b %d15,[%a15]0
80004a52:	ee f8       	jnz %d15,80004a42 <remove_null+0x44>
	{
		*(s + i) = buf[i];
		++i;
	}
	*(s + i) = '\0';
80004a54:	01 42 00 46 	addsc.a %a4,%a4,%d2,0
80004a58:	82 0f       	mov %d15,0
80004a5a:	2c 40       	st.b [%a4]0,%d15
80004a5c:	00 90       	ret 

80004a5e <_init_uart1>:
void _init_uart1(void)
{
	unsigned int numerator = 2304;
	unsigned int denominator = 3125;
	/* Set TXD/P15.0 to "output" and "high" */
	MODULE_P15.IOCR0.B.PC0 = 0b10010;
80004a5e:	91 40 00 ff 	movh.a %a15,61444
80004a62:	d9 ff 40 4b 	lea %a15,[%a15]-19200 <f003b500 <_SMALL_DATA4_+0x40033500>>
80004a66:	4c f4       	ld.w %d15,[%a15]16
80004a68:	8f 8f cf f1 	andn %d15,%d15,248
80004a6c:	96 90       	or %d15,144
80004a6e:	68 4f       	st.w [%a15]16,%d15
	P15_OMR.B.PS0 = 1;
80004a70:	91 40 00 ff 	movh.a %a15,61444
80004a74:	d9 ff 44 4b 	lea %a15,[%a15]-19196 <f003b504 <_SMALL_DATA4_+0x40033504>>
80004a78:	4c f0       	ld.w %d15,[%a15]0
80004a7a:	96 01       	or %d15,1
80004a7c:	68 0f       	st.w [%a15]0,%d15

	/* Enable ASCn */
	unlock_wdtcon();
	MODULE_ASCLIN1.CLC.U = 0;
80004a7e:	c5 ff 40 c0 	lea %a15,f0000700 <_SMALL_DATA4_+0x3fff8700>
80004a82:	82 0f       	mov %d15,0
	/* Set TXD/P15.0 to "output" and "high" */
	MODULE_P15.IOCR0.B.PC0 = 0b10010;
	P15_OMR.B.PS0 = 1;

	/* Enable ASCn */
	unlock_wdtcon();
80004a84:	6d 00 f4 34 	call 8000b46c <unlock_wdtcon>
	MODULE_ASCLIN1.CLC.U = 0;
80004a88:	68 0f       	st.w [%a15]0,%d15
	lock_wdtcon();
80004a8a:	6d 00 07 35 	call 8000b498 <lock_wdtcon>
	/* read back for activating module */
	(void) MODULE_ASCLIN1.CLC.U;
80004a8e:	48 02       	ld.w %d2,[%a15]0

	/* select RXD as input pin */
	MODULE_ASCLIN1.IOCR.B.ALTI = 0;
80004a90:	48 12       	ld.w %d2,[%a15]4
	MODULE_ASCLIN1.CSR.U = 1; /* select CLC as clock source */
	/* Module Start */
	MODULE_ASCLIN1.FLAGSSET.U = (IFX_ASCLIN_FLAGSSET_TFLS_MSK << IFX_ASCLIN_FLAGSSET_TFLS_OFF);

	/* UART1 Rx Interrupt  */
	InterruptInstall(SRC_ID_ASCLIN1RX, (void(*)(int))IsrUart1RxHandler_tof, 1, 0);
80004a92:	91 00 00 48 	movh.a %a4,32768
	lock_wdtcon();
	/* read back for activating module */
	(void) MODULE_ASCLIN1.CLC.U;

	/* select RXD as input pin */
	MODULE_ASCLIN1.IOCR.B.ALTI = 0;
80004a96:	8f 72 c0 21 	andn %d2,%d2,7
80004a9a:	68 12       	st.w [%a15]4,%d2

	/* Program ASC0 */
	MODULE_ASCLIN1.CSR.U = 0;
80004a9c:	59 ff 0c 10 	st.w [%a15]76 <f004004c <_SMALL_DATA4_+0x4003804c>>,%d15

	/* configure TX and RX FIFOs */
	MODULE_ASCLIN1.TXFIFOCON.U = (1 << 6)  /* INW: 1byte */
80004aa0:	da 43       	mov %d15,67
80004aa2:	68 3f       	st.w [%a15]12,%d15
							   | (1 << 1)  /* ENO*/
							   | (1 << 0); /* FLUSH */
	MODULE_ASCLIN1.RXFIFOCON.U = (1 << 6)  /* OUTW: 1byte */
80004aa4:	68 4f       	st.w [%a15]16,%d15
							   | (1 << 1)  /* ENI */
							   | (1 << 0); /* FLUSH */

	MODULE_ASCLIN1.BITCON.U = (4 << 0)	   /* PRESCALER: 5 */
80004aa6:	7b f0 90 f8 	movh %d15,35087
80004aaa:	c2 4f       	add %d15,4
80004aac:	68 5f       	st.w [%a15]20,%d15
							| (15 << 16)   /* OVERSAMPLING: 16 */
							| (9 << 24)    /* SAMPLEPOINT: position 7,8,9 */
							| (1u << 31);  /* SM: 3 samples per bit */

	/* data format: 8N1 */
	MODULE_ASCLIN1.FRAMECON.U = (1 << 9)   /* STOP: 1 bit */
80004aae:	3b 00 20 f0 	mov %d15,512
80004ab2:	68 6f       	st.w [%a15]24,%d15
							  | (0 << 16)  /* MODE: Init */
							  | (0 << 30); /* PEN: no parity */
	MODULE_ASCLIN1.DATCON.U = (7 << 0);    /* DATLEN: 8 bit */
80004ab4:	82 7f       	mov %d15,7
80004ab6:	68 7f       	st.w [%a15]28,%d15

	/* set baudrate value: 921600 */
	MODULE_ASCLIN1.BRG.U = (denominator << 0) | (numerator << 16);
80004ab8:	7b 00 90 f0 	movh %d15,2304
80004abc:	1b 5f c3 f0 	addi %d15,%d15,3125
80004ac0:	68 8f       	st.w [%a15]32,%d15

	MODULE_ASCLIN1.FRAMECON.B.MODE = 1; /* ASC Mode */
80004ac2:	4c f6       	ld.w %d15,[%a15]24
	MODULE_ASCLIN1.CSR.U = 1; /* select CLC as clock source */
	/* Module Start */
	MODULE_ASCLIN1.FLAGSSET.U = (IFX_ASCLIN_FLAGSSET_TFLS_MSK << IFX_ASCLIN_FLAGSSET_TFLS_OFF);

	/* UART1 Rx Interrupt  */
	InterruptInstall(SRC_ID_ASCLIN1RX, (void(*)(int))IsrUart1RxHandler_tof, 1, 0);
80004ac4:	3b 40 02 40 	mov %d4,36
	MODULE_ASCLIN1.DATCON.U = (7 << 0);    /* DATLEN: 8 bit */

	/* set baudrate value: 921600 */
	MODULE_ASCLIN1.BRG.U = (denominator << 0) | (numerator << 16);

	MODULE_ASCLIN1.FRAMECON.B.MODE = 1; /* ASC Mode */
80004ac8:	b7 1f 02 f8 	insert %d15,%d15,1,16,2
	MODULE_ASCLIN1.CSR.U = 1; /* select CLC as clock source */
	/* Module Start */
	MODULE_ASCLIN1.FLAGSSET.U = (IFX_ASCLIN_FLAGSSET_TFLS_MSK << IFX_ASCLIN_FLAGSSET_TFLS_OFF);

	/* UART1 Rx Interrupt  */
	InterruptInstall(SRC_ID_ASCLIN1RX, (void(*)(int))IsrUart1RxHandler_tof, 1, 0);
80004acc:	d9 44 78 05 	lea %a4,[%a4]21560 <80005438 <IsrUart1RxHandler_tof>>
	MODULE_ASCLIN1.DATCON.U = (7 << 0);    /* DATLEN: 8 bit */

	/* set baudrate value: 921600 */
	MODULE_ASCLIN1.BRG.U = (denominator << 0) | (numerator << 16);

	MODULE_ASCLIN1.FRAMECON.B.MODE = 1; /* ASC Mode */
80004ad0:	68 6f       	st.w [%a15]24,%d15

	MODULE_ASCLIN1.CSR.U = 1; /* select CLC as clock source */
80004ad2:	82 1f       	mov %d15,1
80004ad4:	59 ff 0c 10 	st.w [%a15]76 <f004004c <_SMALL_DATA4_+0x4003804c>>,%d15
	/* Module Start */
	MODULE_ASCLIN1.FLAGSSET.U = (IFX_ASCLIN_FLAGSSET_TFLS_MSK << IFX_ASCLIN_FLAGSSET_TFLS_OFF);
80004ad8:	7b 00 00 f8 	movh %d15,32768
80004adc:	68 ef       	st.w [%a15]56,%d15

	/* UART1 Rx Interrupt  */
	InterruptInstall(SRC_ID_ASCLIN1RX, (void(*)(int))IsrUart1RxHandler_tof, 1, 0);
80004ade:	82 15       	mov %d5,1
80004ae0:	82 06       	mov %d6,0
	MODULE_ASCLIN1.FLAGSENABLE.U = (1 << 28); /* FLAGSENABLE.RFLE */
80004ae2:	7b 00 00 f1 	movh %d15,4096
	MODULE_ASCLIN1.CSR.U = 1; /* select CLC as clock source */
	/* Module Start */
	MODULE_ASCLIN1.FLAGSSET.U = (IFX_ASCLIN_FLAGSSET_TFLS_MSK << IFX_ASCLIN_FLAGSSET_TFLS_OFF);

	/* UART1 Rx Interrupt  */
	InterruptInstall(SRC_ID_ASCLIN1RX, (void(*)(int))IsrUart1RxHandler_tof, 1, 0);
80004ae6:	6d 00 05 06 	call 800056f0 <InterruptInstall>
	MODULE_ASCLIN1.FLAGSENABLE.U = (1 << 28); /* FLAGSENABLE.RFLE */
80004aea:	59 ff 00 10 	st.w [%a15]64 <f0040040 <_SMALL_DATA4_+0x40038040>>,%d15
80004aee:	00 90       	ret 

80004af0 <_in_uart1>:
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN1.FLAGS.B.RFL != 0) {
		ret = (unsigned char) MODULE_ASCLIN1.RXDATA.U;
		/* acknowledge receive */
		MODULE_ASCLIN1.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
80004af0:	7b 00 00 41 	movh %d4,4096
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN1.FLAGS.U & ASC_ERROR_MASK) {
80004af4:	7b 50 40 30 	movh %d3,1029
			/* reset error flags */
			MODULE_ASCLIN1.FLAGSCLEAR.U = ASC_CLRERR_MASK;
			MODULE_ASCLIN1.RXFIFOCON.U = (3 << 6) | (1 << 1) | (1 << 0);
80004af8:	3b 30 0c 50 	mov %d5,195

int _poll_uart1(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN1.FLAGS.B.RFL != 0) {
80004afc:	85 ff 74 c0 	ld.w %d15,f0000734 <_SMALL_DATA4_+0x3fff8734>
80004b00:	ef cf fe 7f 	jz.t %d15,28,80004afc <_in_uart1+0xc>
		ret = (unsigned char) MODULE_ASCLIN1.RXDATA.U;
80004b04:	85 f2 48 d0 	ld.w %d2,f0000748 <_SMALL_DATA4_+0x3fff8748>
		/* acknowledge receive */
		MODULE_ASCLIN1.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
80004b08:	a5 f4 7c c0 	st.w f000073c <_SMALL_DATA4_+0x3fff873c>,%d4
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN1.FLAGS.U & ASC_ERROR_MASK) {
80004b0c:	85 ff 74 c0 	ld.w %d15,f0000734 <_SMALL_DATA4_+0x3fff8734>
80004b10:	26 3f       	and %d15,%d3
80004b12:	ee 04       	jnz %d15,80004b1a <_in_uart1+0x2a>
{
	unsigned char ch;
	/* wait for a new character */
	while (_poll_uart1(&ch) == 0);
	return ch;
}
80004b14:	8f f2 0f 21 	and %d2,%d2,255
80004b18:	00 90       	ret 
		MODULE_ASCLIN1.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN1.FLAGS.U & ASC_ERROR_MASK) {
			/* reset error flags */
			MODULE_ASCLIN1.FLAGSCLEAR.U = ASC_CLRERR_MASK;
80004b1a:	a5 f3 7c c0 	st.w f000073c <_SMALL_DATA4_+0x3fff873c>,%d3
			MODULE_ASCLIN1.RXFIFOCON.U = (3 << 6) | (1 << 1) | (1 << 0);
80004b1e:	a5 f5 50 c0 	st.w f0000710 <_SMALL_DATA4_+0x3fff8710>,%d5
80004b22:	3c ed       	j 80004afc <_in_uart1+0xc>

80004b24 <_poll_uart1>:

int _poll_uart1(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN1.FLAGS.B.RFL != 0) {
80004b24:	85 ff 74 c0 	ld.w %d15,f0000734 <_SMALL_DATA4_+0x3fff8734>
}

int _poll_uart1(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
80004b28:	82 02       	mov %d2,0
	if (MODULE_ASCLIN1.FLAGS.B.RFL != 0) {
80004b2a:	ef cf 10 00 	jz.t %d15,28,80004b4a <_poll_uart1+0x26>
		ret = (unsigned char) MODULE_ASCLIN1.RXDATA.U;
		/* acknowledge receive */
		MODULE_ASCLIN1.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
80004b2e:	7b 00 00 f1 	movh %d15,4096
int _poll_uart1(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN1.FLAGS.B.RFL != 0) {
		ret = (unsigned char) MODULE_ASCLIN1.RXDATA.U;
80004b32:	85 f4 48 d0 	ld.w %d4,f0000748 <_SMALL_DATA4_+0x3fff8748>
		/* acknowledge receive */
		MODULE_ASCLIN1.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
80004b36:	a5 ff 7c c0 	st.w f000073c <_SMALL_DATA4_+0x3fff873c>,%d15
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN1.FLAGS.U & ASC_ERROR_MASK) {
80004b3a:	85 ff 74 c0 	ld.w %d15,f0000734 <_SMALL_DATA4_+0x3fff8734>
80004b3e:	7b 50 40 30 	movh %d3,1029
80004b42:	26 3f       	and %d15,%d3
80004b44:	ee 04       	jnz %d15,80004b4c <_poll_uart1+0x28>
int _poll_uart1(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN1.FLAGS.B.RFL != 0) {
		ret = (unsigned char) MODULE_ASCLIN1.RXDATA.U;
80004b46:	34 44       	st.b [%a4],%d4
			MODULE_ASCLIN1.RXFIFOCON.U = (3 << 6) | (1 << 1) | (1 << 0);
			/* ignore this character */
		} else {
			/* this is a valid character */
			*chr = ret;
			res = 1;
80004b48:	82 12       	mov %d2,1
		}
	}
	return res;
}
80004b4a:	00 90       	ret 
		MODULE_ASCLIN1.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN1.FLAGS.U & ASC_ERROR_MASK) {
			/* reset error flags */
			MODULE_ASCLIN1.FLAGSCLEAR.U = ASC_CLRERR_MASK;
80004b4c:	a5 f3 7c c0 	st.w f000073c <_SMALL_DATA4_+0x3fff873c>,%d3
			MODULE_ASCLIN1.RXFIFOCON.U = (3 << 6) | (1 << 1) | (1 << 0);
80004b50:	da c3       	mov %d15,195
80004b52:	a5 ff 50 c0 	st.w f0000710 <_SMALL_DATA4_+0x3fff8710>,%d15
80004b56:	00 90       	ret 

80004b58 <_init_uart0>:
void _init_uart0(void)
{
	unsigned int numerator = 48;
	unsigned int denominator = 3125;
	/* Set TXD/P14.0 to "output" and "high" */
	MODULE_P14.IOCR0.B.PC0 = 0b10010;
80004b58:	91 40 00 ff 	movh.a %a15,61444
80004b5c:	d9 ff 40 0b 	lea %a15,[%a15]-19456 <f003b400 <_SMALL_DATA4_+0x40033400>>
80004b60:	4c f4       	ld.w %d15,[%a15]16
80004b62:	8f 8f cf f1 	andn %d15,%d15,248
80004b66:	96 90       	or %d15,144
80004b68:	68 4f       	st.w [%a15]16,%d15
	P14_OMR.B.PS0 = 1;
80004b6a:	91 40 00 ff 	movh.a %a15,61444
80004b6e:	d9 ff 44 0b 	lea %a15,[%a15]-19452 <f003b404 <_SMALL_DATA4_+0x40033404>>
80004b72:	4c f0       	ld.w %d15,[%a15]0
80004b74:	96 01       	or %d15,1
80004b76:	68 0f       	st.w [%a15]0,%d15

	/* Enable ASCn */
	unlock_wdtcon();
	MODULE_ASCLIN0.CLC.U = 0;
80004b78:	c5 ff 40 80 	lea %a15,f0000600 <_SMALL_DATA4_+0x3fff8600>
80004b7c:	82 0f       	mov %d15,0
	/* Set TXD/P14.0 to "output" and "high" */
	MODULE_P14.IOCR0.B.PC0 = 0b10010;
	P14_OMR.B.PS0 = 1;

	/* Enable ASCn */
	unlock_wdtcon();
80004b7e:	6d 00 77 34 	call 8000b46c <unlock_wdtcon>
	MODULE_ASCLIN0.CLC.U = 0;
80004b82:	68 0f       	st.w [%a15]0,%d15
	lock_wdtcon();
80004b84:	6d 00 8a 34 	call 8000b498 <lock_wdtcon>
	/* read back for activating module */
	(void) MODULE_ASCLIN0.CLC.U;
80004b88:	48 02       	ld.w %d2,[%a15]0

	/* select RXD as input pin */
	MODULE_ASCLIN0.IOCR.B.ALTI = 0;
80004b8a:	48 12       	ld.w %d2,[%a15]4
80004b8c:	8f 72 c0 21 	andn %d2,%d2,7
80004b90:	68 12       	st.w [%a15]4,%d2

	/* Program ASC0 */
	MODULE_ASCLIN0.CSR.U = 0;
80004b92:	59 ff 0c 10 	st.w [%a15]76 <f004004c <_SMALL_DATA4_+0x4003804c>>,%d15

	/* configure TX and RX FIFOs */
	MODULE_ASCLIN0.TXFIFOCON.U = (1 << 6)  /* INW: 1byte */
80004b96:	da 43       	mov %d15,67
80004b98:	68 3f       	st.w [%a15]12,%d15
							   | (1 << 1)  /* ENO*/
							   | (1 << 0); /* FLUSH */
//	MODULE_ASCLIN0.RXFIFOCON.U = (1 << 6)  /* OUTW: 1byte */
//							   | (1 << 1)  /* ENI */
//							   | (1 << 0); /* FLUSH */
	MODULE_ASCLIN0.RXFIFOCON.U = (1 << 31) | (1 << 6) | (1 << 1) | (1 << 0);
80004b9a:	9b 0f 00 f8 	addih %d15,%d15,32768
80004b9e:	68 4f       	st.w [%a15]16,%d15

	MODULE_ASCLIN0.BITCON.U = (9 << 0)	   /* PRESCALER: 10 */
80004ba0:	7b f0 90 f8 	movh %d15,35087
80004ba4:	1b 9f 00 f0 	addi %d15,%d15,9
80004ba8:	68 5f       	st.w [%a15]20,%d15
							| (15 << 16)   /* OVERSAMPLING: 16 */
							| (9 << 24)    /* SAMPLEPOINT: position 7,8,9 */
							| (1u << 31);  /* SM: 3 samples per bit */

	/* data format: 8N1 */
	MODULE_ASCLIN0.FRAMECON.U = (1 << 9)   /* STOP: 1 bit */
80004baa:	3b 00 20 f0 	mov %d15,512
80004bae:	68 6f       	st.w [%a15]24,%d15
							  | (0 << 16)  /* MODE: Init */
							  | (0 << 30); /* PEN: no parity */
	MODULE_ASCLIN0.DATCON.U = (7 << 0);    /* DATLEN: 8 bit */
80004bb0:	82 7f       	mov %d15,7
80004bb2:	68 7f       	st.w [%a15]28,%d15

	/* set baudrate value: 921600 */
	MODULE_ASCLIN0.BRG.U = (denominator << 0) | (numerator << 16);
80004bb4:	7b 00 03 f0 	movh %d15,48
80004bb8:	1b 5f c3 f0 	addi %d15,%d15,3125
80004bbc:	68 8f       	st.w [%a15]32,%d15

	MODULE_ASCLIN0.FRAMECON.B.MODE = 1; /* ASC Mode */
80004bbe:	4c f6       	ld.w %d15,[%a15]24
80004bc0:	b7 1f 02 f8 	insert %d15,%d15,1,16,2
80004bc4:	68 6f       	st.w [%a15]24,%d15

	MODULE_ASCLIN0.CSR.U = 1; /* select CLC as clock source */
80004bc6:	82 1f       	mov %d15,1
80004bc8:	59 ff 0c 10 	st.w [%a15]76 <f004004c <_SMALL_DATA4_+0x4003804c>>,%d15
	/* Module Start */
	MODULE_ASCLIN0.FLAGSSET.U = (IFX_ASCLIN_FLAGSSET_TFLS_MSK << IFX_ASCLIN_FLAGSSET_TFLS_OFF);
80004bcc:	7b 00 00 f8 	movh %d15,32768
80004bd0:	68 ef       	st.w [%a15]56,%d15
80004bd2:	00 90       	ret 

80004bd4 <_in_uart0>:
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN0.FLAGS.U & ASC_ERROR_MASK) {
			/* reset error flags */
			MODULE_ASCLIN0.FLAGSCLEAR.U = ASC_CLRERR_MASK;
			MODULE_ASCLIN0.RXFIFOCON.U = (1 << 31) | (1 << 6) | (1 << 1) | (1 << 0);
80004bd4:	7b 00 00 58 	movh %d5,32768
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN0.FLAGS.B.RFL != 0) {
		ret = (unsigned char) MODULE_ASCLIN0.RXDATA.U;
		/* acknowledge receive */
		MODULE_ASCLIN0.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
80004bd8:	7b 00 00 41 	movh %d4,4096
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN0.FLAGS.U & ASC_ERROR_MASK) {
80004bdc:	7b 50 40 30 	movh %d3,1029
			/* reset error flags */
			MODULE_ASCLIN0.FLAGSCLEAR.U = ASC_CLRERR_MASK;
			MODULE_ASCLIN0.RXFIFOCON.U = (1 << 31) | (1 << 6) | (1 << 1) | (1 << 0);
80004be0:	1b 35 04 50 	addi %d5,%d5,67

int _poll_uart0(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN0.FLAGS.B.RFL != 0) {
80004be4:	85 ff 74 80 	ld.w %d15,f0000634 <_SMALL_DATA4_+0x3fff8634>
80004be8:	ef cf fe 7f 	jz.t %d15,28,80004be4 <_in_uart0+0x10>
		ret = (unsigned char) MODULE_ASCLIN0.RXDATA.U;
80004bec:	85 f2 48 90 	ld.w %d2,f0000648 <_SMALL_DATA4_+0x3fff8648>
		/* acknowledge receive */
		MODULE_ASCLIN0.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
80004bf0:	a5 f4 7c 80 	st.w f000063c <_SMALL_DATA4_+0x3fff863c>,%d4
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN0.FLAGS.U & ASC_ERROR_MASK) {
80004bf4:	85 ff 74 80 	ld.w %d15,f0000634 <_SMALL_DATA4_+0x3fff8634>
80004bf8:	26 3f       	and %d15,%d3
80004bfa:	ee 04       	jnz %d15,80004c02 <_in_uart0+0x2e>
{
	unsigned char ch;
	/* wait for a new character */
	while (_poll_uart0(&ch) == 0);
	return ch;
}
80004bfc:	8f f2 0f 21 	and %d2,%d2,255
80004c00:	00 90       	ret 
		MODULE_ASCLIN0.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN0.FLAGS.U & ASC_ERROR_MASK) {
			/* reset error flags */
			MODULE_ASCLIN0.FLAGSCLEAR.U = ASC_CLRERR_MASK;
80004c02:	a5 f3 7c 80 	st.w f000063c <_SMALL_DATA4_+0x3fff863c>,%d3
			MODULE_ASCLIN0.RXFIFOCON.U = (1 << 31) | (1 << 6) | (1 << 1) | (1 << 0);
80004c06:	a5 f5 50 80 	st.w f0000610 <_SMALL_DATA4_+0x3fff8610>,%d5
80004c0a:	3c ed       	j 80004be4 <_in_uart0+0x10>

80004c0c <_poll_uart0>:

int _poll_uart0(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN0.FLAGS.B.RFL != 0) {
80004c0c:	85 ff 74 80 	ld.w %d15,f0000634 <_SMALL_DATA4_+0x3fff8634>
}

int _poll_uart0(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
80004c10:	82 02       	mov %d2,0
	if (MODULE_ASCLIN0.FLAGS.B.RFL != 0) {
80004c12:	ef cf 10 00 	jz.t %d15,28,80004c32 <_poll_uart0+0x26>
		ret = (unsigned char) MODULE_ASCLIN0.RXDATA.U;
		/* acknowledge receive */
		MODULE_ASCLIN0.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
80004c16:	7b 00 00 f1 	movh %d15,4096
int _poll_uart0(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN0.FLAGS.B.RFL != 0) {
		ret = (unsigned char) MODULE_ASCLIN0.RXDATA.U;
80004c1a:	85 f4 48 90 	ld.w %d4,f0000648 <_SMALL_DATA4_+0x3fff8648>
		/* acknowledge receive */
		MODULE_ASCLIN0.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
80004c1e:	a5 ff 7c 80 	st.w f000063c <_SMALL_DATA4_+0x3fff863c>,%d15
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN0.FLAGS.U & ASC_ERROR_MASK) {
80004c22:	85 ff 74 80 	ld.w %d15,f0000634 <_SMALL_DATA4_+0x3fff8634>
80004c26:	7b 50 40 30 	movh %d3,1029
80004c2a:	26 3f       	and %d15,%d3
80004c2c:	ee 04       	jnz %d15,80004c34 <_poll_uart0+0x28>
int _poll_uart0(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN0.FLAGS.B.RFL != 0) {
		ret = (unsigned char) MODULE_ASCLIN0.RXDATA.U;
80004c2e:	34 44       	st.b [%a4],%d4
			MODULE_ASCLIN0.RXFIFOCON.U = (1 << 31) | (1 << 6) | (1 << 1) | (1 << 0);
			/* ignore this character */
		} else {
			/* this is a valid character */
			*chr = ret;
			res = 1;
80004c30:	82 12       	mov %d2,1
		}
	}
	return res;
}
80004c32:	00 90       	ret 
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN0.FLAGS.U & ASC_ERROR_MASK) {
			/* reset error flags */
			MODULE_ASCLIN0.FLAGSCLEAR.U = ASC_CLRERR_MASK;
			MODULE_ASCLIN0.RXFIFOCON.U = (1 << 31) | (1 << 6) | (1 << 1) | (1 << 0);
80004c34:	7b 00 00 f8 	movh %d15,32768
		MODULE_ASCLIN0.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN0.FLAGS.U & ASC_ERROR_MASK) {
			/* reset error flags */
			MODULE_ASCLIN0.FLAGSCLEAR.U = ASC_CLRERR_MASK;
80004c38:	a5 f3 7c 80 	st.w f000063c <_SMALL_DATA4_+0x3fff863c>,%d3
			MODULE_ASCLIN0.RXFIFOCON.U = (1 << 31) | (1 << 6) | (1 << 1) | (1 << 0);
80004c3c:	1b 3f 04 f0 	addi %d15,%d15,67
80004c40:	a5 ff 50 80 	st.w f0000610 <_SMALL_DATA4_+0x3fff8610>,%d15
80004c44:	00 90       	ret 

80004c46 <_out_uart0>:

/* Send character CHR via the serial line */
void _out_uart0(const unsigned char chr)
{
	/* wait until space is available in the FIFO */
	while (!TX_READY(MODULE_ASCLIN0));
80004c46:	85 ff 74 80 	ld.w %d15,f0000634 <_SMALL_DATA4_+0x3fff8634>
80004c4a:	ff 0f fe 7f 	jge %d15,0,80004c46 <_out_uart0>

	TX_CLEAR(MODULE_ASCLIN0);
80004c4e:	7b 00 00 f8 	movh %d15,32768
80004c52:	a5 ff 7c 80 	st.w f000063c <_SMALL_DATA4_+0x3fff863c>,%d15

	/* send the character */
	PUT_CHAR(MODULE_ASCLIN0, chr);
80004c56:	a5 f4 44 90 	st.w f0000644 <_SMALL_DATA4_+0x3fff8644>,%d4
80004c5a:	00 90       	ret 

80004c5c <IsrGpt2T6Handler>:
//	cntDelay++;
//}

void IsrGpt2T6Handler(void)
{
	if (cnt_10us  < lMotorDuty) {
80004c5c:	91 00 00 27 	movh.a %a2,28672
80004c60:	91 00 00 f7 	movh.a %a15,28672
80004c64:	19 f2 84 80 	ld.w %d2,[%a15]2564 <70000a04 <cnt_10us>>
80004c68:	19 2f 04 00 	ld.w %d15,[%a2]4 <70000004 <lMotorDuty>>
		MODULE_P02.OUT.B.P1 = 1; /* Left Motor (CH-A) */
80004c6c:	91 40 00 2f 	movh.a %a2,61444
80004c70:	d9 22 00 8a 	lea %a2,[%a2]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
//	cntDelay++;
//}

void IsrGpt2T6Handler(void)
{
	if (cnt_10us  < lMotorDuty) {
80004c74:	7f f2 2d 80 	jge.u %d2,%d15,80004cce <IsrGpt2T6Handler+0x72>
		MODULE_P02.OUT.B.P1 = 1; /* Left Motor (CH-A) */
80004c78:	4c 20       	ld.w %d15,[%a2]0
80004c7a:	96 02       	or %d15,2
80004c7c:	6c 20       	st.w [%a2]0,%d15
	} else {
		MODULE_P02.OUT.B.P1 = 0; /* Left Motor (CH-A) */
	}

	if (cnt_10us < rMotorDuty) {
80004c7e:	91 00 00 27 	movh.a %a2,28672
80004c82:	19 f2 84 80 	ld.w %d2,[%a15]2564 <70000a04 <cnt_10us>>
80004c86:	19 2f 00 00 	ld.w %d15,[%a2]0 <70000000 <__DSPR0_START>>
		MODULE_P10.OUT.B.P3 = 1; /* Right Motor (CH-B) */
80004c8a:	91 40 00 2f 	movh.a %a2,61444
80004c8e:	d9 22 00 0b 	lea %a2,[%a2]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
		MODULE_P02.OUT.B.P1 = 1; /* Left Motor (CH-A) */
	} else {
		MODULE_P02.OUT.B.P1 = 0; /* Left Motor (CH-A) */
	}

	if (cnt_10us < rMotorDuty) {
80004c92:	7f f2 19 80 	jge.u %d2,%d15,80004cc4 <IsrGpt2T6Handler+0x68>
		MODULE_P10.OUT.B.P3 = 1; /* Right Motor (CH-B) */
80004c96:	4c 20       	ld.w %d15,[%a2]0
80004c98:	96 08       	or %d15,8
80004c9a:	6c 20       	st.w [%a2]0,%d15
	} else {
		MODULE_P10.OUT.B.P3 = 0; /* Right Motor (CH-B) */
	}

	if (cnt_10us == 100) {
80004c9c:	19 ff 84 80 	ld.w %d15,[%a15]2564 <70000a04 <cnt_10us>>
80004ca0:	91 00 00 27 	movh.a %a2,28672
80004ca4:	8b 4f 26 f2 	ne %d15,%d15,100
80004ca8:	6e 04       	jz %d15,80004cb0 <IsrGpt2T6Handler+0x54>
		cnt_10us = 0;
	} else {
		cnt_10us++;
80004caa:	19 2f 84 80 	ld.w %d15,[%a2]2564 <70000a04 <cnt_10us>>
80004cae:	c2 1f       	add %d15,1
80004cb0:	59 2f 84 80 	st.w [%a2]2564 <70000a04 <cnt_10us>>,%d15
	}
	cntDelay++;
80004cb4:	91 00 00 f7 	movh.a %a15,28672
80004cb8:	19 ff 80 80 	ld.w %d15,[%a15]2560 <70000a00 <cntDelay>>
80004cbc:	c2 1f       	add %d15,1
80004cbe:	59 ff 80 80 	st.w [%a15]2560 <70000a00 <cntDelay>>,%d15
80004cc2:	00 90       	ret 
	}

	if (cnt_10us < rMotorDuty) {
		MODULE_P10.OUT.B.P3 = 1; /* Right Motor (CH-B) */
	} else {
		MODULE_P10.OUT.B.P3 = 0; /* Right Motor (CH-B) */
80004cc4:	4c 20       	ld.w %d15,[%a2]0
80004cc6:	8f 8f c0 f1 	andn %d15,%d15,8
80004cca:	6c 20       	st.w [%a2]0,%d15
80004ccc:	3c e8       	j 80004c9c <IsrGpt2T6Handler+0x40>
void IsrGpt2T6Handler(void)
{
	if (cnt_10us  < lMotorDuty) {
		MODULE_P02.OUT.B.P1 = 1; /* Left Motor (CH-A) */
	} else {
		MODULE_P02.OUT.B.P1 = 0; /* Left Motor (CH-A) */
80004cce:	4c 20       	ld.w %d15,[%a2]0
80004cd0:	8f 2f c0 f1 	andn %d15,%d15,2
80004cd4:	6c 20       	st.w [%a2]0,%d15
80004cd6:	3c d4       	j 80004c7e <IsrGpt2T6Handler+0x22>

80004cd8 <getLeftMotorDuty>:

extern void IsrGpt120T3Handler_Beep(void);

unsigned int getLeftMotorDuty(void)
{
	return lMotorDuty;
80004cd8:	91 00 00 f7 	movh.a %a15,28672
80004cdc:	19 f2 04 00 	ld.w %d2,[%a15]4 <70000004 <lMotorDuty>>
}
80004ce0:	00 90       	ret 

80004ce2 <getRightMotorDuty>:

unsigned int getRightMotorDuty(void)
{
	return rMotorDuty;
80004ce2:	91 00 00 f7 	movh.a %a15,28672
80004ce6:	19 f2 00 00 	ld.w %d2,[%a15]0 <70000000 <__DSPR0_START>>
}
80004cea:	00 90       	ret 

80004cec <setLeftMotorDuty>:

void setLeftMotorDuty(unsigned int duty)
{
//	cnt_10us = 0; /* Disabled - PWM may not work properly when movChx_PWM() is called frequently */
	lMotorDuty = duty;
80004cec:	91 00 00 f7 	movh.a %a15,28672
80004cf0:	59 f4 04 00 	st.w [%a15]4 <70000004 <lMotorDuty>>,%d4
80004cf4:	00 90       	ret 

80004cf6 <setRightMotorDuty>:
}

void setRightMotorDuty(unsigned int duty)
{
//	cnt_10us = 0; /* Disabled - PWM may not work properly when movChx_PWM() is called frequently */
	rMotorDuty = duty;
80004cf6:	91 00 00 f7 	movh.a %a15,28672
80004cfa:	59 f4 00 00 	st.w [%a15]0 <70000000 <__DSPR0_START>>,%d4
80004cfe:	00 90       	ret 

80004d00 <getcntDelay>:
}

unsigned int getcntDelay(void)
{
	return cntDelay;
80004d00:	91 00 00 f7 	movh.a %a15,28672
80004d04:	19 f2 80 80 	ld.w %d2,[%a15]2560 <70000a00 <cntDelay>>
}
80004d08:	00 90       	ret 

80004d0a <setcntDelay>:

void setcntDelay(unsigned int n)
{
	cntDelay = n;
80004d0a:	91 00 00 f7 	movh.a %a15,28672
80004d0e:	59 f4 80 80 	st.w [%a15]2560 <70000a00 <cntDelay>>,%d4
80004d12:	00 90       	ret 

80004d14 <init_gpt1>:

void init_gpt1(void)
{
    /* Initialize the GPT12 module */
	unlock_wdtcon();
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
80004d14:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>
}

void init_gpt1(void)
{
    /* Initialize the GPT12 module */
	unlock_wdtcon();
80004d18:	6d 00 aa 33 	call 8000b46c <unlock_wdtcon>
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
80004d1c:	4c f0       	ld.w %d15,[%a15]0
80004d1e:	8f 1f c0 f1 	andn %d15,%d15,1
80004d22:	68 0f       	st.w [%a15]0,%d15
	lock_wdtcon();
80004d24:	6d 00 ba 33 	call 8000b498 <lock_wdtcon>

	/* Initialize the Timer T3 (PWM) */
	MODULE_GPT120.T3CON.B.BPS1 = 0x2; /* Set GPT1 block prescaler: 32 */
80004d28:	4c f5       	ld.w %d15,[%a15]20
	MODULE_GPT120.T3.U = 100; /* Set timer T3 value */
    /* Timer T2: reloads the value DutyDownTime in timer T3 */
    MODULE_GPT120.T2CON.B.T2M = 0x4; /* Set the timer T2 in reload mode */
    MODULE_GPT120.T2CON.B.T2I = 0x7; /* Reload Input Mode : Rising/Falling Edge T3OTL */
    MODULE_GPT120.T2.U = 100;
    InterruptInstall(SRC_ID_GPT120T3, (void(*)(int))IsrGpt120T3Handler_Beep, 3, 0);
80004d2a:	91 00 00 48 	movh.a %a4,32768
	unlock_wdtcon();
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
	lock_wdtcon();

	/* Initialize the Timer T3 (PWM) */
	MODULE_GPT120.T3CON.B.BPS1 = 0x2; /* Set GPT1 block prescaler: 32 */
80004d2e:	b7 2f 82 f5 	insert %d15,%d15,2,11,2
	MODULE_GPT120.T3.U = 100; /* Set timer T3 value */
    /* Timer T2: reloads the value DutyDownTime in timer T3 */
    MODULE_GPT120.T2CON.B.T2M = 0x4; /* Set the timer T2 in reload mode */
    MODULE_GPT120.T2CON.B.T2I = 0x7; /* Reload Input Mode : Rising/Falling Edge T3OTL */
    MODULE_GPT120.T2.U = 100;
    InterruptInstall(SRC_ID_GPT120T3, (void(*)(int))IsrGpt120T3Handler_Beep, 3, 0);
80004d32:	3b a0 11 40 	mov %d4,282
	unlock_wdtcon();
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
	lock_wdtcon();

	/* Initialize the Timer T3 (PWM) */
	MODULE_GPT120.T3CON.B.BPS1 = 0x2; /* Set GPT1 block prescaler: 32 */
80004d36:	68 5f       	st.w [%a15]20,%d15
	MODULE_GPT120.T3CON.B.T3M = 0x0; /* Set T3 to timer mode */
80004d38:	4c f5       	ld.w %d15,[%a15]20
	MODULE_GPT120.T3.U = 100; /* Set timer T3 value */
    /* Timer T2: reloads the value DutyDownTime in timer T3 */
    MODULE_GPT120.T2CON.B.T2M = 0x4; /* Set the timer T2 in reload mode */
    MODULE_GPT120.T2CON.B.T2I = 0x7; /* Reload Input Mode : Rising/Falling Edge T3OTL */
    MODULE_GPT120.T2.U = 100;
    InterruptInstall(SRC_ID_GPT120T3, (void(*)(int))IsrGpt120T3Handler_Beep, 3, 0);
80004d3a:	d9 44 1c 05 	lea %a4,[%a4]20508 <8000501c <IsrGpt120T3Handler_Beep>>
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
	lock_wdtcon();

	/* Initialize the Timer T3 (PWM) */
	MODULE_GPT120.T3CON.B.BPS1 = 0x2; /* Set GPT1 block prescaler: 32 */
	MODULE_GPT120.T3CON.B.T3M = 0x0; /* Set T3 to timer mode */
80004d3e:	8f 8f c3 f1 	andn %d15,%d15,56
80004d42:	68 5f       	st.w [%a15]20,%d15
	MODULE_GPT120.T3CON.B.T3UD = 0x1; /* Set T3 count direction(down) */
80004d44:	4c f5       	ld.w %d15,[%a15]20
	MODULE_GPT120.T3.U = 100; /* Set timer T3 value */
    /* Timer T2: reloads the value DutyDownTime in timer T3 */
    MODULE_GPT120.T2CON.B.T2M = 0x4; /* Set the timer T2 in reload mode */
    MODULE_GPT120.T2CON.B.T2I = 0x7; /* Reload Input Mode : Rising/Falling Edge T3OTL */
    MODULE_GPT120.T2.U = 100;
    InterruptInstall(SRC_ID_GPT120T3, (void(*)(int))IsrGpt120T3Handler_Beep, 3, 0);
80004d46:	82 35       	mov %d5,3
	lock_wdtcon();

	/* Initialize the Timer T3 (PWM) */
	MODULE_GPT120.T3CON.B.BPS1 = 0x2; /* Set GPT1 block prescaler: 32 */
	MODULE_GPT120.T3CON.B.T3M = 0x0; /* Set T3 to timer mode */
	MODULE_GPT120.T3CON.B.T3UD = 0x1; /* Set T3 count direction(down) */
80004d48:	96 80       	or %d15,128
80004d4a:	68 5f       	st.w [%a15]20,%d15
	MODULE_GPT120.T3CON.B.T3I = 0x5; /* Set T3 input prescaler(2^5=32) */
80004d4c:	4c f5       	ld.w %d15,[%a15]20
	MODULE_GPT120.T3.U = 100; /* Set timer T3 value */
    /* Timer T2: reloads the value DutyDownTime in timer T3 */
    MODULE_GPT120.T2CON.B.T2M = 0x4; /* Set the timer T2 in reload mode */
    MODULE_GPT120.T2CON.B.T2I = 0x7; /* Reload Input Mode : Rising/Falling Edge T3OTL */
    MODULE_GPT120.T2.U = 100;
    InterruptInstall(SRC_ID_GPT120T3, (void(*)(int))IsrGpt120T3Handler_Beep, 3, 0);
80004d4e:	82 06       	mov %d6,0

	/* Initialize the Timer T3 (PWM) */
	MODULE_GPT120.T3CON.B.BPS1 = 0x2; /* Set GPT1 block prescaler: 32 */
	MODULE_GPT120.T3CON.B.T3M = 0x0; /* Set T3 to timer mode */
	MODULE_GPT120.T3CON.B.T3UD = 0x1; /* Set T3 count direction(down) */
	MODULE_GPT120.T3CON.B.T3I = 0x5; /* Set T3 input prescaler(2^5=32) */
80004d50:	b7 5f 03 f0 	insert %d15,%d15,5,0,3
80004d54:	68 5f       	st.w [%a15]20,%d15
	/* Calculate dutyUpTime and dutyDownTime for reloading timer T3 */
	MODULE_GPT120.T3.U = 100; /* Set timer T3 value */
80004d56:	da 64       	mov %d15,100
80004d58:	68 ef       	st.w [%a15]56,%d15
    /* Timer T2: reloads the value DutyDownTime in timer T3 */
    MODULE_GPT120.T2CON.B.T2M = 0x4; /* Set the timer T2 in reload mode */
80004d5a:	48 42       	ld.w %d2,[%a15]16
80004d5c:	b7 42 83 21 	insert %d2,%d2,4,3,3
80004d60:	68 42       	st.w [%a15]16,%d2
    MODULE_GPT120.T2CON.B.T2I = 0x7; /* Reload Input Mode : Rising/Falling Edge T3OTL */
80004d62:	48 42       	ld.w %d2,[%a15]16
80004d64:	8f 72 40 21 	or %d2,%d2,7
80004d68:	68 42       	st.w [%a15]16,%d2
    MODULE_GPT120.T2.U = 100;
80004d6a:	68 df       	st.w [%a15]52,%d15
    InterruptInstall(SRC_ID_GPT120T3, (void(*)(int))IsrGpt120T3Handler_Beep, 3, 0);
80004d6c:	6d 00 c2 04 	call 800056f0 <InterruptInstall>

    /* Initialize the Timer T4 for Ultrasonic */
    MODULE_GPT120.T4CON.B.T4M = 0x0; /* Set T4 to timer mode */
80004d70:	4c f6       	ld.w %d15,[%a15]24
80004d72:	8f 8f c3 f1 	andn %d15,%d15,56
80004d76:	68 6f       	st.w [%a15]24,%d15
    MODULE_GPT120.T4CON.B.T4UD = 0x0; /* Set T4 count direction(up) */
80004d78:	4c f6       	ld.w %d15,[%a15]24
80004d7a:	8f 0f c8 f1 	andn %d15,%d15,128
80004d7e:	68 6f       	st.w [%a15]24,%d15
    MODULE_GPT120.T4CON.B.T4I = 0x5; /* Set T4 input prescaler(2^5=32) */
80004d80:	4c f6       	ld.w %d15,[%a15]24
80004d82:	b7 5f 03 f0 	insert %d15,%d15,5,0,3
80004d86:	68 6f       	st.w [%a15]24,%d15
    MODULE_GPT120.T4.U = 0u;
80004d88:	82 0f       	mov %d15,0
80004d8a:	68 ff       	st.w [%a15]60,%d15
80004d8c:	00 90       	ret 

80004d8e <init_gpt2>:

void init_gpt2(void)
{
    /* Initialize the GPT12 module */
	unlock_wdtcon();
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
80004d8e:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>


void init_gpt2(void)
{
    /* Initialize the GPT12 module */
	unlock_wdtcon();
80004d92:	6d 00 6d 33 	call 8000b46c <unlock_wdtcon>
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
80004d96:	4c f0       	ld.w %d15,[%a15]0
80004d98:	8f 1f c0 f1 	andn %d15,%d15,1
80004d9c:	68 0f       	st.w [%a15]0,%d15
	lock_wdtcon();
80004d9e:	6d 00 7d 33 	call 8000b498 <lock_wdtcon>

    /* Initialize the Timer T6 for delay_ms */
    MODULE_GPT120.T6CON.B.BPS2 = 0x0; /* Set GPT2 block prescaler: 4 */
80004da2:	4c f8       	ld.w %d15,[%a15]32
    MODULE_GPT120.T6CON.B.T6OE = 0x1; /* Overflow/Underflow Output Enable */
    MODULE_GPT120.T6CON.B.T6SR = 0x1; /* Reload from register CAPREL Enabled */
    MODULE_GPT120.T6.U = 250u; /* Set T6 start value (10us) */

    MODULE_GPT120.CAPREL.U = 250u; /* Set CAPREL reload value */
	InterruptInstall(SRC_ID_GPT120T6, (void(*)(int))IsrGpt2T6Handler, 2, 0);
80004da4:	91 00 00 48 	movh.a %a4,32768
	unlock_wdtcon();
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
	lock_wdtcon();

    /* Initialize the Timer T6 for delay_ms */
    MODULE_GPT120.T6CON.B.BPS2 = 0x0; /* Set GPT2 block prescaler: 4 */
80004da8:	b7 0f 82 f5 	insert %d15,%d15,0,11,2
    MODULE_GPT120.T6CON.B.T6OE = 0x1; /* Overflow/Underflow Output Enable */
    MODULE_GPT120.T6CON.B.T6SR = 0x1; /* Reload from register CAPREL Enabled */
    MODULE_GPT120.T6.U = 250u; /* Set T6 start value (10us) */

    MODULE_GPT120.CAPREL.U = 250u; /* Set CAPREL reload value */
	InterruptInstall(SRC_ID_GPT120T6, (void(*)(int))IsrGpt2T6Handler, 2, 0);
80004dac:	3b d0 11 40 	mov %d4,285
	unlock_wdtcon();
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
	lock_wdtcon();

    /* Initialize the Timer T6 for delay_ms */
    MODULE_GPT120.T6CON.B.BPS2 = 0x0; /* Set GPT2 block prescaler: 4 */
80004db0:	68 8f       	st.w [%a15]32,%d15
    MODULE_GPT120.T6CON.B.T6M = 0x0; /* Set T6 to timer mode */
80004db2:	4c f8       	ld.w %d15,[%a15]32
    MODULE_GPT120.T6CON.B.T6OE = 0x1; /* Overflow/Underflow Output Enable */
    MODULE_GPT120.T6CON.B.T6SR = 0x1; /* Reload from register CAPREL Enabled */
    MODULE_GPT120.T6.U = 250u; /* Set T6 start value (10us) */

    MODULE_GPT120.CAPREL.U = 250u; /* Set CAPREL reload value */
	InterruptInstall(SRC_ID_GPT120T6, (void(*)(int))IsrGpt2T6Handler, 2, 0);
80004db4:	d9 44 dc 14 	lea %a4,[%a4]19548 <80004c5c <IsrGpt2T6Handler>>
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
	lock_wdtcon();

    /* Initialize the Timer T6 for delay_ms */
    MODULE_GPT120.T6CON.B.BPS2 = 0x0; /* Set GPT2 block prescaler: 4 */
    MODULE_GPT120.T6CON.B.T6M = 0x0; /* Set T6 to timer mode */
80004db8:	8f 8f c3 f1 	andn %d15,%d15,56
80004dbc:	68 8f       	st.w [%a15]32,%d15
    MODULE_GPT120.T6CON.B.T6UD = 0x1; /* Set T6 count direction(down) */
80004dbe:	4c f8       	ld.w %d15,[%a15]32
    MODULE_GPT120.T6CON.B.T6OE = 0x1; /* Overflow/Underflow Output Enable */
    MODULE_GPT120.T6CON.B.T6SR = 0x1; /* Reload from register CAPREL Enabled */
    MODULE_GPT120.T6.U = 250u; /* Set T6 start value (10us) */

    MODULE_GPT120.CAPREL.U = 250u; /* Set CAPREL reload value */
	InterruptInstall(SRC_ID_GPT120T6, (void(*)(int))IsrGpt2T6Handler, 2, 0);
80004dc0:	82 25       	mov %d5,2
	lock_wdtcon();

    /* Initialize the Timer T6 for delay_ms */
    MODULE_GPT120.T6CON.B.BPS2 = 0x0; /* Set GPT2 block prescaler: 4 */
    MODULE_GPT120.T6CON.B.T6M = 0x0; /* Set T6 to timer mode */
    MODULE_GPT120.T6CON.B.T6UD = 0x1; /* Set T6 count direction(down) */
80004dc2:	96 80       	or %d15,128
80004dc4:	68 8f       	st.w [%a15]32,%d15
    MODULE_GPT120.T6CON.B.T6I = 0x0; /* Set T6 input prescaler(2^0=1) */
80004dc6:	4c f8       	ld.w %d15,[%a15]32
    MODULE_GPT120.T6CON.B.T6OE = 0x1; /* Overflow/Underflow Output Enable */
    MODULE_GPT120.T6CON.B.T6SR = 0x1; /* Reload from register CAPREL Enabled */
    MODULE_GPT120.T6.U = 250u; /* Set T6 start value (10us) */

    MODULE_GPT120.CAPREL.U = 250u; /* Set CAPREL reload value */
	InterruptInstall(SRC_ID_GPT120T6, (void(*)(int))IsrGpt2T6Handler, 2, 0);
80004dc8:	82 06       	mov %d6,0

    /* Initialize the Timer T6 for delay_ms */
    MODULE_GPT120.T6CON.B.BPS2 = 0x0; /* Set GPT2 block prescaler: 4 */
    MODULE_GPT120.T6CON.B.T6M = 0x0; /* Set T6 to timer mode */
    MODULE_GPT120.T6CON.B.T6UD = 0x1; /* Set T6 count direction(down) */
    MODULE_GPT120.T6CON.B.T6I = 0x0; /* Set T6 input prescaler(2^0=1) */
80004dca:	8f 7f c0 f1 	andn %d15,%d15,7
80004dce:	68 8f       	st.w [%a15]32,%d15
    MODULE_GPT120.T6CON.B.T6OE = 0x1; /* Overflow/Underflow Output Enable */
80004dd0:	4c f8       	ld.w %d15,[%a15]32
80004dd2:	b7 ff 81 f4 	insert %d15,%d15,15,9,1
80004dd6:	68 8f       	st.w [%a15]32,%d15
    MODULE_GPT120.T6CON.B.T6SR = 0x1; /* Reload from register CAPREL Enabled */
80004dd8:	4c f8       	ld.w %d15,[%a15]32
80004dda:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
80004dde:	68 8f       	st.w [%a15]32,%d15
    MODULE_GPT120.T6.U = 250u; /* Set T6 start value (10us) */
80004de0:	da fa       	mov %d15,250
80004de2:	59 ff 04 10 	st.w [%a15]68,%d15

    MODULE_GPT120.CAPREL.U = 250u; /* Set CAPREL reload value */
80004de6:	68 cf       	st.w [%a15]48,%d15
	InterruptInstall(SRC_ID_GPT120T6, (void(*)(int))IsrGpt2T6Handler, 2, 0);
80004de8:	1d 00 84 04 	j 800056f0 <InterruptInstall>

80004dec <runGpt12_T3>:
}


void runGpt12_T3(void)
{
	MODULE_GPT120.T3CON.B.T3R = 1;
80004dec:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>
80004df0:	4c f5       	ld.w %d15,[%a15]20
80004df2:	96 40       	or %d15,64
80004df4:	68 5f       	st.w [%a15]20,%d15
80004df6:	00 90       	ret 

80004df8 <stopGpt12_T3>:
}

void stopGpt12_T3(void)
{
	MODULE_GPT120.T3CON.B.T3R = 0;
80004df8:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>
80004dfc:	4c f5       	ld.w %d15,[%a15]20
80004dfe:	8f 0f c4 f1 	andn %d15,%d15,64
80004e02:	68 5f       	st.w [%a15]20,%d15
80004e04:	00 90       	ret 

80004e06 <runGpt12_T6>:
}

void runGpt12_T6(void)
{
	MODULE_GPT120.T6CON.B.T6R = 1;
80004e06:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>
80004e0a:	4c f8       	ld.w %d15,[%a15]32
80004e0c:	96 40       	or %d15,64
80004e0e:	68 8f       	st.w [%a15]32,%d15
80004e10:	00 90       	ret 

80004e12 <stopGpt12_T6>:
}

void stopGpt12_T6(void)
{
	MODULE_GPT120.T6CON.B.T6R = 0;
80004e12:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>
80004e16:	4c f8       	ld.w %d15,[%a15]32
80004e18:	8f 0f c4 f1 	andn %d15,%d15,64
80004e1c:	68 8f       	st.w [%a15]32,%d15
80004e1e:	00 90       	ret 

80004e20 <runGpt12_T4>:
}

void runGpt12_T4(void)
{
	MODULE_GPT120.T4CON.B.T4R = 1;
80004e20:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>
80004e24:	4c f6       	ld.w %d15,[%a15]24
80004e26:	96 40       	or %d15,64
80004e28:	68 6f       	st.w [%a15]24,%d15
80004e2a:	00 90       	ret 

80004e2c <stopGpt12_T4>:
}

void stopGpt12_T4()
{
	MODULE_GPT120.T4CON.B.T4R = 0;
80004e2c:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>
80004e30:	4c f6       	ld.w %d15,[%a15]24
80004e32:	8f 0f c4 f1 	andn %d15,%d15,64
80004e36:	68 6f       	st.w [%a15]24,%d15
80004e38:	00 90       	ret 

80004e3a <setGpt12_T4>:
}

void setGpt12_T4(unsigned short value)
{
	MODULE_GPT120.T4.U = value;
80004e3a:	a5 f4 fc 82 	st.w f0002e3c <_SMALL_DATA4_+0x3fffae3c>,%d4
80004e3e:	00 90       	ret 

80004e40 <getGpt12_T4>:
}

unsigned int getGpt12_T4(void)
{
	return MODULE_GPT120.T4.U;
80004e40:	85 f2 fc 82 	ld.w %d2,f0002e3c <_SMALL_DATA4_+0x3fffae3c>
}
80004e44:	00 90       	ret 

80004e46 <init_VADC>:

void init_VADC(void)
{
    /* VADC Module Enable */
	unlock_wdtcon();
    MODULE_VADC.CLC.B.DISR = 0x0;                 // Enable VADC Module (clock)
80004e46:	91 20 00 ff 	movh.a %a15,61442
#include <machine/intrinsics.h>

void init_VADC(void)
{
    /* VADC Module Enable */
	unlock_wdtcon();
80004e4a:	6d 00 11 33 	call 8000b46c <unlock_wdtcon>
    MODULE_VADC.CLC.B.DISR = 0x0;                 // Enable VADC Module (clock)
80004e4e:	4c f0       	ld.w %d15,[%a15]0
80004e50:	8f 1f c0 f1 	andn %d15,%d15,1
80004e54:	68 0f       	st.w [%a15]0,%d15
	lock_wdtcon();
80004e56:	6d 00 21 33 	call 8000b498 <lock_wdtcon>
    while(MODULE_VADC.CLC.B.DISS != 0);     	    // Wait until module is enabled
80004e5a:	40 f2       	mov.aa %a2,%a15
80004e5c:	4c 20       	ld.w %d15,[%a2]0
80004e5e:	91 20 00 ff 	movh.a %a15,61442
80004e62:	6f 1f fd ff 	jnz.t %d15,1,80004e5c <init_VADC+0x16>

    /* VADC Group Configuration */
    MODULE_VADC.G[4].ARBPR.B.PRIO0 = 0x3;		    // Highest Priority for Request Source 0
80004e66:	19 ff 44 21 	ld.w %d15,[%a15]5252 <f0021484 <_SMALL_DATA4_+0x40019484>>
80004e6a:	96 03       	or %d15,3
80004e6c:	59 ff 44 21 	st.w [%a15]5252 <f0021484 <_SMALL_DATA4_+0x40019484>>,%d15
    MODULE_VADC.G[4].ARBPR.B.CSM0 = 0x0;          // Conversion Start Mode : Wait-for-start mode
80004e70:	19 ff 44 21 	ld.w %d15,[%a15]5252 <f0021484 <_SMALL_DATA4_+0x40019484>>
80004e74:	8f 8f c0 f1 	andn %d15,%d15,8
80004e78:	59 ff 44 21 	st.w [%a15]5252 <f0021484 <_SMALL_DATA4_+0x40019484>>,%d15
    MODULE_VADC.G[4].ARBPR.B.ASEN0 = 0x1;		    // Arbitration Source Input 0 Enable
80004e7c:	19 ff 44 21 	ld.w %d15,[%a15]5252 <f0021484 <_SMALL_DATA4_+0x40019484>>
80004e80:	b7 ff 01 fc 	insert %d15,%d15,15,24,1
80004e84:	59 ff 44 21 	st.w [%a15]5252 <f0021484 <_SMALL_DATA4_+0x40019484>>,%d15

    MODULE_VADC.G[4].QMR0.B.ENGT  = 0x1;		    // Enable Conversion Requests
80004e88:	19 ff 44 41 	ld.w %d15,[%a15]5380 <f0021504 <_SMALL_DATA4_+0x40019504>>
80004e8c:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
80004e90:	59 ff 44 41 	st.w [%a15]5380 <f0021504 <_SMALL_DATA4_+0x40019504>>,%d15
    MODULE_VADC.G[4].QMR0.B.FLUSH = 0x1;          // Clear all Queue Entries
80004e94:	19 ff 44 41 	ld.w %d15,[%a15]5380 <f0021504 <_SMALL_DATA4_+0x40019504>>
80004e98:	b7 ff 01 f5 	insert %d15,%d15,15,10,1
80004e9c:	59 ff 44 41 	st.w [%a15]5380 <f0021504 <_SMALL_DATA4_+0x40019504>>,%d15

    MODULE_VADC.G[4].ARBCFG.B.ANONC = 0x3;        // Analog Converter : Normal Operation
80004ea0:	19 ff 40 21 	ld.w %d15,[%a15]5248 <f0021480 <_SMALL_DATA4_+0x40019480>>
80004ea4:	96 03       	or %d15,3
80004ea6:	59 ff 40 21 	st.w [%a15]5248 <f0021480 <_SMALL_DATA4_+0x40019480>>,%d15

    MODULE_VADC.G[4].ICLASS[0].B.CMS = 0x0;       // Group-specific Class 0
80004eaa:	19 ff 60 21 	ld.w %d15,[%a15]5280 <f00214a0 <_SMALL_DATA4_+0x400194a0>>
80004eae:	b7 0f 03 f4 	insert %d15,%d15,0,8,3
80004eb2:	59 ff 60 21 	st.w [%a15]5280 <f00214a0 <_SMALL_DATA4_+0x400194a0>>,%d15
                                            // Conversion Mode : Standard Conversion (12-bit)

    /* VADC Group 4 Channel 7 Setting */
    MODULE_VADC.G[4].CHCTR[7].B.RESPOS = 0x1;     // Read Results Right-aligned
80004eb6:	19 ff 5c 81 	ld.w %d15,[%a15]5660 <f002161c <_SMALL_DATA4_+0x4001961c>>
80004eba:	b7 ff 81 fa 	insert %d15,%d15,15,21,1
80004ebe:	59 ff 5c 81 	st.w [%a15]5660 <f002161c <_SMALL_DATA4_+0x4001961c>>,%d15
    MODULE_VADC.G[4].CHCTR[7].B.RESREG = 0x1;     // Store Result in Group Result Register G0RES1
80004ec2:	19 ff 5c 81 	ld.w %d15,[%a15]5660 <f002161c <_SMALL_DATA4_+0x4001961c>>
80004ec6:	b7 1f 04 f8 	insert %d15,%d15,1,16,4
80004eca:	59 ff 5c 81 	st.w [%a15]5660 <f002161c <_SMALL_DATA4_+0x4001961c>>,%d15
    MODULE_VADC.G[4].CHCTR[7].B.ICLSEL = 0x0;     // Use Group-specific Class 0
80004ece:	19 ff 5c 81 	ld.w %d15,[%a15]5660 <f002161c <_SMALL_DATA4_+0x4001961c>>
80004ed2:	8f 3f c0 f1 	andn %d15,%d15,3
80004ed6:	59 ff 5c 81 	st.w [%a15]5660 <f002161c <_SMALL_DATA4_+0x4001961c>>,%d15
80004eda:	00 90       	ret 

80004edc <VADC_startConversion>:
}

void VADC_startConversion(void)
{
    /* No fill and Start Queue */
	MODULE_VADC.G[4].QINR0.B.REQCHNR = 0x07;				// Request Channel Number : 7
80004edc:	91 20 00 ff 	movh.a %a15,61442
80004ee0:	19 ff 50 41 	ld.w %d15,[%a15]5392 <f0021510 <_SMALL_DATA4_+0x40019510>>
80004ee4:	b7 7f 05 f0 	insert %d15,%d15,7,0,5
80004ee8:	59 ff 50 41 	st.w [%a15]5392 <f0021510 <_SMALL_DATA4_+0x40019510>>,%d15
	MODULE_VADC.G[4].QINR0.B.RF = 0x0; 				    // No fill : it is converted once
80004eec:	19 ff 50 41 	ld.w %d15,[%a15]5392 <f0021510 <_SMALL_DATA4_+0x40019510>>
80004ef0:	8f 0f c2 f1 	andn %d15,%d15,32
80004ef4:	59 ff 50 41 	st.w [%a15]5392 <f0021510 <_SMALL_DATA4_+0x40019510>>,%d15

	MODULE_VADC.G[4].QMR0.B.TREV = 0x1;  					// Generate a Trigger Event
80004ef8:	19 ff 44 41 	ld.w %d15,[%a15]5380 <f0021504 <_SMALL_DATA4_+0x40019504>>
80004efc:	b7 ff 81 f4 	insert %d15,%d15,15,9,1
80004f00:	59 ff 44 41 	st.w [%a15]5380 <f0021504 <_SMALL_DATA4_+0x40019504>>,%d15
80004f04:	00 90       	ret 

80004f06 <VADC_readResult>:
}

unsigned int VADC_readResult(void)
{
	unsigned int result;
	while(MODULE_VADC.G[4].RES[1].B.VF == 0);			    // Valid Flag, Wait until New Result Available
80004f06:	91 20 00 ff 	movh.a %a15,61442
80004f0a:	19 ff 44 c1 	ld.w %d15,[%a15]5892 <f0021704 <_SMALL_DATA4_+0x40019704>>
80004f0e:	ff 0f fe 7f 	jge %d15,0,80004f0a <VADC_readResult+0x4>

	result = (MODULE_VADC.G[4].RES[1].B.RESULT);  		// Read Result
80004f12:	91 20 00 ff 	movh.a %a15,61442
80004f16:	19 f2 44 c1 	ld.w %d2,[%a15]5892 <f0021704 <_SMALL_DATA4_+0x40019704>>

	return result;
}
80004f1a:	37 02 70 20 	extr.u %d2,%d2,0,16
80004f1e:	00 90       	ret 

80004f20 <delay_ms>:
#include "etc.h"

void delay_ms(unsigned int delay_time)
{
80004f20:	20 08       	sub.a %sp,8
	volatile unsigned int i, j;
	for (i = 0; i < delay_time; i++)
80004f22:	82 0f       	mov %d15,0
80004f24:	78 00       	st.w [%sp]0,%d15
80004f26:	54 a2       	ld.w %d2,[%sp]
		for (j = 0; j < 18200; j++)
80004f28:	82 03       	mov %d3,0
80004f2a:	3b 80 71 f4 	mov %d15,18200
#include "etc.h"

void delay_ms(unsigned int delay_time)
{
	volatile unsigned int i, j;
	for (i = 0; i < delay_time; i++)
80004f2e:	3f 42 09 80 	jlt.u %d2,%d4,80004f40 <delay_ms+0x20>
80004f32:	3c 20       	j 80004f72 <delay_ms+0x52>
80004f34:	54 a2       	ld.w %d2,[%sp]
80004f36:	c2 12       	add %d2,1
80004f38:	74 a2       	st.w [%sp],%d2
80004f3a:	54 a2       	ld.w %d2,[%sp]
80004f3c:	7f 42 1c 80 	jge.u %d2,%d4,80004f74 <delay_ms+0x54>
		for (j = 0; j < 18200; j++)
80004f40:	59 a3 04 00 	st.w [%sp]4,%d3
80004f44:	19 a2 04 00 	ld.w %d2,[%sp]4
80004f48:	7f f2 f6 ff 	jge.u %d2,%d15,80004f34 <delay_ms+0x14>
80004f4c:	19 a2 04 00 	ld.w %d2,[%sp]4
80004f50:	c2 12       	add %d2,1
80004f52:	59 a2 04 00 	st.w [%sp]4,%d2
80004f56:	19 a2 04 00 	ld.w %d2,[%sp]4
80004f5a:	7f f2 ed ff 	jge.u %d2,%d15,80004f34 <delay_ms+0x14>
80004f5e:	19 a2 04 00 	ld.w %d2,[%sp]4
80004f62:	c2 12       	add %d2,1
80004f64:	59 a2 04 00 	st.w [%sp]4,%d2
80004f68:	19 a2 04 00 	ld.w %d2,[%sp]4
80004f6c:	3f f2 f0 ff 	jlt.u %d2,%d15,80004f4c <delay_ms+0x2c>
80004f70:	3c e2       	j 80004f34 <delay_ms+0x14>
80004f72:	00 90       	ret 
80004f74:	00 90       	ret 

80004f76 <Init_Buzzer>:
/* Function prototype */
void IsrGpt120T3Handler_Beep(void);

void Init_Buzzer(void)
{
	MODULE_P02.IOCR0.B.PC3 = 0b10000;
80004f76:	91 40 00 ff 	movh.a %a15,61444
80004f7a:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
80004f7e:	4c f4       	ld.w %d15,[%a15]16
80004f80:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
80004f84:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
80004f88:	68 4f       	st.w [%a15]16,%d15
80004f8a:	00 90       	ret 

80004f8c <Init_Buzzer_PWM>:
80004f8c:	91 40 00 ff 	movh.a %a15,61444
80004f90:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
80004f94:	4c f4       	ld.w %d15,[%a15]16
80004f96:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
80004f9a:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
80004f9e:	68 4f       	st.w [%a15]16,%d15

void Init_Buzzer_PWM(void)
{
	Init_Buzzer();

	init_gpt1(); /* Init Timer */
80004fa0:	6d ff ba fe 	call 80004d14 <init_gpt1>
	runGpt12_T3(); /* Start Timer */
}

void setBeepCycle(int cycle)
{
	beepOnOff = cycle;
80004fa4:	82 0f       	mov %d15,0
80004fa6:	91 00 00 f7 	movh.a %a15,28672
80004faa:	59 ff 88 80 	st.w [%a15]2568 <70000a08 <beepOnOff>>,%d15
{
	Init_Buzzer();

	init_gpt1(); /* Init Timer */
	setBeepCycle(0); /* Initial buzzer beep off */
	runGpt12_T3(); /* Start Timer */
80004fae:	1d ff 1f ff 	j 80004dec <runGpt12_T3>

80004fb2 <setBeepCycle>:
}

void setBeepCycle(int cycle)
{
	beepOnOff = cycle;
80004fb2:	91 00 00 f7 	movh.a %a15,28672
80004fb6:	59 f4 88 80 	st.w [%a15]2568 <70000a08 <beepOnOff>>,%d4
80004fba:	00 90       	ret 

80004fbc <Beep>:
}

void Beep(unsigned int hz)
{
	volatile int loop = 1000000 / hz / 2; /*   us  */
80004fbc:	7b 80 00 f0 	movh %d15,8
80004fc0:	1b 0f 12 fa 	addi %d15,%d15,-24288
80004fc4:	4b 4f 11 42 	div.u %e4,%d15,%d4
{
	beepOnOff = cycle;
}

void Beep(unsigned int hz)
{
80004fc8:	20 10       	sub.a %sp,16
	volatile int loop = 1000000 / hz / 2; /*   us  */
	for (volatile int i = 0; i < loop; i++) /* loop * 1us  delay */
80004fca:	82 0f       	mov %d15,0
	beepOnOff = cycle;
}

void Beep(unsigned int hz)
{
	volatile int loop = 1000000 / hz / 2; /*   us  */
80004fcc:	74 a4       	st.w [%sp],%d4
	for (volatile int i = 0; i < loop; i++) /* loop * 1us  delay */
80004fce:	78 01       	st.w [%sp]4,%d15
80004fd0:	19 a3 04 00 	ld.w %d3,[%sp]4
80004fd4:	58 00       	ld.w %d15,[%sp]0
		for (volatile int j = 0; j < 1; j++)
80004fd6:	82 02       	mov %d2,0
}

void Beep(unsigned int hz)
{
	volatile int loop = 1000000 / hz / 2; /*   us  */
	for (volatile int i = 0; i < loop; i++) /* loop * 1us  delay */
80004fd8:	7f f3 21 00 	jge %d3,%d15,8000501a <Beep+0x5e>
		for (volatile int j = 0; j < 1; j++)
80004fdc:	59 a2 08 00 	st.w [%sp]8,%d2
80004fe0:	58 02       	ld.w %d15,[%sp]8
80004fe2:	ff 1f 13 00 	jge %d15,1,80005008 <Beep+0x4c>
			for (volatile int k = 0; k < 1; k++)
80004fe6:	59 a2 0c 00 	st.w [%sp]12,%d2
80004fea:	58 03       	ld.w %d15,[%sp]12
80004fec:	4e f8       	jgtz %d15,80004ffc <Beep+0x40>
}

static __inline__ __attribute__((__always_inline__))
void _nop (void)
{
  __asm__ volatile ("nop" ::: "memory");
80004fee:	00 00       	nop 
80004ff0:	58 03       	ld.w %d15,[%sp]12
80004ff2:	c2 1f       	add %d15,1
80004ff4:	78 03       	st.w [%sp]12,%d15
80004ff6:	58 03       	ld.w %d15,[%sp]12
80004ff8:	bf 1f fb 7f 	jlt %d15,1,80004fee <Beep+0x32>

void Beep(unsigned int hz)
{
	volatile int loop = 1000000 / hz / 2; /*   us  */
	for (volatile int i = 0; i < loop; i++) /* loop * 1us  delay */
		for (volatile int j = 0; j < 1; j++)
80004ffc:	58 02       	ld.w %d15,[%sp]8
80004ffe:	c2 1f       	add %d15,1
80005000:	78 02       	st.w [%sp]8,%d15
80005002:	58 02       	ld.w %d15,[%sp]8
80005004:	bf 1f f1 7f 	jlt %d15,1,80004fe6 <Beep+0x2a>
}

void Beep(unsigned int hz)
{
	volatile int loop = 1000000 / hz / 2; /*   us  */
	for (volatile int i = 0; i < loop; i++) /* loop * 1us  delay */
80005008:	58 01       	ld.w %d15,[%sp]4
8000500a:	c2 1f       	add %d15,1
8000500c:	78 01       	st.w [%sp]4,%d15
8000500e:	19 a3 04 00 	ld.w %d3,[%sp]4
80005012:	58 00       	ld.w %d15,[%sp]0
80005014:	3f f3 e4 7f 	jlt %d3,%d15,80004fdc <Beep+0x20>
80005018:	00 90       	ret 
8000501a:	00 90       	ret 

8000501c <IsrGpt120T3Handler_Beep>:
				_nop();
}

void IsrGpt120T3Handler_Beep(void)
{
	MODULE_P02.OUT.B.P3 ^= 1;
8000501c:	91 40 00 ff 	movh.a %a15,61444
80005020:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
80005024:	4c f0       	ld.w %d15,[%a15]0
80005026:	07 ff 83 f1 	nand.t %d15,%d15,3,%d15,3
8000502a:	8f 3f 00 20 	sh %d2,%d15,3
8000502e:	4c f0       	ld.w %d15,[%a15]0
80005030:	8f 8f c0 f1 	andn %d15,%d15,8
80005034:	a6 2f       	or %d15,%d2
80005036:	68 0f       	st.w [%a15]0,%d15
80005038:	00 90       	ret 

8000503a <Init_GPIO>:
#include "GPIO.h"

void Init_GPIO(void)
{
	/* Set P10.2(LED1) as push-pull output */
	MODULE_P10.IOCR0.B.PC2 = 0b10000;
8000503a:	91 40 00 ff 	movh.a %a15,61444
8000503e:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
80005042:	4c f4       	ld.w %d15,[%a15]16
80005044:	b7 0f 85 f9 	insert %d15,%d15,0,19,5
80005048:	b7 ff 81 fb 	insert %d15,%d15,15,23,1
8000504c:	68 4f       	st.w [%a15]16,%d15

	/* Set P10.1(LED2) as push-pull output */
	MODULE_P10.IOCR0.B.PC1 = 0b10000;
8000504e:	4c f4       	ld.w %d15,[%a15]16
80005050:	b7 0f 85 f5 	insert %d15,%d15,0,11,5
80005054:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
80005058:	68 4f       	st.w [%a15]16,%d15

	/* Set P2.0(SW1) as input pull-up */
	MODULE_P02.IOCR0.B.PC0 = 0b00010;
8000505a:	91 40 00 ff 	movh.a %a15,61444
8000505e:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
80005062:	4c f4       	ld.w %d15,[%a15]16
80005064:	b7 2f 85 f1 	insert %d15,%d15,2,3,5
80005068:	68 4f       	st.w [%a15]16,%d15

	/* Set P2.1(SW2) as input pull-up */
	MODULE_P02.IOCR0.B.PC1 = 0b00010;
8000506a:	4c f4       	ld.w %d15,[%a15]16
8000506c:	b7 2f 85 f5 	insert %d15,%d15,2,11,5
80005070:	68 4f       	st.w [%a15]16,%d15
80005072:	00 90       	ret 

80005074 <setLED1>:

void setLED1(int onoff)	// on if true, off if false
{
	if(onoff)
	{
		MODULE_P10.OUT.B.P2 = 1;
80005074:	91 40 00 ff 	movh.a %a15,61444
80005078:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
8000507c:	4c f0       	ld.w %d15,[%a15]0
	MODULE_P02.IOCR0.B.PC1 = 0b00010;
}

void setLED1(int onoff)	// on if true, off if false
{
	if(onoff)
8000507e:	f6 45       	jnz %d4,80005088 <setLED1+0x14>
	{
		MODULE_P10.OUT.B.P2 = 1;
	}
	else
	{
		MODULE_P10.OUT.B.P2 = 0;
80005080:	8f 4f c0 f1 	andn %d15,%d15,4
80005084:	68 0f       	st.w [%a15]0,%d15
80005086:	00 90       	ret 

void setLED1(int onoff)	// on if true, off if false
{
	if(onoff)
	{
		MODULE_P10.OUT.B.P2 = 1;
80005088:	96 04       	or %d15,4
8000508a:	68 0f       	st.w [%a15]0,%d15
8000508c:	00 90       	ret 

8000508e <setLED2>:

void setLED2(int onoff)
{
	if(onoff)
	{
		MODULE_P10.OUT.B.P1 = 1;
8000508e:	91 40 00 ff 	movh.a %a15,61444
80005092:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
80005096:	4c f0       	ld.w %d15,[%a15]0
	}
}

void setLED2(int onoff)
{
	if(onoff)
80005098:	f6 45       	jnz %d4,800050a2 <setLED2+0x14>
	{
		MODULE_P10.OUT.B.P1 = 1;
	}
	else
	{
		MODULE_P10.OUT.B.P1 = 0;
8000509a:	8f 2f c0 f1 	andn %d15,%d15,2
8000509e:	68 0f       	st.w [%a15]0,%d15
800050a0:	00 90       	ret 

void setLED2(int onoff)
{
	if(onoff)
	{
		MODULE_P10.OUT.B.P1 = 1;
800050a2:	96 02       	or %d15,2
800050a4:	68 0f       	st.w [%a15]0,%d15
800050a6:	00 90       	ret 

800050a8 <toggleLED1>:
	}
}

void toggleLED1(void)
{
	MODULE_P10.OUT.B.P2 ^= 1;
800050a8:	91 40 00 ff 	movh.a %a15,61444
800050ac:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
800050b0:	4c f0       	ld.w %d15,[%a15]0
800050b2:	07 ff 02 f1 	nand.t %d15,%d15,2,%d15,2
800050b6:	8f 2f 00 20 	sh %d2,%d15,2
800050ba:	4c f0       	ld.w %d15,[%a15]0
800050bc:	8f 4f c0 f1 	andn %d15,%d15,4
800050c0:	a6 2f       	or %d15,%d2
800050c2:	68 0f       	st.w [%a15]0,%d15
800050c4:	00 90       	ret 

800050c6 <toggleLED2>:
}

void toggleLED2(void)
{
	MODULE_P10.OUT.B.P1 ^= 1;
800050c6:	91 40 00 ff 	movh.a %a15,61444
800050ca:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
800050ce:	4c f0       	ld.w %d15,[%a15]0
800050d0:	07 ff 81 f0 	nand.t %d15,%d15,1,%d15,1
800050d4:	8f 1f 00 20 	sh %d2,%d15,1
800050d8:	4c f0       	ld.w %d15,[%a15]0
800050da:	8f 2f c0 f1 	andn %d15,%d15,2
800050de:	a6 2f       	or %d15,%d2
800050e0:	68 0f       	st.w [%a15]0,%d15
800050e2:	00 90       	ret 

800050e4 <getSW1>:
}

int getSW1(void)
{
	return MODULE_P02.IN.B.P0; // return 1 if pushed, otherwise 0
800050e4:	91 40 00 ff 	movh.a %a15,61444
800050e8:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
800050ec:	48 92       	ld.w %d2,[%a15]36
}
800050ee:	8f 12 00 21 	and %d2,%d2,1
800050f2:	00 90       	ret 

800050f4 <getSW2>:

int getSW2(void)
{
	return MODULE_P02.IN.B.P1;
800050f4:	91 40 00 ff 	movh.a %a15,61444
800050f8:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
800050fc:	48 92       	ld.w %d2,[%a15]36
}
800050fe:	37 02 e1 20 	extr.u %d2,%d2,1,1
80005102:	00 90       	ret 

80005104 <getSW1_Debounce>:

int getSW1_Debounce(void)
{
80005104:	20 18       	sub.a %sp,24
	volatile int SW1, i, cnt = 0;
80005106:	82 0f       	mov %d15,0
	volatile char buf[10] = { 0, };
80005108:	d9 a2 0e 00 	lea %a2,[%sp]14
	return MODULE_P02.IN.B.P1;
}

int getSW1_Debounce(void)
{
	volatile int SW1, i, cnt = 0;
8000510c:	78 02       	st.w [%sp]8,%d15
	volatile char buf[10] = { 0, };
8000510e:	40 23       	mov.aa %a3,%a2
80005110:	82 0f       	mov %d15,0
80005112:	a0 4f       	mov.a %a15,4
80005114:	a4 3f       	st.h [%a3+],%d15
80005116:	fc ff       	loop %a15,80005114 <getSW1_Debounce+0x10>

	/* wait for last 10K SW1 states not change */
	while (cnt < 10000) {
80005118:	19 a2 08 00 	ld.w %d2,[%sp]8
8000511c:	3b 00 71 f2 	mov %d15,10000
	MODULE_P10.OUT.B.P1 ^= 1;
}

int getSW1(void)
{
	return MODULE_P02.IN.B.P0; // return 1 if pushed, otherwise 0
80005120:	91 40 00 3f 	movh.a %a3,61444
	volatile int SW1, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW1 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
80005124:	82 03       	mov %d3,0
	MODULE_P10.OUT.B.P1 ^= 1;
}

int getSW1(void)
{
	return MODULE_P02.IN.B.P0; // return 1 if pushed, otherwise 0
80005126:	d9 33 00 8a 	lea %a3,[%a3]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
{
	volatile int SW1, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW1 states not change */
	while (cnt < 10000) {
8000512a:	02 f4       	mov %d4,%d15
8000512c:	7f f2 31 00 	jge %d2,%d15,8000518e <getSW1_Debounce+0x8a>
		for (i = 0; i < 10; i++) {
80005130:	59 a3 04 00 	st.w [%sp]4,%d3
80005134:	58 01       	ld.w %d15,[%sp]4
80005136:	8b af 40 f2 	lt %d15,%d15,10
8000513a:	6e 0d       	jz %d15,80005154 <getSW1_Debounce+0x50>
			buf[i] = getSW1();
8000513c:	d8 01       	ld.a %a15,[%sp]4
	MODULE_P10.OUT.B.P1 ^= 1;
}

int getSW1(void)
{
	return MODULE_P02.IN.B.P0; // return 1 if pushed, otherwise 0
8000513e:	4c 39       	ld.w %d15,[%a3]36
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW1 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
			buf[i] = getSW1();
80005140:	30 2f       	add.a %a15,%a2
80005142:	16 01       	and %d15,1
80005144:	28 0f       	st.b [%a15]0,%d15
	volatile int SW1, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW1 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
80005146:	58 01       	ld.w %d15,[%sp]4
80005148:	c2 1f       	add %d15,1
8000514a:	78 01       	st.w [%sp]4,%d15
8000514c:	58 01       	ld.w %d15,[%sp]4
8000514e:	8b af 40 f2 	lt %d15,%d15,10
80005152:	ee f5       	jnz %d15,8000513c <getSW1_Debounce+0x38>
			buf[i] = getSW1();
		}
		for (i = 0; i < 10; i++) {
80005154:	59 a3 04 00 	st.w [%sp]4,%d3
80005158:	58 01       	ld.w %d15,[%sp]4
8000515a:	8b af 40 f2 	lt %d15,%d15,10
8000515e:	6e 12       	jz %d15,80005182 <getSW1_Debounce+0x7e>
			if (buf[0] != buf[i]) {
80005160:	79 a2 0e 00 	ld.b %d2,[%sp]14
80005164:	d8 01       	ld.a %a15,[%sp]4
80005166:	30 2f       	add.a %a15,%a2
80005168:	79 ff 00 00 	ld.b %d15,[%a15]0
8000516c:	5f f2 04 00 	jeq %d2,%d15,80005174 <getSW1_Debounce+0x70>
				cnt = 0;
80005170:	59 a3 08 00 	st.w [%sp]8,%d3
	/* wait for last 10K SW1 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
			buf[i] = getSW1();
		}
		for (i = 0; i < 10; i++) {
80005174:	58 01       	ld.w %d15,[%sp]4
80005176:	c2 1f       	add %d15,1
80005178:	78 01       	st.w [%sp]4,%d15
8000517a:	58 01       	ld.w %d15,[%sp]4
8000517c:	8b af 40 f2 	lt %d15,%d15,10
80005180:	ee f0       	jnz %d15,80005160 <getSW1_Debounce+0x5c>
			if (buf[0] != buf[i]) {
				cnt = 0;
			}
		}
		cnt += 1;
80005182:	58 02       	ld.w %d15,[%sp]8
80005184:	c2 1f       	add %d15,1
80005186:	78 02       	st.w [%sp]8,%d15
{
	volatile int SW1, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW1 states not change */
	while (cnt < 10000) {
80005188:	58 02       	ld.w %d15,[%sp]8
8000518a:	3f 4f d3 7f 	jlt %d15,%d4,80005130 <getSW1_Debounce+0x2c>
				cnt = 0;
			}
		}
		cnt += 1;
	}
	SW1 = buf[0];
8000518e:	79 af 0e 00 	ld.b %d15,[%sp]14
80005192:	78 00       	st.w [%sp]0,%d15
	return SW1;
80005194:	54 a2       	ld.w %d2,[%sp]
80005196:	00 90       	ret 

80005198 <getSW2_Debounce>:
}

int getSW2_Debounce(void)
{
80005198:	20 18       	sub.a %sp,24
	volatile int SW2, i, cnt = 0;
8000519a:	82 0f       	mov %d15,0
	volatile char buf[10] = { 0, };
8000519c:	d9 a2 0e 00 	lea %a2,[%sp]14
	return SW1;
}

int getSW2_Debounce(void)
{
	volatile int SW2, i, cnt = 0;
800051a0:	78 02       	st.w [%sp]8,%d15
	volatile char buf[10] = { 0, };
800051a2:	40 23       	mov.aa %a3,%a2
800051a4:	82 0f       	mov %d15,0
800051a6:	a0 4f       	mov.a %a15,4
800051a8:	a4 3f       	st.h [%a3+],%d15
800051aa:	fc ff       	loop %a15,800051a8 <getSW2_Debounce+0x10>

	/* wait for last 10K SW2 states not change */
	while (cnt < 10000) {
800051ac:	19 a2 08 00 	ld.w %d2,[%sp]8
800051b0:	3b 00 71 f2 	mov %d15,10000
	return MODULE_P02.IN.B.P0; // return 1 if pushed, otherwise 0
}

int getSW2(void)
{
	return MODULE_P02.IN.B.P1;
800051b4:	91 40 00 3f 	movh.a %a3,61444
	volatile int SW2, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW2 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
800051b8:	82 03       	mov %d3,0
	return MODULE_P02.IN.B.P0; // return 1 if pushed, otherwise 0
}

int getSW2(void)
{
	return MODULE_P02.IN.B.P1;
800051ba:	d9 33 00 8a 	lea %a3,[%a3]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
{
	volatile int SW2, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW2 states not change */
	while (cnt < 10000) {
800051be:	02 f4       	mov %d4,%d15
800051c0:	7f f2 32 00 	jge %d2,%d15,80005224 <getSW2_Debounce+0x8c>
		for (i = 0; i < 10; i++) {
800051c4:	59 a3 04 00 	st.w [%sp]4,%d3
800051c8:	58 01       	ld.w %d15,[%sp]4
800051ca:	8b af 40 f2 	lt %d15,%d15,10
800051ce:	6e 0e       	jz %d15,800051ea <getSW2_Debounce+0x52>
			buf[i] = getSW2();
800051d0:	d8 01       	ld.a %a15,[%sp]4
	return MODULE_P02.IN.B.P0; // return 1 if pushed, otherwise 0
}

int getSW2(void)
{
	return MODULE_P02.IN.B.P1;
800051d2:	4c 39       	ld.w %d15,[%a3]36
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW2 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
			buf[i] = getSW2();
800051d4:	37 0f e1 f0 	extr.u %d15,%d15,1,1
800051d8:	30 2f       	add.a %a15,%a2
800051da:	28 0f       	st.b [%a15]0,%d15
	volatile int SW2, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW2 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
800051dc:	58 01       	ld.w %d15,[%sp]4
800051de:	c2 1f       	add %d15,1
800051e0:	78 01       	st.w [%sp]4,%d15
800051e2:	58 01       	ld.w %d15,[%sp]4
800051e4:	8b af 40 f2 	lt %d15,%d15,10
800051e8:	ee f4       	jnz %d15,800051d0 <getSW2_Debounce+0x38>
			buf[i] = getSW2();
		}
		for (i = 0; i < 10; i++) {
800051ea:	59 a3 04 00 	st.w [%sp]4,%d3
800051ee:	58 01       	ld.w %d15,[%sp]4
800051f0:	8b af 40 f2 	lt %d15,%d15,10
800051f4:	6e 12       	jz %d15,80005218 <getSW2_Debounce+0x80>
			if (buf[0] != buf[i]) {
800051f6:	79 a2 0e 00 	ld.b %d2,[%sp]14
800051fa:	d8 01       	ld.a %a15,[%sp]4
800051fc:	30 2f       	add.a %a15,%a2
800051fe:	79 ff 00 00 	ld.b %d15,[%a15]0
80005202:	5f f2 04 00 	jeq %d2,%d15,8000520a <getSW2_Debounce+0x72>
				cnt = 0;
80005206:	59 a3 08 00 	st.w [%sp]8,%d3
	/* wait for last 10K SW2 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
			buf[i] = getSW2();
		}
		for (i = 0; i < 10; i++) {
8000520a:	58 01       	ld.w %d15,[%sp]4
8000520c:	c2 1f       	add %d15,1
8000520e:	78 01       	st.w [%sp]4,%d15
80005210:	58 01       	ld.w %d15,[%sp]4
80005212:	8b af 40 f2 	lt %d15,%d15,10
80005216:	ee f0       	jnz %d15,800051f6 <getSW2_Debounce+0x5e>
			if (buf[0] != buf[i]) {
				cnt = 0;
			}
		}
		cnt += 1;
80005218:	58 02       	ld.w %d15,[%sp]8
8000521a:	c2 1f       	add %d15,1
8000521c:	78 02       	st.w [%sp]8,%d15
{
	volatile int SW2, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW2 states not change */
	while (cnt < 10000) {
8000521e:	58 02       	ld.w %d15,[%sp]8
80005220:	3f 4f d2 7f 	jlt %d15,%d4,800051c4 <getSW2_Debounce+0x2c>
				cnt = 0;
			}
		}
		cnt += 1;
	}
	SW2 = buf[0];
80005224:	79 af 0e 00 	ld.b %d15,[%sp]14
80005228:	78 00       	st.w [%sp]0,%d15
	return SW2;
8000522a:	54 a2       	ld.w %d2,[%sp]
8000522c:	00 90       	ret 

8000522e <Init_DCMotor>:
#include "../system/interrupts.h"

void Init_DCMotor(void)
{
	/* Init CH-A (Left Motor) */
	MODULE_P10.IOCR0.B.PC1 = 0b10000; /* DIR-A    */
8000522e:	91 40 00 ff 	movh.a %a15,61444
80005232:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
80005236:	4c f4       	ld.w %d15,[%a15]16
	MODULE_P02.IOCR0.B.PC1= 0b10000; /* PWM-A    */
80005238:	91 40 00 2f 	movh.a %a2,61444
#include "../system/interrupts.h"

void Init_DCMotor(void)
{
	/* Init CH-A (Left Motor) */
	MODULE_P10.IOCR0.B.PC1 = 0b10000; /* DIR-A    */
8000523c:	b7 0f 85 f5 	insert %d15,%d15,0,11,5
80005240:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
	MODULE_P02.IOCR0.B.PC1= 0b10000; /* PWM-A    */
80005244:	d9 22 00 8a 	lea %a2,[%a2]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
#include "../system/interrupts.h"

void Init_DCMotor(void)
{
	/* Init CH-A (Left Motor) */
	MODULE_P10.IOCR0.B.PC1 = 0b10000; /* DIR-A    */
80005248:	68 4f       	st.w [%a15]16,%d15
	MODULE_P02.IOCR0.B.PC1= 0b10000; /* PWM-A    */
8000524a:	4c 24       	ld.w %d15,[%a2]16
8000524c:	b7 0f 85 f5 	insert %d15,%d15,0,11,5
80005250:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
80005254:	6c 24       	st.w [%a2]16,%d15
	MODULE_P02.IOCR4.B.PC7 = 0b10000; /* BRAKE-A    */
80005256:	4c 25       	ld.w %d15,[%a2]20
80005258:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
8000525c:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
80005260:	6c 25       	st.w [%a2]20,%d15
	MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
80005262:	4c f0       	ld.w %d15,[%a15]0
80005264:	96 02       	or %d15,2
80005266:	68 0f       	st.w [%a15]0,%d15
	MODULE_P02.OUT.B.P7 = 1; /*   (1: , 0: PWM-A  ) */
80005268:	4c 20       	ld.w %d15,[%a2]0
8000526a:	96 80       	or %d15,128
8000526c:	6c 20       	st.w [%a2]0,%d15
	MODULE_P02.OUT.B.P1 = 0; /* 100% PWM duty  */
8000526e:	4c 20       	ld.w %d15,[%a2]0
80005270:	8f 2f c0 f1 	andn %d15,%d15,2
80005274:	6c 20       	st.w [%a2]0,%d15

	/* Init CH-B (Right Motor) */
	MODULE_P10.IOCR0.B.PC2 = 0b10000; /* DIR-B    */
80005276:	4c f4       	ld.w %d15,[%a15]16
80005278:	b7 0f 85 f9 	insert %d15,%d15,0,19,5
8000527c:	b7 ff 81 fb 	insert %d15,%d15,15,23,1
80005280:	68 4f       	st.w [%a15]16,%d15
	MODULE_P10.IOCR0.B.PC3 = 0b10000; /* PWM-B    */
80005282:	4c f4       	ld.w %d15,[%a15]16
80005284:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
80005288:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
8000528c:	68 4f       	st.w [%a15]16,%d15
	MODULE_P02.IOCR4.B.PC6 = 0b10000; /* BRAKE-B    */
8000528e:	4c 25       	ld.w %d15,[%a2]20
80005290:	b7 0f 85 f9 	insert %d15,%d15,0,19,5
80005294:	b7 ff 81 fb 	insert %d15,%d15,15,23,1
80005298:	6c 25       	st.w [%a2]20,%d15
	MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
8000529a:	4c f0       	ld.w %d15,[%a15]0
8000529c:	96 04       	or %d15,4
8000529e:	68 0f       	st.w [%a15]0,%d15
	MODULE_P02.OUT.B.P6 = 1; /*   (1: , 0: PWM-B  ) */
800052a0:	4c 20       	ld.w %d15,[%a2]0
800052a2:	96 40       	or %d15,64
800052a4:	6c 20       	st.w [%a2]0,%d15
	MODULE_P10.OUT.B.P3 = 0; /* 100% PWM duty  */
800052a6:	4c f0       	ld.w %d15,[%a15]0
800052a8:	8f 8f c0 f1 	andn %d15,%d15,8
800052ac:	68 0f       	st.w [%a15]0,%d15
800052ae:	00 90       	ret 

800052b0 <Init_DCMotorPWM>:
#include "../system/interrupts.h"

void Init_DCMotor(void)
{
	/* Init CH-A (Left Motor) */
	MODULE_P10.IOCR0.B.PC1 = 0b10000; /* DIR-A    */
800052b0:	91 40 00 2f 	movh.a %a2,61444
800052b4:	d9 22 00 0b 	lea %a2,[%a2]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
800052b8:	4c 24       	ld.w %d15,[%a2]16
	MODULE_P02.IOCR0.B.PC1= 0b10000; /* PWM-A    */
800052ba:	91 40 00 ff 	movh.a %a15,61444
#include "../system/interrupts.h"

void Init_DCMotor(void)
{
	/* Init CH-A (Left Motor) */
	MODULE_P10.IOCR0.B.PC1 = 0b10000; /* DIR-A    */
800052be:	b7 0f 85 f5 	insert %d15,%d15,0,11,5
800052c2:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
	MODULE_P02.IOCR0.B.PC1= 0b10000; /* PWM-A    */
800052c6:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
#include "../system/interrupts.h"

void Init_DCMotor(void)
{
	/* Init CH-A (Left Motor) */
	MODULE_P10.IOCR0.B.PC1 = 0b10000; /* DIR-A    */
800052ca:	6c 24       	st.w [%a2]16,%d15
	MODULE_P02.IOCR0.B.PC1= 0b10000; /* PWM-A    */
800052cc:	4c f4       	ld.w %d15,[%a15]16
800052ce:	b7 0f 85 f5 	insert %d15,%d15,0,11,5
800052d2:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
800052d6:	68 4f       	st.w [%a15]16,%d15
	MODULE_P02.IOCR4.B.PC7 = 0b10000; /* BRAKE-A    */
800052d8:	4c f5       	ld.w %d15,[%a15]20
800052da:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
800052de:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
800052e2:	68 5f       	st.w [%a15]20,%d15
	MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
800052e4:	4c 20       	ld.w %d15,[%a2]0
800052e6:	96 02       	or %d15,2
800052e8:	6c 20       	st.w [%a2]0,%d15
	MODULE_P02.OUT.B.P7 = 1; /*   (1: , 0: PWM-A  ) */
800052ea:	4c f0       	ld.w %d15,[%a15]0
800052ec:	96 80       	or %d15,128
800052ee:	68 0f       	st.w [%a15]0,%d15
	MODULE_P02.OUT.B.P1 = 0; /* 100% PWM duty  */
800052f0:	4c f0       	ld.w %d15,[%a15]0
800052f2:	8f 2f c0 f1 	andn %d15,%d15,2
800052f6:	68 0f       	st.w [%a15]0,%d15

	/* Init CH-B (Right Motor) */
	MODULE_P10.IOCR0.B.PC2 = 0b10000; /* DIR-B    */
800052f8:	4c 24       	ld.w %d15,[%a2]16
800052fa:	b7 0f 85 f9 	insert %d15,%d15,0,19,5
800052fe:	b7 ff 81 fb 	insert %d15,%d15,15,23,1
80005302:	6c 24       	st.w [%a2]16,%d15
	MODULE_P10.IOCR0.B.PC3 = 0b10000; /* PWM-B    */
80005304:	4c 24       	ld.w %d15,[%a2]16
80005306:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
8000530a:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
8000530e:	6c 24       	st.w [%a2]16,%d15
	MODULE_P02.IOCR4.B.PC6 = 0b10000; /* BRAKE-B    */
80005310:	4c f5       	ld.w %d15,[%a15]20
80005312:	b7 0f 85 f9 	insert %d15,%d15,0,19,5
80005316:	b7 ff 81 fb 	insert %d15,%d15,15,23,1
8000531a:	68 5f       	st.w [%a15]20,%d15
	MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
8000531c:	4c 20       	ld.w %d15,[%a2]0
8000531e:	96 04       	or %d15,4
80005320:	6c 20       	st.w [%a2]0,%d15
	MODULE_P02.OUT.B.P6 = 1; /*   (1: , 0: PWM-B  ) */
80005322:	4c f0       	ld.w %d15,[%a15]0
80005324:	96 40       	or %d15,64
80005326:	68 0f       	st.w [%a15]0,%d15
	MODULE_P10.OUT.B.P3 = 0; /* 100% PWM duty  */
80005328:	4c 20       	ld.w %d15,[%a2]0
8000532a:	8f 8f c0 f1 	andn %d15,%d15,8
8000532e:	6c 20       	st.w [%a2]0,%d15

void Init_DCMotorPWM(void)
{
	Init_DCMotor();
	/* PWM Init */
	init_gpt2();
80005330:	6d ff 2f fd 	call 80004d8e <init_gpt2>
	MODULE_P10.OUT.B.P3 = 1; /* 100% PWM duty  */
}

void stopChA(void)
{
	MODULE_P02.OUT.B.P7 = 1; /*   (1: , 0: PWM-A  ) */
80005334:	4c f0       	ld.w %d15,[%a15]0
80005336:	96 80       	or %d15,128
80005338:	68 0f       	st.w [%a15]0,%d15
}
void stopChB(void)
{
	MODULE_P02.OUT.B.P6 = 1; /*   (1: , 0: PWM-B  ) */
8000533a:	4c f0       	ld.w %d15,[%a15]0
8000533c:	96 40       	or %d15,64
8000533e:	68 0f       	st.w [%a15]0,%d15
	Init_DCMotor();
	/* PWM Init */
	init_gpt2();
	stopChA();
	stopChB();
	runGpt12_T6();
80005340:	1d ff 63 fd 	j 80004e06 <runGpt12_T6>

80005344 <movChA>:
/* 1: , 2:  */
void movChA(int dir)
{
	if(dir)
	{
		MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
80005344:	91 40 00 ff 	movh.a %a15,61444
80005348:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
8000534c:	4c f0       	ld.w %d15,[%a15]0
}

/* 1: , 2:  */
void movChA(int dir)
{
	if(dir)
8000534e:	df 04 11 80 	jne %d4,0,80005370 <movChA+0x2c>
	{
		MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
	}
	else {
		MODULE_P10.OUT.B.P1 = 0; /*    (1: , 0: ) */
80005352:	8f 2f c0 f1 	andn %d15,%d15,2
80005356:	68 0f       	st.w [%a15]0,%d15
	}
	MODULE_P02.OUT.B.P7 = 0; /*   (1: , 0: PWM-A  ) */
80005358:	91 40 00 ff 	movh.a %a15,61444
8000535c:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
80005360:	4c f0       	ld.w %d15,[%a15]0
80005362:	8f 0f c8 f1 	andn %d15,%d15,128
80005366:	68 0f       	st.w [%a15]0,%d15
	MODULE_P02.OUT.B.P1 = 1; /* 100% PWM duty  */
80005368:	4c f0       	ld.w %d15,[%a15]0
8000536a:	96 02       	or %d15,2
8000536c:	68 0f       	st.w [%a15]0,%d15
8000536e:	00 90       	ret 
/* 1: , 2:  */
void movChA(int dir)
{
	if(dir)
	{
		MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
80005370:	96 02       	or %d15,2
80005372:	68 0f       	st.w [%a15]0,%d15
80005374:	3c f2       	j 80005358 <movChA+0x14>

80005376 <movChB>:
/* 1: , 2:  */
void movChB(int dir)
{
	if(dir)
	{
		MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
80005376:	91 40 00 ff 	movh.a %a15,61444
8000537a:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
8000537e:	4c f0       	ld.w %d15,[%a15]0
}

/* 1: , 2:  */
void movChB(int dir)
{
	if(dir)
80005380:	df 04 15 80 	jne %d4,0,800053aa <movChB+0x34>
	{
		MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
	}
	else {
		MODULE_P10.OUT.B.P2 = 0; /*    (1: , 0: ) */
80005384:	8f 4f c0 f1 	andn %d15,%d15,4
80005388:	68 0f       	st.w [%a15]0,%d15
	}
	MODULE_P02.OUT.B.P6 = 0; /*   (1: , 0: PWM-A  ) */
8000538a:	91 40 00 ff 	movh.a %a15,61444
8000538e:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
80005392:	4c f0       	ld.w %d15,[%a15]0
80005394:	8f 0f c4 f1 	andn %d15,%d15,64
80005398:	68 0f       	st.w [%a15]0,%d15
	MODULE_P10.OUT.B.P3 = 1; /* 100% PWM duty  */
8000539a:	91 40 00 ff 	movh.a %a15,61444
8000539e:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
800053a2:	4c f0       	ld.w %d15,[%a15]0
800053a4:	96 08       	or %d15,8
800053a6:	68 0f       	st.w [%a15]0,%d15
800053a8:	00 90       	ret 
/* 1: , 2:  */
void movChB(int dir)
{
	if(dir)
	{
		MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
800053aa:	96 04       	or %d15,4
800053ac:	68 0f       	st.w [%a15]0,%d15
800053ae:	3c ee       	j 8000538a <movChB+0x14>

800053b0 <stopChA>:
	MODULE_P10.OUT.B.P3 = 1; /* 100% PWM duty  */
}

void stopChA(void)
{
	MODULE_P02.OUT.B.P7 = 1; /*   (1: , 0: PWM-A  ) */
800053b0:	91 40 00 ff 	movh.a %a15,61444
800053b4:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
800053b8:	4c f0       	ld.w %d15,[%a15]0
800053ba:	96 80       	or %d15,128
800053bc:	68 0f       	st.w [%a15]0,%d15
800053be:	00 90       	ret 

800053c0 <stopChB>:
}
void stopChB(void)
{
	MODULE_P02.OUT.B.P6 = 1; /*   (1: , 0: PWM-B  ) */
800053c0:	91 40 00 ff 	movh.a %a15,61444
800053c4:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
800053c8:	4c f0       	ld.w %d15,[%a15]0
800053ca:	96 40       	or %d15,64
800053cc:	68 0f       	st.w [%a15]0,%d15
800053ce:	00 90       	ret 

800053d0 <movChA_PWM>:
}

/* 1: , 0:  */
void movChA_PWM(int duty, int dir)
{
800053d0:	02 5f       	mov %d15,%d5
	setLeftMotorDuty(duty);
	if (dir) {
		MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
800053d2:	91 40 00 ff 	movh.a %a15,61444
}

/* 1: , 0:  */
void movChA_PWM(int duty, int dir)
{
	setLeftMotorDuty(duty);
800053d6:	6d ff 8b fc 	call 80004cec <setLeftMotorDuty>
	if (dir) {
		MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
800053da:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>

/* 1: , 0:  */
void movChA_PWM(int duty, int dir)
{
	setLeftMotorDuty(duty);
	if (dir) {
800053de:	ee 0e       	jnz %d15,800053fa <movChA_PWM+0x2a>
		MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
	} else 	{
		MODULE_P10.OUT.B.P1 = 0; /*    (1: , 0: ) */
800053e0:	4c f0       	ld.w %d15,[%a15]0
800053e2:	8f 2f c0 f1 	andn %d15,%d15,2
800053e6:	68 0f       	st.w [%a15]0,%d15
	}
	MODULE_P02.OUT.B.P7 = 0; /*   (1: , 0: PWM-A  ) */
800053e8:	91 40 00 ff 	movh.a %a15,61444
800053ec:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
800053f0:	4c f0       	ld.w %d15,[%a15]0
800053f2:	8f 0f c8 f1 	andn %d15,%d15,128
800053f6:	68 0f       	st.w [%a15]0,%d15
800053f8:	00 90       	ret 
/* 1: , 0:  */
void movChA_PWM(int duty, int dir)
{
	setLeftMotorDuty(duty);
	if (dir) {
		MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
800053fa:	4c f0       	ld.w %d15,[%a15]0
800053fc:	96 02       	or %d15,2
800053fe:	68 0f       	st.w [%a15]0,%d15
80005400:	3c f4       	j 800053e8 <movChA_PWM+0x18>

80005402 <movChB_PWM>:
	MODULE_P02.OUT.B.P7 = 0; /*   (1: , 0: PWM-A  ) */
}

/* 1: , 0:  */
void movChB_PWM(int duty, int dir)
{
80005402:	02 5f       	mov %d15,%d5
	setRightMotorDuty(duty);
	if (dir) {
		MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
80005404:	91 40 00 ff 	movh.a %a15,61444
}

/* 1: , 0:  */
void movChB_PWM(int duty, int dir)
{
	setRightMotorDuty(duty);
80005408:	6d ff 77 fc 	call 80004cf6 <setRightMotorDuty>
	if (dir) {
		MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
8000540c:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>

/* 1: , 0:  */
void movChB_PWM(int duty, int dir)
{
	setRightMotorDuty(duty);
	if (dir) {
80005410:	ee 0e       	jnz %d15,8000542c <movChB_PWM+0x2a>
		MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
	} else {
		MODULE_P10.OUT.B.P2 = 0; /*    (1: , 0: ) */
80005412:	4c f0       	ld.w %d15,[%a15]0
80005414:	8f 4f c0 f1 	andn %d15,%d15,4
80005418:	68 0f       	st.w [%a15]0,%d15
	}
	MODULE_P02.OUT.B.P6 = 0; /*   (1: , 0: PWM-B  ) */
8000541a:	91 40 00 ff 	movh.a %a15,61444
8000541e:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
80005422:	4c f0       	ld.w %d15,[%a15]0
80005424:	8f 0f c4 f1 	andn %d15,%d15,64
80005428:	68 0f       	st.w [%a15]0,%d15
8000542a:	00 90       	ret 
/* 1: , 0:  */
void movChB_PWM(int duty, int dir)
{
	setRightMotorDuty(duty);
	if (dir) {
		MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
8000542c:	4c f0       	ld.w %d15,[%a15]0
8000542e:	96 04       	or %d15,4
80005430:	68 0f       	st.w [%a15]0,%d15
80005432:	3c f4       	j 8000541a <movChB_PWM+0x18>

80005434 <Init_ToF>:
static unsigned int rxBufIdx = 0;
static unsigned char gBuf_tof[16] = { 0 };

void Init_ToF(void)
{
    _init_uart1();
80005434:	1d ff 15 fb 	j 80004a5e <_init_uart1>

80005438 <IsrUart1RxHandler_tof>:
/* Interrupt Service Routine for RX */
void IsrUart1RxHandler_tof(void)
{
	static unsigned char rxBuf[16] = { 0 };

	unsigned char c = (unsigned char)_in_uart1();
80005438:	6d ff 5c fb 	call 80004af0 <_in_uart1>

	rxBuf[rxBufIdx] = c;
8000543c:	91 00 00 f7 	movh.a %a15,28672
80005440:	99 f2 b0 80 	ld.a %a2,[%a15]2608 <70000a30 <rxBufIdx>>
	++rxBufIdx;
80005444:	19 ff b0 80 	ld.w %d15,[%a15]2608 <70000a30 <rxBufIdx>>
{
	static unsigned char rxBuf[16] = { 0 };

	unsigned char c = (unsigned char)_in_uart1();

	rxBuf[rxBufIdx] = c;
80005448:	91 00 00 37 	movh.a %a3,28672
8000544c:	d9 33 90 80 	lea %a3,[%a3]2576 <70000a10 <rxBuf.34183>>
	++rxBufIdx;
80005450:	c2 1f       	add %d15,1
{
	static unsigned char rxBuf[16] = { 0 };

	unsigned char c = (unsigned char)_in_uart1();

	rxBuf[rxBufIdx] = c;
80005452:	30 32       	add.a %a2,%a3
	++rxBufIdx;
80005454:	59 ff b0 80 	st.w [%a15]2608 <70000a30 <rxBufIdx>>,%d15
{
	static unsigned char rxBuf[16] = { 0 };

	unsigned char c = (unsigned char)_in_uart1();

	rxBuf[rxBufIdx] = c;
80005458:	34 22       	st.b [%a2],%d2
	++rxBufIdx;

	/*   , buf_tof  */
	if (rxBufIdx == TOF_length) {
8000545a:	8b 0f 21 f2 	ne %d15,%d15,16
8000545e:	6e 02       	jz %d15,80005462 <IsrUart1RxHandler_tof+0x2a>
80005460:	00 90       	ret 
		memcpy(gBuf_tof, rxBuf, TOF_length);
80005462:	91 00 00 27 	movh.a %a2,28672
80005466:	d9 22 a0 80 	lea %a2,[%a2]2592 <70000a20 <gBuf_tof>>
8000546a:	a0 f4       	mov.a %a4,15
8000546c:	04 3f       	ld.bu %d15,[%a3+]
8000546e:	24 2f       	st.b [%a2+],%d15
80005470:	fc 4e       	loop %a4,8000546c <IsrUart1RxHandler_tof+0x34>
		rxBufIdx = 0;
80005472:	82 0f       	mov %d15,0
80005474:	59 ff b0 80 	st.w [%a15]2608,%d15
80005478:	00 90       	ret 

8000547a <getTofDistance>:
	}
}

/* Return Distance(mm) */
int getTofDistance (void)
{
8000547a:	20 10       	sub.a %sp,16
    int TOF_distance = 0;
    unsigned char buf_ToF[TOF_length];

    /* copy buf_tof into tmp */
    memcpy(buf_ToF, gBuf_tof, TOF_length);
8000547c:	91 00 00 27 	movh.a %a2,28672
80005480:	40 af       	mov.aa %a15,%sp
80005482:	d9 22 a0 80 	lea %a2,[%a2]2592 <70000a20 <gBuf_tof>>
80005486:	a0 f3       	mov.a %a3,15
80005488:	04 2f       	ld.bu %d15,[%a2+]
8000548a:	24 ff       	st.b [%a15+],%d15
8000548c:	fc 3e       	loop %a3,80005488 <getTofDistance+0xe>
/*    1,   0  */
static int verifyCheckSum(unsigned char data[])
{
	unsigned char checksum = 0;
	for (int i = 0; i < TOF_length - 1; i++) {
		checksum += data[i];
8000548e:	19 a5 04 00 	ld.w %d5,[%sp]4
80005492:	54 a2       	ld.w %d2,[%sp]
80005494:	7b f0 f7 f7 	movh %d15,32639
80005498:	1b ff f7 f7 	addi %d15,%d15,32639
8000549c:	0f f5 80 30 	and %d3,%d5,%d15
800054a0:	0f f2 80 40 	and %d4,%d2,%d15
800054a4:	42 34       	add %d4,%d3
800054a6:	c6 52       	xor %d2,%d5
800054a8:	8b ff 1f 31 	rsub %d3,%d15,-1
800054ac:	26 32       	and %d2,%d3
800054ae:	19 a5 08 00 	ld.w %d5,[%sp]8
800054b2:	c6 42       	xor %d2,%d4
800054b4:	0f f2 80 40 	and %d4,%d2,%d15
800054b8:	c6 52       	xor %d2,%d5
800054ba:	26 5f       	and %d15,%d5
800054bc:	26 23       	and %d3,%d2
800054be:	42 4f       	add %d15,%d4
800054c0:	c6 3f       	xor %d15,%d3
800054c2:	39 a2 0c 00 	ld.bu %d2,[%sp]12
800054c6:	39 a3 0d 00 	ld.bu %d3,[%sp]13
800054ca:	42 23       	add %d3,%d2
800054cc:	39 a2 0e 00 	ld.bu %d2,[%sp]14
800054d0:	42 23       	add %d3,%d2
800054d2:	37 0f 68 24 	extr.u %d2,%d15,8,8
800054d6:	42 f3       	add %d3,%d15
800054d8:	42 23       	add %d3,%d2
800054da:	37 0f 68 28 	extr.u %d2,%d15,16,8
800054de:	37 0f 68 fc 	extr.u %d15,%d15,24,8
800054e2:	42 32       	add %d2,%d3
800054e4:	42 2f       	add %d15,%d2
	}
	if (data[0] == 0x57 && data[1] == 0x0 && data[2] == 0xFF) {
800054e6:	14 a2       	ld.bu %d2,[%sp]
/*    1,   0  */
static int verifyCheckSum(unsigned char data[])
{
	unsigned char checksum = 0;
	for (int i = 0; i < TOF_length - 1; i++) {
		checksum += data[i];
800054e8:	16 ff       	and %d15,255
	}
	if (data[0] == 0x57 && data[1] == 0x0 && data[2] == 0xFF) {
800054ea:	8b 72 25 32 	ne %d3,%d2,87
//     for (int i = 0; i < 16; i++) {
//         my_printf("%.2X ", buf_ToF[i]);
//     }

    if (!verifyCheckSum(buf_ToF)) {
		return -1;
800054ee:	82 f2       	mov %d2,-1
{
	unsigned char checksum = 0;
	for (int i = 0; i < TOF_length - 1; i++) {
		checksum += data[i];
	}
	if (data[0] == 0x57 && data[1] == 0x0 && data[2] == 0xFF) {
800054f0:	76 32       	jz %d3,800054f4 <getTofDistance+0x7a>
	}

    TOF_distance = buf_ToF[8] | (buf_ToF[9] << 8) | (buf_ToF[10] << 16);

    return TOF_distance;
}
800054f2:	00 90       	ret 
{
	unsigned char checksum = 0;
	for (int i = 0; i < TOF_length - 1; i++) {
		checksum += data[i];
	}
	if (data[0] == 0x57 && data[1] == 0x0 && data[2] == 0xFF) {
800054f4:	39 a3 01 00 	ld.bu %d3,[%sp]1
800054f8:	df 03 fd ff 	jne %d3,0,800054f2 <getTofDistance+0x78>
800054fc:	39 a3 02 00 	ld.bu %d3,[%sp]2
80005500:	8b f3 2f 32 	ne %d3,%d3,255
80005504:	df 03 f7 ff 	jne %d3,0,800054f2 <getTofDistance+0x78>
    /* for debugging */
//     for (int i = 0; i < 16; i++) {
//         my_printf("%.2X ", buf_ToF[i]);
//     }

    if (!verifyCheckSum(buf_ToF)) {
80005508:	39 a3 0f 00 	ld.bu %d3,[%sp]15
8000550c:	5f f3 f3 ff 	jne %d3,%d15,800054f2 <getTofDistance+0x78>
}

/*    1 ,   0  */
static int checkTofStrength(unsigned char data[])
{
	int TOF_distance = data[8] | (data[9] << 8) | (data[10] << 16);
80005510:	0c a9       	ld.bu %d15,[%sp]9
	int TOF_signal_strength = data[12] | (data[13] << 8);
80005512:	39 a3 0d 00 	ld.bu %d3,[%sp]13
}

/*    1 ,   0  */
static int checkTofStrength(unsigned char data[])
{
	int TOF_distance = data[8] | (data[9] << 8) | (data[10] << 16);
80005516:	8f 8f 00 20 	sh %d2,%d15,8
8000551a:	0c aa       	ld.bu %d15,[%sp]10
	int TOF_signal_strength = data[12] | (data[13] << 8);
	/* when distance over 2m - out of range */
	if (TOF_signal_strength != 0 && TOF_distance != 0xFFFFF6u) {
8000551c:	7b 00 10 40 	movh %d4,256
}

/*    1 ,   0  */
static int checkTofStrength(unsigned char data[])
{
	int TOF_distance = data[8] | (data[9] << 8) | (data[10] << 16);
80005520:	8f 0f 01 f0 	sh %d15,%d15,16
80005524:	a6 2f       	or %d15,%d2
80005526:	39 a2 08 00 	ld.bu %d2,[%sp]8
	int TOF_signal_strength = data[12] | (data[13] << 8);
	/* when distance over 2m - out of range */
	if (TOF_signal_strength != 0 && TOF_distance != 0xFFFFF6u) {
8000552a:	1b 64 ff 4f 	addi %d4,%d4,-10
}

/*    1 ,   0  */
static int checkTofStrength(unsigned char data[])
{
	int TOF_distance = data[8] | (data[9] << 8) | (data[10] << 16);
8000552e:	a6 2f       	or %d15,%d2
	int TOF_signal_strength = data[12] | (data[13] << 8);
80005530:	8f 83 00 20 	sh %d2,%d3,8
80005534:	39 a3 0c 00 	ld.bu %d3,[%sp]12
80005538:	a6 23       	or %d3,%d2
	/* when distance over 2m - out of range */
	if (TOF_signal_strength != 0 && TOF_distance != 0xFFFFF6u) {
8000553a:	8b 03 20 22 	ne %d2,%d3,0
8000553e:	0b 4f 10 22 	and.ne %d2,%d15,%d4

    if (!verifyCheckSum(buf_ToF)) {
		return -1;
	}
	if (!checkTofStrength(buf_ToF)) {
		return -2;
80005542:	ab ef 9f 22 	sel %d2,%d2,%d15,-2
	}

    TOF_distance = buf_ToF[8] | (buf_ToF[9] << 8) | (buf_ToF[10] << 16);

    return TOF_distance;
}
80005546:	00 90       	ret 

80005548 <Init_Ultrasonics>:
#include <tc27xd/Ifx_reg.h>

void Init_Ultrasonics(void)
{
	/* Init Rear Ultrasonic Pin */
	MODULE_P00.IOCR0.B.PC0 = 0b10000; /* Rear TRIG */
80005548:	91 40 00 ff 	movh.a %a15,61444
8000554c:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
80005550:	4c f4       	ld.w %d15,[%a15]16
80005552:	8f 8f cf f1 	andn %d15,%d15,248
80005556:	96 80       	or %d15,128
80005558:	68 4f       	st.w [%a15]16,%d15
	MODULE_P00.IOCR0.B.PC1 = 0b00010; /* Rear ECHO */
8000555a:	4c f4       	ld.w %d15,[%a15]16
8000555c:	b7 2f 85 f5 	insert %d15,%d15,2,11,5
80005560:	68 4f       	st.w [%a15]16,%d15

	// Init GPT1 for T4 timer
	init_gpt1();
80005562:	1d ff d9 fb 	j 80004d14 <init_gpt1>

80005566 <ReadUltrasonic_noFilt>:
}

double ReadUltrasonic_noFilt(void)
{
80005566:	20 08       	sub.a %sp,8
	volatile int j=0;
80005568:	82 0f       	mov %d15,0
	unsigned int timer_end;
	double duration;
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
8000556a:	91 40 00 ff 	movh.a %a15,61444
	init_gpt1();
}

double ReadUltrasonic_noFilt(void)
{
	volatile int j=0;
8000556e:	78 01       	st.w [%sp]4,%d15
	unsigned int timer_end;
	double duration;
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
80005570:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
80005574:	48 02       	ld.w %d2,[%a15]0
80005576:	8f 12 40 21 	or %d2,%d2,1
8000557a:	68 02       	st.w [%a15]0,%d2
	for(j=0; j<1000; j++) continue;
8000557c:	78 01       	st.w [%sp]4,%d15
8000557e:	19 a2 04 00 	ld.w %d2,[%sp]4
80005582:	3b 80 3e f0 	mov %d15,1000
80005586:	3f f2 26 00 	jlt %d2,%d15,800055d2 <ReadUltrasonic_noFilt+0x6c>
	MODULE_P00.OUT.B.P0 = 0; // TRIG_LOW
8000558a:	91 40 00 ff 	movh.a %a15,61444
8000558e:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
80005592:	4c f0       	ld.w %d15,[%a15]0

	/* Calculate Distance */
	setGpt12_T4(0);
80005594:	82 04       	mov %d4,0
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
	for(j=0; j<1000; j++) continue;
	MODULE_P00.OUT.B.P0 = 0; // TRIG_LOW
80005596:	8f 1f c0 f1 	andn %d15,%d15,1
8000559a:	68 0f       	st.w [%a15]0,%d15

	/* Calculate Distance */
	setGpt12_T4(0);
8000559c:	6d ff 4f fc 	call 80004e3a <setGpt12_T4>
	while (MODULE_P00.IN.B.P1 == 0); // wait for ECHO_HIGH
800055a0:	4c f9       	ld.w %d15,[%a15]36
800055a2:	6f 1f ff 7f 	jz.t %d15,1,800055a0 <ReadUltrasonic_noFilt+0x3a>
	runGpt12_T4();
800055a6:	6d ff 3d fc 	call 80004e20 <runGpt12_T4>
	while (MODULE_P00.IN.B.P1 == 1); // wait for ECHO_LOW
800055aa:	91 40 00 ff 	movh.a %a15,61444
800055ae:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
800055b2:	4c f9       	ld.w %d15,[%a15]36
800055b4:	6f 1f ff ff 	jnz.t %d15,1,800055b2 <ReadUltrasonic_noFilt+0x4c>
	stopGpt12_T4();
800055b8:	6d ff 3a fc 	call 80004e2c <stopGpt12_T4>

	timer_end = getGpt12_T4();
800055bc:	6d ff 42 fc 	call 80004e40 <getGpt12_T4>
	duration = (timer_end - 0) * 10.24;

	distance = 0.0343 * duration / 2.0; // cm/us
	return distance;
}
800055c0:	7b 40 e3 f3 	movh %d15,15924
	runGpt12_T4();
	while (MODULE_P00.IN.B.P1 == 1); // wait for ECHO_LOW
	stopGpt12_T4();

	timer_end = getGpt12_T4();
	duration = (timer_end - 0) * 10.24;
800055c4:	4b 02 61 21 	utof %d2,%d2

	distance = 0.0343 * duration / 2.0; // cm/us
	return distance;
}
800055c8:	1b ef 4a fd 	addi %d15,%d15,-11090
800055cc:	4b f2 41 20 	mul.f %d2,%d2,%d15
800055d0:	00 90       	ret 
	double duration;
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
	for(j=0; j<1000; j++) continue;
800055d2:	19 a2 04 00 	ld.w %d2,[%sp]4
800055d6:	c2 12       	add %d2,1
800055d8:	59 a2 04 00 	st.w [%sp]4,%d2
800055dc:	19 a2 04 00 	ld.w %d2,[%sp]4
800055e0:	7f f2 d5 7f 	jge %d2,%d15,8000558a <ReadUltrasonic_noFilt+0x24>
800055e4:	19 a2 04 00 	ld.w %d2,[%sp]4
800055e8:	c2 12       	add %d2,1
800055ea:	59 a2 04 00 	st.w [%sp]4,%d2
800055ee:	19 a2 04 00 	ld.w %d2,[%sp]4
800055f2:	3f f2 f0 7f 	jlt %d2,%d15,800055d2 <ReadUltrasonic_noFilt+0x6c>
800055f6:	3c ca       	j 8000558a <ReadUltrasonic_noFilt+0x24>

800055f8 <ReadUltrasonic_Filt>:
	distance = 0.0343 * duration / 2.0; // cm/us
	return distance;
}

double ReadUltrasonic_Filt(void)
{
800055f8:	20 08       	sub.a %sp,8
	init_gpt1();
}

double ReadUltrasonic_noFilt(void)
{
	volatile int j=0;
800055fa:	82 0f       	mov %d15,0
	unsigned int timer_end;
	double duration;
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
800055fc:	91 40 00 ff 	movh.a %a15,61444
	init_gpt1();
}

double ReadUltrasonic_noFilt(void)
{
	volatile int j=0;
80005600:	78 01       	st.w [%sp]4,%d15
	unsigned int timer_end;
	double duration;
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
80005602:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
80005606:	48 02       	ld.w %d2,[%a15]0
80005608:	8f 12 40 21 	or %d2,%d2,1
8000560c:	68 02       	st.w [%a15]0,%d2
	for(j=0; j<1000; j++) continue;
8000560e:	78 01       	st.w [%sp]4,%d15
80005610:	19 a2 04 00 	ld.w %d2,[%sp]4
80005614:	3b 80 3e f0 	mov %d15,1000
80005618:	3f f2 54 00 	jlt %d2,%d15,800056c0 <ReadUltrasonic_Filt+0xc8>
	MODULE_P00.OUT.B.P0 = 0; // TRIG_LOW
8000561c:	91 40 00 ff 	movh.a %a15,61444
80005620:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
80005624:	4c f0       	ld.w %d15,[%a15]0

	/* Calculate Distance */
	setGpt12_T4(0);
80005626:	82 04       	mov %d4,0
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
	for(j=0; j<1000; j++) continue;
	MODULE_P00.OUT.B.P0 = 0; // TRIG_LOW
80005628:	8f 1f c0 f1 	andn %d15,%d15,1
8000562c:	68 0f       	st.w [%a15]0,%d15

	/* Calculate Distance */
	setGpt12_T4(0);
8000562e:	6d ff 06 fc 	call 80004e3a <setGpt12_T4>
	while (MODULE_P00.IN.B.P1 == 0); // wait for ECHO_HIGH
80005632:	4c f9       	ld.w %d15,[%a15]36
80005634:	6f 1f ff 7f 	jz.t %d15,1,80005632 <ReadUltrasonic_Filt+0x3a>
	runGpt12_T4();
80005638:	6d ff f4 fb 	call 80004e20 <runGpt12_T4>
	while (MODULE_P00.IN.B.P1 == 1); // wait for ECHO_LOW
8000563c:	91 40 00 ff 	movh.a %a15,61444
80005640:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
80005644:	4c f9       	ld.w %d15,[%a15]36
80005646:	6f 1f ff ff 	jnz.t %d15,1,80005644 <ReadUltrasonic_Filt+0x4c>
	stopGpt12_T4();
8000564a:	6d ff f1 fb 	call 80004e2c <stopGpt12_T4>

	timer_end = getGpt12_T4();
8000564e:	6d ff f9 fb 	call 80004e40 <getGpt12_T4>
	duration = (timer_end - 0) * 10.24;

	distance = 0.0343 * duration / 2.0; // cm/us
80005652:	7b 40 e3 f3 	movh %d15,15924
	runGpt12_T4();
	while (MODULE_P00.IN.B.P1 == 1); // wait for ECHO_LOW
	stopGpt12_T4();

	timer_end = getGpt12_T4();
	duration = (timer_end - 0) * 10.24;
80005656:	4b 02 61 21 	utof %d2,%d2
	double distance_filt;
	static int sensorRxCnt = 0;

	distance_nofilt = ReadUltrasonic_noFilt();

	++old_index;
8000565a:	91 00 00 f7 	movh.a %a15,28672
	stopGpt12_T4();

	timer_end = getGpt12_T4();
	duration = (timer_end - 0) * 10.24;

	distance = 0.0343 * duration / 2.0; // cm/us
8000565e:	1b ef 4a fd 	addi %d15,%d15,-11090
80005662:	4b f2 41 20 	mul.f %d2,%d2,%d15
	double distance_filt;
	static int sensorRxCnt = 0;

	distance_nofilt = ReadUltrasonic_noFilt();

	++old_index;
80005666:	19 ff 90 90 	ld.w %d15,[%a15]2640 <70000a50 <old_index.34126>>
	old_index %= FILT_SIZE;  // Buffer Size = 5
8000566a:	82 54       	mov %d4,5
	double distance_filt;
	static int sensorRxCnt = 0;

	distance_nofilt = ReadUltrasonic_noFilt();

	++old_index;
8000566c:	c2 1f       	add %d15,1
	old_index %= FILT_SIZE;  // Buffer Size = 5
8000566e:	4b 4f 01 42 	div %e4,%d15,%d4
	avg_filt_buf[old_index] = distance_nofilt;
80005672:	91 00 00 37 	movh.a %a3,28672
	static int sensorRxCnt = 0;

	distance_nofilt = ReadUltrasonic_noFilt();

	++old_index;
	old_index %= FILT_SIZE;  // Buffer Size = 5
80005676:	59 f5 90 90 	st.w [%a15]2640 <70000a50 <old_index.34126>>,%d5
	avg_filt_buf[old_index] = distance_nofilt;
8000567a:	d9 3f bc 80 	lea %a15,[%a3]2620 <70000a3c <avg_filt_buf.34125>>
8000567e:	01 f5 02 26 	addsc.a %a2,%a15,%d5,2
80005682:	74 22       	st.w [%a2],%d2
	sensorRxCnt++;
80005684:	91 00 00 27 	movh.a %a2,28672
80005688:	19 2f b8 80 	ld.w %d15,[%a2]2616 <70000a38 <sensorRxCnt.34128>>
8000568c:	c2 1f       	add %d15,1
8000568e:	59 2f b8 80 	st.w [%a2]2616 <70000a38 <sensorRxCnt.34128>>,%d15

	/* Calculate Moving Average Filter */
	if (sensorRxCnt >= FILT_SIZE) {
80005692:	bf 5f 16 00 	jlt %d15,5,800056be <ReadUltrasonic_Filt+0xc6>
		double sum = 0;
		for (int i = 0; i < FILT_SIZE; i++) { sum += avg_filt_buf[i]; }
80005696:	4c f1       	ld.w %d15,[%a15]4
80005698:	19 32 bc 80 	ld.w %d2,[%a3]2620 <70000a3c <avg_filt_buf.34125>>
8000569c:	6b 0f 21 22 	add.f %d2,%d2,%d15
800056a0:	4c f2       	ld.w %d15,[%a15]8
800056a2:	6b 0f 21 22 	add.f %d2,%d2,%d15
800056a6:	4c f3       	ld.w %d15,[%a15]12
800056a8:	6b 0f 21 22 	add.f %d2,%d2,%d15
800056ac:	4c f4       	ld.w %d15,[%a15]16
800056ae:	6b 0f 21 22 	add.f %d2,%d2,%d15
		distance_filt = sum / FILT_SIZE;
800056b2:	7b d0 e4 f3 	movh %d15,15949
800056b6:	1b df cc fc 	addi %d15,%d15,-13107
800056ba:	4b f2 41 20 	mul.f %d2,%d2,%d15
	}
	else
		distance_filt = distance_nofilt;

	return distance_filt;
}
800056be:	00 90       	ret 
	double duration;
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
	for(j=0; j<1000; j++) continue;
800056c0:	19 a2 04 00 	ld.w %d2,[%sp]4
800056c4:	c2 12       	add %d2,1
800056c6:	59 a2 04 00 	st.w [%sp]4,%d2
800056ca:	19 a2 04 00 	ld.w %d2,[%sp]4
800056ce:	7f f2 a7 7f 	jge %d2,%d15,8000561c <ReadUltrasonic_Filt+0x24>
800056d2:	19 a2 04 00 	ld.w %d2,[%sp]4
800056d6:	c2 12       	add %d2,1
800056d8:	59 a2 04 00 	st.w [%sp]4,%d2
800056dc:	19 a2 04 00 	ld.w %d2,[%sp]4
800056e0:	3f f2 f0 7f 	jlt %d2,%d15,800056c0 <ReadUltrasonic_Filt+0xc8>
800056e4:	3c 9c       	j 8000561c <ReadUltrasonic_Filt+0x24>

800056e6 <InterruptInit>:
	Return:		void
---------------------------------------------------------------------*/
void InterruptInit(void)
{
	/* basic initialisation of vector tables */
	_init_vectab();
800056e6:	6d 00 6d 2e 	call 8000b3c0 <_init_vectab>
}

static __inline__ __attribute__((__always_inline__))
void _enable (void)
{
  __asm__ volatile ("enable" ::: "memory");
800056ea:	0d 00 00 03 	enable 
800056ee:	00 90       	ret 

800056f0 <InterruptInstall>:
				int prio         - priority (1-255)
				int arg          - argument for service routine
	Return:		void
---------------------------------------------------------------------*/
void InterruptInstall(int irqNum, isrhnd_t isrProc, int prio, int arg)
{
800056f0:	02 4f       	mov %d15,%d4
800056f2:	02 58       	mov %d8,%d5

static __inline__ __attribute__((__always_inline__))
unsigned _mfcr (const unsigned __regaddr)
{
  unsigned __res;
  __asm__ volatile ("mfcr %0, LO:%1"
800056f4:	4d c0 e1 9f 	mfcr %d9,$core_id
	unsigned int coreId = _mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK;

	if ((irqNum < 0) || (IRQ_ID_MAX_NUM <= irqNum))
800056f8:	3b 40 77 20 	mov %d2,1908
800056fc:	3f 24 03 80 	jlt.u %d4,%d2,80005702 <InterruptInstall+0x12>
80005700:	00 90       	ret 
	{
		return;
	}

	/* install the service routine */
	_install_int_handler(prio, isrProc, arg);
80005702:	0b 56 10 48 	mov %e4,%d6,%d5
80005706:	6d 00 4a 2e 	call 8000b39a <_install_int_handler>

	/* set processor and priority values */
	tabSRC[irqNum].B.TOS  = coreId;
8000570a:	06 2f       	sh %d15,2
8000570c:	60 f2       	mov.a %a2,%d15
	tabSRC[irqNum].B.SRPN = prio;
8000570e:	8f f8 0f 81 	and %d8,%d8,255

	/* install the service routine */
	_install_int_handler(prio, isrProc, arg);

	/* set processor and priority values */
	tabSRC[irqNum].B.TOS  = coreId;
80005712:	d9 2f 00 08 	lea %a15,[%a2]-32768
80005716:	11 4f 00 ff 	addih.a %a15,%a15,61444
8000571a:	4c f0       	ld.w %d15,[%a15]0
8000571c:	37 9f 82 95 	insert %d9,%d15,%d9,11,2
80005720:	68 09       	st.w [%a15]0,%d9
	tabSRC[irqNum].B.SRPN = prio;
80005722:	4c f0       	ld.w %d15,[%a15]0
80005724:	8f ff cf f1 	andn %d15,%d15,255
80005728:	a6 f8       	or %d8,%d15
8000572a:	68 08       	st.w [%a15]0,%d8
	/* ... and enable it */
	tabSRC[irqNum].B.SRE = 1;
8000572c:	4c f0       	ld.w %d15,[%a15]0
8000572e:	b7 ff 01 f5 	insert %d15,%d15,15,10,1
80005732:	68 0f       	st.w [%a15]0,%d15
80005734:	00 90       	ret 

80005736 <SYSTEM_Init>:
80005736:	4d c0 e1 ff 	mfcr %d15,$core_id
 */
static void SYSTEM_InitExt(const PllInitValue_t *pPllInitValue)
{
#ifndef SYSTEM_DONT_SET_PLL
	/* initialise PLL (only done by CPU0) */
	if (0 == (_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK))
8000573a:	16 07       	and %d15,7
8000573c:	6e 02       	jz %d15,80005740 <SYSTEM_Init+0xa>
8000573e:	00 90       	ret 
{
	unsigned int k;

	unlock_safety_wdtcon();

	pSCU->OSCCON.U = pPllInitValue->valOSCCON;
80005740:	7b 70 00 f0 	movh %d15,7
80005744:	91 30 00 ff 	movh.a %a15,61443
80005748:	1b cf 01 f0 	addi %d15,%d15,28
8000574c:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>

static void system_set_pll(const PllInitValue_t *pPllInitValue)
{
	unsigned int k;

	unlock_safety_wdtcon();
80005750:	6d 00 ba 2e 	call 8000b4c4 <unlock_safety_wdtcon>

	pSCU->OSCCON.U = pPllInitValue->valOSCCON;
80005754:	68 4f       	st.w [%a15]16,%d15

	while (pSCU->CCUCON1.B.LCK)
80005756:	4c fd       	ld.w %d15,[%a15]52
80005758:	bf 0f ff 7f 	jlt %d15,0,80005756 <SYSTEM_Init+0x20>
		;
	pSCU->CCUCON1.U = pPllInitValue->valCCUCON1 | (1 << IFX_SCU_CCUCON1_UP_OFF);
8000575c:	7b 10 00 f5 	movh %d15,20481
80005760:	91 30 00 ff 	movh.a %a15,61443
80005764:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80005768:	1b 2f 24 f2 	addi %d15,%d15,8770
8000576c:	68 df       	st.w [%a15]52,%d15

	while (pSCU->CCUCON2.B.LCK)
8000576e:	40 f2       	mov.aa %a2,%a15
80005770:	19 2f 00 10 	ld.w %d15,[%a2]64 <70000040 <osEE_sn_array+0x18>>
80005774:	91 30 00 ff 	movh.a %a15,61443
80005778:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000577c:	bf 0f fa 7f 	jlt %d15,0,80005770 <SYSTEM_Init+0x3a>
		;
	pSCU->CCUCON2.U = pPllInitValue->valCCUCON2 | (1 << IFX_SCU_CCUCON2_UP_OFF);
80005780:	7b 00 00 f4 	movh %d15,16384
80005784:	c2 2f       	add %d15,2
80005786:	59 ff 00 10 	st.w [%a15]64 <f0030040 <_SMALL_DATA4_+0x40028040>>,%d15

	pSCU->PLLCON0.U |= ((1 << IFX_SCU_PLLCON0_VCOBYP_OFF) | (1 << IFX_SCU_PLLCON0_SETFINDIS_OFF));
8000578a:	4c f6       	ld.w %d15,[%a15]24
8000578c:	96 11       	or %d15,17
8000578e:	68 6f       	st.w [%a15]24,%d15
	pSCU->PLLCON1.U =  pPllInitValue->valPLLCON1;				/* set Kn divider */
80005790:	7b 20 00 f0 	movh %d15,2
80005794:	1b 5f 50 f0 	addi %d15,%d15,1285
80005798:	68 7f       	st.w [%a15]28,%d15
	pSCU->PLLCON0.U =  pPllInitValue->valPLLCON0				/* set P,N divider */
8000579a:	7b 10 10 f0 	movh %d15,257
8000579e:	1b 1f 62 f7 	addi %d15,%d15,30241
800057a2:	68 6f       	st.w [%a15]24,%d15
					| ((1 << IFX_SCU_PLLCON0_VCOBYP_OFF) | (1 << IFX_SCU_PLLCON0_CLRFINDIS_OFF));

	while (pSCU->CCUCON0.B.LCK)
800057a4:	4c fc       	ld.w %d15,[%a15]48
800057a6:	bf 0f ff 7f 	jlt %d15,0,800057a4 <SYSTEM_Init+0x6e>
		;
	pSCU->CCUCON0.U =  pPllInitValue->valCCUCON0 | (1 << IFX_SCU_CCUCON0_UP_OFF);
800057aa:	7b 20 21 f5 	movh %d15,21010
800057ae:	91 30 00 ff 	movh.a %a15,61443
800057b2:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
800057b6:	1b 2f 11 f0 	addi %d15,%d15,274
800057ba:	68 cf       	st.w [%a15]48,%d15

	lock_safety_wdtcon();
800057bc:	6d 00 94 2e 	call 8000b4e4 <lock_safety_wdtcon>

	if (0 == (pPllInitValue->valPLLCON0 & (1 << IFX_SCU_PLLCON0_VCOBYP_OFF)))	/* no prescaler mode requested */
	{
#ifndef SYSTEM_PLL_HAS_NO_LOCK
		/* wait for PLL locked */
		while (0 == pSCU->PLLSTAT.B.VCOLOCK)
800057c0:	40 f2       	mov.aa %a2,%a15
800057c2:	4c 25       	ld.w %d15,[%a2]20
800057c4:	91 30 00 ff 	movh.a %a15,61443
800057c8:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
800057cc:	6f 2f fb 7f 	jz.t %d15,2,800057c2 <SYSTEM_Init+0x8c>
			;
#endif

		unlock_safety_wdtcon();
800057d0:	6d 00 7a 2e 	call 8000b4c4 <unlock_safety_wdtcon>
		pSCU->PLLCON0.B.VCOBYP = 0;			/* disable VCO bypass */
800057d4:	4c f6       	ld.w %d15,[%a15]24
800057d6:	8f 1f c0 f1 	andn %d15,%d15,1
800057da:	68 6f       	st.w [%a15]24,%d15
		lock_safety_wdtcon();
800057dc:	6d 00 84 2e 	call 8000b4e4 <lock_safety_wdtcon>
	}

	/* update K dividers for stepping up to final clock */
	k = pSCU->PLLCON1.B.K2DIV;
800057e0:	48 79       	ld.w %d9,[%a15]28
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
800057e2:	4c fc       	ld.w %d15,[%a15]48
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
800057e4:	7b 60 5f 20 	movh %d2,1526
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
800057e8:	37 0f 62 fe 	extr.u %d15,%d15,28,2
		pSCU->PLLCON0.B.VCOBYP = 0;			/* disable VCO bypass */
		lock_safety_wdtcon();
	}

	/* update K dividers for stepping up to final clock */
	k = pSCU->PLLCON1.B.K2DIV;
800057ec:	8f f9 07 91 	and %d9,%d9,127
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
800057f0:	1b 02 10 2e 	addi %d2,%d2,-7936
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
800057f4:	df 1f bd 00 	jeq %d15,1,8000596e <SYSTEM_Init+0x238>
}

unsigned long SYSTEM_GetStmClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON1.B.STMDIV;
800057f8:	91 30 00 ff 	movh.a %a15,61443
800057fc:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80005800:	4c fd       	ld.w %d15,[%a15]52
	if (0 == divider)
80005802:	82 03       	mov %d3,0
}

unsigned long SYSTEM_GetStmClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON1.B.STMDIV;
80005804:	37 0f 64 f4 	extr.u %d15,%d15,8,4
	if (0 == divider)
80005808:	6e 15       	jz %d15,80005832 <SYSTEM_Init+0xfc>
		return 0;
	return (frequency / divider);
8000580a:	4b f2 11 22 	div.u %e2,%d2,%d15
8000580e:	7b c0 1e f5 	movh %d15,20972
80005812:	1b ff 51 f8 	addi %d15,%d15,-31457
80005816:	73 f2 68 20 	mul.u %e2,%d2,%d15
8000581a:	8f b3 1f 20 	sh %d2,%d3,-5
8000581e:	53 42 26 f0 	mul %d15,%d2,100
80005822:	7b 70 1b 2d 	movh %d2,53687
80005826:	1b 92 75 21 	addi %d2,%d2,5977
8000582a:	73 2f 68 20 	mul.u %e2,%d15,%d2
8000582e:	8f 33 1f 30 	sh %d3,%d3,-13
{
	unsigned int fSTM = (unsigned int)SYSTEM_GetStmClock();
	unsigned int stmWaitCount = (fSTM / TIME_SCALE_DN) * time / TIME_SCALE_UP;

	/* prepare compare register */
	STM0_CMP0.U = STM0_TIM0.U + stmWaitCount;
80005832:	85 ff 10 00 	ld.w %d15,f0000010 <_SMALL_DATA4_+0x3fff8010>
80005836:	42 3f       	add %d15,%d3
80005838:	a5 ff 30 00 	st.w f0000030 <_SMALL_DATA4_+0x3fff8030>,%d15
	STM0_CMCON.U = 31;
8000583c:	da 1f       	mov %d15,31
8000583e:	a5 ff 38 00 	st.w f0000038 <_SMALL_DATA4_+0x3fff8038>,%d15
	/* Attention: keep this order, otherwise first match will trigger too soon */
	/* reset interrupt flag */
	STM0_ISCR.U = (IFX_STM_ISCR_CMP0IRR_MSK << IFX_STM_ISCR_CMP0IRR_OFF);
80005842:	82 1f       	mov %d15,1
80005844:	a5 ff 00 10 	st.w f0000040 <_SMALL_DATA4_+0x3fff8040>,%d15
	/* enable compare match */
	STM0_ICR.B.CMP0EN = 1;
80005848:	85 ff 3c 00 	ld.w %d15,f000003c <_SMALL_DATA4_+0x3fff803c>
8000584c:	96 01       	or %d15,1
8000584e:	a5 ff 3c 00 	st.w f000003c <_SMALL_DATA4_+0x3fff803c>,%d15
	/* wait for compare match */
	while (0 == STM0_ICR.B.CMP0IR)
80005852:	85 ff 3c 00 	ld.w %d15,f000003c <_SMALL_DATA4_+0x3fff803c>
80005856:	6f 1f fe 7f 	jz.t %d15,1,80005852 <SYSTEM_Init+0x11c>
		;
	STM0_ICR.B.CMP0EN = 0;
8000585a:	85 ff 3c 00 	ld.w %d15,f000003c <_SMALL_DATA4_+0x3fff803c>
8000585e:	8f 1f c0 f1 	andn %d15,%d15,1
80005862:	a5 ff 3c 00 	st.w f000003c <_SMALL_DATA4_+0x3fff803c>,%d15

	/* update K dividers for stepping up to final clock */
	k = pSCU->PLLCON1.B.K2DIV;
	/* wait some time (100 us) */
	wait(100);
	while (k > pPllInitValue->finalK)
80005866:	bf 39 6c ff 	jlt.u %d9,3,8000573e <SYSTEM_Init+0x8>
	{
		Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000586a:	91 30 00 ff 	movh.a %a15,61443
8000586e:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
80005872:	7b 10 13 c0 	movh %d12,305
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
80005876:	7b f0 fa d2 	movh %d13,12207
8000587a:	c2 f9       	add %d9,-1
#if (USE_OLD_CLOCK_SCHEME == 0)
		/* A step devices don't have this field */
		pllcon1.B.K3DIV = k;
#endif /* USE_OLD_CLOCK_SCHEME == 0 */
		/* wait until K2 operation is stable */
		while (0 == pSCU->PLLSTAT.B.K2RDY)
8000587c:	40 fc       	mov.aa %a12,%a15
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
8000587e:	1b 0c d0 c2 	addi %d12,%d12,11520
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
80005882:	1b 0d 80 d0 	addi %d13,%d13,2048
	unsigned int fSTM = (unsigned int)SYSTEM_GetStmClock();
	unsigned int stmWaitCount = (fSTM / TIME_SCALE_DN) * time / TIME_SCALE_UP;

	/* prepare compare register */
	STM0_CMP0.U = STM0_TIM0.U + stmWaitCount;
	STM0_CMCON.U = 31;
80005886:	3b f0 01 b0 	mov %d11,31
	k = pSCU->PLLCON1.B.K2DIV;
	/* wait some time (100 us) */
	wait(100);
	while (k > pPllInitValue->finalK)
	{
		Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000588a:	48 78       	ld.w %d8,[%a15]28

		--k;
		/* prepare value to write */
		pllcon1.B.K2DIV = k;
8000588c:	8f f9 07 a1 	and %d10,%d9,127
#if (USE_OLD_CLOCK_SCHEME == 0)
		/* A step devices don't have this field */
		pllcon1.B.K3DIV = k;
#endif /* USE_OLD_CLOCK_SCHEME == 0 */
		/* wait until K2 operation is stable */
		while (0 == pSCU->PLLSTAT.B.K2RDY)
80005890:	4c f5       	ld.w %d15,[%a15]20
80005892:	6f 5f ff 7f 	jz.t %d15,5,80005890 <SYSTEM_Init+0x15a>
			;
		unlock_safety_wdtcon();
		pSCU->PLLCON1 = pllcon1;
80005896:	37 a8 07 80 	insert %d8,%d8,%d10,0,7
8000589a:	37 a8 07 84 	insert %d8,%d8,%d10,8,7
		pllcon1.B.K3DIV = k;
#endif /* USE_OLD_CLOCK_SCHEME == 0 */
		/* wait until K2 operation is stable */
		while (0 == pSCU->PLLSTAT.B.K2RDY)
			;
		unlock_safety_wdtcon();
8000589e:	6d 00 13 2e 	call 8000b4c4 <unlock_safety_wdtcon>
		pSCU->PLLCON1 = pllcon1;
800058a2:	59 c8 1c 00 	st.w [%a12]28 <1c <_.+0x1b>>,%d8
		lock_safety_wdtcon();
800058a6:	6d 00 1f 2e 	call 8000b4e4 <lock_safety_wdtcon>
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
800058aa:	4c cc       	ld.w %d15,[%a12]48
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
800058ac:	7b 60 5f 20 	movh %d2,1526
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
800058b0:	37 0f 62 fe 	extr.u %d15,%d15,28,2
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
800058b4:	1b 02 10 2e 	addi %d2,%d2,-7936
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
800058b8:	df 1f 38 00 	jeq %d15,1,80005928 <SYSTEM_Init+0x1f2>
}

unsigned long SYSTEM_GetStmClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON1.B.STMDIV;
800058bc:	4c fd       	ld.w %d15,[%a15]52
	if (0 == divider)
800058be:	82 03       	mov %d3,0
}

unsigned long SYSTEM_GetStmClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON1.B.STMDIV;
800058c0:	37 0f 64 f4 	extr.u %d15,%d15,8,4
	if (0 == divider)
800058c4:	6e 15       	jz %d15,800058ee <SYSTEM_Init+0x1b8>
		return 0;
	return (frequency / divider);
800058c6:	4b f2 11 22 	div.u %e2,%d2,%d15
800058ca:	7b c0 1e f5 	movh %d15,20972
800058ce:	1b ff 51 f8 	addi %d15,%d15,-31457
800058d2:	73 f2 68 20 	mul.u %e2,%d2,%d15
800058d6:	8f b3 1f 20 	sh %d2,%d3,-5
800058da:	53 42 26 f0 	mul %d15,%d2,100
800058de:	7b 70 1b 2d 	movh %d2,53687
800058e2:	1b 92 75 21 	addi %d2,%d2,5977
800058e6:	73 2f 68 20 	mul.u %e2,%d15,%d2
800058ea:	8f 33 1f 30 	sh %d3,%d3,-13
{
	unsigned int fSTM = (unsigned int)SYSTEM_GetStmClock();
	unsigned int stmWaitCount = (fSTM / TIME_SCALE_DN) * time / TIME_SCALE_UP;

	/* prepare compare register */
	STM0_CMP0.U = STM0_TIM0.U + stmWaitCount;
800058ee:	85 ff 10 00 	ld.w %d15,f0000010 <_SMALL_DATA4_+0x3fff8010>
800058f2:	42 3f       	add %d15,%d3
800058f4:	a5 ff 30 00 	st.w f0000030 <_SMALL_DATA4_+0x3fff8030>,%d15
	STM0_CMCON.U = 31;
800058f8:	a5 fb 38 00 	st.w f0000038 <_SMALL_DATA4_+0x3fff8038>,%d11
	/* Attention: keep this order, otherwise first match will trigger too soon */
	/* reset interrupt flag */
	STM0_ISCR.U = (IFX_STM_ISCR_CMP0IRR_MSK << IFX_STM_ISCR_CMP0IRR_OFF);
800058fc:	82 1f       	mov %d15,1
800058fe:	a5 ff 00 10 	st.w f0000040 <_SMALL_DATA4_+0x3fff8040>,%d15
	/* enable compare match */
	STM0_ICR.B.CMP0EN = 1;
80005902:	85 ff 3c 00 	ld.w %d15,f000003c <_SMALL_DATA4_+0x3fff803c>
80005906:	96 01       	or %d15,1
80005908:	a5 ff 3c 00 	st.w f000003c <_SMALL_DATA4_+0x3fff803c>,%d15
	/* wait for compare match */
	while (0 == STM0_ICR.B.CMP0IR)
8000590c:	85 ff 3c 00 	ld.w %d15,f000003c <_SMALL_DATA4_+0x3fff803c>
80005910:	6f 1f fe 7f 	jz.t %d15,1,8000590c <SYSTEM_Init+0x1d6>
		;
	STM0_ICR.B.CMP0EN = 0;
80005914:	85 ff 3c 00 	ld.w %d15,f000003c <_SMALL_DATA4_+0x3fff803c>
80005918:	c2 f9       	add %d9,-1
8000591a:	8f 1f c0 f1 	andn %d15,%d15,1
8000591e:	a5 ff 3c 00 	st.w f000003c <_SMALL_DATA4_+0x3fff803c>,%d15

	/* update K dividers for stepping up to final clock */
	k = pSCU->PLLCON1.B.K2DIV;
	/* wait some time (100 us) */
	wait(100);
	while (k > pPllInitValue->finalK)
80005922:	df 19 b4 ff 	jne %d9,1,8000588a <SYSTEM_Init+0x154>
80005926:	00 90       	ret 

static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
80005928:	19 c3 14 00 	ld.w %d3,[%a12]20
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
8000592c:	19 c2 18 00 	ld.w %d2,[%a12]24
80005930:	37 02 e7 44 	extr.u %d4,%d2,9,7
80005934:	37 02 64 7c 	extr.u %d7,%d2,24,4
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
80005938:	19 c2 1c 00 	ld.w %d2,[%a12]28
8000593c:	8f f2 07 61 	and %d6,%d2,127
80005940:	37 02 67 58 	extr.u %d5,%d2,16,7

	if (0 == (pllstat.B.VCOBYST))
80005944:	6f 03 0d 80 	jnz.t %d3,0,8000595e <SYSTEM_Init+0x228>
	{
		if (0 == (pllstat.B.FINDIS))
80005948:	6f 33 0f 80 	jnz.t %d3,3,80005966 <SYSTEM_Init+0x230>
		{
			/* normal mode */
			frequency *= (pllcon0.B.NDIV + 1);		/* fOSC*N */
8000594c:	03 c4 0a 4c 	madd %d4,%d12,%d4,%d12
			frequency /= (pllcon0.B.PDIV + 1);		/* .../P  */
80005950:	9a 17       	add %d15,%d7,1
80005952:	4b f4 11 42 	div.u %e4,%d4,%d15
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
80005956:	9a 16       	add %d15,%d6,1
80005958:	4b f4 11 22 	div.u %e2,%d4,%d15
8000595c:	3c b0       	j 800058bc <SYSTEM_Init+0x186>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
8000595e:	9a 15       	add %d15,%d5,1
80005960:	4b fc 11 22 	div.u %e2,%d12,%d15
80005964:	3c ac       	j 800058bc <SYSTEM_Init+0x186>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
80005966:	9a 16       	add %d15,%d6,1
80005968:	4b fd 11 22 	div.u %e2,%d13,%d15
8000596c:	3c a8       	j 800058bc <SYSTEM_Init+0x186>

static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
8000596e:	48 53       	ld.w %d3,[%a15]20
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
80005970:	4c f6       	ld.w %d15,[%a15]24
80005972:	37 0f e7 54 	extr.u %d5,%d15,9,7
80005976:	37 0f 64 7c 	extr.u %d7,%d15,24,4
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000597a:	4c f7       	ld.w %d15,[%a15]28
8000597c:	8f ff 07 61 	and %d6,%d15,127
80005980:	37 0f 67 28 	extr.u %d2,%d15,16,7

	if (0 == (pllstat.B.VCOBYST))
80005984:	6f 03 14 80 	jnz.t %d3,0,800059ac <SYSTEM_Init+0x276>
	{
		if (0 == (pllstat.B.FINDIS))
80005988:	6f 33 1b 80 	jnz.t %d3,3,800059be <SYSTEM_Init+0x288>
		{
			/* normal mode */
			frequency *= (pllcon0.B.NDIV + 1);		/* fOSC*N */
8000598c:	7b 10 13 20 	movh %d2,305
80005990:	1b 02 d0 22 	addi %d2,%d2,11520
80005994:	03 25 0a 22 	madd %d2,%d2,%d5,%d2
			frequency /= (pllcon0.B.PDIV + 1);		/* .../P  */
80005998:	1b 17 00 40 	addi %d4,%d7,1
8000599c:	4b 42 11 42 	div.u %e4,%d2,%d4
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
800059a0:	1b 16 00 20 	addi %d2,%d6,1
800059a4:	4b 24 11 22 	div.u %e2,%d4,%d2
800059a8:	1d ff 28 ff 	j 800057f8 <SYSTEM_Init+0xc2>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
800059ac:	7b 10 13 30 	movh %d3,305
800059b0:	c2 12       	add %d2,1
800059b2:	1b 03 d0 32 	addi %d3,%d3,11520
800059b6:	4b 23 11 22 	div.u %e2,%d3,%d2
800059ba:	1d ff 1f ff 	j 800057f8 <SYSTEM_Init+0xc2>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
800059be:	7b f0 fa f2 	movh %d15,12207
800059c2:	1b 16 00 20 	addi %d2,%d6,1
800059c6:	1b 0f 80 f0 	addi %d15,%d15,2048
800059ca:	4b 2f 11 22 	div.u %e2,%d15,%d2
800059ce:	1d ff 15 ff 	j 800057f8 <SYSTEM_Init+0xc2>

800059d2 <SYSTEM_GetExtClock>:
}

unsigned long SYSTEM_GetExtClock(void)
{
	return EXTCLK;
}
800059d2:	7b 10 13 20 	movh %d2,305
800059d6:	1b 02 d0 22 	addi %d2,%d2,11520
800059da:	00 90       	ret 

800059dc <SYSTEM_GetCpuClock>:
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
800059dc:	91 30 00 ff 	movh.a %a15,61443
800059e0:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
800059e4:	4c fc       	ld.w %d15,[%a15]48
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
800059e6:	7b 60 5f 40 	movh %d4,1526
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
800059ea:	37 0f 62 fe 	extr.u %d15,%d15,28,2
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
800059ee:	1b 04 10 4e 	addi %d4,%d4,-7936
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
800059f2:	9e 1f       	jeq %d15,1,80005a30 <SYSTEM_GetCpuClock+0x54>
	unsigned long divider;

	unsigned long cpudiv = 0;
	/* B + C Step devices */
	/* fCPU = fSRI */
	divider = pSCU->CCUCON0.B.SRIDIV;
800059f4:	91 30 00 ff 	movh.a %a15,61443
800059f8:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
800059fc:	4c fc       	ld.w %d15,[%a15]48

	if (0 == divider)
		return 0;
800059fe:	82 02       	mov %d2,0
	unsigned long divider;

	unsigned long cpudiv = 0;
	/* B + C Step devices */
	/* fCPU = fSRI */
	divider = pSCU->CCUCON0.B.SRIDIV;
80005a00:	37 0f 64 f4 	extr.u %d15,%d15,8,4

	if (0 == divider)
80005a04:	6e 15       	jz %d15,80005a2e <SYSTEM_GetCpuClock+0x52>
		return 0;
	frequency /= divider;
80005a06:	4b f4 11 42 	div.u %e4,%d4,%d15
80005a0a:	02 42       	mov %d2,%d4
80005a0c:	4d c0 e1 ff 	mfcr %d15,$core_id

#if (USE_OLD_CLOCK_SCHEME == 0)
	/* determine correct CPU<n>DIV field */
	switch ((_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK))
80005a10:	16 07       	and %d15,7
80005a12:	df 1f 2c 00 	jeq %d15,1,80005a6a <SYSTEM_GetCpuClock+0x8e>
80005a16:	6e 36       	jz %d15,80005a82 <SYSTEM_GetCpuClock+0xa6>
80005a18:	5e 2a       	jne %d15,2,80005a2c <SYSTEM_GetCpuClock+0x50>
	{
		case 0 : cpudiv = pSCU->CCUCON6.B.CPU0DIV; break;
		case 1 : cpudiv = pSCU->CCUCON7.B.CPU1DIV; break;
		case 2 : cpudiv = pSCU->CCUCON8.B.CPU2DIV; break;
80005a1a:	19 ff 08 20 	ld.w %d15,[%a15]136 <f0030088 <_SMALL_DATA4_+0x40028088>>
80005a1e:	16 3f       	and %d15,63
	}

	if (cpudiv != 0)
80005a20:	6e 07       	jz %d15,80005a2e <SYSTEM_GetCpuClock+0x52>
	{
		frequency *= (64 - cpudiv);
80005a22:	8b 0f 04 f1 	rsub %d15,%d15,64
80005a26:	e2 f2       	mul %d2,%d15
		frequency /= 64;
80005a28:	06 a2       	sh %d2,-6
80005a2a:	00 90       	ret 
	/* fCPU = fSRI */
	divider = pSCU->CCUCON0.B.SRIDIV;

	if (0 == divider)
		return 0;
	frequency /= divider;
80005a2c:	02 42       	mov %d2,%d4
		frequency /= 64;
	}
#endif /* USE_OLD_CLOCK_SCHEME == 0 */

	return frequency;
}
80005a2e:	00 90       	ret 

static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
80005a30:	48 53       	ld.w %d3,[%a15]20
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
80005a32:	4c f6       	ld.w %d15,[%a15]24
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
80005a34:	48 74       	ld.w %d4,[%a15]28
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
80005a36:	37 0f e7 54 	extr.u %d5,%d15,9,7
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
80005a3a:	8f f4 07 01 	and %d0,%d4,127
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
80005a3e:	37 0f 64 7c 	extr.u %d7,%d15,24,4
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
80005a42:	37 04 67 48 	extr.u %d4,%d4,16,7

	if (0 == (pllstat.B.VCOBYST))
80005a46:	6f 03 16 80 	jnz.t %d3,0,80005a72 <SYSTEM_GetCpuClock+0x96>
	{
		if (0 == (pllstat.B.FINDIS))
80005a4a:	6f 33 20 80 	jnz.t %d3,3,80005a8a <SYSTEM_GetCpuClock+0xae>
		{
			/* normal mode */
			frequency *= (pllcon0.B.NDIV + 1);		/* fOSC*N */
80005a4e:	7b 10 13 f0 	movh %d15,305
80005a52:	1b 0f d0 f2 	addi %d15,%d15,11520
80005a56:	03 f5 0a ff 	madd %d15,%d15,%d5,%d15
			frequency /= (pllcon0.B.PDIV + 1);		/* .../P  */
80005a5a:	1b 17 00 40 	addi %d4,%d7,1
80005a5e:	4b 4f 11 62 	div.u %e6,%d15,%d4
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
80005a62:	9a 10       	add %d15,%d0,1
80005a64:	4b f6 11 42 	div.u %e4,%d6,%d15
80005a68:	3c c6       	j 800059f4 <SYSTEM_GetCpuClock+0x18>
#if (USE_OLD_CLOCK_SCHEME == 0)
	/* determine correct CPU<n>DIV field */
	switch ((_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK))
	{
		case 0 : cpudiv = pSCU->CCUCON6.B.CPU0DIV; break;
		case 1 : cpudiv = pSCU->CCUCON7.B.CPU1DIV; break;
80005a6a:	19 ff 04 20 	ld.w %d15,[%a15]132
80005a6e:	16 3f       	and %d15,63
80005a70:	3c d8       	j 80005a20 <SYSTEM_GetCpuClock+0x44>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
80005a72:	7b 10 13 f0 	movh %d15,305
80005a76:	c2 14       	add %d4,1
80005a78:	1b 0f d0 f2 	addi %d15,%d15,11520
80005a7c:	4b 4f 11 42 	div.u %e4,%d15,%d4
80005a80:	3c ba       	j 800059f4 <SYSTEM_GetCpuClock+0x18>

#if (USE_OLD_CLOCK_SCHEME == 0)
	/* determine correct CPU<n>DIV field */
	switch ((_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK))
	{
		case 0 : cpudiv = pSCU->CCUCON6.B.CPU0DIV; break;
80005a82:	19 ff 00 20 	ld.w %d15,[%a15]128
80005a86:	16 3f       	and %d15,63
80005a88:	3c cc       	j 80005a20 <SYSTEM_GetCpuClock+0x44>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
80005a8a:	7b f0 fa f2 	movh %d15,12207
80005a8e:	1b 10 00 40 	addi %d4,%d0,1
80005a92:	1b 0f 80 f0 	addi %d15,%d15,2048
80005a96:	4b 4f 11 42 	div.u %e4,%d15,%d4
80005a9a:	3c ad       	j 800059f4 <SYSTEM_GetCpuClock+0x18>

80005a9c <SYSTEM_GetSysClock>:
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
80005a9c:	91 30 00 ff 	movh.a %a15,61443
80005aa0:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80005aa4:	4c fc       	ld.w %d15,[%a15]48
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
80005aa6:	7b 60 5f 30 	movh %d3,1526
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
80005aaa:	37 0f 62 fe 	extr.u %d15,%d15,28,2
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
80005aae:	1b 03 10 3e 	addi %d3,%d3,-7936
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
80005ab2:	1e 1d       	jeq %d15,1,80005acc <SYSTEM_GetSysClock+0x30>
}

unsigned long SYSTEM_GetSysClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON0.B.SPBDIV;
80005ab4:	91 30 00 ff 	movh.a %a15,61443
80005ab8:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80005abc:	4c fc       	ld.w %d15,[%a15]48
	if (0 == divider)
		return 0;
80005abe:	82 02       	mov %d2,0
}

unsigned long SYSTEM_GetSysClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON0.B.SPBDIV;
80005ac0:	37 0f 64 f8 	extr.u %d15,%d15,16,4
	if (0 == divider)
80005ac4:	6e 03       	jz %d15,80005aca <SYSTEM_GetSysClock+0x2e>
		return 0;
	return (frequency / divider);
80005ac6:	4b f3 11 22 	div.u %e2,%d3,%d15
}
80005aca:	00 90       	ret 

static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
80005acc:	48 54       	ld.w %d4,[%a15]20
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
80005ace:	48 62       	ld.w %d2,[%a15]24
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
80005ad0:	48 73       	ld.w %d3,[%a15]28
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
80005ad2:	37 02 e7 54 	extr.u %d5,%d2,9,7
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
80005ad6:	8f f3 07 61 	and %d6,%d3,127
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
80005ada:	37 02 64 2c 	extr.u %d2,%d2,24,4
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
80005ade:	37 03 67 38 	extr.u %d3,%d3,16,7

	if (0 == (pllstat.B.VCOBYST))
80005ae2:	6f 04 12 80 	jnz.t %d4,0,80005b06 <SYSTEM_GetSysClock+0x6a>
	{
		if (0 == (pllstat.B.FINDIS))
80005ae6:	6f 34 19 80 	jnz.t %d4,3,80005b18 <SYSTEM_GetSysClock+0x7c>
		{
			/* normal mode */
			frequency *= (pllcon0.B.NDIV + 1);		/* fOSC*N */
80005aea:	7b 10 13 f0 	movh %d15,305
80005aee:	1b 0f d0 f2 	addi %d15,%d15,11520
80005af2:	03 f5 0a ff 	madd %d15,%d15,%d5,%d15
			frequency /= (pllcon0.B.PDIV + 1);		/* .../P  */
80005af6:	c2 12       	add %d2,1
80005af8:	4b 2f 11 42 	div.u %e4,%d15,%d2
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
80005afc:	9a 16       	add %d15,%d6,1
80005afe:	4b f4 11 22 	div.u %e2,%d4,%d15
80005b02:	02 23       	mov %d3,%d2
80005b04:	3c d8       	j 80005ab4 <SYSTEM_GetSysClock+0x18>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
80005b06:	7b 10 13 f0 	movh %d15,305
80005b0a:	c2 13       	add %d3,1
80005b0c:	1b 0f d0 f2 	addi %d15,%d15,11520
80005b10:	4b 3f 11 22 	div.u %e2,%d15,%d3
80005b14:	02 23       	mov %d3,%d2
80005b16:	3c cf       	j 80005ab4 <SYSTEM_GetSysClock+0x18>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
80005b18:	7b f0 fa f2 	movh %d15,12207
80005b1c:	1b 16 00 20 	addi %d2,%d6,1
80005b20:	1b 0f 80 f0 	addi %d15,%d15,2048
80005b24:	4b 2f 11 22 	div.u %e2,%d15,%d2
80005b28:	02 23       	mov %d3,%d2
80005b2a:	3c c5       	j 80005ab4 <SYSTEM_GetSysClock+0x18>

80005b2c <SYSTEM_GetStmClock>:
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
80005b2c:	91 30 00 ff 	movh.a %a15,61443
80005b30:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80005b34:	4c fc       	ld.w %d15,[%a15]48
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
80005b36:	7b 60 5f 30 	movh %d3,1526
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
80005b3a:	37 0f 62 fe 	extr.u %d15,%d15,28,2
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
80005b3e:	1b 03 10 3e 	addi %d3,%d3,-7936
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
80005b42:	1e 1d       	jeq %d15,1,80005b5c <SYSTEM_GetStmClock+0x30>
}

unsigned long SYSTEM_GetStmClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON1.B.STMDIV;
80005b44:	91 30 00 ff 	movh.a %a15,61443
80005b48:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80005b4c:	4c fd       	ld.w %d15,[%a15]52
	if (0 == divider)
		return 0;
80005b4e:	82 02       	mov %d2,0
}

unsigned long SYSTEM_GetStmClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON1.B.STMDIV;
80005b50:	37 0f 64 f4 	extr.u %d15,%d15,8,4
	if (0 == divider)
80005b54:	6e 03       	jz %d15,80005b5a <SYSTEM_GetStmClock+0x2e>
		return 0;
	return (frequency / divider);
80005b56:	4b f3 11 22 	div.u %e2,%d3,%d15
}
80005b5a:	00 90       	ret 

static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
80005b5c:	48 54       	ld.w %d4,[%a15]20
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
80005b5e:	48 62       	ld.w %d2,[%a15]24
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
80005b60:	48 73       	ld.w %d3,[%a15]28
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
80005b62:	37 02 e7 54 	extr.u %d5,%d2,9,7
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
80005b66:	8f f3 07 61 	and %d6,%d3,127
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
80005b6a:	37 02 64 2c 	extr.u %d2,%d2,24,4
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
80005b6e:	37 03 67 38 	extr.u %d3,%d3,16,7

	if (0 == (pllstat.B.VCOBYST))
80005b72:	6f 04 12 80 	jnz.t %d4,0,80005b96 <SYSTEM_GetStmClock+0x6a>
	{
		if (0 == (pllstat.B.FINDIS))
80005b76:	6f 34 19 80 	jnz.t %d4,3,80005ba8 <SYSTEM_GetStmClock+0x7c>
		{
			/* normal mode */
			frequency *= (pllcon0.B.NDIV + 1);		/* fOSC*N */
80005b7a:	7b 10 13 f0 	movh %d15,305
80005b7e:	1b 0f d0 f2 	addi %d15,%d15,11520
80005b82:	03 f5 0a ff 	madd %d15,%d15,%d5,%d15
			frequency /= (pllcon0.B.PDIV + 1);		/* .../P  */
80005b86:	c2 12       	add %d2,1
80005b88:	4b 2f 11 42 	div.u %e4,%d15,%d2
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
80005b8c:	9a 16       	add %d15,%d6,1
80005b8e:	4b f4 11 22 	div.u %e2,%d4,%d15
80005b92:	02 23       	mov %d3,%d2
80005b94:	3c d8       	j 80005b44 <SYSTEM_GetStmClock+0x18>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
80005b96:	7b 10 13 f0 	movh %d15,305
80005b9a:	c2 13       	add %d3,1
80005b9c:	1b 0f d0 f2 	addi %d15,%d15,11520
80005ba0:	4b 3f 11 22 	div.u %e2,%d15,%d3
80005ba4:	02 23       	mov %d3,%d2
80005ba6:	3c cf       	j 80005b44 <SYSTEM_GetStmClock+0x18>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
80005ba8:	7b f0 fa f2 	movh %d15,12207
80005bac:	1b 16 00 20 	addi %d2,%d6,1
80005bb0:	1b 0f 80 f0 	addi %d15,%d15,2048
80005bb4:	4b 2f 11 22 	div.u %e2,%d15,%d2
80005bb8:	02 23       	mov %d3,%d2
80005bba:	3c c5       	j 80005b44 <SYSTEM_GetStmClock+0x18>

80005bbc <SYSTEM_GetCanClock>:
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
80005bbc:	91 30 00 ff 	movh.a %a15,61443
80005bc0:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80005bc4:	4c fc       	ld.w %d15,[%a15]48
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
80005bc6:	7b 60 5f 30 	movh %d3,1526
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
80005bca:	37 0f 62 fe 	extr.u %d15,%d15,28,2
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
80005bce:	1b 03 10 3e 	addi %d3,%d3,-7936
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
80005bd2:	1e 1c       	jeq %d15,1,80005bea <SYSTEM_GetCanClock+0x2e>

unsigned long SYSTEM_GetCanClock(void)
{
	unsigned long frequency = system_GetIntClock();
    unsigned long divider;
    divider = pSCU->CCUCON1.B.CANDIV;
80005bd4:	91 30 00 ff 	movh.a %a15,61443
80005bd8:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80005bdc:	4c fd       	ld.w %d15,[%a15]52
	if (0 == divider)
		return 0;
80005bde:	82 02       	mov %d2,0

unsigned long SYSTEM_GetCanClock(void)
{
	unsigned long frequency = system_GetIntClock();
    unsigned long divider;
    divider = pSCU->CCUCON1.B.CANDIV;
80005be0:	16 0f       	and %d15,15
	if (0 == divider)
80005be2:	6e 03       	jz %d15,80005be8 <SYSTEM_GetCanClock+0x2c>
		return 0;
	return (frequency / divider);
80005be4:	4b f3 11 22 	div.u %e2,%d3,%d15
}
80005be8:	00 90       	ret 

static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
80005bea:	48 54       	ld.w %d4,[%a15]20
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
80005bec:	48 62       	ld.w %d2,[%a15]24
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
80005bee:	48 73       	ld.w %d3,[%a15]28
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
80005bf0:	37 02 e7 54 	extr.u %d5,%d2,9,7
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
80005bf4:	8f f3 07 61 	and %d6,%d3,127
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
80005bf8:	37 02 64 2c 	extr.u %d2,%d2,24,4
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
80005bfc:	37 03 67 38 	extr.u %d3,%d3,16,7

	if (0 == (pllstat.B.VCOBYST))
80005c00:	6f 04 12 80 	jnz.t %d4,0,80005c24 <SYSTEM_GetCanClock+0x68>
	{
		if (0 == (pllstat.B.FINDIS))
80005c04:	6f 34 19 80 	jnz.t %d4,3,80005c36 <SYSTEM_GetCanClock+0x7a>
		{
			/* normal mode */
			frequency *= (pllcon0.B.NDIV + 1);		/* fOSC*N */
80005c08:	7b 10 13 f0 	movh %d15,305
80005c0c:	1b 0f d0 f2 	addi %d15,%d15,11520
80005c10:	03 f5 0a ff 	madd %d15,%d15,%d5,%d15
			frequency /= (pllcon0.B.PDIV + 1);		/* .../P  */
80005c14:	c2 12       	add %d2,1
80005c16:	4b 2f 11 42 	div.u %e4,%d15,%d2
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
80005c1a:	9a 16       	add %d15,%d6,1
80005c1c:	4b f4 11 22 	div.u %e2,%d4,%d15
80005c20:	02 23       	mov %d3,%d2
80005c22:	3c d9       	j 80005bd4 <SYSTEM_GetCanClock+0x18>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
80005c24:	7b 10 13 f0 	movh %d15,305
80005c28:	c2 13       	add %d3,1
80005c2a:	1b 0f d0 f2 	addi %d15,%d15,11520
80005c2e:	4b 3f 11 22 	div.u %e2,%d15,%d3
80005c32:	02 23       	mov %d3,%d2
80005c34:	3c d0       	j 80005bd4 <SYSTEM_GetCanClock+0x18>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
80005c36:	7b f0 fa f2 	movh %d15,12207
80005c3a:	1b 16 00 20 	addi %d2,%d6,1
80005c3e:	1b 0f 80 f0 	addi %d15,%d15,2048
80005c42:	4b 2f 11 22 	div.u %e2,%d15,%d2
80005c46:	02 23       	mov %d3,%d2
80005c48:	3c c6       	j 80005bd4 <SYSTEM_GetCanClock+0x18>

80005c4a <SYSTEM_EnableInterrupts>:
}

static __inline__ __attribute__((__always_inline__))
void _enable (void)
{
  __asm__ volatile ("enable" ::: "memory");
80005c4a:	0d 00 00 03 	enable 
80005c4e:	00 90       	ret 

80005c50 <SYSTEM_DisableInterrupts>:
 **********************************************************************/

static __inline__ __attribute__((__always_inline__))
void _disable (void)
{
  __asm__ volatile ("disable" ::: "memory");
80005c50:	0d 00 40 03 	disable 
80005c54:	00 90       	ret 

80005c56 <SYSTEM_EnableProtection>:
	_disable();
}

void SYSTEM_EnableProtection(void)
{
	lock_wdtcon();
80005c56:	1d 00 21 2c 	j 8000b498 <lock_wdtcon>

80005c5a <SYSTEM_DisableProtection>:
}

void SYSTEM_DisableProtection(void)
{
	unlock_wdtcon();
80005c5a:	1d 00 09 2c 	j 8000b46c <unlock_wdtcon>

80005c5e <SYSTEM_EnableProtectionExt>:
}

void SYSTEM_EnableProtectionExt(int Sel)
{
	if (Sel < 3)
80005c5e:	bf 34 04 00 	jlt %d4,3,80005c66 <SYSTEM_EnableProtectionExt+0x8>
		lock_wdtcon();			/* CPU watchdog */
	else
		lock_safety_wdtcon();	/* safety watchdog */
80005c62:	1d 00 41 2c 	j 8000b4e4 <lock_safety_wdtcon>
}

void SYSTEM_EnableProtectionExt(int Sel)
{
	if (Sel < 3)
		lock_wdtcon();			/* CPU watchdog */
80005c66:	1d 00 19 2c 	j 8000b498 <lock_wdtcon>

80005c6a <SYSTEM_DisableProtectionExt>:
		lock_safety_wdtcon();	/* safety watchdog */
}

void SYSTEM_DisableProtectionExt(int Sel)
{
	if (Sel < 3)
80005c6a:	bf 34 04 00 	jlt %d4,3,80005c72 <SYSTEM_DisableProtectionExt+0x8>
		unlock_wdtcon();		/* CPU watchdog */
	else
		unlock_safety_wdtcon();	/* safety watchdog */
80005c6e:	1d 00 2b 2c 	j 8000b4c4 <unlock_safety_wdtcon>
}

void SYSTEM_DisableProtectionExt(int Sel)
{
	if (Sel < 3)
		unlock_wdtcon();		/* CPU watchdog */
80005c72:	1d 00 fd 2b 	j 8000b46c <unlock_wdtcon>

80005c76 <SYSTEM_EnableSecProtection>:
		unlock_safety_wdtcon();	/* safety watchdog */
}

void SYSTEM_EnableSecProtection(void)
{
	lock_safety_wdtcon();
80005c76:	1d 00 37 2c 	j 8000b4e4 <lock_safety_wdtcon>

80005c7a <SYSTEM_DisableSecProtection>:
}

void SYSTEM_DisableSecProtection(void)
{
	unlock_safety_wdtcon();
80005c7a:	1d 00 25 2c 	j 8000b4c4 <unlock_safety_wdtcon>

80005c7e <SYSTEM_Reset>:


int SYSTEM_Reset(void)
{
	unlock_safety_wdtcon();
	pSCU->SWRSTCON.B.SWRSTREQ = 1;
80005c7e:	91 30 00 ff 	movh.a %a15,61443
80005c82:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
}


int SYSTEM_Reset(void)
{
	unlock_safety_wdtcon();
80005c86:	6d 00 1f 2c 	call 8000b4c4 <unlock_safety_wdtcon>
	pSCU->SWRSTCON.B.SWRSTREQ = 1;
80005c8a:	19 ff 20 10 	ld.w %d15,[%a15]96 <f0030060 <_SMALL_DATA4_+0x40028060>>
80005c8e:	96 02       	or %d15,2
80005c90:	59 ff 20 10 	st.w [%a15]96 <f0030060 <_SMALL_DATA4_+0x40028060>>,%d15
	while (1)
		;
80005c94:	3c 00       	j 80005c94 <SYSTEM_Reset+0x16>

80005c96 <SYSTEM_IdleExt>:
	return 0;
}

int SYSTEM_IdleExt(int CoreId)
{
80005c96:	02 4f       	mov %d15,%d4
	unlock_wdtcon();
80005c98:	6d 00 ea 2b 	call 8000b46c <unlock_wdtcon>
	switch (CoreId)
80005c9c:	9e 1d       	jeq %d15,1,80005cd6 <SYSTEM_IdleExt+0x40>
80005c9e:	9e 21       	jeq %d15,2,80005cc0 <SYSTEM_IdleExt+0x2a>
80005ca0:	6e 05       	jz %d15,80005caa <SYSTEM_IdleExt+0x14>
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
			break;
	}
	lock_wdtcon();
80005ca2:	6d 00 fb 2b 	call 8000b498 <lock_wdtcon>
	return 0;
}
80005ca6:	82 02       	mov %d2,0
80005ca8:	00 90       	ret 
{
	unlock_wdtcon();
	switch (CoreId)
	{
		case 0:
			pSCU->PMCSR[0].U = 1;	/* request CPU idle mode */
80005caa:	91 30 00 ff 	movh.a %a15,61443
80005cae:	82 1f       	mov %d15,1
80005cb0:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80005cb4:	59 ff 14 30 	st.w [%a15]212 <f00300d4 <_SMALL_DATA4_+0x400280d4>>,%d15
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
			break;
	}
	lock_wdtcon();
80005cb8:	6d 00 f0 2b 	call 8000b498 <lock_wdtcon>
	return 0;
}
80005cbc:	82 02       	mov %d2,0
80005cbe:	00 90       	ret 
			break;
		case 1:
			pSCU->PMCSR[1].U = 1;	/* request CPU idle mode */
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
80005cc0:	91 30 00 ff 	movh.a %a15,61443
80005cc4:	82 1f       	mov %d15,1
80005cc6:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80005cca:	59 ff 1c 30 	st.w [%a15]220 <f00300dc <_SMALL_DATA4_+0x400280dc>>,%d15
			break;
	}
	lock_wdtcon();
80005cce:	6d 00 e5 2b 	call 8000b498 <lock_wdtcon>
	return 0;
}
80005cd2:	82 02       	mov %d2,0
80005cd4:	00 90       	ret 
	{
		case 0:
			pSCU->PMCSR[0].U = 1;	/* request CPU idle mode */
			break;
		case 1:
			pSCU->PMCSR[1].U = 1;	/* request CPU idle mode */
80005cd6:	91 30 00 ff 	movh.a %a15,61443
80005cda:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80005cde:	59 ff 18 30 	st.w [%a15]216 <f00300d8 <_SMALL_DATA4_+0x400280d8>>,%d15
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
			break;
	}
	lock_wdtcon();
80005ce2:	6d 00 db 2b 	call 8000b498 <lock_wdtcon>
	return 0;
}
80005ce6:	82 02       	mov %d2,0
80005ce8:	00 90       	ret 

80005cea <SYSTEM_Idle>:

static __inline__ __attribute__((__always_inline__))
unsigned _mfcr (const unsigned __regaddr)
{
  unsigned __res;
  __asm__ volatile ("mfcr %0, LO:%1"
80005cea:	4d c0 e1 ff 	mfcr %d15,$core_id

int SYSTEM_Idle(void)
{
	return SYSTEM_IdleExt(_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK);
80005cee:	16 07       	and %d15,7
	return 0;
}

int SYSTEM_IdleExt(int CoreId)
{
	unlock_wdtcon();
80005cf0:	6d 00 be 2b 	call 8000b46c <unlock_wdtcon>
	switch (CoreId)
80005cf4:	9e 1d       	jeq %d15,1,80005d2e <SYSTEM_Idle+0x44>
80005cf6:	9e 21       	jeq %d15,2,80005d18 <SYSTEM_Idle+0x2e>
80005cf8:	6e 05       	jz %d15,80005d02 <SYSTEM_Idle+0x18>
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
			break;
	}
	lock_wdtcon();
80005cfa:	6d 00 cf 2b 	call 8000b498 <lock_wdtcon>
}

int SYSTEM_Idle(void)
{
	return SYSTEM_IdleExt(_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK);
}
80005cfe:	82 02       	mov %d2,0
80005d00:	00 90       	ret 
{
	unlock_wdtcon();
	switch (CoreId)
	{
		case 0:
			pSCU->PMCSR[0].U = 1;	/* request CPU idle mode */
80005d02:	91 30 00 ff 	movh.a %a15,61443
80005d06:	82 1f       	mov %d15,1
80005d08:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80005d0c:	59 ff 14 30 	st.w [%a15]212 <f00300d4 <_SMALL_DATA4_+0x400280d4>>,%d15
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
			break;
	}
	lock_wdtcon();
80005d10:	6d 00 c4 2b 	call 8000b498 <lock_wdtcon>
}

int SYSTEM_Idle(void)
{
	return SYSTEM_IdleExt(_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK);
}
80005d14:	82 02       	mov %d2,0
80005d16:	00 90       	ret 
			break;
		case 1:
			pSCU->PMCSR[1].U = 1;	/* request CPU idle mode */
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
80005d18:	91 30 00 ff 	movh.a %a15,61443
80005d1c:	82 1f       	mov %d15,1
80005d1e:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80005d22:	59 ff 1c 30 	st.w [%a15]220 <f00300dc <_SMALL_DATA4_+0x400280dc>>,%d15
			break;
	}
	lock_wdtcon();
80005d26:	6d 00 b9 2b 	call 8000b498 <lock_wdtcon>
}

int SYSTEM_Idle(void)
{
	return SYSTEM_IdleExt(_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK);
}
80005d2a:	82 02       	mov %d2,0
80005d2c:	00 90       	ret 
	{
		case 0:
			pSCU->PMCSR[0].U = 1;	/* request CPU idle mode */
			break;
		case 1:
			pSCU->PMCSR[1].U = 1;	/* request CPU idle mode */
80005d2e:	91 30 00 ff 	movh.a %a15,61443
80005d32:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80005d36:	59 ff 18 30 	st.w [%a15]216 <f00300d8 <_SMALL_DATA4_+0x400280d8>>,%d15
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
			break;
	}
	lock_wdtcon();
80005d3a:	6d 00 af 2b 	call 8000b498 <lock_wdtcon>
}

int SYSTEM_Idle(void)
{
	return SYSTEM_IdleExt(_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK);
}
80005d3e:	82 02       	mov %d2,0
80005d40:	00 90       	ret 

80005d42 <SYSTEM_Sleep>:

int SYSTEM_Sleep(void)
{
	unlock_wdtcon();
80005d42:	6d 00 95 2b 	call 8000b46c <unlock_wdtcon>
80005d46:	4d c0 e1 ff 	mfcr %d15,$core_id
	switch (_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK)
80005d4a:	16 07       	and %d15,7
80005d4c:	9e 18       	jeq %d15,1,80005d7c <SYSTEM_Sleep+0x3a>
80005d4e:	6e 0c       	jz %d15,80005d66 <SYSTEM_Sleep+0x24>
80005d50:	5e 27       	jne %d15,2,80005d5e <SYSTEM_Sleep+0x1c>
			break;
		case 1:
			pSCU->PMCSR[1].U = 2;	/* request system sleep mode */
			break;
		case 2:
			pSCU->PMCSR[2].U = 2;	/* request system sleep mode */
80005d52:	91 30 00 ff 	movh.a %a15,61443
80005d56:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80005d5a:	59 ff 1c 30 	st.w [%a15]220 <f00300dc <_SMALL_DATA4_+0x400280dc>>,%d15
			break;
	}
	lock_wdtcon();
80005d5e:	6d 00 9d 2b 	call 8000b498 <lock_wdtcon>
	return 0;
}
80005d62:	82 02       	mov %d2,0
80005d64:	00 90       	ret 
{
	unlock_wdtcon();
	switch (_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK)
	{
		case 0:
			pSCU->PMCSR[0].U = 2;	/* request system sleep mode */
80005d66:	91 30 00 ff 	movh.a %a15,61443
80005d6a:	82 2f       	mov %d15,2
80005d6c:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80005d70:	59 ff 14 30 	st.w [%a15]212 <f00300d4 <_SMALL_DATA4_+0x400280d4>>,%d15
			break;
		case 2:
			pSCU->PMCSR[2].U = 2;	/* request system sleep mode */
			break;
	}
	lock_wdtcon();
80005d74:	6d 00 92 2b 	call 8000b498 <lock_wdtcon>
	return 0;
}
80005d78:	82 02       	mov %d2,0
80005d7a:	00 90       	ret 
	{
		case 0:
			pSCU->PMCSR[0].U = 2;	/* request system sleep mode */
			break;
		case 1:
			pSCU->PMCSR[1].U = 2;	/* request system sleep mode */
80005d7c:	91 30 00 ff 	movh.a %a15,61443
80005d80:	82 2f       	mov %d15,2
80005d82:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80005d86:	59 ff 18 30 	st.w [%a15]216 <f00300d8 <_SMALL_DATA4_+0x400280d8>>,%d15
			break;
		case 2:
			pSCU->PMCSR[2].U = 2;	/* request system sleep mode */
			break;
	}
	lock_wdtcon();
80005d8a:	6d 00 87 2b 	call 8000b498 <lock_wdtcon>
	return 0;
}
80005d8e:	82 02       	mov %d2,0
80005d90:	00 90       	ret 

80005d92 <SYSTEM_IsCacheEnabled>:
80005d92:	4d c0 20 f9 	mfcr %d15,$pcon0

int SYSTEM_IsCacheEnabled(void)
{
	unsigned int ui = _mfcr(CPU_PCON0);
	if (ui & 2)
		return 0;	/* Cache is in bypass mode */
80005d96:	82 02       	mov %d2,0


int SYSTEM_IsCacheEnabled(void)
{
	unsigned int ui = _mfcr(CPU_PCON0);
	if (ui & 2)
80005d98:	ae 17       	jnz.t %d15,1,80005da6 <SYSTEM_IsCacheEnabled+0x14>
80005d9a:	4d 80 20 29 	mfcr %d2,$pcon2
		return 0;	/* Cache is in bypass mode */
	ui = _mfcr(CPU_PCON2);
	if (0 == (ui & (IFX_CPU_PCON2_PCACHE_SZE_MSK << IFX_CPU_PCON2_PCACHE_SZE_OFF)))
80005d9e:	b7 02 10 28 	insert %d2,%d2,0,16,16
80005da2:	8b 02 20 22 	ne %d2,%d2,0
		return 0;	/* Cache size is 0 */
	return 1;
}
80005da6:	00 90       	ret 

80005da8 <SYSTEM_EnaDisCache>:

void SYSTEM_EnaDisCache(int Enable)
{
80005da8:	02 4f       	mov %d15,%d4
	unlock_wdtcon();
80005daa:	6d 00 61 2b 	call 8000b46c <unlock_wdtcon>
	if (Enable)
80005dae:	ee 0b       	jnz %d15,80005dc4 <SYSTEM_EnaDisCache+0x1c>
  } while (0)

static __inline__ __attribute__((__always_inline__))
void _mtcr (const unsigned __regaddr, const unsigned __val)
{
  __asm__ volatile ("mtcr LO:%0, %1"
80005db0:	82 2f       	mov %d15,2
80005db2:	cd cf 20 09 	mtcr $pcon0,%d15
80005db6:	82 32       	mov %d2,3
80005db8:	cd 42 20 09 	mtcr $pcon1,%d2
80005dbc:	cd 0f 04 09 	mtcr $dcon0,%d15
	{
		_mtcr(CPU_PCON0, 2);
		_mtcr(CPU_PCON1, 3);
		_mtcr(CPU_DCON0, 2);
	}
	lock_wdtcon();
80005dc0:	1d 00 6c 2b 	j 8000b498 <lock_wdtcon>
80005dc4:	82 0f       	mov %d15,0
80005dc6:	cd cf 20 09 	mtcr $pcon0,%d15
80005dca:	cd 0f 04 09 	mtcr $dcon0,%d15
80005dce:	1d 00 65 2b 	j 8000b498 <lock_wdtcon>

80005dd2 <SYSTEM_DbgBreak>:
{
#ifdef DEBUG
	__asm volatile ("debug");
#else
	while (1)
		;
80005dd2:	3c 00       	j 80005dd2 <SYSTEM_DbgBreak>

80005dd4 <StartupHook>:
#include "ee_api_types.h"
#include "main.h"

void StartupHook(void)
{
	my_printf("Hello aaaorld!\n");
80005dd4:	91 00 00 48 	movh.a %a4,32768
80005dd8:	d9 44 14 c0 	lea %a4,[%a4]788 <80000314 <osEE_sdb_array+0x58>>
80005ddc:	1d ff ed f4 	j 800047b6 <my_printf>

80005de0 <FuncTask_Motor>:
int duty=0;
unsigned char ch;
unsigned char dir;
int flag=0;
int pwm=0;
TASK(Task_Motor){
80005de0:	91 00 00 d7 	movh.a %a13,28672
80005de4:	91 00 00 f7 	movh.a %a15,28672
80005de8:	91 00 00 c7 	movh.a %a12,28672
80005dec:	d9 dd 19 b3 	lea %a13,[%a13]13017 <700032d9 <ch>>
80005df0:	d9 ff 1c b3 	lea %a15,[%a15]13020 <700032dc <duty>>
80005df4:	d9 cc 18 b3 	lea %a12,[%a12]13016 <700032d8 <dir>>
		}
		else if(ch=='s'||ch=='S'){
			//duty-=10;
			duty=duty-10;
			//dir=1;
			if(duty<0) dir=0;
80005df8:	82 0a       	mov %d10,0
	while(1){
		ch=_in_uart3();
		_out_uart3(ch);
		if(ch=='w'||ch=='W'){
			duty+=10;
			if(duty>0) dir=1;
80005dfa:	82 19       	mov %d9,1
			duty=duty-10;
			//dir=1;
			if(duty<0) dir=0;
			}

		if(abs(duty)>100) {duty=100;}
80005dfc:	3b 40 06 80 	mov %d8,100
80005e00:	3c 19       	j 80005e32 <FuncTask_Motor+0x52>

	while(1){
		ch=_in_uart3();
		_out_uart3(ch);
		if(ch=='w'||ch=='W'){
			duty+=10;
80005e02:	4c f0       	ld.w %d15,[%a15]0
80005e04:	1b af 00 40 	addi %d4,%d15,10
80005e08:	68 04       	st.w [%a15]0,%d4
			if(duty>0) dir=1;
80005e0a:	bf 14 24 00 	jlt %d4,1,80005e52 <FuncTask_Motor+0x72>
80005e0e:	34 c9       	st.b [%a12],%d9
80005e10:	82 15       	mov %d5,1
			duty=duty-10;
			//dir=1;
			if(duty<0) dir=0;
			}

		if(abs(duty)>100) {duty=100;}
80005e12:	0b 40 c0 41 	abs %d4,%d4
80005e16:	8b 54 46 f2 	lt %d15,%d4,101
80005e1a:	ee 04       	jnz %d15,80005e22 <FuncTask_Motor+0x42>
80005e1c:	68 08       	st.w [%a15]0,%d8
80005e1e:	3b 40 06 40 	mov %d4,100
		//else if(duty<0) {duty=0;}
		movChA_PWM(abs(duty),dir);
80005e22:	6d ff d7 fa 	call 800053d0 <movChA_PWM>
		movChB_PWM(abs(duty),dir);
80005e26:	48 04       	ld.w %d4,[%a15]0
80005e28:	14 c5       	ld.bu %d5,[%a12]
80005e2a:	0b 40 c0 41 	abs %d4,%d4
80005e2e:	6d ff ea fa 	call 80005402 <movChB_PWM>
int pwm=0;
TASK(Task_Motor){
	//toggleLED1();

	while(1){
		ch=_in_uart3();
80005e32:	6d ff 48 f1 	call 800040c2 <_in_uart3>
		_out_uart3(ch);
80005e36:	02 24       	mov %d4,%d2
int pwm=0;
TASK(Task_Motor){
	//toggleLED1();

	while(1){
		ch=_in_uart3();
80005e38:	34 d2       	st.b [%a13],%d2
		_out_uart3(ch);
80005e3a:	6d ff 39 f1 	call 800040ac <_out_uart3>
		if(ch=='w'||ch=='W'){
80005e3e:	0c d0       	ld.bu %d15,[%a13]0
80005e40:	16 df       	and %d15,223
80005e42:	8b 7f 25 22 	ne %d2,%d15,87
80005e46:	df 02 de 7f 	jeq %d2,0,80005e02 <FuncTask_Motor+0x22>
			duty+=10;
			if(duty>0) dir=1;

		}
		else if(ch=='s'||ch=='S'){
80005e4a:	8b 3f 05 f2 	eq %d15,%d15,83
80005e4e:	ee 04       	jnz %d15,80005e56 <FuncTask_Motor+0x76>
80005e50:	48 04       	ld.w %d4,[%a15]0
80005e52:	14 c5       	ld.bu %d5,[%a12]
80005e54:	3c df       	j 80005e12 <FuncTask_Motor+0x32>
			//duty-=10;
			duty=duty-10;
80005e56:	4c f0       	ld.w %d15,[%a15]0
80005e58:	1b 6f ff 4f 	addi %d4,%d15,-10
80005e5c:	68 04       	st.w [%a15]0,%d4
			//dir=1;
			if(duty<0) dir=0;
80005e5e:	ff 04 fa 7f 	jge %d4,0,80005e52 <FuncTask_Motor+0x72>
80005e62:	34 ca       	st.b [%a12],%d10
80005e64:	82 05       	mov %d5,0
80005e66:	3c d6       	j 80005e12 <FuncTask_Motor+0x32>

80005e68 <FuncTask_AEB>:
		movChB_PWM(abs(duty),dir);
	}
	TerminateTask();
}
TASK(Task_AEB){
	toggleLED2();
80005e68:	6d ff 2f f9 	call 800050c6 <toggleLED2>
	TerminateTask();
80005e6c:	1d 00 db 07 	j 80006e22 <TerminateTask>

80005e70 <FuncBlink_LED>:
}
TASK(Blink_LED)
{
	while(1) {
		setLED1(1);
80005e70:	82 14       	mov %d4,1
80005e72:	6d ff 01 f9 	call 80005074 <setLED1>
		delay_ms(1000);
80005e76:	3b 80 3e 40 	mov %d4,1000
80005e7a:	6d ff 53 f8 	call 80004f20 <delay_ms>
		setLED1(0);
80005e7e:	82 04       	mov %d4,0
80005e80:	6d ff fa f8 	call 80005074 <setLED1>
		delay_ms(1000);
80005e84:	3b 80 3e 40 	mov %d4,1000
80005e88:	6d ff 4c f8 	call 80004f20 <delay_ms>
	}
80005e8c:	3c f2       	j 80005e70 <FuncBlink_LED>

80005e8e <FuncUART_Echo>:

TASK(UART_Echo)
{
	unsigned char c;
	while (1) {
		c = _in_uart3();
80005e8e:	6d ff 1a f1 	call 800040c2 <_in_uart3>
80005e92:	02 2f       	mov %d15,%d2
		_out_uart3(c);
80005e94:	02 24       	mov %d4,%d2
		if (c == '\r') { _out_uart3('\n'); }
80005e96:	8b df 20 f2 	ne %d15,%d15,13
TASK(UART_Echo)
{
	unsigned char c;
	while (1) {
		c = _in_uart3();
		_out_uart3(c);
80005e9a:	6d ff 09 f1 	call 800040ac <_out_uart3>
		if (c == '\r') { _out_uart3('\n'); }
80005e9e:	ee f8       	jnz %d15,80005e8e <FuncUART_Echo>
80005ea0:	3b a0 00 40 	mov %d4,10
80005ea4:	6d ff 04 f1 	call 800040ac <_out_uart3>
80005ea8:	3c f3       	j 80005e8e <FuncUART_Echo>

80005eaa <FuncDCMotor_Example>:

TASK(DCMotor_Example)
{
	unsigned int i;
	while (1) {
		movChA(1);
80005eaa:	82 14       	mov %d4,1
80005eac:	6d ff 4c fa 	call 80005344 <movChA>
		movChB(1);
80005eb0:	82 14       	mov %d4,1
80005eb2:	6d ff 62 fa 	call 80005376 <movChB>
		i = 0; while (i++ < 10000000);
80005eb6:	91 90 09 f0 	movh.a %a15,153
80005eba:	d9 ff 40 a9 	lea %a15,[%a15]-27008 <989680 <__DSPR1_SIZE+0x96b680>>
80005ebe:	fd f0 00 00 	loop %a15,80005ebe <FuncDCMotor_Example+0x14>
		movChA(0);
80005ec2:	82 04       	mov %d4,0
80005ec4:	6d ff 40 fa 	call 80005344 <movChA>
		movChB(0);
80005ec8:	82 04       	mov %d4,0
80005eca:	6d ff 56 fa 	call 80005376 <movChB>

TASK(DCMotor_Example)
{
	unsigned int i;
	while (1) {
		movChA(1);
80005ece:	82 14       	mov %d4,1
80005ed0:	6d ff 3a fa 	call 80005344 <movChA>
		movChB(1);
		i = 0; while (i++ < 10000000);
80005ed4:	91 90 09 f0 	movh.a %a15,153
TASK(DCMotor_Example)
{
	unsigned int i;
	while (1) {
		movChA(1);
		movChB(1);
80005ed8:	82 14       	mov %d4,1
80005eda:	6d ff 4e fa 	call 80005376 <movChB>
		i = 0; while (i++ < 10000000);
80005ede:	d9 ff 40 a9 	lea %a15,[%a15]-27008 <989680 <__DSPR1_SIZE+0x96b680>>
80005ee2:	3c ee       	j 80005ebe <FuncDCMotor_Example+0x14>

80005ee4 <FuncTimer_Example>:
	}
	TerminateTask();
}

TASK(Timer_Example)
{
80005ee4:	20 10       	sub.a %sp,16
	volatile int i, j;
	unsigned int timer_end;
	float execTime;

	setGpt12_T4(0);
80005ee6:	82 04       	mov %d4,0
80005ee8:	6d ff a9 f7 	call 80004e3a <setGpt12_T4>
	runGpt12_T4();
80005eec:	6d ff 9a f7 	call 80004e20 <runGpt12_T4>
	for (i = 0; i < 1; i++)
80005ef0:	82 0f       	mov %d15,0
80005ef2:	78 02       	st.w [%sp]8,%d15
80005ef4:	19 a2 08 00 	ld.w %d2,[%sp]8
		for (j = 0; j < 18200; j++)
80005ef8:	82 03       	mov %d3,0
80005efa:	3b 80 71 f4 	mov %d15,18200
	unsigned int timer_end;
	float execTime;

	setGpt12_T4(0);
	runGpt12_T4();
	for (i = 0; i < 1; i++)
80005efe:	8e 2b       	jlez %d2,80005f14 <FuncTimer_Example+0x30>
80005f00:	3c 23       	j 80005f46 <FuncTimer_Example+0x62>
80005f02:	19 a2 08 00 	ld.w %d2,[%sp]8
80005f06:	c2 12       	add %d2,1
80005f08:	59 a2 08 00 	st.w [%sp]8,%d2
80005f0c:	19 a2 08 00 	ld.w %d2,[%sp]8
80005f10:	ff 12 1b 00 	jge %d2,1,80005f46 <FuncTimer_Example+0x62>
		for (j = 0; j < 18200; j++)
80005f14:	59 a3 0c 00 	st.w [%sp]12,%d3
80005f18:	19 a2 0c 00 	ld.w %d2,[%sp]12
80005f1c:	7f f2 f3 7f 	jge %d2,%d15,80005f02 <FuncTimer_Example+0x1e>
80005f20:	19 a2 0c 00 	ld.w %d2,[%sp]12
80005f24:	c2 12       	add %d2,1
80005f26:	59 a2 0c 00 	st.w [%sp]12,%d2
80005f2a:	19 a2 0c 00 	ld.w %d2,[%sp]12
80005f2e:	7f f2 ea 7f 	jge %d2,%d15,80005f02 <FuncTimer_Example+0x1e>
80005f32:	19 a2 0c 00 	ld.w %d2,[%sp]12
80005f36:	c2 12       	add %d2,1
80005f38:	59 a2 0c 00 	st.w [%sp]12,%d2
80005f3c:	19 a2 0c 00 	ld.w %d2,[%sp]12
80005f40:	3f f2 f0 7f 	jlt %d2,%d15,80005f20 <FuncTimer_Example+0x3c>
80005f44:	3c df       	j 80005f02 <FuncTimer_Example+0x1e>
			continue;
	stopGpt12_T4();
80005f46:	6d ff 73 f7 	call 80004e2c <stopGpt12_T4>
	timer_end = getGpt12_T4();
80005f4a:	6d ff 7b f7 	call 80004e40 <getGpt12_T4>
	execTime = (timer_end - 0) * 10.24;
80005f4e:	7b 40 12 f4 	movh %d15,16676
80005f52:	4b 02 61 21 	utof %d2,%d2
80005f56:	1b af 70 fd 	addi %d15,%d15,-10486
80005f5a:	4b f2 41 20 	mul.f %d2,%d2,%d15
	my_printf("Execution Time: %dus\n", (int) execTime);
80005f5e:	91 00 00 48 	movh.a %a4,32768
80005f62:	4b 02 31 21 	ftoiz %d2,%d2
80005f66:	d9 44 24 c0 	lea %a4,[%a4]804 <80000324 <osEE_sdb_array+0x68>>
80005f6a:	74 a2       	st.w [%sp],%d2
80005f6c:	6d ff 25 f4 	call 800047b6 <my_printf>
80005f70:	1d 00 59 07 	j 80006e22 <TerminateTask>

80005f74 <FuncUltrasonic_Example>:

	TerminateTask();
}

TASK(Ultrasonic_Example)
{
80005f74:	91 00 00 f8 	movh.a %a15,32768
80005f78:	20 10       	sub.a %sp,16
80005f7a:	d9 ff 3a c0 	lea %a15,[%a15]826
80005f7e:	3c 0a       	j 80005f92 <FuncUltrasonic_Example+0x1e>
			stopChB();
		}
		else{
			;
		}
		my_printf("Distance: %dcm\n", dist);
80005f80:	58 03       	ld.w %d15,[%sp]12
80005f82:	40 f4       	mov.aa %a4,%a15
80005f84:	78 00       	st.w [%sp]0,%d15
80005f86:	6d ff 18 f4 	call 800047b6 <my_printf>
		delay_ms(100);
80005f8a:	3b 40 06 40 	mov %d4,100
80005f8e:	6d ff c9 f7 	call 80004f20 <delay_ms>

TASK(Ultrasonic_Example)
{
	volatile int dist;
	while(1) {
		dist = (int)ReadUltrasonic_noFilt();
80005f92:	6d ff ea fa 	call 80005566 <ReadUltrasonic_noFilt>
80005f96:	4b 02 31 21 	ftoiz %d2,%d2
80005f9a:	59 a2 0c 00 	st.w [%sp]12,%d2
		if (dist >= 20&&dist<=30) {
80005f9e:	58 03       	ld.w %d15,[%sp]12
80005fa0:	8b 4f 41 f2 	lt %d15,%d15,20
80005fa4:	ee 05       	jnz %d15,80005fae <FuncUltrasonic_Example+0x3a>
80005fa6:	58 03       	ld.w %d15,[%sp]12
80005fa8:	8b ff 81 f2 	ge %d15,%d15,31
80005fac:	6e 10       	jz %d15,80005fcc <FuncUltrasonic_Example+0x58>
			//setLED1(1);
			ActivateTask(Buzzer_Example);
		} else if(dist>=10&&dist<20) {
80005fae:	58 03       	ld.w %d15,[%sp]12
80005fb0:	8b af 40 f2 	lt %d15,%d15,10
80005fb4:	ee 05       	jnz %d15,80005fbe <FuncUltrasonic_Example+0x4a>
80005fb6:	58 03       	ld.w %d15,[%sp]12
80005fb8:	8b 4f 41 f2 	lt %d15,%d15,20
80005fbc:	ee 08       	jnz %d15,80005fcc <FuncUltrasonic_Example+0x58>
			//setLED1(0);
			ActivateTask(Buzzer_Example);
		}
		else if(dist<10){
80005fbe:	58 03       	ld.w %d15,[%sp]12
80005fc0:	8b af 80 f2 	ge %d15,%d15,10
80005fc4:	ee de       	jnz %d15,80005f80 <FuncUltrasonic_Example+0xc>
			stopChB();
80005fc6:	6d ff fd f9 	call 800053c0 <stopChB>
80005fca:	3c db       	j 80005f80 <FuncUltrasonic_Example+0xc>
	volatile int dist;
	while(1) {
		dist = (int)ReadUltrasonic_noFilt();
		if (dist >= 20&&dist<=30) {
			//setLED1(1);
			ActivateTask(Buzzer_Example);
80005fcc:	82 64       	mov %d4,6
80005fce:	6d 00 9f 06 	call 80006d0c <ActivateTask>
80005fd2:	3c d7       	j 80005f80 <FuncUltrasonic_Example+0xc>

80005fd4 <FuncBuzzer_Example>:
	}
	TerminateTask();
}

TASK(Buzzer_Example)
{
80005fd4:	20 08       	sub.a %sp,8
	volatile unsigned int j = 0;
80005fd6:	82 0f       	mov %d15,0
80005fd8:	78 01       	st.w [%sp]4,%d15
	while (j++ < 1000) {
80005fda:	19 a2 04 00 	ld.w %d2,[%sp]4
		MODULE_P02.OUT.B.P3 = 1;
80005fde:	91 40 00 ff 	movh.a %a15,61444
}

TASK(Buzzer_Example)
{
	volatile unsigned int j = 0;
	while (j++ < 1000) {
80005fe2:	9a 12       	add %d15,%d2,1
80005fe4:	78 01       	st.w [%sp]4,%d15
80005fe6:	3b 80 3e f0 	mov %d15,1000
		MODULE_P02.OUT.B.P3 = 1;
80005fea:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
}

TASK(Buzzer_Example)
{
	volatile unsigned int j = 0;
	while (j++ < 1000) {
80005fee:	02 f8       	mov %d8,%d15
80005ff0:	7f f2 17 80 	jge.u %d2,%d15,8000601e <FuncBuzzer_Example+0x4a>
		MODULE_P02.OUT.B.P3 = 1;
80005ff4:	4c f0       	ld.w %d15,[%a15]0
		Beep(130);
80005ff6:	3b 20 08 40 	mov %d4,130

TASK(Buzzer_Example)
{
	volatile unsigned int j = 0;
	while (j++ < 1000) {
		MODULE_P02.OUT.B.P3 = 1;
80005ffa:	96 08       	or %d15,8
80005ffc:	68 0f       	st.w [%a15]0,%d15
		Beep(130);
80005ffe:	6d ff df f7 	call 80004fbc <Beep>
		MODULE_P02.OUT.B.P3 = 0;
80006002:	4c f0       	ld.w %d15,[%a15]0
		Beep(130);
80006004:	3b 20 08 40 	mov %d4,130
{
	volatile unsigned int j = 0;
	while (j++ < 1000) {
		MODULE_P02.OUT.B.P3 = 1;
		Beep(130);
		MODULE_P02.OUT.B.P3 = 0;
80006008:	8f 8f c0 f1 	andn %d15,%d15,8
8000600c:	68 0f       	st.w [%a15]0,%d15
		Beep(130);
8000600e:	6d ff d7 f7 	call 80004fbc <Beep>
}

TASK(Buzzer_Example)
{
	volatile unsigned int j = 0;
	while (j++ < 1000) {
80006012:	58 01       	ld.w %d15,[%sp]4
80006014:	92 12       	add %d2,%d15,1
80006016:	59 a2 04 00 	st.w [%sp]4,%d2
8000601a:	3f 8f ed ff 	jlt.u %d15,%d8,80005ff4 <FuncBuzzer_Example+0x20>
8000601e:	1d 00 02 07 	j 80006e22 <TerminateTask>

80006022 <FuncTOF_Example>:
	}
	TerminateTask();
}

TASK(TOF_Example)
{
80006022:	91 00 00 d8 	movh.a %a13,32768
80006026:	91 00 00 c8 	movh.a %a12,32768
8000602a:	91 00 00 f8 	movh.a %a15,32768
8000602e:	20 08       	sub.a %sp,8
80006030:	d9 dd 0a d0 	lea %a13,[%a13]842 <8000034a <osEE_sdb_array+0x8e>>
80006034:	d9 cc 23 d0 	lea %a12,[%a12]867 <80000363 <osEE_sdb_array+0xa7>>
80006038:	d9 ff 32 d0 	lea %a15,[%a15]882 <80000363 <osEE_sdb_array+0xa7>>
	int tof_distance;
	while (1) {
		tof_distance = getTofDistance();
8000603c:	6d ff 1f fa 	call 8000547a <getTofDistance>
		if (tof_distance == -1) {
80006040:	df f2 0a 00 	jeq %d2,-1,80006054 <FuncTOF_Example+0x32>
			my_printf("Invalid checksum error!\n");
		} else if (tof_distance == 0) {
80006044:	f6 2c       	jnz %d2,8000605c <FuncTOF_Example+0x3a>
			my_printf("Out of Range!\n");
80006046:	40 c4       	mov.aa %a4,%a12
80006048:	6d ff b7 f3 	call 800047b6 <my_printf>

TASK(TOF_Example)
{
	int tof_distance;
	while (1) {
		tof_distance = getTofDistance();
8000604c:	6d ff 17 fa 	call 8000547a <getTofDistance>
		if (tof_distance == -1) {
80006050:	df f2 fa ff 	jne %d2,-1,80006044 <FuncTOF_Example+0x22>
			my_printf("Invalid checksum error!\n");
80006054:	40 d4       	mov.aa %a4,%a13
80006056:	6d ff b0 f3 	call 800047b6 <my_printf>
8000605a:	3c f1       	j 8000603c <FuncTOF_Example+0x1a>
		} else if (tof_distance == 0) {
			my_printf("Out of Range!\n");
		} else {
			my_printf("Distance: %dmm\n", tof_distance);
8000605c:	74 a2       	st.w [%sp],%d2
8000605e:	40 f4       	mov.aa %a4,%a15
80006060:	6d ff ab f3 	call 800047b6 <my_printf>
80006064:	3c ec       	j 8000603c <FuncTOF_Example+0x1a>

80006066 <FuncADC_Example>:
	}
	TerminateTask();
}

TASK(ADC_Example)
{
80006066:	20 10       	sub.a %sp,16
	volatile unsigned int adcResult = 0;
80006068:	82 0f       	mov %d15,0
8000606a:	91 00 00 f8 	movh.a %a15,32768
8000606e:	78 03       	st.w [%sp]12,%d15
80006070:	d9 ff 02 e0 	lea %a15,[%a15]898 <80000382 <osEE_sdb_array+0xc6>>
	while(1) {
		VADC_startConversion();
80006074:	6d ff 34 f7 	call 80004edc <VADC_startConversion>
		adcResult = VADC_readResult();
80006078:	6d ff 47 f7 	call 80004f06 <VADC_readResult>
8000607c:	59 a2 0c 00 	st.w [%sp]12,%d2
		my_printf("%d\n", adcResult);
80006080:	58 03       	ld.w %d15,[%sp]12
80006082:	40 f4       	mov.aa %a4,%a15
80006084:	78 00       	st.w [%sp]0,%d15
80006086:	6d ff 98 f3 	call 800047b6 <my_printf>
	}
8000608a:	3c f5       	j 80006074 <FuncADC_Example+0xe>

8000608c <FuncOS_EE_Task_Init>:
	TerminateTask();
}

TASK(OS_EE_Task_Init)
{
	TerminateTask();
8000608c:	1d 00 cb 06 	j 80006e22 <TerminateTask>

80006090 <main>:
}

int main(void)
{
	SYSTEM_Init();
80006090:	6d ff 53 fb 	call 80005736 <SYSTEM_Init>
	InterruptInit();
80006094:	6d ff 29 fb 	call 800056e6 <InterruptInit>
//	Init_GPIO();
	_init_uart3();
80006098:	6d ff b4 ef 	call 80004000 <_init_uart3>
//	Init_Ultrasonics();
//	Init_Buzzer();
//	Init_Buzzer_PWM();
	//Init_ToF();
//	init_VADC();
	StartOS(OSDEFAULTAPPMODE);
8000609c:	82 04       	mov %d4,0
8000609e:	6d 00 c5 05 	call 80006c28 <StartOS>

	return 0;
}
800060a2:	82 02       	mov %d2,0
800060a4:	00 90       	ret 

800060a6 <osEE_tc_core0_start>:
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
800060a6:	91 30 00 2f 	movh.a %a2,61443
  osEE_tc_get_safety_wdt_pw(void)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTS.con0.bits.pw;
800060aa:	91 30 00 ff 	movh.a %a15,61443
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
800060ae:	d9 22 00 46 	lea %a2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
  osEE_tc_get_safety_wdt_pw(void)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTS.con0.bits.pw;
800060b2:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
800060b6:	54 26       	ld.w %d6,[%a2]
  osEE_tc_get_safety_wdt_pw(void)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTS.con0.bits.pw;
800060b8:	48 08       	ld.w %d8,[%a15]0
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
800060ba:	37 06 6e 61 	extr.u %d6,%d6,2,14
  osEE_tc_get_safety_wdt_pw(void)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTS.con0.bits.pw;
800060be:	37 08 6e 81 	extr.u %d8,%d8,2,14
/*=============================================================================
                          Stack utilities
 ============================================================================*/
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_set_SP(OsEE_stack * sp)
{
  __asm__ volatile ("mov.aa %%SP, %0" : : "a"(sp) : "memory");
800060c2:	91 20 00 f7 	movh.a %a15,28674
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
  uint16_t pw_toggled = pw ^ ((uint16_t)0x003FU);
800060c6:	8f f6 83 61 	xor %d6,%d6,63
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTS.con0.bits.pw;
  uint16_t pw_toggled = pw ^ ((uint16_t)0x003FU);
800060ca:	8f f8 83 81 	xor %d8,%d8,63
800060ce:	d9 ff 40 89 	lea %a15,[%a15]-27136 <70019600 <__USTACK0>>
800060d2:	40 fa       	mov.aa %sp,%a15
  return sp;
}

/** The dsync assembler instruction */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_dsync(void) {
  __asm__ volatile ("dsync" : : : "memory");
800060d4:	0d 00 80 04 	dsync 
  osEE_tc_dsync();

/* Set the PSW to its reset value in case of a warm start, set PSW.IS.
   Global Stack is needed since ERIKA's use the stack to save context for the
   current TASK */
  osEE_tc_set_csfr(OSEE_CSFR_PSW, OSEE_TC_START_PSW);
800060d8:	3b 00 b8 f0 	mov %d15,2944
800060dc:	cd 4f e0 0f 	mtcr $psw,%d15
800060e0:	0d 00 c0 04 	isync 

/* Set the PCXS and PCXO to its reset value in case of a warm start */
  pcxi  = osEE_tc_get_csfr(OSEE_CSFR_PCXI);
800060e4:	4d 00 e0 ff 	mfcr %d15,$pcxi
  pcxi &= 0xFFF00000U;
800060e8:	b7 0f 14 f0 	insert %d15,%d15,0,0,20
  osEE_tc_set_csfr(OSEE_CSFR_PCXI, pcxi);
800060ec:	cd 0f e0 0f 	mtcr $pcxi,%d15
800060f0:	0d 00 c0 04 	isync 
 *  
 *  \return Returns the current core ID.
 */ 
OSEE_STATIC_INLINE OsEE_core_id OSEE_ALWAYS_INLINE osEE_get_curr_core_id(void)
{
  return (OsEE_core_id)osEE_tc_get_csfr(OSEE_CSFR_CORE_ID);
800060f4:	4d c0 e1 ff 	mfcr %d15,$core_id
   PCBYP is the only not reserved bit in PCON0. */
  OsEE_reg const pcon0 = (enable)? 0x0U: 0x2U;
  if (enable) {
    /* Step 1: Initiate invalidation of current pcache contents if any.
       (i.e. PCON1[0:0](.PCINV) = 1 Program Cache Invalidate */
    osEE_tc_set_csfr(OSEE_CSFR_PCON1, 0x1U);
800060f8:	82 12       	mov %d2,1
  OsEE_core_id  const core_id = osEE_get_curr_core_id();
#if (defined(OSEE_CORE_ID_VALID_MASK)) && (OSEE_CORE_ID_VALID_MASK & 0x40U)
  OsEE_reg      const core_index = (core_id != OS_CORE_ID_6)?
    (OsEE_reg)core_id: 5U;
#else
  OsEE_reg      const core_index = (OsEE_reg)core_id;
800060fa:	37 0f 48 f0 	extr %d15,%d15,0,8
   PCBYP is the only not reserved bit in PCON0. */
  OsEE_reg const pcon0 = (enable)? 0x0U: 0x2U;
  if (enable) {
    /* Step 1: Initiate invalidation of current pcache contents if any.
       (i.e. PCON1[0:0](.PCINV) = 1 Program Cache Invalidate */
    osEE_tc_set_csfr(OSEE_CSFR_PCON1, 0x1U);
800060fe:	cd 42 20 09 	mtcr $pcon1,%d2
80006102:	0d 00 c0 04 	isync 
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
80006106:	53 cf 20 f0 	mul %d15,%d15,12
8000610a:	10 22       	addsc.a %a2,%a2,%d15,0
8000610c:	54 22       	ld.w %d2,[%a2]
 osEE_tc_clear_cpu_endinit(OsEE_reg core_index, uint16_t pw)
{
  OsEE_tc_SCU_WDTCPU_CON0 cpu_wdt_con0;
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];
8000610e:	60 f2       	mov.a %a2,%d15
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
80006110:	37 02 6e 21 	extr.u %d2,%d2,2,14
 osEE_tc_clear_cpu_endinit(OsEE_reg core_index, uint16_t pw)
{
  OsEE_tc_SCU_WDTCPU_CON0 cpu_wdt_con0;
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];
80006114:	d9 2f 00 46 	lea %a15,[%a2]24832
80006118:	11 3f 00 ff 	addih.a %a15,%a15,61443

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
8000611c:	4c f0       	ld.w %d15,[%a15]0
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
  uint16_t pw_toggled = pw ^ ((uint16_t)0x003FU);
8000611e:	8f f2 83 21 	xor %d2,%d2,63

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
80006122:	2e 16       	jz.t %d15,1,8000612e <osEE_tc_core0_start+0x88>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
80006124:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
80006128:	37 2f 0e f1 	insert %d15,%d15,%d2,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
8000612c:	68 0f       	st.w [%a15]0,%d15
  }

/* Clear ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 0U;
8000612e:	8f 1f c0 f1 	andn %d15,%d15,1
  cpu_wdt_con0.bits.lck     = 1U;
80006132:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
80006136:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (p_cpu_wdt->con0.bits.endinit == 1U) {
80006138:	4c f0       	ld.w %d15,[%a15]0
8000613a:	6f 0f ff ff 	jnz.t %d15,0,80006138 <osEE_tc_core0_start+0x92>
  cpu_wdt_pw = osEE_tc_get_cpu_wdt_pw(core_index);

/* PCACHE enable steps */
/* Step 2: Set PCBYP to 0 if cache is enabled */
  osEE_tc_clear_cpu_endinit(core_index, cpu_wdt_pw);
  osEE_tc_set_csfr(OSEE_CSFR_PCON0, pcon0);
8000613e:	82 0f       	mov %d15,0
80006140:	cd cf 20 09 	mtcr $pcon0,%d15
80006144:	0d 00 c0 04 	isync 
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
80006148:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
8000614a:	2e 16       	jz.t %d15,1,80006156 <osEE_tc_core0_start+0xb0>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
8000614c:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
80006150:	37 2f 0e f1 	insert %d15,%d15,%d2,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
80006154:	68 0f       	st.w [%a15]0,%d15
  }

/* Set ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 1U;
80006156:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
  cpu_wdt_con0.bits.lck     = 1U;
8000615a:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
8000615e:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been set */
  while (p_cpu_wdt->con0.bits.endinit == 0U) {
80006160:	4c f0       	ld.w %d15,[%a15]0
80006162:	6f 0f ff 7f 	jz.t %d15,0,80006160 <osEE_tc_core0_start+0xba>
80006166:	4d c0 e1 ff 	mfcr %d15,$core_id
  OsEE_core_id  const core_id = osEE_get_curr_core_id();
#if (defined(OSEE_CORE_ID_VALID_MASK)) && (OSEE_CORE_ID_VALID_MASK & 0x40U)
  OsEE_reg      const core_index = (core_id != OS_CORE_ID_6)?
    (OsEE_reg)core_id: 5U;
#else
  OsEE_reg      const core_index = (OsEE_reg)core_id;
8000616a:	37 0f 48 f0 	extr %d15,%d15,0,8
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
8000616e:	91 30 00 ff 	movh.a %a15,61443
80006172:	53 cf 20 f0 	mul %d15,%d15,12
80006176:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
8000617a:	10 ff       	addsc.a %a15,%a15,%d15,0
 osEE_tc_clear_cpu_endinit(OsEE_reg core_index, uint16_t pw)
{
  OsEE_tc_SCU_WDTCPU_CON0 cpu_wdt_con0;
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];
8000617c:	60 f2       	mov.a %a2,%d15
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
8000617e:	48 02       	ld.w %d2,[%a15]0
 osEE_tc_clear_cpu_endinit(OsEE_reg core_index, uint16_t pw)
{
  OsEE_tc_SCU_WDTCPU_CON0 cpu_wdt_con0;
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];
80006180:	d9 2f 00 46 	lea %a15,[%a2]24832
80006184:	11 3f 00 ff 	addih.a %a15,%a15,61443
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
80006188:	37 02 6e 21 	extr.u %d2,%d2,2,14
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
8000618c:	4c f0       	ld.w %d15,[%a15]0
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
  uint16_t pw_toggled = pw ^ ((uint16_t)0x003FU);
8000618e:	8f f2 83 21 	xor %d2,%d2,63

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
80006192:	2e 16       	jz.t %d15,1,8000619e <osEE_tc_core0_start+0xf8>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
80006194:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
80006198:	37 2f 0e f1 	insert %d15,%d15,%d2,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
8000619c:	68 0f       	st.w [%a15]0,%d15
  }

/* Clear ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 0U;
8000619e:	8f 1f c0 f1 	andn %d15,%d15,1
  cpu_wdt_con0.bits.lck     = 1U;
800061a2:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
800061a6:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (p_cpu_wdt->con0.bits.endinit == 1U) {
800061a8:	4c f0       	ld.w %d15,[%a15]0
800061aa:	6f 0f ff ff 	jnz.t %d15,0,800061a8 <osEE_tc_core0_start+0x102>
  cpu_wdt_pw = osEE_tc_get_cpu_wdt_pw(core_index);

/* DCACHE enable steps */
/* Step 2: Set DCBYP to 0 if cache is enabled */
  osEE_tc_clear_cpu_endinit(core_index, cpu_wdt_pw);
  osEE_tc_set_csfr(OSEE_CSFR_DCON0, dcon0);
800061ae:	82 0f       	mov %d15,0
800061b0:	cd 0f 04 09 	mtcr $dcon0,%d15
800061b4:	0d 00 c0 04 	isync 
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
800061b8:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
800061ba:	2e 16       	jz.t %d15,1,800061c6 <osEE_tc_core0_start+0x120>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
800061bc:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
800061c0:	37 2f 0e f1 	insert %d15,%d15,%d2,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
800061c4:	68 0f       	st.w [%a15]0,%d15
  }

/* Set ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 1U;
800061c6:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
  cpu_wdt_con0.bits.lck     = 1U;
800061ca:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
800061ce:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been set */
  while (p_cpu_wdt->con0.bits.endinit == 0U) {
800061d0:	4c f0       	ld.w %d15,[%a15]0
800061d2:	6f 0f ff 7f 	jz.t %d15,0,800061d0 <osEE_tc_core0_start+0x12a>
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
800061d6:	91 30 00 ff 	movh.a %a15,61443
800061da:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
800061de:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
800061e0:	2e 16       	jz.t %d15,1,800061ec <osEE_tc_core0_start+0x146>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
800061e2:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
800061e6:	37 6f 0e f1 	insert %d15,%d15,%d6,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
800061ea:	68 0f       	st.w [%a15]0,%d15
  }

/* Clear ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 0U;
800061ec:	8f 1f c0 f1 	andn %d15,%d15,1
  cpu_wdt_con0.bits.lck     = 1U;
800061f0:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
800061f4:	91 30 00 ff 	movh.a %a15,61443
800061f8:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
800061fc:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (p_cpu_wdt->con0.bits.endinit == 1U) {
800061fe:	4c f0       	ld.w %d15,[%a15]0
80006200:	91 30 00 2f 	movh.a %a2,61443
80006204:	d9 22 00 46 	lea %a2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
80006208:	6f 0f fb ff 	jnz.t %d15,0,800061fe <osEE_tc_core0_start+0x158>

/* Clear the ENDINIT bit in the WDT_CON0 register */
  osEE_tc_clear_cpu_endinit(0U, cpu_wdt_pw);

/* Load Base Address of Trap Vector Table. */
  osEE_tc_set_csfr(OSEE_CSFR_BTV, (OsEE_reg)__TRAPTAB0);
8000620c:	7b 00 00 f8 	movh %d15,32768
80006210:	1b 0f b0 f0 	addi %d15,%d15,2816
80006214:	cd 4f e2 0f 	mtcr $btv,%d15
80006218:	0d 00 c0 04 	isync 

/* Load Base Address of Interrupt Vector Table. */
  osEE_tc_set_csfr(OSEE_CSFR_BIV, (OsEE_reg)__INTTAB0);
8000621c:	7b 00 00 f8 	movh %d15,32768
80006220:	1b 0f 00 f2 	addi %d15,%d15,8192
80006224:	cd 0f e2 0f 	mtcr $biv,%d15
80006228:	0d 00 c0 04 	isync 

/* Load Interrupt Stack Pointer. (Not Used) */
  osEE_tc_set_csfr(OSEE_CSFR_ISP, (OsEE_reg)__ISTACK0);
8000622c:	7b 20 00 f7 	movh %d15,28674
80006230:	1b 0f b0 f9 	addi %d15,%d15,-25856
80006234:	cd 8f e2 0f 	mtcr $isp,%d15
80006238:	0d 00 c0 04 	isync 
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
8000623c:	4c 20       	ld.w %d15,[%a2]0

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
8000623e:	2e 16       	jz.t %d15,1,8000624a <osEE_tc_core0_start+0x1a4>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
80006240:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
80006244:	37 6f 0e f1 	insert %d15,%d15,%d6,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
80006248:	6c 20       	st.w [%a2]0,%d15
  }

/* Set ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 1U;
8000624a:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
  cpu_wdt_con0.bits.lck     = 1U;
8000624e:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
80006252:	91 30 00 ff 	movh.a %a15,61443
80006256:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
8000625a:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been set */
  while (p_cpu_wdt->con0.bits.endinit == 0U) {
8000625c:	4c f0       	ld.w %d15,[%a15]0
8000625e:	6f 0f ff 7f 	jz.t %d15,0,8000625c <osEE_tc_core0_start+0x1b6>

/* Set the ENDINIT bit in the WDT_CON0 register back */
  osEE_tc_set_cpu_endinit(0U, cpu_wdt_pw);

/* Initialize SDA base pointers */
  osEE_tc_setareg(a0, _SMALL_DATA_);
80006262:	91 10 00 f7 	movh.a %a15,28673
80006266:	d9 ff 00 08 	lea %a15,[%a15]-32768 <70008000 <_SMALL_DATA_>>
8000626a:	40 f0       	mov.aa %a0,%a15
  osEE_tc_setareg(a1, _SMALL_DATA2_);
8000626c:	91 10 00 f8 	movh.a %a15,32769
80006270:	d9 ff 00 08 	lea %a15,[%a15]-32768 <80008000 <_SMALL_DATA2_>>
80006274:	40 f1       	mov.aa %a1,%a15

/* Initialization of A8 and A9 */
  osEE_tc_setareg(a8, _SMALL_DATA3_);
80006276:	91 10 00 f8 	movh.a %a15,32769
8000627a:	d9 ff 00 08 	lea %a15,[%a15]-32768 <80008000 <_SMALL_DATA2_>>
8000627e:	40 f8       	mov.aa %a8,%a15
#if (defined(OSEE_SINGLECORE)) || (defined(OSEE_TC_DISABLE_A9_OPTIMIZATION))
  osEE_tc_setareg(a9, _SMALL_DATA4_);
80006280:	91 10 00 fb 	movh.a %a15,45057
80006284:	d9 ff 00 08 	lea %a15,[%a15]-32768 <b0008000 <_SMALL_DATA4_>>
80006288:	40 f9       	mov.aa %a9,%a15
/* Nr of CSAs in area. Best solution, even though is a MISRA deviation, since
   pointers subtraction handles OsEE_csa size and p_csa_end/p_csa_begin
   are the extremes of an array constructed in linker script
   (condition under where C language specification allows pointer subtraction).
 */
  size_t const no_of_csas = (size_t)(p_csa_end - p_csa_begin);
8000628a:	7b 20 00 f7 	movh %d15,28674
8000628e:	7b 20 00 47 	movh %d4,28674
80006292:	1b 0f c0 59 	addi %d5,%d15,-25600
80006296:	1b 04 c0 4b 	addi %d4,%d4,-17408
8000629a:	a2 54       	sub %d4,%d5
8000629c:	86 a4       	sha %d4,-6

/* Previous Context Pointer (CSA Link Word) */
  OsEE_reg pcxi_val = 0U;
8000629e:	82 02       	mov %d2,0
/*
  IMPORTANT:
  I initialize the Free Context List in reverse order.
  So I will end with a list that will grow toward bigger addresses.
 */
  for (i = no_of_csas; i > 0U; --i) {
800062a0:	df 04 1b 00 	jeq %d4,0,800062d6 <osEE_tc_core0_start+0x230>
/* CSA PCXI segment */
    OsEE_reg   pcxi_s;
/* CSA PCXI offset */
    OsEE_reg   pcxi_o;
/* Get current CSA pointer */
    OsEE_csa * const p_csa = &p_csa_begin[(i - 1U)];
800062a4:	9a f4       	add %d15,%d4,-1
800062a6:	06 6f       	sh %d15,6
800062a8:	12 53       	add %d3,%d15,%d5

/* Store in current CSA previous pointer (null in last CSA. i.e. First time!) */
    p_csa->l_next.reg = pcxi_val;
800062aa:	60 3f       	mov.a %a15,%d3
800062ac:	82 00       	mov %d0,0
/* Current CSA segment */
    pcxi_s  = (((OsEE_reg)p_csa >> 28U) & 0xFU) << 16U;
800062ae:	8f 43 1e 20 	sh %d2,%d3,-28
/* Evaluate CSA Segment Offset */
    pcxi_o  = (((OsEE_reg)p_csa >> 6U) & 0xFFFFU);
/* Compose pcxi_s and pcxi_o in the pcxi_val to be stored in next CSA */
    pcxi_val = pcxi_s | pcxi_o;
800062b2:	37 03 70 73 	extr.u %d7,%d3,6,16
    OsEE_reg   pcxi_o;
/* Get current CSA pointer */
    OsEE_csa * const p_csa = &p_csa_begin[(i - 1U)];

/* Store in current CSA previous pointer (null in last CSA. i.e. First time!) */
    p_csa->l_next.reg = pcxi_val;
800062b6:	68 00       	st.w [%a15]0,%d0
/* Compose pcxi_s and pcxi_o in the pcxi_val to be stored in next CSA */
    pcxi_val = pcxi_s | pcxi_o;

/* Check if you have to populate LCX that point to the 'almost empty'
   position */
    --fcd_needed_csa;
800062b8:	60 4f       	mov.a %a15,%d4
800062ba:	1b 0f fc ff 	addi %d15,%d15,-64
/* Current CSA segment */
    pcxi_s  = (((OsEE_reg)p_csa >> 28U) & 0xFU) << 16U;
/* Evaluate CSA Segment Offset */
    pcxi_o  = (((OsEE_reg)p_csa >> 6U) & 0xFFFFU);
/* Compose pcxi_s and pcxi_o in the pcxi_val to be stored in next CSA */
    pcxi_val = pcxi_s | pcxi_o;
800062be:	37 27 10 28 	insert %d2,%d7,%d2,16,16
800062c2:	42 5f       	add %d15,%d5

/* Check if you have to populate LCX that point to the 'almost empty'
   position */
    --fcd_needed_csa;
800062c4:	82 53       	mov %d3,5
800062c6:	b0 ff       	add.a %a15,-1
    OsEE_csa * const p_csa = &p_csa_begin[(i - 1U)];

/* Store in current CSA previous pointer (null in last CSA. i.e. First time!) */
    p_csa->l_next.reg = pcxi_val;
/* Current CSA segment */
    pcxi_s  = (((OsEE_reg)p_csa >> 28U) & 0xFU) << 16U;
800062c8:	8f 4f 1e 50 	sh %d5,%d15,-28
/* Evaluate CSA Segment Offset */
    pcxi_o  = (((OsEE_reg)p_csa >> 6U) & 0xFFFFU);
/* Compose pcxi_s and pcxi_o in the pcxi_val to be stored in next CSA */
    pcxi_val = pcxi_s | pcxi_o;
800062cc:	37 0f 70 43 	extr.u %d4,%d15,6,16

/* Check if you have to populate LCX that point to the 'almost empty'
   position */
    --fcd_needed_csa;
800062d0:	c2 f3       	add %d3,-1
800062d2:	fd f0 11 01 	loop %a15,800064f4 <osEE_tc_core0_start+0x44e>
   override the previous value and in a 32-bit address space is not possible. */
      osEE_tc_set_csfr(OSEE_CSFR_LCX, pcxi_val);
    }
  }
/* Initialize the HEAD of Free Context List */
  osEE_tc_set_csfr(OSEE_CSFR_FCX, pcxi_val);
800062d6:	cd 82 e3 0f 	mtcr $fcx,%d2
800062da:	0d 00 c0 04 	isync 
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
800062de:	91 30 00 ff 	movh.a %a15,61443
800062e2:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
800062e6:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
800062e8:	2e 16       	jz.t %d15,1,800062f4 <osEE_tc_core0_start+0x24e>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
800062ea:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
800062ee:	37 6f 0e f1 	insert %d15,%d15,%d6,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
800062f2:	68 0f       	st.w [%a15]0,%d15
  }

/* Clear ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 0U;
800062f4:	8f 1f c0 f1 	andn %d15,%d15,1
  cpu_wdt_con0.bits.lck     = 1U;
800062f8:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
800062fc:	91 30 00 ff 	movh.a %a15,61443
80006300:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
80006304:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (p_cpu_wdt->con0.bits.endinit == 1U) {
80006306:	40 f2       	mov.aa %a2,%a15
80006308:	4c 20       	ld.w %d15,[%a2]0
8000630a:	91 30 00 ff 	movh.a %a15,61443
8000630e:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
80006312:	6f 0f fb ff 	jnz.t %d15,0,80006308 <osEE_tc_core0_start+0x262>
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE
  osEE_tc_disable_cpu_wdt(OsEE_reg core_index, uint16_t pw)
{
  osEE_tc_clear_cpu_endinit(core_index, pw);
/* Set "Disable Request bit" on CPU_WDT[core_index].CON1 */
  OSEE_TC_SCU_WDTCPU[core_index].con1.bits.dr = 1U;
80006316:	4c f1       	ld.w %d15,[%a15]4
80006318:	96 08       	or %d15,8
8000631a:	68 1f       	st.w [%a15]4,%d15
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
8000631c:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
8000631e:	2e 16       	jz.t %d15,1,8000632a <osEE_tc_core0_start+0x284>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
80006320:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
80006324:	37 6f 0e f1 	insert %d15,%d15,%d6,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
80006328:	68 0f       	st.w [%a15]0,%d15
  }

/* Set ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 1U;
8000632a:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
  cpu_wdt_con0.bits.lck     = 1U;
8000632e:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
80006332:	91 30 00 ff 	movh.a %a15,61443
80006336:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
8000633a:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been set */
  while (p_cpu_wdt->con0.bits.endinit == 0U) {
8000633c:	4c f0       	ld.w %d15,[%a15]0
8000633e:	6f 0f ff 7f 	jz.t %d15,0,8000633c <osEE_tc_core0_start+0x296>
  osEE_tc_clear_safety_endinit(uint16_t pw)
{
/* Read Config_0 register */
  OsEE_tc_SCU_WDTS_CON0 safety_wdt_con0;

  safety_wdt_con0.reg = OSEE_TC_SCU_WDTS.con0.reg;
80006342:	91 30 00 ff 	movh.a %a15,61443
80006346:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000634a:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (safety_wdt_con0.bits.lck != 0U) {
8000634c:	2e 16       	jz.t %d15,1,80006358 <osEE_tc_core0_start+0x2b2>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    safety_wdt_con0.bits.endinit = 1U;
    safety_wdt_con0.bits.lck     = 0U;
8000634e:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    safety_wdt_con0.bits.pw      = pw;
80006352:	37 8f 0e f1 	insert %d15,%d15,%d8,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    OSEE_TC_SCU_WDTS.con0.reg = safety_wdt_con0.reg;
80006356:	68 0f       	st.w [%a15]0,%d15
  }

/* Clear ENDINT and set LCK bit in Config_0 register */
  safety_wdt_con0.bits.endinit = 0U;
80006358:	8f 1f c0 f1 	andn %d15,%d15,1
  safety_wdt_con0.bits.lck     = 1U;
8000635c:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  OSEE_TC_SCU_WDTS.con0.reg    = safety_wdt_con0.reg;
80006360:	91 30 00 ff 	movh.a %a15,61443
80006364:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80006368:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (OSEE_TC_SCU_WDTS.con0.bits.endinit == 1U) {
8000636a:	40 f2       	mov.aa %a2,%a15
8000636c:	4c 20       	ld.w %d15,[%a2]0
8000636e:	91 30 00 ff 	movh.a %a15,61443
80006372:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80006376:	6f 0f fb ff 	jnz.t %d15,0,8000636c <osEE_tc_core0_start+0x2c6>
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE
  osEE_tc_disable_safety_wdt(uint16_t pw)
{
  osEE_tc_clear_safety_endinit(pw);
/* Set "Disable Request bit" on CPU_WDTS.CON1 */
  OSEE_TC_SCU_WDTS.con1.bits.dr = 1U;
8000637a:	4c f1       	ld.w %d15,[%a15]4
8000637c:	96 08       	or %d15,8
8000637e:	68 1f       	st.w [%a15]4,%d15
  osEE_tc_set_safety_endinit(uint16_t pw)
{
/* Read Config_0 register */
  OsEE_tc_SCU_WDTS_CON0 safety_wdt_con0;

  safety_wdt_con0.reg = OSEE_TC_SCU_WDTS.con0.reg;
80006380:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (safety_wdt_con0.bits.lck != 0U) {
80006382:	2e 16       	jz.t %d15,1,8000638e <osEE_tc_core0_start+0x2e8>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    safety_wdt_con0.bits.endinit = 1U;
    safety_wdt_con0.bits.lck     = 0U;
80006384:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    safety_wdt_con0.bits.pw      = pw;
80006388:	37 8f 0e f1 	insert %d15,%d15,%d8,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    OSEE_TC_SCU_WDTS.con0.reg = safety_wdt_con0.reg;
8000638c:	68 0f       	st.w [%a15]0,%d15
  }


/* Set ENDINT and set LCK bit in Config_0 register */
  safety_wdt_con0.bits.endinit = 1U;
8000638e:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
  safety_wdt_con0.bits.lck     = 1U;
80006392:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  OSEE_TC_SCU_WDTS.con0.reg   = safety_wdt_con0.reg;
80006396:	91 30 00 ff 	movh.a %a15,61443
8000639a:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000639e:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (OSEE_TC_SCU_WDTS.con0.bits.endinit == 0U) {
800063a0:	4c f0       	ld.w %d15,[%a15]0
800063a2:	6f 0f ff 7f 	jz.t %d15,0,800063a0 <osEE_tc_core0_start+0x2fa>
static void osEE_tc_apply_clear_table
(
    const OsEE_tc_clear_table * p_clear_table_param
)
{
  const OsEE_tc_clear_table * p_clear_table = p_clear_table_param;
800063a6:	91 00 00 48 	movh.a %a4,32768
    if (table_entry_length != 0xFFFFFFFFU) {
/* Prepare to clear as much unsigned long long as you can... */
      MemSize ull_cnt = table_entry_length / sizeof(uint64_t);

      while (ull_cnt != 0U) {
        *block_to_clear.p_ull = 0ULL;
800063aa:	d2 02       	mov %e2,0
static void osEE_tc_apply_clear_table
(
    const OsEE_tc_clear_table * p_clear_table_param
)
{
  const OsEE_tc_clear_table * p_clear_table = p_clear_table_param;
800063ac:	d9 44 70 f0 	lea %a4,[%a4]2032 <800007f0 <__clear_table>>
        --ull_cnt;
      }

/*  Clear the remaning bytes */
      if (((table_entry_length) & 0x4U) != 0U) {
        *block_to_clear.p_ui = 0x0U;
800063b0:	82 07       	mov %d7,0
        ++block_to_clear.p_ui;
      }

      if (((table_entry_length) & 0x2U) != 0U) {
        *block_to_clear.p_us = 0x0U;
800063b2:	82 06       	mov %d6,0
        ++block_to_clear.p_us;
      }

      if (((table_entry_length) & 0x1U) != 0U) {
        *block_to_clear.p_uc = 0x0U;
800063b4:	82 05       	mov %d5,0

/* Get pointer to the block to be cleared */
    block_to_clear = p_clear_table->block_to_clear;

/* Get the lenght of the table entry (in bytes) */
    table_entry_length = p_clear_table->table_entry_length;
800063b6:	4c 41       	ld.w %d15,[%a4]4
  while (p_clear_table != NULL) {
    OsEE_tc_init_table_entry_ptr  block_to_clear;
    MemSize                       table_entry_length;

/* Get pointer to the block to be cleared */
    block_to_clear = p_clear_table->block_to_clear;
800063b8:	d4 43       	ld.a %a3,[%a4]

/* Get the lenght of the table entry (in bytes) */
    table_entry_length = p_clear_table->table_entry_length;
    
/* We have finished when length == -1 */
    if (table_entry_length != 0xFFFFFFFFU) {
800063ba:	9e f6       	jeq %d15,-1,800063e6 <osEE_tc_core0_start+0x340>
/* Prepare to clear as much unsigned long long as you can... */
      MemSize ull_cnt = table_entry_length / sizeof(uint64_t);
800063bc:	8f df 1f 40 	sh %d4,%d15,-3

      while (ull_cnt != 0U) {
800063c0:	76 49       	jz %d4,800063d2 <osEE_tc_core0_start+0x32c>
        *block_to_clear.p_ull = 0ULL;
800063c2:	60 4f       	mov.a %a15,%d4
800063c4:	40 32       	mov.aa %a2,%a3
800063c6:	b0 ff       	add.a %a15,-1
800063c8:	89 22 48 01 	st.d [%a2+]8,%e2
800063cc:	fc fe       	loop %a15,800063c8 <osEE_tc_core0_start+0x322>
800063ce:	01 34 03 36 	addsc.a %a3,%a3,%d4,3
        ++block_to_clear.p_ull;
        --ull_cnt;
      }

/*  Clear the remaning bytes */
      if (((table_entry_length) & 0x4U) != 0U) {
800063d2:	2e 22       	jz.t %d15,2,800063d6 <osEE_tc_core0_start+0x330>
        *block_to_clear.p_ui = 0x0U;
800063d4:	64 37       	st.w [%a3+],%d7
        ++block_to_clear.p_ui;
      }

      if (((table_entry_length) & 0x2U) != 0U) {
800063d6:	2e 12       	jz.t %d15,1,800063da <osEE_tc_core0_start+0x334>
        *block_to_clear.p_us = 0x0U;
800063d8:	a4 36       	st.h [%a3+],%d6
        ++block_to_clear.p_us;
      }

      if (((table_entry_length) & 0x1U) != 0U) {
800063da:	2e 02       	jz.t %d15,0,800063de <osEE_tc_core0_start+0x338>
        *block_to_clear.p_uc = 0x0U;
800063dc:	34 35       	st.b [%a3],%d5
      }

/* Prepare the table pointer for the next iteration */
      ++p_clear_table;
800063de:	d9 44 08 00 	lea %a4,[%a4]8 <80000008 <BootModeHeader0+0x8>>
(
    const OsEE_tc_clear_table * p_clear_table_param
)
{
  const OsEE_tc_clear_table * p_clear_table = p_clear_table_param;
  while (p_clear_table != NULL) {
800063e2:	bd 04 ea ff 	jnz.a %a4,800063b6 <osEE_tc_core0_start+0x310>
/* We have finished when length == -1 */
    if (table_entry_length != 0xFFFFFFFFU) {
/* Prepare to copy as much unsigned long long as you can... */
      MemSize ull_cnt = table_entry_length / sizeof(uint64_t);

      while (ull_cnt != 0U) {
800063e6:	91 00 00 68 	movh.a %a6,32768
800063ea:	d9 66 98 10 	lea %a6,[%a6]2136 <80000858 <__copy_table>>

/* Get pointer to the data destination block */
    block_dest = p_copy_table->block_dest;

/* Get the lenght of the table entry (in bytes) */
    table_entry_length = p_copy_table->table_entry_length;
800063ee:	4c 62       	ld.w %d15,[%a6]8
    OsEE_tc_init_table_entry_ptr  block_src;
    OsEE_tc_init_table_entry_ptr  block_dest;
    MemSize                       table_entry_length;

/* Get pointer to the data source block */
    block_src = p_copy_table->block_src;
800063f0:	d4 65       	ld.a %a5,[%a6]

/* Get pointer to the data destination block */
    block_dest = p_copy_table->block_dest;
800063f2:	99 64 04 00 	ld.a %a4,[%a6]4 <80000004 <BootModeHeader0+0x4>>

/* Get the lenght of the table entry (in bytes) */
    table_entry_length = p_copy_table->table_entry_length;
    
/* We have finished when length == -1 */
    if (table_entry_length != 0xFFFFFFFFU) {
800063f6:	df ff 21 00 	jeq %d15,-1,80006438 <osEE_tc_core0_start+0x392>
/* Prepare to copy as much unsigned long long as you can... */
      MemSize ull_cnt = table_entry_length / sizeof(uint64_t);
800063fa:	8f df 1f 40 	sh %d4,%d15,-3

      while (ull_cnt != 0U) {
800063fe:	76 4f       	jz %d4,8000641c <osEE_tc_core0_start+0x376>
80006400:	60 4f       	mov.a %a15,%d4
80006402:	40 43       	mov.aa %a3,%a4
80006404:	40 52       	mov.aa %a2,%a5
80006406:	b0 ff       	add.a %a15,-1
        *block_dest.p_ull = *block_src.p_ull;
80006408:	09 22 48 01 	ld.d %e2,[%a2+]8
8000640c:	89 32 48 01 	st.d [%a3+]8,%e2
80006410:	fc fc       	loop %a15,80006408 <osEE_tc_core0_start+0x362>
80006412:	06 34       	sh %d4,3
80006414:	01 54 00 56 	addsc.a %a5,%a5,%d4,0
80006418:	01 44 00 46 	addsc.a %a4,%a4,%d4,0
        ++block_dest.p_ull;
        --ull_cnt;
      }

/* Copy the remaning bytes */
      if (((table_entry_length) & 0x4U) != 0U) {
8000641c:	2e 23       	jz.t %d15,2,80006422 <osEE_tc_core0_start+0x37c>
        *block_dest.p_ui = *block_src.p_ui;
8000641e:	44 52       	ld.w %d2,[%a5+]
80006420:	64 42       	st.w [%a4+],%d2
        ++block_src.p_ui;
        ++block_dest.p_ui;
      }

      if (((table_entry_length) & 0x2U) != 0U) {
80006422:	2e 14       	jz.t %d15,1,8000642a <osEE_tc_core0_start+0x384>
        *block_dest.p_us = *block_src.p_us;
80006424:	09 52 c2 00 	ld.hu %d2,[%a5+]2
80006428:	a4 42       	st.h [%a4+],%d2
        ++block_src.p_us;
        ++block_dest.p_us;
      }

      if (((table_entry_length) & 0x1U) != 0U) {
8000642a:	2e 03       	jz.t %d15,0,80006430 <osEE_tc_core0_start+0x38a>
        *block_dest.p_uc = *block_src.p_uc;
8000642c:	0c 50       	ld.bu %d15,[%a5]0
8000642e:	2c 40       	st.b [%a4]0,%d15
      }

/* Prepare the table pointer for the next iteration */
      ++p_copy_table;
80006430:	d9 66 0c 00 	lea %a6,[%a6]12 <8000000c <BootModeHeader0+0xc>>
(
  const OsEE_tc_copy_table * p_copy_table_param
)
{
  const OsEE_tc_copy_table * p_copy_table = p_copy_table_param;
  while (p_copy_table != NULL) {
80006434:	bd 06 dd ff 	jnz.a %a6,800063ee <osEE_tc_core0_start+0x348>
  osEE_tc_clear_safety_endinit(uint16_t pw)
{
/* Read Config_0 register */
  OsEE_tc_SCU_WDTS_CON0 safety_wdt_con0;

  safety_wdt_con0.reg = OSEE_TC_SCU_WDTS.con0.reg;
80006438:	91 30 00 ff 	movh.a %a15,61443
8000643c:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80006440:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (safety_wdt_con0.bits.lck != 0U) {
80006442:	2e 16       	jz.t %d15,1,8000644e <osEE_tc_core0_start+0x3a8>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    safety_wdt_con0.bits.endinit = 1U;
    safety_wdt_con0.bits.lck     = 0U;
80006444:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    safety_wdt_con0.bits.pw      = pw;
80006448:	37 8f 0e f1 	insert %d15,%d15,%d8,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    OSEE_TC_SCU_WDTS.con0.reg = safety_wdt_con0.reg;
8000644c:	68 0f       	st.w [%a15]0,%d15
  }

/* Clear ENDINT and set LCK bit in Config_0 register */
  safety_wdt_con0.bits.endinit = 0U;
8000644e:	8f 1f c0 f1 	andn %d15,%d15,1
  safety_wdt_con0.bits.lck     = 1U;
80006452:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  OSEE_TC_SCU_WDTS.con0.reg    = safety_wdt_con0.reg;
80006456:	91 30 00 ff 	movh.a %a15,61443
8000645a:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000645e:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (OSEE_TC_SCU_WDTS.con0.bits.endinit == 1U) {
80006460:	4c f0       	ld.w %d15,[%a15]0
80006462:	6f 0f ff ff 	jnz.t %d15,0,80006460 <osEE_tc_core0_start+0x3ba>
  OSEE_TC_SCU_REG(OSEE_TC_SCU_CCUCON8_OFF) = OSEE_TC_SCU_CCUCON8_INIT;
#endif /* OSEE_TC_SCU_CCUCON8_INIT */

/* BUS Divisors */
/* Configure CCUCON0 */
  OSEE_TC_SCU_CCUCON0.reg = OSEE_TC_SCU_CCUCON0_INIT;
80006466:	7b 20 22 f1 	movh %d15,4642
8000646a:	91 30 00 ff 	movh.a %a15,61443
8000646e:	1b 1f 10 f0 	addi %d15,%d15,257
80006472:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80006476:	68 0f       	st.w [%a15]0,%d15
#if (defined(OSEE_TC_SCU_CCUCON5_INIT))
  OSEE_TC_SCU_REG(OSEE_TC_SCU_CCUCON5_OFF) = OSEE_TC_SCU_CCUCON5_INIT;
#endif /* OSEE_TC_SCU_CCUCON5_INIT */
/* Configure CCUCON1 and Update CCU 0, 1 & 5. Forced INSEL to 1 even for
   external configuration, otherwise PLL initialization won't work. */
  OSEE_TC_SCU_CCUCON1.reg = OSEE_TC_SCU_CCUCON1_INIT |
80006478:	7b 00 00 f5 	movh %d15,20480
8000647c:	91 30 00 ff 	movh.a %a15,61443
80006480:	1b 0f 10 f1 	addi %d15,%d15,4352
80006484:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80006488:	68 0f       	st.w [%a15]0,%d15
{
  /*
   * Default System Oscillator Configuration
   * MODE:    0   -> External Crystal
   */
  OSEE_TC_SCU_OSCCON.reg = OSEE_TC_SCU_OSCCON_OSCRES |
8000648a:	7b 70 00 f0 	movh %d15,7
8000648e:	91 30 00 ff 	movh.a %a15,61443
80006492:	1b cf 01 f0 	addi %d15,%d15,28
80006496:	d9 ff 10 06 	lea %a15,[%a15]24592 <f0036010 <_SMALL_DATA4_+0x4002e010>>
8000649a:	68 0f       	st.w [%a15]0,%d15
    OSEE_TC_SCU_OSCCON_GAINSEL | OSEE_TC_SCU_OSCCON_MODE(0U) |
    OSEE_TC_SCU_OSCCON_OSCVAL((OSEE_TC_BOARD_FOSC / 2500000U) - 1U);

  while (OSEE_TC_SCU_OSCCON.bits.plllv == 0U) {
8000649c:	4c f0       	ld.w %d15,[%a15]0
8000649e:	6f 1f ff 7f 	jz.t %d15,1,8000649c <osEE_tc_core0_start+0x3f6>
    ; /* Oscillator not too low */
  }

  while (OSEE_TC_SCU_OSCCON.bits.pllhv == 0U) {
800064a2:	91 30 00 ff 	movh.a %a15,61443
800064a6:	d9 ff 10 06 	lea %a15,[%a15]24592 <f0036010 <_SMALL_DATA4_+0x4002e010>>
800064aa:	4c f0       	ld.w %d15,[%a15]0
800064ac:	6f 8f ff 7f 	jz.t %d15,8,800064aa <osEE_tc_core0_start+0x404>
/*===================== Configure CCU Clock Control =========================*/
  osEE_tc_conf_clock_ctrl();
/*===================== Configure Oscillator Control ========================*/
  osEE_tc_conf_osc_ctrl();
/*============================ Configure PLL ================================*/
  osEE_tc_set_pll_fsource(OSEE_CPU_CLOCK);
800064b0:	7b c0 be 40 	movh %d4,3052
  osEE_tc_set_safety_endinit(uint16_t pw)
{
/* Read Config_0 register */
  OsEE_tc_SCU_WDTS_CON0 safety_wdt_con0;

  safety_wdt_con0.reg = OSEE_TC_SCU_WDTS.con0.reg;
800064b4:	91 30 00 ff 	movh.a %a15,61443
800064b8:	1b 04 20 4c 	addi %d4,%d4,-15872
800064bc:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
800064c0:	6d 00 9a 00 	call 800065f4 <osEE_tc_set_pll_fsource>
800064c4:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (safety_wdt_con0.bits.lck != 0U) {
800064c6:	2e 16       	jz.t %d15,1,800064d2 <osEE_tc_core0_start+0x42c>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    safety_wdt_con0.bits.endinit = 1U;
    safety_wdt_con0.bits.lck     = 0U;
800064c8:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    safety_wdt_con0.bits.pw      = pw;
800064cc:	37 8f 0e f1 	insert %d15,%d15,%d8,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    OSEE_TC_SCU_WDTS.con0.reg = safety_wdt_con0.reg;
800064d0:	68 0f       	st.w [%a15]0,%d15
  }


/* Set ENDINT and set LCK bit in Config_0 register */
  safety_wdt_con0.bits.endinit = 1U;
800064d2:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
  safety_wdt_con0.bits.lck     = 1U;
800064d6:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  OSEE_TC_SCU_WDTS.con0.reg   = safety_wdt_con0.reg;
800064da:	91 30 00 ff 	movh.a %a15,61443
800064de:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
800064e2:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (OSEE_TC_SCU_WDTS.con0.bits.endinit == 0U) {
800064e4:	4c f0       	ld.w %d15,[%a15]0
800064e6:	6f 0f ff 7f 	jz.t %d15,0,800064e4 <osEE_tc_core0_start+0x43e>
  osEE_tc_set_safety_endinit(safety_wdt_pw);
#endif /* OSEE_CPU_CLOCK */
#endif /* !OSEE_BYPASS_CLOCK_CONFIGURATION */
#endif /* !OSEE_TRICORE_ILLD && !OSEE_TC_2G */

  OSEE_EXIT(main());
800064ea:	6d ff d3 fd 	call 80006090 <main>
800064ee:	02 24       	mov %d4,%d2
800064f0:	1d 00 0a 28 	j 8000b504 <_exit>
    OsEE_reg   pcxi_o;
/* Get current CSA pointer */
    OsEE_csa * const p_csa = &p_csa_begin[(i - 1U)];

/* Store in current CSA previous pointer (null in last CSA. i.e. First time!) */
    p_csa->l_next.reg = pcxi_val;
800064f4:	60 f2       	mov.a %a2,%d15
800064f6:	74 22       	st.w [%a2],%d2
/* Current CSA segment */
    pcxi_s  = (((OsEE_reg)p_csa >> 28U) & 0xFU) << 16U;
/* Evaluate CSA Segment Offset */
    pcxi_o  = (((OsEE_reg)p_csa >> 6U) & 0xFFFFU);
/* Compose pcxi_s and pcxi_o in the pcxi_val to be stored in next CSA */
    pcxi_val = pcxi_s | pcxi_o;
800064f8:	37 54 10 28 	insert %d2,%d4,%d5,16,16

/* Check if you have to populate LCX that point to the 'almost empty'
   position */
    --fcd_needed_csa;
    if (fcd_needed_csa == 0U) {
800064fc:	76 35       	jz %d3,80006506 <osEE_tc_core0_start+0x460>
800064fe:	1b 0f fc ff 	addi %d15,%d15,-64
80006502:	1d ff e3 fe 	j 800062c8 <osEE_tc_core0_start+0x222>
/* After having stored the LCX, I would have to have a 32 bit wrap around to
   override the previous value and in a 32-bit address space is not possible. */
      osEE_tc_set_csfr(OSEE_CSFR_LCX, pcxi_val);
80006506:	cd c2 e3 0f 	mtcr $lcx,%d2
8000650a:	0d 00 c0 04 	isync 
8000650e:	3c f8       	j 800064fe <osEE_tc_core0_start+0x458>

80006510 <osEE_tricore_system_timer_handler>:
80006510:	4d c0 e1 4f 	mfcr %d4,$core_id
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
80006514:	91 00 00 f7 	movh.a %a15,28672
80006518:	19 ff 20 b3 	ld.w %d15,[%a15]13024 <700032e0 <osEE_tc_stm_freq_khz>>
8000651c:	3b 80 3e 50 	mov %d5,1000
80006520:	37 04 48 40 	extr %d4,%d4,0,8
80006524:	3f 5f 0b 80 	jlt.u %d15,%d5,8000653a <osEE_tricore_system_timer_handler+0x2a>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
80006528:	7b 20 06 21 	movh %d2,4194
8000652c:	1b 32 dd 24 	addi %d2,%d2,19923
80006530:	73 2f 68 20 	mul.u %e2,%d15,%d2
80006534:	8f a3 1f f0 	sh %d15,%d3,-6
80006538:	e2 5f       	mul %d15,%d5
#endif /* OSEE_CORE_ID_VALID_MASK & 0x40U */
/* CMP0IRR bit 0 => 0x1 | CMP0IRS bit 1 => 0x2 */
#if 0
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_ISCR_OFF) = 0x1U;
#endif
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP0_OFF) += osEE_tc_stm_us_ticks(usec);
8000653a:	8f 34 00 41 	and %d4,%d4,3
8000653e:	9b 04 0f 40 	addih %d4,%d4,240
80006542:	8f 84 00 40 	sh %d4,%d4,8
80006546:	60 4f       	mov.a %a15,%d4
80006548:	48 c2       	ld.w %d2,[%a15]48
8000654a:	42 2f       	add %d15,%d2
8000654c:	68 cf       	st.w [%a15]48,%d15
      break;
  }
#endif /* OSEE_SINGLECORE */

  p_cdb = osEE_get_curr_core();
  osEE_counter_increment(p_cdb->p_sys_counter_db);
8000654e:	91 00 00 f8 	movh.a %a15,32768
80006552:	d9 ff 04 20 	lea %a15,[%a15]132 <80000084 <osEE_cdb_var>>
80006556:	c8 24       	ld.a %a4,[%a15]8
80006558:	1d 00 b0 0a 	j 80007ab8 <osEE_counter_increment>

8000655c <osEE_tc_initialize_system_timer>:
}

OSEE_STATIC_INLINE FUNC(uint8_t, OS_CODE) OSEE_ALWAYS_INLINE
OSEE_ISR2_VIRT_TO_HW_PRIO(TaskPrio virt_prio)
{
  return (uint8_t) (((virt_prio) & (~OSEE_ISR2_PRIO_BIT)) + 1U) ;
8000655c:	39 42 1c 00 	ld.bu %d2,[%a4]28
 * @brief  Used to set STM suspension when OCDS take control
 */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE
  osEE_tc_stm_ocds_suspend_control(OsEE_reg stm_id)
{
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_OCS_OFF) =
80006560:	7b 00 20 31 	movh %d3,4608
80006564:	8f f2 07 21 	and %d2,%d2,127
80006568:	1b 12 00 70 	addi %d7,%d2,1
8000656c:	a5 f3 28 30 	st.w f00000e8 <_SMALL_DATA4_+0x3fff80e8>,%d3
80006570:	4d c0 e1 2f 	mfcr %d2,$core_id
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
80006574:	91 00 00 f7 	movh.a %a15,28672
80006578:	19 ff 20 b3 	ld.w %d15,[%a15]13024 <700032e0 <osEE_tc_stm_freq_khz>>
8000657c:	3b 80 3e 60 	mov %d6,1000
80006580:	37 02 48 30 	extr %d3,%d2,0,8
80006584:	3f 6f 0b 80 	jlt.u %d15,%d6,8000659a <osEE_tc_initialize_system_timer+0x3e>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
80006588:	7b 20 06 41 	movh %d4,4194
8000658c:	1b 34 dd 44 	addi %d4,%d4,19923
80006590:	73 4f 68 40 	mul.u %e4,%d15,%d4
80006594:	8f a5 1f f0 	sh %d15,%d5,-6
80006598:	e2 6f       	mul %d15,%d6
/* Adjust the size of the mask */
  size_of_compare = 31U - ((uint8_t)osEE_tc_clz(us_in_ticks));

/*  Set Compare Value Register (actual value + increment,
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP0_OFF) =
8000659a:	8f 33 00 31 	and %d3,%d3,3
8000659e:	9b 03 0f 50 	addih %d5,%d3,240
800065a2:	8f 85 00 50 	sh %d5,%d5,8
800065a6:	60 5f       	mov.a %a15,%d5
  __asm__ volatile ("mov.aa %0, %%" #areg : "=a"(ptr): : "memory", #areg)

#define osEE_tc_getareg(areg, ptr) osEE_tc_getareg2(areg, ptr)

OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE osEE_tc_clz(OsEE_reg reg) {
  return (OsEE_reg)__builtin_clz(reg);
800065a8:	0f 0f b0 41 	clz %d4,%d15
 *  \return The timer lower word value read.
 */
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_tc_stm_get_time_lower_word(OsEE_reg stm_id)
{
  return OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_TIM0_OFF);
800065ac:	48 45       	ld.w %d5,[%a15]16
  OsEE_reg   const  stm_id  = (OsEE_reg)core_id;
#endif /* OSEE_CORE_ID_VALID_MASK & 0x40U */
/* Get Interrupt period in ticks */
  us_in_ticks = osEE_tc_stm_us_ticks(usec);
/* Adjust the size of the mask */
  size_of_compare = 31U - ((uint8_t)osEE_tc_clz(us_in_ticks));
800065ae:	8b f4 01 41 	rsub %d4,%d4,31

/*  Set Compare Value Register (actual value + increment,
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP0_OFF) =
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);
800065b2:	42 5f       	add %d15,%d5
/* Adjust the size of the mask */
  size_of_compare = 31U - ((uint8_t)osEE_tc_clz(us_in_ticks));

/*  Set Compare Value Register (actual value + increment,
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP0_OFF) =
800065b4:	68 cf       	st.w [%a15]48,%d15
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);

  if (intvec != 0U) {
    OSEE_TC_STM_CMCON(stm_id).bits.mstart0  = 0U;
800065b6:	48 e5       	ld.w %d5,[%a15]56
    OSEE_TC_STM_ICR(stm_id).bits.cmp0en     = 1U;

/*
 *  STM service Request configuration
 */
    osEE_tc_conf_src(core_id, OSEE_TC_STM_SRC_OFFSET(stm_id, 0U), intvec);
800065b8:	06 33       	sh %d3,3
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP0_OFF) =
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);

  if (intvec != 0U) {
    OSEE_TC_STM_CMCON(stm_id).bits.mstart0  = 0U;
800065ba:	b7 05 05 54 	insert %d5,%d5,0,8,5
 *  Service Request Configuration
 *  [0..7] SRPN = Priority
 *  [10] Service Request enable
 *  [11..12] Type Of Service (means which CPU or DMA will handle it)
 */
  OSEE_TC_SRC_REG(src_offset) = OSEE_TC_SRN_TYPE_OF_SERVICE(tos) |
800065be:	60 32       	mov.a %a2,%d3
800065c0:	68 e5       	st.w [%a15]56,%d5
    OSEE_TC_STM_CMCON(stm_id).bits.msize0   = size_of_compare;
800065c2:	4c fe       	ld.w %d15,[%a15]56
800065c4:	8f 32 00 21 	and %d2,%d2,3
800065c8:	37 4f 05 40 	insert %d4,%d15,%d4,0,5
800065cc:	b7 87 99 f3 	insert %d15,%d7,8,7,25
800065d0:	68 e4       	st.w [%a15]56,%d4
/* Tie STM Service Request 0 with Compare Register 0 */
    OSEE_TC_STM_ICR(stm_id).bits.cmp0os     = 0U;
800065d2:	48 f4       	ld.w %d4,[%a15]60
800065d4:	8f b2 00 20 	sh %d2,%d2,11
800065d8:	8f 44 c0 41 	andn %d4,%d4,4
800065dc:	68 f4       	st.w [%a15]60,%d4
/* Enable STM Service Request Source */
    OSEE_TC_STM_ICR(stm_id).bits.cmp0en     = 1U;
800065de:	48 f4       	ld.w %d4,[%a15]60
      OSEE_TC_SRN_ENABLE | OSEE_TC_SRN_PRIORITY(prio);
800065e0:	a6 f2       	or %d2,%d15
800065e2:	8f 14 40 41 	or %d4,%d4,1
800065e6:	68 f4       	st.w [%a15]60,%d4
 *  Service Request Configuration
 *  [0..7] SRPN = Priority
 *  [10] Service Request enable
 *  [11..12] Type Of Service (means which CPU or DMA will handle it)
 */
  OSEE_TC_SRC_REG(src_offset) = OSEE_TC_SRN_TYPE_OF_SERVICE(tos) |
800065e8:	d9 2f 50 28 	lea %a15,[%a2]-31600
800065ec:	11 4f 00 ff 	addih.a %a15,%a15,61444
800065f0:	68 02       	st.w [%a15]0,%d2
800065f2:	00 90       	ret 

800065f4 <osEE_tc_set_pll_fsource>:

  bestK2 = 0U;
  bestN  = 0U;
  bestP  = 0U;
  /* K2+1 div should be even for 50% duty cycle */
  k2Steps = 2;
800065f4:	7b e0 e4 30 	movh %d3,3662
800065f8:	1b 13 c0 31 	addi %d3,%d3,7169
800065fc:	82 1f       	mov %d15,1
800065fe:	0b 34 50 21 	ge.u %d2,%d4,%d3
80006602:	7b c0 be 50 	movh %d5,3052
80006606:	ab 2f 80 22 	sel %d2,%d2,%d15,2
8000660a:	1b 05 20 5c 	addi %d5,%d5,-15872
8000660e:	53 f2 20 70 	mul %d7,%d2,15
80006612:	3b 00 01 a0 	mov %d10,16
80006616:	02 56       	mov %d6,%d5
  }

  for (
    p = OSEE_TC_P_MAX;
    ((p >= OSEE_TC_P_MIN ) && (fPllError != 0ULL));
    --p
80006618:	c2 fa       	add %d10,-1
  if (fpll > OSEE_TC_FPLL_KSTEP)
  {
    k2Steps = 1;
  }

  for (
8000661a:	8b 06 20 f2 	ne %d15,%d6,0
    p = OSEE_TC_P_MAX;
    ((p >= OSEE_TC_P_MIN ) && (fPllError != 0ULL));
    --p
  )
  {
    fRef = ((uint64_t)OSEE_TC_BOARD_FOSC / p);
8000661e:	7b 10 13 c0 	movh %d12,305

    if ((fRef >= OSEE_TC_FREF_MIN) && (fRef <= OSEE_TC_FREF_MAX))
80006622:	91 40 0f 50 	movh.a %a5,244
          k2 += k2Steps
        )
      {
        fVco = ((uint64_t)fpll) * k2;

        if ((fVco >= OSEE_TC_FVCO_MIN) && (fVco <= OSEE_TC_FVCO_MAX))
80006626:	a0 03       	mov.a %a3,0
80006628:	91 80 82 2e 	movh.a %a2,59432
8000662c:	91 80 7d 61 	movh.a %a6,6104
  if (fpll > OSEE_TC_FPLL_KSTEP)
  {
    k2Steps = 1;
  }

  for (
80006630:	8b 0a 20 f4 	and.ne %d15,%d10,0

  bestK2 = 0U;
  bestN  = 0U;
  bestP  = 0U;
  /* K2+1 div should be even for 50% duty cycle */
  k2Steps = 2;
80006634:	60 2f       	mov.a %a15,%d2
80006636:	60 74       	mov.a %a4,%d7
80006638:	d2 00       	mov %e0,0
8000663a:	82 08       	mov %d8,0
    p = OSEE_TC_P_MAX;
    ((p >= OSEE_TC_P_MIN ) && (fPllError != 0ULL));
    --p
  )
  {
    fRef = ((uint64_t)OSEE_TC_BOARD_FOSC / p);
8000663c:	1b 0c d0 c2 	addi %d12,%d12,11520

    if ((fRef >= OSEE_TC_FREF_MIN) && (fRef <= OSEE_TC_FREF_MAX))
80006640:	d9 55 41 02 	lea %a5,[%a5]9217 <f42401 <__DSPR1_SIZE+0xf24401>>
          k2 += k2Steps
        )
      {
        fVco = ((uint64_t)fpll) * k2;

        if ((fVco >= OSEE_TC_FVCO_MIN) && (fVco <= OSEE_TC_FVCO_MAX))
80006644:	b0 f3       	add.a %a3,-1
80006646:	d9 22 c0 07 	lea %a2,[%a2]31744 <e8287c00 <_SMALL_DATA4_+0x3827fc00>>
8000664a:	d9 66 41 08 	lea %a6,[%a6]-31743 <17d78401 <__DSPR1_SIZE+0x17d5a401>>
  if (fpll > OSEE_TC_FPLL_KSTEP)
  {
    k2Steps = 1;
  }

  for (
8000664e:	6e 55       	jz %d15,800066f8 <osEE_tc_set_pll_fsource+0x104>
    p = OSEE_TC_P_MAX;
    ((p >= OSEE_TC_P_MIN ) && (fPllError != 0ULL));
    --p
  )
  {
    fRef = ((uint64_t)OSEE_TC_BOARD_FOSC / p);
80006650:	4b ac 11 22 	div.u %e2,%d12,%d10

    if ((fRef >= OSEE_TC_FREF_MIN) && (fRef <= OSEE_TC_FREF_MAX))
80006654:	7b 60 f8 7f 	movh %d7,65414
80006658:	1b 07 e0 7e 	addi %d7,%d7,-4608
8000665c:	0b 72 40 70 	addx %d7,%d2,%d7
    p = OSEE_TC_P_MAX;
    ((p >= OSEE_TC_P_MIN ) && (fPllError != 0ULL));
    --p
  )
  {
    fRef = ((uint64_t)OSEE_TC_BOARD_FOSC / p);
80006660:	82 03       	mov %d3,0

    if ((fRef >= OSEE_TC_FREF_MIN) && (fRef <= OSEE_TC_FREF_MAX))
80006662:	8b f3 bf 20 	addc %d2,%d3,-1
80006666:	80 5e       	mov.d %d14,%a5
80006668:	ba 02       	eq %d15,%d2,0
8000666a:	0b e7 50 f2 	and.ge.u %d15,%d7,%d14
8000666e:	8b 02 00 f5 	or.ne %d15,%d2,0
80006672:	ee 3b       	jnz %d15,800066e8 <osEE_tc_set_pll_fsource+0xf4>
80006674:	02 ab       	mov %d11,%d10
80006676:	82 19       	mov %d9,1
          k2 += k2Steps
        )
      {
        fVco = ((uint64_t)fpll) * k2;

        if ((fVco >= OSEE_TC_FVCO_MIN) && (fVco <= OSEE_TC_FVCO_MAX))
80006678:	80 3f       	mov.d %d15,%a3
8000667a:	80 2e       	mov.d %d14,%a2
8000667c:	80 67       	mov.d %d7,%a6
8000667e:	03 49 68 2e 	madd.u %e2,%e14,%d9,%d4
80006682:	8b 06 20 d2 	ne %d13,%d6,0
80006686:	ba 03       	eq %d15,%d3,0
80006688:	0b 72 30 f2 	and.lt.u %d15,%d2,%d7
8000668c:	6e 25       	jz %d15,800066d6 <osEE_tc_set_pll_fsource+0xe2>
        {
          for (
8000668e:	df 06 2d 00 	jeq %d6,0,800066e8 <osEE_tc_set_pll_fsource+0xf4>
80006692:	82 12       	mov %d2,1
              ((n <= OSEE_TC_N_MAX) && (fPllError != 0U));
              ++n
            )
          {
            fPllError = (
              (((n) / (p * k2)) * OSEE_TC_BOARD_FOSC) - fpll
80006694:	4b b2 11 62 	div.u %e6,%d2,%d11
              bestK2         = k2;
              bestN          = n;
              bestP          = p;
            }

            if (fPllLeastError > fPllError)
80006698:	82 13       	mov %d3,1
              ((n <= OSEE_TC_N_MAX) && (fPllError != 0U));
              ++n
            )
          {
            fPllError = (
              (((n) / (p * k2)) * OSEE_TC_BOARD_FOSC) - fpll
8000669a:	02 6f       	mov %d15,%d6
8000669c:	e2 cf       	mul %d15,%d12
8000669e:	a2 4f       	sub %d15,%d4
              bestK2         = k2;
              bestN          = n;
              bestP          = p;
            }

            if (fPllLeastError > fPllError)
800066a0:	0b 5f 30 32 	and.lt.u %d3,%d15,%d5
              n = OSEE_TC_N_MIN;
              ((n <= OSEE_TC_N_MAX) && (fPllError != 0U));
              ++n
            )
          {
            fPllError = (
800066a4:	53 1f 40 60 	mul.u %e6,%d15,1
800066a8:	2b f5 50 53 	seln %d5,%d3,%d5,%d15
800066ac:	2b a1 50 13 	seln %d1,%d3,%d1,%d10
800066b0:	2b 20 50 03 	seln %d0,%d3,%d0,%d2
800066b4:	2b 98 50 83 	seln %d8,%d3,%d8,%d9
              (((n) / (p * k2)) * OSEE_TC_BOARD_FOSC) - fpll
            );

            if (fPllError == ((uint64_t)0U) )
800066b8:	ee 05       	jnz %d15,800066c2 <osEE_tc_set_pll_fsource+0xce>
800066ba:	0b 2a 10 08 	mov %e0,%d10,%d2
800066be:	02 98       	mov %d8,%d9
800066c0:	82 05       	mov %d5,0
        if ((fVco >= OSEE_TC_FVCO_MIN) && (fVco <= OSEE_TC_FVCO_MAX))
        {
          for (
              n = OSEE_TC_N_MIN;
              ((n <= OSEE_TC_N_MAX) && (fPllError != 0U));
              ++n
800066c2:	c2 12       	add %d2,1
      {
        fVco = ((uint64_t)fpll) * k2;

        if ((fVco >= OSEE_TC_FVCO_MIN) && (fVco <= OSEE_TC_FVCO_MAX))
        {
          for (
800066c4:	8b 12 68 32 	lt.u %d3,%d2,129
800066c8:	8b 0f 20 34 	and.ne %d3,%d15,0
              n = OSEE_TC_N_MIN;
              ((n <= OSEE_TC_N_MAX) && (fPllError != 0U));
800066cc:	8b 0f 20 d2 	ne %d13,%d15,0
      {
        fVco = ((uint64_t)fpll) * k2;

        if ((fVco >= OSEE_TC_FVCO_MIN) && (fVco <= OSEE_TC_FVCO_MAX))
        {
          for (
800066d0:	df 03 e2 ff 	jne %d3,0,80006694 <osEE_tc_set_pll_fsource+0xa0>
800066d4:	a6 76       	or %d6,%d7
    if ((fRef >= OSEE_TC_FREF_MIN) && (fRef <= OSEE_TC_FREF_MAX))
    {
      for (
          k2 = OSEE_TC_K2_MIN;
          ((k2 <= OSEE_TC_K2_MAX) && (fPllError != 0U));
          k2 += k2Steps
800066d6:	80 fe       	mov.d %d14,%a15
800066d8:	80 4f       	mov.d %d15,%a4
800066da:	42 e9       	add %d9,%d14
800066dc:	42 fb       	add %d11,%d15

    if ((fRef >= OSEE_TC_FREF_MIN) && (fRef <= OSEE_TC_FREF_MAX))
    {
      for (
          k2 = OSEE_TC_K2_MIN;
          ((k2 <= OSEE_TC_K2_MAX) && (fPllError != 0U));
800066de:	8b d9 61 f2 	lt.u %d15,%d9,29
  {
    fRef = ((uint64_t)OSEE_TC_BOARD_FOSC / p);

    if ((fRef >= OSEE_TC_FREF_MIN) && (fRef <= OSEE_TC_FREF_MAX))
    {
      for (
800066e2:	26 fd       	and %d13,%d15
800066e4:	df 0d ca ff 	jne %d13,0,80006678 <osEE_tc_set_pll_fsource+0x84>
  }

  for (
    p = OSEE_TC_P_MAX;
    ((p >= OSEE_TC_P_MIN ) && (fPllError != 0ULL));
    --p
800066e8:	c2 fa       	add %d10,-1
  if (fpll > OSEE_TC_FPLL_KSTEP)
  {
    k2Steps = 1;
  }

  for (
800066ea:	8b 06 20 f2 	ne %d15,%d6,0
800066ee:	8b 0a 20 f4 	and.ne %d15,%d10,0
800066f2:	01 f4 20 40 	sub.a %a4,%a4,%a15
800066f6:	ee ad       	jnz %d15,80006650 <osEE_tc_set_pll_fsource+0x5c>
      }
    }
  }

  /* Percent ALLOWED_DEVIATION error allowed */
  fpll_maxerrorallowed = (fpll * OSEE_TC_DEV_ALLOWED) / ((OsEE_reg)100U);
800066f8:	7b c0 1e 25 	movh %d2,20972
800066fc:	06 14       	sh %d4,1
800066fe:	1b f2 51 28 	addi %d2,%d2,-31457
80006702:	73 24 68 20 	mul.u %e2,%d4,%d2
80006706:	8f b3 1f f0 	sh %d15,%d3,-5
  if (fPllLeastError < (uint64_t)fpll_maxerrorallowed)
8000670a:	7f f5 65 80 	jge.u %d5,%d15,800067d4 <osEE_tc_set_pll_fsource+0x1e0>
  {
    /* Divide by K2DIV + 1 */
    OSEE_TC_SCU_PLLCON1.bits.k2div = (uint8_t)(bestK2 - 1U);
8000670e:	91 30 00 ff 	movh.a %a15,61443
80006712:	d9 ff 1c 06 	lea %a15,[%a15]24604 <f003601c <_SMALL_DATA4_+0x4002e01c>>
80006716:	4c f0       	ld.w %d15,[%a15]0
80006718:	c2 f8       	add %d8,-1
8000671a:	37 8f 07 80 	insert %d8,%d15,%d8,0,7
8000671e:	68 08       	st.w [%a15]0,%d8

    while (OSEE_TC_SCU_PLLSTAT.bits.k2rdy == 0U) {
80006720:	91 30 00 ff 	movh.a %a15,61443
80006724:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
80006728:	4c f0       	ld.w %d15,[%a15]0
8000672a:	6f 5f ff 7f 	jz.t %d15,5,80006728 <osEE_tc_set_pll_fsource+0x134>
    }

    /* K1 divider default value */

    /* Enabled the VCO Bypass Mode */
    OSEE_TC_SCU_PLLCON0.bits.vcobyp = 1U;
8000672e:	91 30 00 ff 	movh.a %a15,61443
80006732:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
80006736:	4c f0       	ld.w %d15,[%a15]0
80006738:	96 01       	or %d15,1
8000673a:	68 0f       	st.w [%a15]0,%d15

    while (OSEE_TC_SCU_PLLSTAT.bits.vcobyst == 0U) {
8000673c:	91 30 00 ff 	movh.a %a15,61443
80006740:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
80006744:	4c f0       	ld.w %d15,[%a15]0
80006746:	6f 0f ff 7f 	jz.t %d15,0,80006744 <osEE_tc_set_pll_fsource+0x150>
      ; /* Wait until prescaler mode is entered */
    }

    /* I will use n=80 and p=2. Because I can get al the
       needed values */
    OSEE_TC_SCU_PLLCON0.bits.pdiv = (uint8_t)(bestP - 1U);
8000674a:	91 30 00 ff 	movh.a %a15,61443
8000674e:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
80006752:	4c f0       	ld.w %d15,[%a15]0
80006754:	c2 f1       	add %d1,-1
80006756:	37 1f 04 1c 	insert %d1,%d15,%d1,24,4
    OSEE_TC_SCU_PLLCON0.bits.ndiv = (uint8_t)(bestN - 1U);
8000675a:	c2 f0       	add %d0,-1
      ; /* Wait until prescaler mode is entered */
    }

    /* I will use n=80 and p=2. Because I can get al the
       needed values */
    OSEE_TC_SCU_PLLCON0.bits.pdiv = (uint8_t)(bestP - 1U);
8000675c:	68 01       	st.w [%a15]0,%d1
    OSEE_TC_SCU_PLLCON0.bits.ndiv = (uint8_t)(bestN - 1U);
8000675e:	4c f0       	ld.w %d15,[%a15]0
80006760:	37 0f 87 04 	insert %d0,%d15,%d0,9,7
80006764:	68 00       	st.w [%a15]0,%d0

    /* Power down VCO Normal Behavior */
    OSEE_TC_SCU_PLLCON0.bits.vcopwd = 0U;
80006766:	4c f0       	ld.w %d15,[%a15]0
80006768:	8f 2f c0 f1 	andn %d15,%d15,2
8000676c:	68 0f       	st.w [%a15]0,%d15

    /***** Configure PLL normal mode. *****/

    /* Automatic oscillator disconnect disabled */
    OSEE_TC_SCU_PLLCON0.bits.oscdisdis = 1U;
8000676e:	4c f0       	ld.w %d15,[%a15]0
80006770:	96 40       	or %d15,64
80006772:	68 0f       	st.w [%a15]0,%d15
    /* Connect VCO to the oscillator */
    OSEE_TC_SCU_PLLCON0.bits.clrfindis = 1U;
80006774:	4c f0       	ld.w %d15,[%a15]0
80006776:	96 20       	or %d15,32
80006778:	68 0f       	st.w [%a15]0,%d15

    while (OSEE_TC_SCU_PLLSTAT.bits.findis == 1U) {
8000677a:	91 30 00 ff 	movh.a %a15,61443
8000677e:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
80006782:	4c f0       	ld.w %d15,[%a15]0
80006784:	6f 3f ff ff 	jnz.t %d15,3,80006782 <osEE_tc_set_pll_fsource+0x18e>
      ; /* Wait until oscillator is connected to the VCO */
    }

    /* Restart VCO lock detection */
    OSEE_TC_SCU_PLLCON0.bits.resld = 1U;
80006788:	91 30 00 ff 	movh.a %a15,61443
8000678c:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
80006790:	4c f0       	ld.w %d15,[%a15]0
80006792:	b7 ff 01 f9 	insert %d15,%d15,15,18,1
80006796:	68 0f       	st.w [%a15]0,%d15

    while (OSEE_TC_SCU_PLLSTAT.bits.vcolock == 0U) {
80006798:	91 30 00 ff 	movh.a %a15,61443
8000679c:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
800067a0:	4c f0       	ld.w %d15,[%a15]0
800067a2:	6f 2f ff 7f 	jz.t %d15,2,800067a0 <osEE_tc_set_pll_fsource+0x1ac>
      ; /* Wait until the VCO becomes locked */
    }

    /* Disable the VCO Bypass Mode */
    OSEE_TC_SCU_PLLCON0.bits.vcobyp = 0U;
800067a6:	91 30 00 ff 	movh.a %a15,61443
800067aa:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
800067ae:	4c f0       	ld.w %d15,[%a15]0
800067b0:	8f 1f c0 f1 	andn %d15,%d15,1
800067b4:	68 0f       	st.w [%a15]0,%d15

    while (OSEE_TC_SCU_PLLSTAT.bits.vcobyst == 1U) {
800067b6:	91 30 00 ff 	movh.a %a15,61443
800067ba:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
800067be:	4c f0       	ld.w %d15,[%a15]0
800067c0:	6f 0f ff ff 	jnz.t %d15,0,800067be <osEE_tc_set_pll_fsource+0x1ca>
      ; /* Wait until normal mode is entered */
    }

    /* Automatic oscillator disconnect enabled */
    OSEE_TC_SCU_PLLCON0.bits.oscdisdis = 0U;
800067c4:	91 30 00 ff 	movh.a %a15,61443
800067c8:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
800067cc:	4c f0       	ld.w %d15,[%a15]0
800067ce:	8f 0f c4 f1 	andn %d15,%d15,64
800067d2:	68 0f       	st.w [%a15]0,%d15
800067d4:	00 90       	ret 

800067d6 <osEE_tc_get_fsource>:

OsEE_reg osEE_tc_get_fsource(void) {
  /*  fSOURCE Frequency */
  OsEE_reg fsource;

  if (OSEE_TC_SCU_CCUCON0.bits.clksel != 0U) {
800067d6:	91 30 00 ff 	movh.a %a15,61443
800067da:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
800067de:	4c f0       	ld.w %d15,[%a15]0
        fsource = n * (OSEE_TC_BOARD_FOSC / (p * k2));
      }
    }
  } else {
    /* Backup Oscillator (EVR) */
    fsource = OSEE_TC_EVR_OSC_FREQUENCY;
800067e0:	7b 60 5f 20 	movh %d2,1526

OsEE_reg osEE_tc_get_fsource(void) {
  /*  fSOURCE Frequency */
  OsEE_reg fsource;

  if (OSEE_TC_SCU_CCUCON0.bits.clksel != 0U) {
800067e4:	37 0f 62 fe 	extr.u %d15,%d15,28,2
        fsource = n * (OSEE_TC_BOARD_FOSC / (p * k2));
      }
    }
  } else {
    /* Backup Oscillator (EVR) */
    fsource = OSEE_TC_EVR_OSC_FREQUENCY;
800067e8:	1b 02 10 2e 	addi %d2,%d2,-7936

OsEE_reg osEE_tc_get_fsource(void) {
  /*  fSOURCE Frequency */
  OsEE_reg fsource;

  if (OSEE_TC_SCU_CCUCON0.bits.clksel != 0U) {
800067ec:	ee 02       	jnz %d15,800067f0 <osEE_tc_get_fsource+0x1a>
  } else {
    /* Backup Oscillator (EVR) */
    fsource = OSEE_TC_EVR_OSC_FREQUENCY;
  }
  return fsource;
}
800067ee:	00 90       	ret 
  if (OSEE_TC_SCU_CCUCON0.bits.clksel != 0U) {
    /* PLL */
    /* PLL dividers */
    OsEE_reg k1, k2, p, n;
    /* Prescaler mode */
    if (OSEE_TC_SCU_PLLSTAT.bits.vcobyst != 0U)
800067f0:	91 30 00 ff 	movh.a %a15,61443
800067f4:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
800067f8:	4c f0       	ld.w %d15,[%a15]0
800067fa:	6f 0f 2d 80 	jnz.t %d15,0,80006854 <osEE_tc_get_fsource+0x7e>
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
800067fe:	4c f0       	ld.w %d15,[%a15]0
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
80006800:	91 30 00 ff 	movh.a %a15,61443
80006804:	d9 ff 1c 06 	lea %a15,[%a15]24604 <f003601c <_SMALL_DATA4_+0x4002e01c>>
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
80006808:	6f 3f 1b 80 	jnz.t %d15,3,8000683e <osEE_tc_get_fsource+0x68>
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
8000680c:	4c f0       	ld.w %d15,[%a15]0
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
8000680e:	91 30 00 ff 	movh.a %a15,61443
80006812:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
80006816:	8f ff 07 51 	and %d5,%d15,127
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
8000681a:	4c f0       	ld.w %d15,[%a15]0
        n = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.ndiv + 1U;
8000681c:	48 02       	ld.w %d2,[%a15]0
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
8000681e:	37 0f 64 3c 	extr.u %d3,%d15,24,4
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
80006822:	9a 15       	add %d15,%d5,1
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
        n = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.ndiv + 1U;

        /* cpu clock value fclk = (fosc * n)/(P * k2) */
        fsource = n * (OSEE_TC_BOARD_FOSC / (p * k2));
80006824:	03 f3 0a ff 	madd %d15,%d15,%d3,%d15
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
        n = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.ndiv + 1U;
80006828:	37 02 e7 44 	extr.u %d4,%d2,9,7

        /* cpu clock value fclk = (fosc * n)/(P * k2) */
        fsource = n * (OSEE_TC_BOARD_FOSC / (p * k2));
8000682c:	7b 10 13 20 	movh %d2,305
80006830:	1b 02 d0 22 	addi %d2,%d2,11520
80006834:	4b f2 11 22 	div.u %e2,%d2,%d15
80006838:	03 24 0a 22 	madd %d2,%d2,%d4,%d2
  } else {
    /* Backup Oscillator (EVR) */
    fsource = OSEE_TC_EVR_OSC_FREQUENCY;
  }
  return fsource;
}
8000683c:	00 90       	ret 
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
8000683e:	48 02       	ld.w %d2,[%a15]0
        fsource = OSEE_TC_BOARD_FOSC / k2;
80006840:	7b 10 13 f0 	movh %d15,305
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
80006844:	8f f2 07 21 	and %d2,%d2,127
        fsource = OSEE_TC_BOARD_FOSC / k2;
80006848:	1b 0f d0 f2 	addi %d15,%d15,11520
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
8000684c:	c2 12       	add %d2,1
        fsource = OSEE_TC_BOARD_FOSC / k2;
8000684e:	4b 2f 11 22 	div.u %e2,%d15,%d2
80006852:	00 90       	ret 
    /* PLL dividers */
    OsEE_reg k1, k2, p, n;
    /* Prescaler mode */
    if (OSEE_TC_SCU_PLLSTAT.bits.vcobyst != 0U)
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
80006854:	91 30 00 ff 	movh.a %a15,61443
80006858:	d9 ff 1c 06 	lea %a15,[%a15]24604 <f003601c <_SMALL_DATA4_+0x4002e01c>>
8000685c:	48 02       	ld.w %d2,[%a15]0
      fsource = OSEE_TC_BOARD_FOSC / k1;
8000685e:	7b 10 13 f0 	movh %d15,305
    /* PLL dividers */
    OsEE_reg k1, k2, p, n;
    /* Prescaler mode */
    if (OSEE_TC_SCU_PLLSTAT.bits.vcobyst != 0U)
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
80006862:	37 02 67 28 	extr.u %d2,%d2,16,7
      fsource = OSEE_TC_BOARD_FOSC / k1;
80006866:	1b 0f d0 f2 	addi %d15,%d15,11520
    /* PLL dividers */
    OsEE_reg k1, k2, p, n;
    /* Prescaler mode */
    if (OSEE_TC_SCU_PLLSTAT.bits.vcobyst != 0U)
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
8000686a:	c2 12       	add %d2,1
      fsource = OSEE_TC_BOARD_FOSC / k1;
8000686c:	4b 2f 11 22 	div.u %e2,%d15,%d2
80006870:	00 90       	ret 

80006872 <osEE_tc_stm_set_clockpersec>:

OsEE_reg osEE_tc_get_fsource(void) {
  /*  fSOURCE Frequency */
  OsEE_reg fsource;

  if (OSEE_TC_SCU_CCUCON0.bits.clksel != 0U) {
80006872:	91 30 00 ff 	movh.a %a15,61443
80006876:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
8000687a:	48 02       	ld.w %d2,[%a15]0
8000687c:	7b 60 5f f0 	movh %d15,1526
80006880:	37 02 62 2e 	extr.u %d2,%d2,28,2
80006884:	1b 1f 10 fe 	addi %d15,%d15,-7935
80006888:	df 02 18 80 	jne %d2,0,800068b8 <osEE_tc_stm_set_clockpersec+0x46>
  extern unsigned long long setfoschz ( unsigned long long );
#endif /* __TASKING__ */
  /* fSOURCE Frequency */
  OsEE_reg const fsource  = osEE_tc_get_fsource();
  /* Standard Timer Module period rounded */
  OsEE_reg const fstm     = (fsource + 1U) / OSEE_SCU_HW_FSTM_DIV;
8000688c:	91 30 00 ff 	movh.a %a15,61443
80006890:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80006894:	48 02       	ld.w %d2,[%a15]0

  /* Set Global variable with freq in Khz value */
  osEE_tc_stm_freq_khz = fstm / OSEE_KILO;
80006896:	91 00 00 f7 	movh.a %a15,28672
  extern unsigned long long setfoschz ( unsigned long long );
#endif /* __TASKING__ */
  /* fSOURCE Frequency */
  OsEE_reg const fsource  = osEE_tc_get_fsource();
  /* Standard Timer Module period rounded */
  OsEE_reg const fstm     = (fsource + 1U) / OSEE_SCU_HW_FSTM_DIV;
8000689a:	37 02 64 24 	extr.u %d2,%d2,8,4
8000689e:	4b 2f 11 22 	div.u %e2,%d15,%d2

  /* Set Global variable with freq in Khz value */
  osEE_tc_stm_freq_khz = fstm / OSEE_KILO;
800068a2:	7b 20 06 f1 	movh %d15,4194
800068a6:	1b 3f dd f4 	addi %d15,%d15,19923
800068aa:	73 f2 68 20 	mul.u %e2,%d2,%d15
800068ae:	8f a3 1f f0 	sh %d15,%d3,-6
800068b2:	59 ff 20 b3 	st.w [%a15]13024 <700032e0 <osEE_tc_stm_freq_khz>>,%d15
800068b6:	00 90       	ret 
  if (OSEE_TC_SCU_CCUCON0.bits.clksel != 0U) {
    /* PLL */
    /* PLL dividers */
    OsEE_reg k1, k2, p, n;
    /* Prescaler mode */
    if (OSEE_TC_SCU_PLLSTAT.bits.vcobyst != 0U)
800068b8:	91 30 00 ff 	movh.a %a15,61443
800068bc:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
800068c0:	4c f0       	ld.w %d15,[%a15]0
800068c2:	6f 0f 2f 80 	jnz.t %d15,0,80006920 <osEE_tc_stm_set_clockpersec+0xae>
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
800068c6:	4c f0       	ld.w %d15,[%a15]0
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
800068c8:	91 30 00 ff 	movh.a %a15,61443
800068cc:	d9 ff 1c 06 	lea %a15,[%a15]24604 <f003601c <_SMALL_DATA4_+0x4002e01c>>
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
800068d0:	6f 3f 1c 80 	jnz.t %d15,3,80006908 <osEE_tc_stm_set_clockpersec+0x96>
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
800068d4:	4c f0       	ld.w %d15,[%a15]0
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
800068d6:	91 30 00 ff 	movh.a %a15,61443
800068da:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
800068de:	8f ff 07 31 	and %d3,%d15,127
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
800068e2:	4c f0       	ld.w %d15,[%a15]0
        n = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.ndiv + 1U;
800068e4:	48 04       	ld.w %d4,[%a15]0
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
800068e6:	37 0f 64 2c 	extr.u %d2,%d15,24,4
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
800068ea:	9a 13       	add %d15,%d3,1
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
        n = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.ndiv + 1U;

        /* cpu clock value fclk = (fosc * n)/(P * k2) */
        fsource = n * (OSEE_TC_BOARD_FOSC / (p * k2));
800068ec:	03 f2 0a ff 	madd %d15,%d15,%d2,%d15
800068f0:	7b 10 13 20 	movh %d2,305
800068f4:	1b 02 d0 22 	addi %d2,%d2,11520
800068f8:	4b f2 11 22 	div.u %e2,%d2,%d15
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
        n = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.ndiv + 1U;
800068fc:	37 04 e7 44 	extr.u %d4,%d4,9,7

        /* cpu clock value fclk = (fosc * n)/(P * k2) */
        fsource = n * (OSEE_TC_BOARD_FOSC / (p * k2));
80006900:	03 24 0a 22 	madd %d2,%d2,%d4,%d2
80006904:	9a 12       	add %d15,%d2,1
80006906:	3c c3       	j 8000688c <osEE_tc_stm_set_clockpersec+0x1a>
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
80006908:	48 02       	ld.w %d2,[%a15]0
8000690a:	8f f2 07 21 	and %d2,%d2,127
        fsource = OSEE_TC_BOARD_FOSC / k2;
8000690e:	7b 10 13 f0 	movh %d15,305
80006912:	1b 0f d0 f2 	addi %d15,%d15,11520
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
80006916:	c2 12       	add %d2,1
        fsource = OSEE_TC_BOARD_FOSC / k2;
80006918:	4b 2f 11 22 	div.u %e2,%d15,%d2
8000691c:	9a 12       	add %d15,%d2,1
8000691e:	3c b7       	j 8000688c <osEE_tc_stm_set_clockpersec+0x1a>
    /* PLL dividers */
    OsEE_reg k1, k2, p, n;
    /* Prescaler mode */
    if (OSEE_TC_SCU_PLLSTAT.bits.vcobyst != 0U)
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
80006920:	91 30 00 ff 	movh.a %a15,61443
80006924:	d9 ff 1c 06 	lea %a15,[%a15]24604 <f003601c <_SMALL_DATA4_+0x4002e01c>>
80006928:	48 02       	ld.w %d2,[%a15]0
8000692a:	37 02 67 28 	extr.u %d2,%d2,16,7
8000692e:	3c f0       	j 8000690e <osEE_tc_stm_set_clockpersec+0x9c>

80006930 <osEE_tc_stm_set_sr1>:
 *  
 *  \return Returns the current core ID.
 */ 
OSEE_STATIC_INLINE OsEE_core_id OSEE_ALWAYS_INLINE osEE_get_curr_core_id(void)
{
  return (OsEE_core_id)osEE_tc_get_csfr(OSEE_CSFR_CORE_ID);
80006930:	4d c0 e1 3f 	mfcr %d3,$core_id
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
80006934:	91 00 00 f7 	movh.a %a15,28672
80006938:	19 f2 20 b3 	ld.w %d2,[%a15]13024 <700032e0 <osEE_tc_stm_freq_khz>>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
8000693c:	7b 20 06 61 	movh %d6,4194
80006940:	1b 36 dd 64 	addi %d6,%d6,19923
80006944:	73 62 68 60 	mul.u %e6,%d2,%d6
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
80006948:	3b 80 3e 10 	mov %d1,1000
8000694c:	37 03 48 00 	extr %d0,%d3,0,8
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
80006950:	8f a7 1f f0 	sh %d15,%d7,-6
80006954:	e2 4f       	mul %d15,%d4
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
80006956:	7f 12 0e 80 	jge.u %d2,%d1,80006972 <osEE_tc_stm_set_sr1+0x42>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
    ticks = (usec / OSEE_KILO) * osEE_tc_stm_freq_khz;
  } else {
    ticks = (usec * osEE_tc_stm_freq_khz) / OSEE_KILO;
8000695a:	7b 20 06 f1 	movh %d15,4194
8000695e:	1b 3f dd f4 	addi %d15,%d15,19923
80006962:	73 24 0a 60 	mul %d6,%d4,%d2
80006966:	73 f6 68 60 	mul.u %e6,%d6,%d15
8000696a:	8f a7 1f f0 	sh %d15,%d7,-6

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
8000696e:	7f 14 1c 80 	jge.u %d4,%d1,800069a6 <osEE_tc_stm_set_sr1+0x76>
/* Adjust the size of the mask */
  size_of_compare = 31U - ((uint8_t)osEE_tc_clz(us_in_ticks));

/*  Set Compare Value Register (actual value + increment,
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP1_OFF) =
80006972:	8f 30 00 21 	and %d2,%d0,3
80006976:	9b 02 0f 60 	addih %d6,%d2,240
8000697a:	8f 86 00 60 	sh %d6,%d6,8
8000697e:	60 6f       	mov.a %a15,%d6
  __asm__ volatile ("mov.aa %0, %%" #areg : "=a"(ptr): : "memory", #areg)

#define osEE_tc_getareg(areg, ptr) osEE_tc_getareg2(areg, ptr)

OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE osEE_tc_clz(OsEE_reg reg) {
  return (OsEE_reg)__builtin_clz(reg);
80006980:	0f 0f b0 41 	clz %d4,%d15
80006984:	48 46       	ld.w %d6,[%a15]16
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);
80006986:	42 6f       	add %d15,%d6
/* Adjust the size of the mask */
  size_of_compare = 31U - ((uint8_t)osEE_tc_clz(us_in_ticks));

/*  Set Compare Value Register (actual value + increment,
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP1_OFF) =
80006988:	68 df       	st.w [%a15]52,%d15
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);

  if (intvec != 0U) {
8000698a:	df 05 18 80 	jne %d5,0,800069ba <osEE_tc_stm_set_sr1+0x8a>
 *  STM service Request configuration
 */
    osEE_tc_conf_src(core_id, OSEE_TC_STM_SRC_OFFSET(stm_id, 1U), intvec);
  } else {
/* Disable STM Service Request Source */
    OSEE_TC_STM_ICR(stm_id).bits.cmp1en                 = 0U;
8000698e:	4c ff       	ld.w %d15,[%a15]60
    OSEE_TC_SRC_REG(OSEE_TC_STM_SRC_OFFSET(stm_id, 1U)) = 0U;
80006990:	06 32       	sh %d2,3
80006992:	60 22       	mov.a %a2,%d2
 *  STM service Request configuration
 */
    osEE_tc_conf_src(core_id, OSEE_TC_STM_SRC_OFFSET(stm_id, 1U), intvec);
  } else {
/* Disable STM Service Request Source */
    OSEE_TC_STM_ICR(stm_id).bits.cmp1en                 = 0U;
80006994:	8f 0f c1 f1 	andn %d15,%d15,16
80006998:	68 ff       	st.w [%a15]60,%d15
    OSEE_TC_SRC_REG(OSEE_TC_STM_SRC_OFFSET(stm_id, 1U)) = 0U;
8000699a:	d9 2f 54 28 	lea %a15,[%a2]-31596
8000699e:	11 4f 00 ff 	addih.a %a15,%a15,61444
800069a2:	68 05       	st.w [%a15]0,%d5
800069a4:	00 90       	ret 
static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
    ticks = (usec / OSEE_KILO) * osEE_tc_stm_freq_khz;
800069a6:	7b 20 06 61 	movh %d6,4194
800069aa:	1b 36 dd 64 	addi %d6,%d6,19923
800069ae:	73 64 68 60 	mul.u %e6,%d4,%d6
800069b2:	8f a7 1f f0 	sh %d15,%d7,-6
800069b6:	e2 2f       	mul %d15,%d2
800069b8:	3c dd       	j 80006972 <osEE_tc_stm_set_sr1+0x42>
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP1_OFF) =
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);

  if (intvec != 0U) {
    OSEE_TC_STM_CMCON(stm_id).bits.mstart1  = 0U;
800069ba:	4c fe       	ld.w %d15,[%a15]56
#endif /* OSEE_CORE_ID_VALID_MASK & 0x40U */

/* Get Interrupt period in ticks */
  us_in_ticks = osEE_tc_stm_us_ticks(usec);
/* Adjust the size of the mask */
  size_of_compare = 31U - ((uint8_t)osEE_tc_clz(us_in_ticks));
800069bc:	8b f4 01 41 	rsub %d4,%d4,31
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP1_OFF) =
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);

  if (intvec != 0U) {
    OSEE_TC_STM_CMCON(stm_id).bits.mstart1  = 0U;
800069c0:	b7 0f 05 fc 	insert %d15,%d15,0,24,5
/* Enable STM Service Request Source */
    OSEE_TC_STM_ICR(stm_id).bits.cmp1en     = 1U;
/*
 *  STM service Request configuration
 */
    osEE_tc_conf_src(core_id, OSEE_TC_STM_SRC_OFFSET(stm_id, 1U), intvec);
800069c4:	06 32       	sh %d2,3
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP1_OFF) =
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);

  if (intvec != 0U) {
    OSEE_TC_STM_CMCON(stm_id).bits.mstart1  = 0U;
800069c6:	68 ef       	st.w [%a15]56,%d15
    OSEE_TC_STM_CMCON(stm_id).bits.msize1   = size_of_compare;
800069c8:	4c fe       	ld.w %d15,[%a15]56
800069ca:	60 22       	mov.a %a2,%d2
800069cc:	37 4f 05 48 	insert %d4,%d15,%d4,16,5
800069d0:	b7 85 99 53 	insert %d5,%d5,8,7,25
800069d4:	68 e4       	st.w [%a15]56,%d4
/* Tie STM Service Request 1 with Compare Register 1 */
    OSEE_TC_STM_ICR(stm_id).bits.cmp1os     = 1U;
800069d6:	4c ff       	ld.w %d15,[%a15]60
800069d8:	8f 33 00 31 	and %d3,%d3,3
800069dc:	96 40       	or %d15,64
800069de:	68 ff       	st.w [%a15]60,%d15
/* Enable STM Service Request Source */
    OSEE_TC_STM_ICR(stm_id).bits.cmp1en     = 1U;
800069e0:	4c ff       	ld.w %d15,[%a15]60
800069e2:	8f b3 00 30 	sh %d3,%d3,11
800069e6:	96 10       	or %d15,16
800069e8:	68 ff       	st.w [%a15]60,%d15
800069ea:	d9 2f 54 28 	lea %a15,[%a2]-31596
800069ee:	11 4f 00 ff 	addih.a %a15,%a15,61444
      OSEE_TC_SRN_ENABLE | OSEE_TC_SRN_PRIORITY(prio);
800069f2:	a6 35       	or %d5,%d3
 *  Service Request Configuration
 *  [0..7] SRPN = Priority
 *  [10] Service Request enable
 *  [11..12] Type Of Service (means which CPU or DMA will handle it)
 */
  OSEE_TC_SRC_REG(src_offset) = OSEE_TC_SRN_TYPE_OF_SERVICE(tos) |
800069f4:	68 05       	st.w [%a15]0,%d5
800069f6:	00 90       	ret 

800069f8 <osEE_tc_stm_set_sr1_next_match>:
 *  
 *  \return Returns the current core ID.
 */ 
OSEE_STATIC_INLINE OsEE_core_id OSEE_ALWAYS_INLINE osEE_get_curr_core_id(void)
{
  return (OsEE_core_id)osEE_tc_get_csfr(OSEE_CSFR_CORE_ID);
800069f8:	4d c0 e1 6f 	mfcr %d6,$core_id
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
800069fc:	91 00 00 f7 	movh.a %a15,28672
80006a00:	19 ff 20 b3 	ld.w %d15,[%a15]13024 <700032e0 <osEE_tc_stm_freq_khz>>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
80006a04:	7b 20 06 21 	movh %d2,4194
80006a08:	1b 32 dd 24 	addi %d2,%d2,19923
80006a0c:	73 2f 68 20 	mul.u %e2,%d15,%d2
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
80006a10:	3b 80 3e 50 	mov %d5,1000
80006a14:	37 06 48 60 	extr %d6,%d6,0,8
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
80006a18:	8f a3 1f 20 	sh %d2,%d3,-6
80006a1c:	e2 42       	mul %d2,%d4
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
80006a1e:	7f 5f 0e 80 	jge.u %d15,%d5,80006a3a <osEE_tc_stm_set_sr1_next_match+0x42>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
    ticks = (usec / OSEE_KILO) * osEE_tc_stm_freq_khz;
  } else {
    ticks = (usec * osEE_tc_stm_freq_khz) / OSEE_KILO;
80006a22:	7b 20 06 31 	movh %d3,4194
80006a26:	73 f4 0a 20 	mul %d2,%d4,%d15
80006a2a:	1b 33 dd 34 	addi %d3,%d3,19923
80006a2e:	73 32 68 20 	mul.u %e2,%d2,%d3
80006a32:	8f a3 1f 20 	sh %d2,%d3,-6

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
80006a36:	7f 54 0d 80 	jge.u %d4,%d5,80006a50 <osEE_tc_stm_set_sr1_next_match+0x58>
#endif /* OSEE_CORE_ID_VALID_MASK & 0x40U */
/* CMP1IRR bit 2 => 0x4 | CMP1IRS bit 3 => 0x8 */
#if 0
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_ISCR_OFF) = 0x4U;
#endif
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP1_OFF) += osEE_tc_stm_us_ticks(usec);
80006a3a:	8f 36 00 61 	and %d6,%d6,3
80006a3e:	9b 06 0f 60 	addih %d6,%d6,240
80006a42:	8f 86 00 60 	sh %d6,%d6,8
80006a46:	60 6f       	mov.a %a15,%d6
80006a48:	4c fd       	ld.w %d15,[%a15]52
80006a4a:	42 f2       	add %d2,%d15
80006a4c:	68 d2       	st.w [%a15]52,%d2
80006a4e:	00 90       	ret 
static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
    ticks = (usec / OSEE_KILO) * osEE_tc_stm_freq_khz;
80006a50:	7b 20 06 21 	movh %d2,4194
80006a54:	1b 32 dd 24 	addi %d2,%d2,19923
80006a58:	73 24 68 40 	mul.u %e4,%d4,%d2
80006a5c:	8f a5 1f 20 	sh %d2,%d5,-6
80006a60:	e2 f2       	mul %d2,%d15
80006a62:	3c ec       	j 80006a3a <osEE_tc_stm_set_sr1_next_match+0x42>

80006a64 <osEE_tc_delay>:
80006a64:	4d c0 e1 ff 	mfcr %d15,$core_id
80006a68:	16 03       	and %d15,3
80006a6a:	9b 0f 0f f0 	addih %d15,%d15,240
80006a6e:	8f 8f 00 f0 	sh %d15,%d15,8
80006a72:	60 f2       	mov.a %a2,%d15
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
80006a74:	7b 20 06 61 	movh %d6,4194
80006a78:	d9 2f 10 00 	lea %a15,[%a2]16
80006a7c:	19 23 10 00 	ld.w %d3,[%a2]16
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
80006a80:	91 00 00 27 	movh.a %a2,28672
80006a84:	19 22 20 b3 	ld.w %d2,[%a2]13024 <700032e0 <osEE_tc_stm_freq_khz>>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
80006a88:	1b 36 dd 64 	addi %d6,%d6,19923
80006a8c:	73 62 68 60 	mul.u %e6,%d2,%d6
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
80006a90:	3b 80 3e 50 	mov %d5,1000
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
80006a94:	8f a7 1f f0 	sh %d15,%d7,-6
80006a98:	e2 4f       	mul %d15,%d4
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
80006a9a:	7f 52 17 80 	jge.u %d2,%d5,80006ac8 <osEE_tc_delay+0x64>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
    ticks = (usec / OSEE_KILO) * osEE_tc_stm_freq_khz;
  } else {
    ticks = (usec * osEE_tc_stm_freq_khz) / OSEE_KILO;
80006a9e:	7b 20 06 f1 	movh %d15,4194
80006aa2:	1b 3f dd f4 	addi %d15,%d15,19923
80006aa6:	73 24 0a 60 	mul %d6,%d4,%d2
80006aaa:	73 f6 68 60 	mul.u %e6,%d6,%d15
80006aae:	8f a7 1f f0 	sh %d15,%d7,-6

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
80006ab2:	3f 54 0b 80 	jlt.u %d4,%d5,80006ac8 <osEE_tc_delay+0x64>
    ticks = (usec / OSEE_KILO) * osEE_tc_stm_freq_khz;
80006ab6:	7b 20 06 f1 	movh %d15,4194
80006aba:	1b 3f dd f4 	addi %d15,%d15,19923
80006abe:	73 f4 68 40 	mul.u %e4,%d4,%d15
80006ac2:	8f a5 1f f0 	sh %d15,%d5,-6
80006ac6:	e2 2f       	mul %d15,%d2
80006ac8:	48 02       	ld.w %d2,[%a15]0
  /* Read Start Point */
  OsEE_reg    const start = osEE_tc_stm_get_time_lower_word(stm_id);
  /* Evaluate End Point */
  OsEE_reg    const ticks = osEE_tc_stm_us_ticks(usec);

  while (ticks > (osEE_tc_stm_get_time_lower_word(stm_id) - start)) {
80006aca:	a2 32       	sub %d2,%d3
80006acc:	3f f2 fe ff 	jlt.u %d2,%d15,80006ac8 <osEE_tc_delay+0x64>
    ; /* Wait */
  }
}
80006ad0:	00 90       	ret 

80006ad2 <osEE_tc_isr2_wrapper>:
    }
    /* TODO: handle other internal priorities? System Timer? */
  } else
#endif /* !OSEE_SINGLECORE */
  {
    osEE_activate_isr2(isr2_tid);
80006ad2:	6d 00 82 06 	call 800077d6 <osEE_activate_isr2>
  __asm__ volatile ("svlcx" : : : "memory");
}

/** The rslcx assembler instruction */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_rslcx(void) {
  __asm__ volatile ("rslcx" : : : "memory");
80006ad6:	0d 00 40 02 	rslcx 
}

/** The rfe assembler instruction */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_rfe(void) {
  __asm__ volatile ("rfe" : : : "memory");
80006ada:	00 80       	rfe 
80006adc:	00 90       	ret 
	...

80006ae0 <DisableAllInterrupts>:
(
  void
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
80006ae0:	91 00 00 f8 	movh.a %a15,32768
80006ae4:	99 ff 04 20 	ld.a %a15,[%a15]132 <80000084 <osEE_cdb_var>>
}

/* Disable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_disableIRQ(void)
{
    __asm__ volatile ("disable" : : : "memory");
80006ae8:	0d 00 40 03 	disable 
  osEE_hal_disableIRQ();

  osEE_stack_monitoring(p_cdb);

  osEE_orti_trace_service_entry(p_ccb, OSServiceId_DisableAllInterrupts);
  p_ccb->d_isr_all_cnt = 1U;
80006aec:	82 1f       	mov %d15,1
80006aee:	e9 ff 1e 00 	st.b [%a15]30,%d15
80006af2:	00 90       	ret 

80006af4 <EnableAllInterrupts>:
   * ResumeOSInterrupts() are called and no corresponding DisableAllInterupts()
   * /SuspendAllInterrupts()/SuspendOSInterrupts() was done before, the
   * Operating System module shall not perform this Operating System service.
   * (SRS_Os_11009) */
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
80006af4:	91 00 00 f8 	movh.a %a15,32768
80006af8:	99 ff 04 20 	ld.a %a15,[%a15]132 <80000084 <osEE_cdb_var>>

  osEE_orti_trace_service_entry(p_ccb, OSServiceId_EnableAllInterrupts);

  osEE_stack_monitoring(p_cdb);

  if (p_ccb->d_isr_all_cnt > 0U) {
80006afc:	39 ff 1e 00 	ld.bu %d15,[%a15]30 <80000084 <osEE_cdb_var>>
80006b00:	6e 06       	jz %d15,80006b0c <EnableAllInterrupts+0x18>
    p_ccb->d_isr_all_cnt = 0U;
80006b02:	82 0f       	mov %d15,0
80006b04:	e9 ff 1e 00 	st.b [%a15]30,%d15
}

/* Enable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_enableIRQ(void)
{
  __asm__ volatile ("enable" : : : "memory");
80006b08:	0d 00 00 03 	enable 
80006b0c:	00 90       	ret 

80006b0e <SuspendAllInterrupts>:
(
  void
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
80006b0e:	91 00 00 f8 	movh.a %a15,32768
80006b12:	d9 f2 04 20 	lea %a2,[%a15]132 <80000084 <osEE_cdb_var>>
80006b16:	99 ff 04 20 	ld.a %a15,[%a15]132 <80000084 <osEE_cdb_var>>
(
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb,
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb
)
{
  if (p_ccb->s_isr_all_cnt == 0U) {
80006b1a:	39 ff 1c 00 	ld.bu %d15,[%a15]28 <80000084 <osEE_cdb_var>>
80006b1e:	6e 09       	jz %d15,80006b30 <SuspendAllInterrupts+0x22>
    CONST(OsEE_reg, AUTOMATIC) flags = osEE_hal_suspendIRQ();
    p_ccb->prev_s_isr_all_status = flags;
    ++p_ccb->s_isr_all_cnt;
  } else if (p_ccb->s_isr_all_cnt < OSEE_MAX_BYTE) {
80006b20:	8b ff 0f 22 	eq %d2,%d15,255
80006b24:	df 02 11 80 	jne %d2,0,80006b46 <SuspendAllInterrupts+0x38>
    ++p_ccb->s_isr_all_cnt;
80006b28:	c2 1f       	add %d15,1
80006b2a:	e9 ff 1c 00 	st.b [%a15]28,%d15
80006b2e:	00 90       	ret 
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80006b30:	4d c0 e2 ff 	mfcr %d15,$icr
}

/* Disable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_disableIRQ(void)
{
    __asm__ volatile ("disable" : : : "memory");
80006b34:	0d 00 40 03 	disable 
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb
)
{
  if (p_ccb->s_isr_all_cnt == 0U) {
    CONST(OsEE_reg, AUTOMATIC) flags = osEE_hal_suspendIRQ();
    p_ccb->prev_s_isr_all_status = flags;
80006b38:	68 5f       	st.w [%a15]20,%d15
    ++p_ccb->s_isr_all_cnt;
80006b3a:	39 ff 1c 00 	ld.bu %d15,[%a15]28
80006b3e:	c2 1f       	add %d15,1
80006b40:	e9 ff 1c 00 	st.b [%a15]28,%d15
80006b44:	00 90       	ret 
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;

  p_ccb->os_status = OSEE_KERNEL_SHUTDOWN;
80006b46:	82 32       	mov %d2,3
  P2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST) p_cdb,
  VAR(StatusType, AUTOMATIC)                Error
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;
80006b48:	39 ff 10 00 	ld.bu %d15,[%a15]16

  p_ccb->os_status = OSEE_KERNEL_SHUTDOWN;
80006b4c:	e9 f2 10 00 	st.b [%a15]16,%d2
  /* Used to propagate the error to the ShutdownHook */
  p_ccb->last_error = Error;
80006b50:	3b 90 01 20 	mov %d2,25
80006b54:	e9 f2 12 00 	st.b [%a15]18,%d2

  if (os_status == OSEE_KERNEL_STARTED) {
80006b58:	1e 22       	jeq %d15,2,80006b5c <SuspendAllInterrupts+0x4e>
80006b5a:	3c 00       	j 80006b5a <SuspendAllInterrupts+0x4c>
    osEE_idle_task_terminate(p_cdb->p_idle_task);
80006b5c:	99 24 04 00 	ld.a %a4,[%a2]4
80006b60:	6d 00 d1 08 	call 80007d02 <osEE_idle_task_terminate>
80006b64:	3c fb       	j 80006b5a <SuspendAllInterrupts+0x4c>

80006b66 <ResumeAllInterrupts>:
(
  void
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
80006b66:	91 00 00 f8 	movh.a %a15,32768
80006b6a:	99 ff 04 20 	ld.a %a15,[%a15]132 <80000084 <osEE_cdb_var>>

  osEE_orti_trace_service_entry(p_ccb, OSServiceId_ResumeAllInterrupts);

  osEE_stack_monitoring(p_cdb);

  if (p_ccb->s_isr_all_cnt > 0U) {
80006b6e:	39 ff 1c 00 	ld.bu %d15,[%a15]28 <80000084 <osEE_cdb_var>>
80006b72:	6e 0b       	jz %d15,80006b88 <ResumeAllInterrupts+0x22>
    --p_ccb->s_isr_all_cnt;
80006b74:	c2 ff       	add %d15,-1
80006b76:	16 ff       	and %d15,255
80006b78:	e9 ff 1c 00 	st.b [%a15]28,%d15

    if (p_ccb->s_isr_all_cnt == 0U) {
80006b7c:	ee 06       	jnz %d15,80006b88 <ResumeAllInterrupts+0x22>
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80006b7e:	4c f5       	ld.w %d15,[%a15]20
80006b80:	cd cf e2 0f 	mtcr $icr,%d15
80006b84:	0d 00 c0 04 	isync 
80006b88:	00 90       	ret 

80006b8a <SuspendOSInterrupts>:
(
  void
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
80006b8a:	91 00 00 f8 	movh.a %a15,32768
80006b8e:	d9 f2 04 20 	lea %a2,[%a15]132 <80000084 <osEE_cdb_var>>
80006b92:	99 ff 04 20 	ld.a %a15,[%a15]132 <80000084 <osEE_cdb_var>>

  osEE_orti_trace_service_entry(p_ccb, OSServiceId_SuspendOSInterrupts);

  osEE_stack_monitoring(p_cdb);

  if (p_ccb->s_isr_os_cnt == 0U) {
80006b96:	39 ff 1d 00 	ld.bu %d15,[%a15]29 <80000084 <osEE_cdb_var>>
80006b9a:	ee 14       	jnz %d15,80006bc2 <SuspendOSInterrupts+0x38>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80006b9c:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80006ba0:	8f ff 0f 21 	and %d2,%d15,255
80006ba4:	f6 28       	jnz %d2,80006bb4 <SuspendOSInterrupts+0x2a>
    OsEE_icr icr_temp = icr;
80006ba6:	02 f2       	mov %d2,%d15
80006ba8:	b7 12 08 20 	insert %d2,%d2,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80006bac:	cd c2 e2 0f 	mtcr $icr,%d2
80006bb0:	0d 00 c0 04 	isync 
    CONST(OsEE_reg, AUTOMATIC) flags = osEE_hal_begin_nested_primitive();
    p_ccb->prev_s_isr_os_status = flags;
80006bb4:	68 6f       	st.w [%a15]24,%d15
    ++p_ccb->s_isr_os_cnt;
80006bb6:	39 ff 1d 00 	ld.bu %d15,[%a15]29
80006bba:	c2 1f       	add %d15,1
80006bbc:	e9 ff 1d 00 	st.b [%a15]29,%d15
80006bc0:	00 90       	ret 
  } else if (p_ccb->s_isr_os_cnt < OSEE_MAX_BYTE) {
80006bc2:	8b ff 0f 22 	eq %d2,%d15,255
80006bc6:	f6 25       	jnz %d2,80006bd0 <SuspendOSInterrupts+0x46>
    ++p_ccb->s_isr_os_cnt;
80006bc8:	c2 1f       	add %d15,1
80006bca:	e9 ff 1d 00 	st.b [%a15]29,%d15
80006bce:	00 90       	ret 
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;

  p_ccb->os_status = OSEE_KERNEL_SHUTDOWN;
80006bd0:	82 32       	mov %d2,3
  P2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST) p_cdb,
  VAR(StatusType, AUTOMATIC)                Error
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;
80006bd2:	39 ff 10 00 	ld.bu %d15,[%a15]16

  p_ccb->os_status = OSEE_KERNEL_SHUTDOWN;
80006bd6:	e9 f2 10 00 	st.b [%a15]16,%d2
  /* Used to propagate the error to the ShutdownHook */
  p_ccb->last_error = Error;
80006bda:	3b 90 01 20 	mov %d2,25
80006bde:	e9 f2 12 00 	st.b [%a15]18,%d2

  if (os_status == OSEE_KERNEL_STARTED) {
80006be2:	1e 22       	jeq %d15,2,80006be6 <SuspendOSInterrupts+0x5c>
80006be4:	3c 00       	j 80006be4 <SuspendOSInterrupts+0x5a>
    osEE_idle_task_terminate(p_cdb->p_idle_task);
80006be6:	99 24 04 00 	ld.a %a4,[%a2]4
80006bea:	6d 00 8c 08 	call 80007d02 <osEE_idle_task_terminate>
80006bee:	3c fb       	j 80006be4 <SuspendOSInterrupts+0x5a>

80006bf0 <ResumeOSInterrupts>:
(
  void
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
80006bf0:	91 00 00 f8 	movh.a %a15,32768
80006bf4:	99 ff 04 20 	ld.a %a15,[%a15]132 <80000084 <osEE_cdb_var>>

  osEE_orti_trace_service_entry(p_ccb, OSServiceId_ResumeOSInterrupts);

  osEE_stack_monitoring(p_cdb);

  if (p_ccb->s_isr_os_cnt > 0U) {
80006bf8:	39 ff 1d 00 	ld.bu %d15,[%a15]29 <80000084 <osEE_cdb_var>>
80006bfc:	6e 15       	jz %d15,80006c26 <ResumeOSInterrupts+0x36>
    --p_ccb->s_isr_os_cnt;
80006bfe:	c2 ff       	add %d15,-1
80006c00:	16 ff       	and %d15,255
80006c02:	e9 ff 1d 00 	st.b [%a15]29,%d15

    if (p_ccb->s_isr_os_cnt == 0U) {
80006c06:	ee 10       	jnz %d15,80006c26 <ResumeOSInterrupts+0x36>
      osEE_hal_end_nested_primitive(p_ccb->prev_s_isr_os_status);
80006c08:	48 62       	ld.w %d2,[%a15]24
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80006c0a:	4d c0 e2 ff 	mfcr %d15,$icr
80006c0e:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80006c12:	8f f2 0f 21 	and %d2,%d2,255
80006c16:	5f 23 08 00 	jeq %d3,%d2,80006c26 <ResumeOSInterrupts+0x36>
80006c1a:	37 2f 08 f0 	insert %d15,%d15,%d2,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80006c1e:	cd cf e2 0f 	mtcr $icr,%d15
80006c22:	0d 00 c0 04 	isync 
80006c26:	00 90       	ret 

80006c28 <StartOS>:
  CONST(CoreIdType, AUTOMATIC)           curr_core_id = osEE_get_curr_core_id();
  CONSTP2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_CONST)  p_kdb = osEE_get_kernel();
  CONSTP2VAR(OsEE_KCB, AUTOMATIC, OS_APPL_DATA)   p_kcb = p_kdb->p_kcb;
#endif /* !OSEE_SINGLECORE */
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
80006c28:	91 00 00 d8 	movh.a %a13,32768
FUNC(StatusType, OS_CODE)
  StartOS
(
  VAR(AppModeType, AUTOMATIC) Mode
)
{
80006c2c:	02 49       	mov %d9,%d4
  CONST(CoreIdType, AUTOMATIC)           curr_core_id = osEE_get_curr_core_id();
  CONSTP2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_CONST)  p_kdb = osEE_get_kernel();
  CONSTP2VAR(OsEE_KCB, AUTOMATIC, OS_APPL_DATA)   p_kcb = p_kdb->p_kcb;
#endif /* !OSEE_SINGLECORE */
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
80006c2e:	99 df 04 20 	ld.a %a15,[%a13]132 <80000084 <osEE_cdb_var>>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80006c32:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80006c36:	8f ff 0f 81 	and %d8,%d15,255
80006c3a:	f6 87       	jnz %d8,80006c48 <StartOS+0x20>
80006c3c:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80006c40:	cd cf e2 0f 	mtcr $icr,%d15
80006c44:	0d 00 c0 04 	isync 
  osEE_orti_trace_service_entry(p_ccb, OSServiceId_StartOS);
#if (defined(OSEE_ALLOW_TASK_MIGRATION))
  osEE_lock_kernel();
#endif /* OSEE_ALLOW_TASK_MIGRATION */

  if (p_ccb->os_status != OSEE_KERNEL_INITIALIZED) {
80006c48:	39 ff 10 00 	ld.bu %d15,[%a15]16
#if (defined(OSEE_ALLOW_TASK_MIGRATION))
    osEE_unlock_kernel();
#endif /* OSEE_ALLOW_TASK_MIGRATION */
    ev = E_OS_ACCESS;
80006c4c:	82 13       	mov %d3,1
  osEE_orti_trace_service_entry(p_ccb, OSServiceId_StartOS);
#if (defined(OSEE_ALLOW_TASK_MIGRATION))
  osEE_lock_kernel();
#endif /* OSEE_ALLOW_TASK_MIGRATION */

  if (p_ccb->os_status != OSEE_KERNEL_INITIALIZED) {
80006c4e:	6e 0f       	jz %d15,80006c6c <StartOS+0x44>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80006c50:	4d c0 e2 ff 	mfcr %d15,$icr
80006c54:	8f ff 0f 21 	and %d2,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80006c58:	5f 28 08 00 	jeq %d8,%d2,80006c68 <StartOS+0x40>
80006c5c:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80006c60:	cd cf e2 0f 	mtcr $icr,%d15
80006c64:	0d 00 c0 04 	isync 
    osEE_orti_trace_service_exit(p_ccb, OSServiceId_StartOS);
    osEE_end_primitive(flags);
  }

  return ev;
}
80006c68:	02 32       	mov %d2,%d3
80006c6a:	00 90       	ret 
  } else
#if (!defined(OSEE_SINGLECORE))
  if (curr_core_id == OS_CORE_ID_MASTER) {
    /* I rely in C shortcut for boolean expression */
#endif /* !OSEE_SINGLECORE */
    if (osEE_cpu_startos() == OSEE_FALSE) {
80006c6c:	6d 00 5c 08 	call 80007d24 <osEE_cpu_startos>
#if (defined(OSEE_ALLOW_TASK_MIGRATION))
      osEE_unlock_kernel();
#endif /* OSEE_ALLOW_TASK_MIGRATION */
      ev = E_OS_SYS_INIT;
80006c70:	3b 80 01 30 	mov %d3,24
  } else
#if (!defined(OSEE_SINGLECORE))
  if (curr_core_id == OS_CORE_ID_MASTER) {
    /* I rely in C shortcut for boolean expression */
#endif /* !OSEE_SINGLECORE */
    if (osEE_cpu_startos() == OSEE_FALSE) {
80006c74:	df 02 ee 7f 	jeq %d2,0,80006c50 <StartOS+0x28>
    /* Fill CCB */
    p_ccb->p_curr                   = p_idle_tdb;
#endif /* OSEE_API_DYNAMIC */

    /* GetActiveApplicationMode can be called inside StartupHook */
    p_ccb->os_status                = OSEE_KERNEL_STARTING;
80006c78:	82 1f       	mov %d15,1
  }
#endif /* !OSEE_SINGLECORE */
  if (ev == E_OK) {
#if (!defined(OSEE_STARTOS_RETURN)) || (defined(OSEE_API_DYNAMIC))
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_idle_tdb = p_cdb->p_idle_task;
80006c7a:	d9 dd 04 20 	lea %a13,[%a13]132
    /* Fill CCB */
    p_ccb->p_curr                   = p_idle_tdb;
#endif /* OSEE_API_DYNAMIC */

    /* GetActiveApplicationMode can be called inside StartupHook */
    p_ccb->os_status                = OSEE_KERNEL_STARTING;
80006c7e:	e9 ff 10 00 	st.b [%a15]16,%d15
    p_ccb->app_mode                 = real_mode;
80006c82:	e9 f9 11 00 	st.b [%a15]17,%d9
  }
#endif /* !OSEE_SINGLECORE */
  if (ev == E_OK) {
#if (!defined(OSEE_STARTOS_RETURN)) || (defined(OSEE_API_DYNAMIC))
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_idle_tdb = p_cdb->p_idle_task;
80006c86:	99 dc 04 00 	ld.a %a12,[%a13]4
  P2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)  p_ccb
)
{
/* Touch unused parameter */
  ((void)p_ccb);
  StartupHook();
80006c8a:	6d ff a5 f8 	call 80005dd4 <StartupHook>
#if (defined(OSEE_HAS_AUTOSTART_TRIGGER))
    {
      VAR(MemSize, AUTOMATIC) i;
      VAR(MemSize, AUTOMATIC) trigger_size;
      CONSTP2VAR(OsEE_autostart_trigger, AUTOMATIC, OS_APPL_CONST)
        p_auto_triggers = &(*p_cdb->p_autostart_trigger_array)[real_mode];
80006c8e:	99 dd 0c 00 	ld.a %a13,[%a13]12
#endif /* OSEE_HAS_ALARMS */
      P2VAR(OsEE_SchedTabDB, AUTOMATIC, OS_APPL_CONST) p_st_db_tmp;   /* MISRA R13.2 */
#endif /* OSEE_HAS_SCHEDULE_TABLES */

      trigger_size = p_auto_triggers->trigger_array_size;
      for (i = 0U; i < trigger_size; ++i) {
80006c92:	82 0f       	mov %d15,0
      P2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_CONST) p_alarm_db_tmp;  /* MISRA R13.2 */
#endif /* OSEE_HAS_ALARMS */
      P2VAR(OsEE_SchedTabDB, AUTOMATIC, OS_APPL_CONST) p_st_db_tmp;   /* MISRA R13.2 */
#endif /* OSEE_HAS_SCHEDULE_TABLES */

      trigger_size = p_auto_triggers->trigger_array_size;
80006c94:	01 d9 03 d6 	addsc.a %a13,%a13,%d9,3
80006c98:	19 d8 04 00 	ld.w %d8,[%a13]4
      for (i = 0U; i < trigger_size; ++i) {
80006c9c:	df 08 12 00 	jeq %d8,0,80006cc0 <StartOS+0x98>
        CONSTP2VAR(OsEE_autostart_trigger_info, AUTOMATIC, OS_APPL_CONST)
          p_trigger_to_act_info = &(*p_auto_triggers->p_trigger_ptr_array)[i];
80006ca0:	54 d2       	ld.w %d2,[%a13]
        CONSTP2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_CONST)
          p_trigger_to_act_db   = p_trigger_to_act_info->p_trigger_db;
80006ca2:	13 cf 20 32 	madd %d3,%d2,%d15,12
#endif /* OSEE_HAS_ALARMS */
      P2VAR(OsEE_SchedTabDB, AUTOMATIC, OS_APPL_CONST) p_st_db_tmp;   /* MISRA R13.2 */
#endif /* OSEE_HAS_SCHEDULE_TABLES */

      trigger_size = p_auto_triggers->trigger_array_size;
      for (i = 0U; i < trigger_size; ++i) {
80006ca6:	c2 1f       	add %d15,1
        CONSTP2VAR(OsEE_autostart_trigger_info, AUTOMATIC, OS_APPL_CONST)
          p_trigger_to_act_info = &(*p_auto_triggers->p_trigger_ptr_array)[i];
        CONSTP2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_CONST)
          p_trigger_to_act_db   = p_trigger_to_act_info->p_trigger_db;
80006ca8:	60 32       	mov.a %a2,%d3
80006caa:	d4 25       	ld.a %a5,[%a2]
#if (!defined(OSEE_HAS_SCHEDULE_TABLES))
        (void)osEE_alarm_set_rel(
80006cac:	99 54 04 00 	ld.a %a4,[%a5]4
80006cb0:	19 24 04 00 	ld.w %d4,[%a2]4
80006cb4:	19 25 08 00 	ld.w %d5,[%a2]8
80006cb8:	6d 00 aa 07 	call 80007c0c <osEE_alarm_set_rel>
#endif /* OSEE_HAS_ALARMS */
      P2VAR(OsEE_SchedTabDB, AUTOMATIC, OS_APPL_CONST) p_st_db_tmp;   /* MISRA R13.2 */
#endif /* OSEE_HAS_SCHEDULE_TABLES */

      trigger_size = p_auto_triggers->trigger_array_size;
      for (i = 0U; i < trigger_size; ++i) {
80006cbc:	5f 8f f2 ff 	jne %d15,%d8,80006ca0 <StartOS+0x78>
    }
#endif /* !OSEE_SINGLECORE */

/* [SWS_Os_00607] StartOS shall start the OS on the core on which it is called.
    (SRS_Os_80006, SRS_Os_80013) */
    if (p_ccb->os_status == OSEE_KERNEL_STARTING) {
80006cc0:	39 ff 10 00 	ld.bu %d15,[%a15]16
80006cc4:	9e 13       	jeq %d15,1,80006cea <StartOS+0xc2>
#endif /* OSEE_ALLOW_TASK_MIGRATION */

    osEE_orti_trace_service_exit(p_ccb, OSServiceId_StartOS);

#if (!defined(OSEE_STARTOS_RETURN)) && (!defined(OSEE_API_DYNAMIC))
    if (p_ccb->os_status == OSEE_KERNEL_STARTED) {
80006cc6:	39 ff 10 00 	ld.bu %d15,[%a15]16
80006cca:	1e 24       	jeq %d15,2,80006cd2 <StartOS+0xaa>
}

/* Disable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_disableIRQ(void)
{
    __asm__ volatile ("disable" : : : "memory");
80006ccc:	0d 00 40 03 	disable 
    }
#if (!defined(OSEE_SHUTDOWN_DO_NOT_RETURN_ON_MAIN))
    osEE_hal_disableIRQ();
    osEE_shutdown_os_extra();
    osEE_call_shutdown_hook(p_ccb, p_ccb->last_error);
    for(;;) {} /* Endless Loop */
80006cd0:	3c 00       	j 80006cd0 <StartOS+0xa8>
  osEE_idle_task_start
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_idle_tdb
)
{
  osEE_hal_save_ctx_and_ready2stacked(p_idle_tdb, p_idle_tdb->hdb.p_scb,
80006cd2:	99 c5 04 00 	ld.a %a5,[%a12]4
80006cd6:	40 c4       	mov.aa %a4,%a12
80006cd8:	40 56       	mov.aa %a6,%a5
80006cda:	6d 00 93 08 	call 80007e00 <osEE_hal_save_ctx_and_ready2stacked>
    osEE_orti_trace_service_exit(p_ccb, OSServiceId_StartOS);

#if (!defined(OSEE_STARTOS_RETURN)) && (!defined(OSEE_API_DYNAMIC))
    if (p_ccb->os_status == OSEE_KERNEL_STARTED) {
      osEE_idle_task_start(p_idle_tdb);
      osEE_task_end(p_idle_tdb);
80006cde:	40 c4       	mov.aa %a4,%a12
80006ce0:	6d 00 5f 05 	call 8000779e <osEE_task_end>
80006ce4:	0d 00 40 03 	disable 
80006ce8:	3c f4       	j 80006cd0 <StartOS+0xa8>
#endif /* !OSEE_SINGLECORE */

/* [SWS_Os_00607] StartOS shall start the OS on the core on which it is called.
    (SRS_Os_80006, SRS_Os_80013) */
    if (p_ccb->os_status == OSEE_KERNEL_STARTING) {
      p_ccb->os_status = OSEE_KERNEL_STARTED;
80006cea:	82 2f       	mov %d15,2
80006cec:	e9 ff 10 00 	st.b [%a15]16,%d15
80006cf0:	3c eb       	j 80006cc6 <StartOS+0x9e>

80006cf2 <GetActiveApplicationMode>:
#if (!defined(OSEE_HAS_ORTI))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI */
    p_ccb = p_cdb->p_ccb;
80006cf2:	91 00 00 f8 	movh.a %a15,32768
80006cf6:	99 ff 04 20 	ld.a %a15,[%a15]132 <80000084 <osEE_cdb_var>>
  osEE_stack_monitoring(p_cdb);

  if (p_ccb->os_status >= OSEE_KERNEL_STARTING) {
    app_mode = p_ccb->app_mode;
  } else {
    app_mode = INVALID_APPMODE;
80006cfa:	3b f0 0f 20 	mov %d2,255

  osEE_orti_trace_service_entry(p_ccb, OSServiceId_GetActiveApplicationMode);

  osEE_stack_monitoring(p_cdb);

  if (p_ccb->os_status >= OSEE_KERNEL_STARTING) {
80006cfe:	39 ff 10 00 	ld.bu %d15,[%a15]16
80006d02:	ee 02       	jnz %d15,80006d06 <GetActiveApplicationMode+0x14>
  }

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetActiveApplicationMode);

  return app_mode;
}
80006d04:	00 90       	ret 
  osEE_orti_trace_service_entry(p_ccb, OSServiceId_GetActiveApplicationMode);

  osEE_stack_monitoring(p_cdb);

  if (p_ccb->os_status >= OSEE_KERNEL_STARTING) {
    app_mode = p_ccb->app_mode;
80006d06:	39 f2 11 00 	ld.bu %d2,[%a15]17
  }

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetActiveApplicationMode);

  return app_mode;
}
80006d0a:	00 90       	ret 

80006d0c <ActivateTask>:
FUNC(StatusType, OS_CODE)
  ActivateTask
(
  VAR(TaskType, AUTOMATIC) TaskID
)
{
80006d0c:	91 00 00 f8 	movh.a %a15,32768
80006d10:	d9 ff 20 10 	lea %a15,[%a15]96 <80000060 <osEE_kdb_var>>
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
80006d14:	48 22       	ld.w %d2,[%a15]8
    ev = E_OS_ID;
80006d16:	82 3f       	mov %d15,3
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
80006d18:	3f 24 04 80 	jlt.u %d4,%d2,80006d20 <ActivateTask+0x14>
#if (defined(OSEE_HAS_ORTI))
  osEE_orti_trace_service_exit(p_ccb, OSServiceId_ActivateTask);
#endif /* OSEE_HAS_ORTI */

  return ev;
}
80006d1c:	02 f2       	mov %d2,%d15
80006d1e:	00 90       	ret 
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb_act = (*p_kdb->p_tdb_ptr_array)[TaskID];
80006d20:	c8 12       	ld.a %a2,[%a15]4
80006d22:	01 24 02 26 	addsc.a %a2,%a2,%d4,2
80006d26:	d4 2c       	ld.a %a12,[%a2]

    if (p_tdb_act->task_type <= OSEE_TASK_TYPE_EXTENDED) {
80006d28:	39 c2 14 00 	ld.bu %d2,[%a12]20
80006d2c:	ff 22 f8 ff 	jge.u %d2,2,80006d1c <ActivateTask+0x10>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80006d30:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80006d34:	8f ff 0f 81 	and %d8,%d15,255
80006d38:	f6 87       	jnz %d8,80006d46 <ActivateTask+0x3a>
80006d3a:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80006d3e:	cd cf e2 0f 	mtcr $icr,%d15
80006d42:	0d 00 c0 04 	isync 
      CONST(OsEE_reg, AUTOMATIC)  flags = osEE_begin_primitive();

      ev = osEE_task_activated(p_tdb_act);
80006d46:	40 c4       	mov.aa %a4,%a12
80006d48:	6d 00 1f 05 	call 80007786 <osEE_task_activated>
80006d4c:	02 2f       	mov %d15,%d2

      if (ev == E_OK) {
80006d4e:	76 2e       	jz %d2,80006d6a <ActivateTask+0x5e>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80006d50:	4d c0 e2 2f 	mfcr %d2,$icr
80006d54:	8f f2 0f 31 	and %d3,%d2,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80006d58:	5f 83 e2 7f 	jeq %d3,%d8,80006d1c <ActivateTask+0x10>
80006d5c:	37 82 08 20 	insert %d2,%d2,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80006d60:	cd c2 e2 0f 	mtcr $icr,%d2
80006d64:	0d 00 c0 04 	isync 
80006d68:	3c da       	j 80006d1c <ActivateTask+0x10>
        (void)osEE_scheduler_task_activated(p_kdb, p_tdb_act);
80006d6a:	40 f4       	mov.aa %a4,%a15
80006d6c:	40 c5       	mov.aa %a5,%a12
80006d6e:	6d 00 43 05 	call 800077f4 <osEE_scheduler_task_activated>
80006d72:	3c ef       	j 80006d50 <ActivateTask+0x44>

80006d74 <ChainTask>:
FUNC(StatusType, OS_CODE)
  ChainTask
(
  VAR(TaskType, AUTOMATIC) TaskID
)
{
80006d74:	91 00 00 f8 	movh.a %a15,32768
80006d78:	d9 ff 20 10 	lea %a15,[%a15]96 <80000060 <osEE_kdb_var>>
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK &&
          OSEE_HAS_SERVICE_PROTECTION */
    p_ccb = p_cdb->p_ccb;
80006d7c:	91 00 00 c8 	movh.a %a12,32768
  )
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_CHECKS */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
80006d80:	4c f2       	ld.w %d15,[%a15]8
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK &&
          OSEE_HAS_SERVICE_PROTECTION */
    p_ccb = p_cdb->p_ccb;
80006d82:	99 c4 04 20 	ld.a %a4,[%a12]132 <80000084 <osEE_cdb_var>>
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)
    p_curr = p_ccb->p_curr;
80006d86:	d4 43       	ld.a %a3,[%a4]
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_CHECKS */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
    ev = E_OS_ID;
80006d88:	82 32       	mov %d2,3
  )
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_CHECKS */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
80006d8a:	3f f4 03 80 	jlt.u %d4,%d15,80006d90 <ChainTask+0x1c>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_ChainTask);

  return ev;
}
80006d8e:	00 90       	ret 
#endif /* OSEE_HAS_CHECKS */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
    ev = E_OS_ID;
  } else {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb_act = (*p_kdb->p_tdb_ptr_array)[TaskID];
80006d90:	c8 12       	ld.a %a2,[%a15]4
80006d92:	01 24 02 26 	addsc.a %a2,%a2,%d4,2
80006d96:	d4 2d       	ld.a %a13,[%a2]
      ev = E_OS_SPINLOCK;
#endif /* OSEE_HAS_RESOURCES */
    } else
#endif /* OSEE_HAS_RESOURCES || OSEE_HAS_SPINLOCKS */
#endif /* OSEE_HAS_CHECKS */
    if (p_tdb_act->task_type <= OSEE_TASK_TYPE_EXTENDED) {
80006d98:	39 df 14 00 	ld.bu %d15,[%a13]20
80006d9c:	ff 2f f9 ff 	jge.u %d15,2,80006d8e <ChainTask+0x1a>
      VAR(OsEE_reg, AUTOMATIC)  flags;
#if (!defined(OSEE_HAS_SERVICE_PROTECTION))
      /* Silently reset ISR counters if service protection is not configured */
      if (p_ccb->s_isr_all_cnt > 0U) {
80006da0:	39 4f 1c 00 	ld.bu %d15,[%a4]28
80006da4:	6e 09       	jz %d15,80006db6 <ChainTask+0x42>
        p_ccb->s_isr_all_cnt = 0U;
80006da6:	82 0f       	mov %d15,0
80006da8:	e9 4f 1c 00 	st.b [%a4]28,%d15
80006dac:	4c 45       	ld.w %d15,[%a4]20
80006dae:	cd cf e2 0f 	mtcr $icr,%d15
80006db2:	0d 00 c0 04 	isync 
        osEE_hal_resumeIRQ(p_ccb->prev_s_isr_all_status);
      }
      if (p_ccb->d_isr_all_cnt > 0U) {
80006db6:	39 4f 1e 00 	ld.bu %d15,[%a4]30
80006dba:	6e 06       	jz %d15,80006dc6 <ChainTask+0x52>
        p_ccb->d_isr_all_cnt = 0U;
80006dbc:	82 0f       	mov %d15,0
80006dbe:	e9 4f 1e 00 	st.b [%a4]30,%d15
}

/* Enable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_enableIRQ(void)
{
  __asm__ volatile ("enable" : : : "memory");
80006dc2:	0d 00 00 03 	enable 
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80006dc6:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80006dca:	8f ff 0f 81 	and %d8,%d15,255
80006dce:	f6 87       	jnz %d8,80006ddc <ChainTask+0x68>
80006dd0:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80006dd4:	cd cf e2 0f 	mtcr $icr,%d15
80006dd8:	0d 00 c0 04 	isync 
      }
#endif /* !OSEE_HAS_SERVICE_PROTECTION */

      flags = osEE_begin_primitive();

      if (p_tdb_act == p_curr) {
80006ddc:	7d 3d 14 00 	jeq.a %a13,%a3,80006e04 <ChainTask+0x90>
        /* If the Task chain on it self, flag it. */
        p_tdb_act->p_tcb->status = OSEE_TASK_CHAINED;
        ev = E_OK;
      } else {
        ev = osEE_task_activated(p_tdb_act);
80006de0:	40 d4       	mov.aa %a4,%a13
80006de2:	6d 00 d2 04 	call 80007786 <osEE_task_activated>
        if (ev == E_OK) {
80006de6:	df 02 19 00 	jeq %d2,0,80006e18 <ChainTask+0xa4>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80006dea:	4d c0 e2 ff 	mfcr %d15,$icr
80006dee:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80006df2:	5f 83 ce 7f 	jeq %d3,%d8,80006d8e <ChainTask+0x1a>
80006df6:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80006dfa:	cd cf e2 0f 	mtcr $icr,%d15
80006dfe:	0d 00 c0 04 	isync 
80006e02:	00 90       	ret 

      flags = osEE_begin_primitive();

      if (p_tdb_act == p_curr) {
        /* If the Task chain on it self, flag it. */
        p_tdb_act->p_tcb->status = OSEE_TASK_CHAINED;
80006e04:	cc d3       	ld.a %a15,[%a13]12
80006e06:	82 5f       	mov %d15,5
80006e08:	28 2f       	st.b [%a15]2,%d15
  osEE_get_curr_task
(
  void
)
{
  return osEE_get_curr_core()->p_ccb->p_curr ;
80006e0a:	99 cf 04 20 	ld.a %a15,[%a12]132
80006e0e:	c8 0f       	ld.a %a15,[%a15]0
(
  P2VAR(OsEE_HDB, AUTOMATIC, OS_APPL_DATA)  p_to_term,
  VAR(OsEE_kernel_cb, AUTOMATIC)            kernel_cb
)
{
  osEE_hal_terminate_ctx(p_to_term->p_scb, kernel_cb);
80006e10:	c8 14       	ld.a %a4,[%a15]4
80006e12:	a0 05       	mov.a %a5,0
80006e14:	1d 00 2d 08 	j 80007e6e <osEE_hal_terminate_ctx>
        ev = E_OK;
      } else {
        ev = osEE_task_activated(p_tdb_act);
        if (ev == E_OK) {
          (void)osEE_scheduler_task_insert(p_kdb, p_tdb_act);
80006e18:	40 f4       	mov.aa %a4,%a15
80006e1a:	40 d5       	mov.aa %a5,%a13
80006e1c:	6d 00 1e 05 	call 80007858 <osEE_scheduler_task_insert>
80006e20:	3c f5       	j 80006e0a <ChainTask+0x96>

80006e22 <TerminateTask>:
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK &&
          OSEE_HAS_SERVICE_PROTECTION */
    p_ccb       = p_cdb->p_ccb;
80006e22:	91 00 00 f8 	movh.a %a15,32768
80006e26:	99 ff 04 20 	ld.a %a15,[%a15]132 <80000084 <osEE_cdb_var>>
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
    p_curr      = p_ccb->p_curr;
80006e2a:	c8 02       	ld.a %a2,[%a15]0
#endif /* OSEE_HAS_CHECKS elif (OSEE_HAS_ORTI || OSEE_HAS_STACK_MONITORING) */
  {
    VAR(OsEE_reg, AUTOMATIC) flags;
#if (!defined(OSEE_HAS_SERVICE_PROTECTION))
      /* Silently reset ISR counters if service protection is not configured */
      if (p_ccb->s_isr_all_cnt > 0U) {
80006e2c:	39 ff 1c 00 	ld.bu %d15,[%a15]28 <80000084 <osEE_cdb_var>>
80006e30:	6e 09       	jz %d15,80006e42 <TerminateTask+0x20>
        p_ccb->s_isr_all_cnt = 0U;
80006e32:	82 0f       	mov %d15,0
80006e34:	e9 ff 1c 00 	st.b [%a15]28,%d15
80006e38:	4c f5       	ld.w %d15,[%a15]20
80006e3a:	cd cf e2 0f 	mtcr $icr,%d15
80006e3e:	0d 00 c0 04 	isync 
        osEE_hal_resumeIRQ(p_ccb->prev_s_isr_all_status);
      }
      if (p_ccb->d_isr_all_cnt > 0U) {
80006e42:	39 ff 1e 00 	ld.bu %d15,[%a15]30
80006e46:	6e 06       	jz %d15,80006e52 <TerminateTask+0x30>
        p_ccb->d_isr_all_cnt = 0U;
80006e48:	82 0f       	mov %d15,0
80006e4a:	e9 ff 1e 00 	st.b [%a15]30,%d15
}

/* Enable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_enableIRQ(void)
{
  __asm__ volatile ("enable" : : : "memory");
80006e4e:	0d 00 00 03 	enable 
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80006e52:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80006e56:	8f ff 0f 21 	and %d2,%d15,255
80006e5a:	f6 27       	jnz %d2,80006e68 <TerminateTask+0x46>
80006e5c:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80006e60:	cd cf e2 0f 	mtcr $icr,%d15
80006e64:	0d 00 c0 04 	isync 
80006e68:	99 24 04 00 	ld.a %a4,[%a2]4
80006e6c:	a0 05       	mov.a %a5,0
80006e6e:	1d 00 00 08 	j 80007e6e <osEE_hal_terminate_ctx>

80006e72 <Schedule>:
#if (!defined(OSEE_HAS_ORTI)) && (!defined(OSEE_HAS_ERRORHOOK))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb  = p_cdb->p_ccb;
80006e72:	91 00 00 f8 	movh.a %a15,32768
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_curr = p_ccb->p_curr;
80006e76:	99 ff 04 20 	ld.a %a15,[%a15]132 <80000084 <osEE_cdb_var>>
80006e7a:	c8 0f       	ld.a %a15,[%a15]0
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)  p_tcb  = p_curr->p_tcb;
80006e7c:	c8 3c       	ld.a %a12,[%a15]12
    ev = E_OS_SPINLOCK;
#endif /* OSEE_HAS_RESOURCES */
  } else
#endif /* OSEE_HAS_RESOURCES || OSEE_HAS_SPINLOCKS */
#endif /* OSEE_HAS_CHECKS */
  if (p_tcb->current_prio == p_curr->dispatch_prio)
80006e7e:	39 ff 1d 00 	ld.bu %d15,[%a15]29 <80000084 <osEE_cdb_var>>
80006e82:	39 c2 01 00 	ld.bu %d2,[%a12]1 <80000084 <osEE_cdb_var>>
80006e86:	5f f2 04 00 	jeq %d2,%d15,80006e8e <Schedule+0x1c>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_Schedule);

  return ev;
}
80006e8a:	82 02       	mov %d2,0
80006e8c:	00 90       	ret 
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80006e8e:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80006e92:	8f ff 0f 81 	and %d8,%d15,255
80006e96:	df 08 1c 00 	jeq %d8,0,80006ece <Schedule+0x5c>
  {
    /* Begin primitive */
    CONST(OsEE_reg, AUTOMATIC)  flags = osEE_begin_primitive();

    /* Release internal resources */
    p_tcb->current_prio = p_curr->ready_prio;
80006e9a:	39 ff 1c 00 	ld.bu %d15,[%a15]28
    /* Try preemption */
    (void)osEE_scheduler_task_preemption_point(osEE_get_kernel());
80006e9e:	91 00 00 48 	movh.a %a4,32768
  {
    /* Begin primitive */
    CONST(OsEE_reg, AUTOMATIC)  flags = osEE_begin_primitive();

    /* Release internal resources */
    p_tcb->current_prio = p_curr->ready_prio;
80006ea2:	2c c1       	st.b [%a12]1,%d15
    /* Try preemption */
    (void)osEE_scheduler_task_preemption_point(osEE_get_kernel());
80006ea4:	d9 44 20 10 	lea %a4,[%a4]96 <80000060 <osEE_kdb_var>>
80006ea8:	6d 00 56 05 	call 80007954 <osEE_scheduler_task_preemption_point>
    /* Restore internal resources */
    p_tcb->current_prio = p_curr->dispatch_prio;
80006eac:	39 ff 1d 00 	ld.bu %d15,[%a15]29
80006eb0:	2c c1       	st.b [%a12]1,%d15
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80006eb2:	4d c0 e2 ff 	mfcr %d15,$icr
80006eb6:	8f ff 0f 21 	and %d2,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80006eba:	5f 82 e8 7f 	jeq %d2,%d8,80006e8a <Schedule+0x18>
80006ebe:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80006ec2:	cd cf e2 0f 	mtcr $icr,%d15
80006ec6:	0d 00 c0 04 	isync 
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_Schedule);

  return ev;
}
80006eca:	82 02       	mov %d2,0
80006ecc:	00 90       	ret 
80006ece:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
80006ed2:	cd cf e2 0f 	mtcr $icr,%d15
80006ed6:	0d 00 c0 04 	isync 
80006eda:	3c e0       	j 80006e9a <Schedule+0x28>

80006edc <GetResource>:
#if (!defined(OSEE_HAS_ORTI)) && (!defined(OSEE_HAS_ERRORHOOK))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb = p_cdb->p_ccb;
80006edc:	91 00 00 f8 	movh.a %a15,32768
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)
    p_curr = p_ccb->p_curr;
80006ee0:	99 ff 04 20 	ld.a %a15,[%a15]132 <80000084 <osEE_cdb_var>>
80006ee4:	c8 04       	ld.a %a4,[%a15]0
80006ee6:	91 00 00 f8 	movh.a %a15,32768
80006eea:	d9 ff 20 10 	lea %a15,[%a15]96 <80000060 <osEE_kdb_var>>
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_res_id(p_kdb, ResID)) {
80006eee:	4c f4       	ld.w %d15,[%a15]16
    ev = E_OS_ID;
80006ef0:	82 32       	mov %d2,3
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_res_id(p_kdb, ResID)) {
80006ef2:	3f f4 03 80 	jlt.u %d4,%d15,80006ef8 <GetResource+0x1c>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetResource);

  return ev;
}
80006ef6:	00 90       	ret 
  if (!osEE_is_valid_res_id(p_kdb, ResID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_ResourceDB, AUTOMATIC, OS_APPL_CONST)
      p_reso_db     = (*p_kdb->p_res_ptr_array)[ResID];
80006ef8:	c8 3f       	ld.a %a15,[%a15]12
80006efa:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
80006efe:	c8 02       	ld.a %a2,[%a15]0
    CONSTP2VAR(OsEE_ResourceCB, AUTOMATIC, OS_APPL_DATA)
      p_reso_cb     = p_reso_db->p_cb;
    CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
      p_curr_tcb    = p_curr->p_tcb;
80006f00:	cc 43       	ld.a %a15,[%a4]12
  } else
  {
    CONSTP2VAR(OsEE_ResourceDB, AUTOMATIC, OS_APPL_CONST)
      p_reso_db     = (*p_kdb->p_res_ptr_array)[ResID];
    CONSTP2VAR(OsEE_ResourceCB, AUTOMATIC, OS_APPL_DATA)
      p_reso_cb     = p_reso_db->p_cb;
80006f02:	d4 23       	ld.a %a3,[%a2]
    CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
      p_curr_tcb    = p_curr->p_tcb;
    CONST(TaskPrio, AUTOMATIC)
      reso_prio     = p_reso_db->prio;
80006f04:	39 23 04 00 	ld.bu %d3,[%a2]4
    CONST(TaskPrio, AUTOMATIC)
      current_prio  = p_curr_tcb->current_prio;
80006f08:	08 14       	ld.bu %d4,[%a15]1
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80006f0a:	4d c0 e2 2f 	mfcr %d2,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80006f0e:	8f f2 0f 51 	and %d5,%d2,255
80006f12:	02 2f       	mov %d15,%d2
80006f14:	f6 58       	jnz %d5,80006f24 <GetResource+0x48>
80006f16:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80006f1a:	cd cf e2 0f 	mtcr $icr,%d15
80006f1e:	0d 00 c0 04 	isync 
80006f22:	02 2f       	mov %d15,%d2
      ev = E_OS_CORE;
    } else
#endif /* !OSEE_SINGLECORE */
#endif /* OSEE_HAS_CHECKS */
    {
      if (current_prio < reso_prio) {
80006f24:	3f 34 18 80 	jlt.u %d4,%d3,80006f54 <GetResource+0x78>
        p_curr_tcb->current_prio = reso_prio;
        flags = osEE_hal_prepare_ipl(flags, reso_prio);
      }

      p_reso_cb->p_owner    = p_curr;
80006f28:	b5 34 08 00 	st.a [%a3]8,%a4
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80006f2c:	4d c0 e2 2f 	mfcr %d2,$icr
80006f30:	8f f2 0f 31 	and %d3,%d2,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80006f34:	16 ff       	and %d15,255
80006f36:	5f f3 08 00 	jeq %d3,%d15,80006f46 <GetResource+0x6a>
80006f3a:	37 f2 08 20 	insert %d2,%d2,%d15,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80006f3e:	cd c2 e2 0f 	mtcr $icr,%d2
80006f42:	0d 00 c0 04 	isync 

      osEE_end_primitive(flags);

      p_reso_cb->p_next     = p_curr_tcb->p_last_m;
80006f46:	4c f1       	ld.w %d15,[%a15]4
      p_reso_cb->prev_prio  = current_prio;
80006f48:	e9 34 04 00 	st.b [%a3]4,%d4

      p_reso_cb->p_owner    = p_curr;

      osEE_end_primitive(flags);

      p_reso_cb->p_next     = p_curr_tcb->p_last_m;
80006f4c:	6c 30       	st.w [%a3]0,%d15
      p_reso_cb->prev_prio  = current_prio;
      p_curr_tcb->p_last_m  = p_reso_db;
80006f4e:	e8 12       	st.a [%a15]4,%a2

      ev = E_OK;
80006f50:	82 02       	mov %d2,0
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetResource);

  return ev;
}
80006f52:	00 90       	ret 
}

OSEE_STATIC_INLINE FUNC(uint8_t, OS_CODE) OSEE_ALWAYS_INLINE
OSEE_ISR2_VIRT_TO_HW_PRIO(TaskPrio virt_prio)
{
  return (uint8_t) (((virt_prio) & (~OSEE_ISR2_PRIO_BIT)) + 1U) ;
80006f54:	8f f3 07 f1 	and %d15,%d3,127
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
    /* Remove the ICR.IE bit from flags */
    ret_flags = OSEE_B_CLEAR(flags, 1U, OSEE_TC_ICR_IE_POS);
  } else {
    ret_flags =
      OSEE_B_SET(flags, 8U, 0U, OSEE_ISR2_VIRT_TO_HW_PRIO(virt_prio));
80006f58:	8f f2 cf 51 	andn %d5,%d2,255

OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_prepare_ipl(OsEE_reg flags, TaskPrio virt_prio)
{
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
80006f5c:	37 03 48 60 	extr %d6,%d3,0,8
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
    /* Remove the ICR.IE bit from flags */
    ret_flags = OSEE_B_CLEAR(flags, 1U, OSEE_TC_ICR_IE_POS);
  } else {
    ret_flags =
      OSEE_B_SET(flags, 8U, 0U, OSEE_ISR2_VIRT_TO_HW_PRIO(virt_prio));
80006f60:	c2 1f       	add %d15,1
  osEE_hal_prepare_ipl(OsEE_reg flags, TaskPrio virt_prio)
{
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
    ret_flags = OSEE_B_SET(flags, 8U, 0U, OSEE_ISR_UNMASKED);
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
80006f62:	8b f3 2f 72 	ne %d7,%d3,255
    /* Remove the ICR.IE bit from flags */
    ret_flags = OSEE_B_CLEAR(flags, 1U, OSEE_TC_ICR_IE_POS);
  } else {
    ret_flags =
80006f66:	a6 5f       	or %d15,%d5
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
    ret_flags = OSEE_B_SET(flags, 8U, 0U, OSEE_ISR_UNMASKED);
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
    /* Remove the ICR.IE bit from flags */
    ret_flags = OSEE_B_CLEAR(flags, 1U, OSEE_TC_ICR_IE_POS);
80006f68:	8f 02 d0 21 	andn %d2,%d2,256
80006f6c:	2b 2f 40 f7 	sel %d15,%d7,%d15,%d2
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_prepare_ipl(OsEE_reg flags, TaskPrio virt_prio)
{
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
    ret_flags = OSEE_B_SET(flags, 8U, 0U, OSEE_ISR_UNMASKED);
80006f70:	8b 06 40 62 	lt %d6,%d6,0
    } else
#endif /* !OSEE_SINGLECORE */
#endif /* OSEE_HAS_CHECKS */
    {
      if (current_prio < reso_prio) {
        p_curr_tcb->current_prio = reso_prio;
80006f74:	28 13       	st.b [%a15]1,%d3
80006f76:	2b 5f 40 f6 	sel %d15,%d6,%d15,%d5
80006f7a:	3c d7       	j 80006f28 <GetResource+0x4c>

80006f7c <ReleaseResource>:
FUNC(StatusType, OS_CODE)
  ReleaseResource
(
  VAR(ResourceType, AUTOMATIC) ResID
)
{
80006f7c:	91 00 00 48 	movh.a %a4,32768
80006f80:	d9 44 20 10 	lea %a4,[%a4]96 <80000060 <osEE_kdb_var>>
#if (!defined(OSEE_HAS_ORTI)) && (!defined(OSEE_HAS_ERRORHOOK))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb = p_cdb->p_ccb;
80006f84:	91 00 00 f8 	movh.a %a15,32768
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_res_id(p_kdb, ResID)) {
80006f88:	4c 44       	ld.w %d15,[%a4]16
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb = p_cdb->p_ccb;
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)  p_curr = p_ccb->p_curr;
80006f8a:	99 ff 04 20 	ld.a %a15,[%a15]132 <80000084 <osEE_cdb_var>>
80006f8e:	c8 03       	ld.a %a3,[%a15]0
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_res_id(p_kdb, ResID)) {
    ev = E_OS_ID;
80006f90:	82 32       	mov %d2,3
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_res_id(p_kdb, ResID)) {
80006f92:	3f f4 03 80 	jlt.u %d4,%d15,80006f98 <ReleaseResource+0x1c>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_ReleaseResource);

  return ev;
}
80006f96:	00 90       	ret 
  } else
  {
    CONSTP2VAR(OsEE_TCB, AUTOMATIC, TYPEDEF)
      p_curr_tcb  = p_curr->p_tcb;
    CONSTP2VAR(OsEE_ResourceDB, AUTOMATIC, TYPEDEF)
      p_reso_db   = (*p_kdb->p_res_ptr_array)[ResID];
80006f98:	99 42 0c 00 	ld.a %a2,[%a4]12
  if (!osEE_is_valid_res_id(p_kdb, ResID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_TCB, AUTOMATIC, TYPEDEF)
      p_curr_tcb  = p_curr->p_tcb;
80006f9c:	cc 33       	ld.a %a15,[%a3]12
    CONSTP2VAR(OsEE_ResourceDB, AUTOMATIC, TYPEDEF)
      p_reso_db   = (*p_kdb->p_res_ptr_array)[ResID];
80006f9e:	01 24 02 26 	addsc.a %a2,%a2,%d4,2
    CONSTP2VAR(OsEE_ResourceCB, AUTOMATIC, TYPEDEF)
      p_reso_cb   = p_reso_db->p_cb;
80006fa2:	d4 22       	ld.a %a2,[%a2]
80006fa4:	d4 22       	ld.a %a2,[%a2]
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80006fa6:	4d c0 e2 2f 	mfcr %d2,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80006faa:	8f f2 0f f1 	and %d15,%d2,255
80006fae:	6e 2d       	jz %d15,80007008 <ReleaseResource+0x8c>
    {
      VAR(OsEE_reg, AUTOMATIC)
        flags = osEE_begin_primitive();

      /* Pop the Resources head */
      p_curr_tcb->p_last_m = p_curr_tcb->p_last_m->p_cb->p_next;
80006fb0:	c8 15       	ld.a %a5,[%a15]4
80006fb2:	d4 55       	ld.a %a5,[%a5]
80006fb4:	4c 50       	ld.w %d15,[%a5]0
80006fb6:	68 1f       	st.w [%a15]4,%d15

      if (p_curr_tcb->p_last_m != NULL) {
80006fb8:	6e 30       	jz %d15,80007018 <ReleaseResource+0x9c>
        CONST(TaskPrio, AUTOMATIC)
          prev_prio = p_reso_cb->prev_prio;
80006fba:	0c 24       	ld.bu %d15,[%a2]4
        flags = osEE_hal_prepare_ipl(flags, prev_prio);
      } else {
        CONST(TaskPrio, AUTOMATIC)
          dispatch_prio = p_curr->dispatch_prio;

        p_curr_tcb->current_prio = dispatch_prio;
80006fbc:	28 1f       	st.b [%a15]1,%d15
  osEE_hal_prepare_ipl(OsEE_reg flags, TaskPrio virt_prio)
{
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
    ret_flags = OSEE_B_SET(flags, 8U, 0U, OSEE_ISR_UNMASKED);
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
80006fbe:	8b ff 2f 52 	ne %d5,%d15,255

OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_prepare_ipl(OsEE_reg flags, TaskPrio virt_prio)
{
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
80006fc2:	37 0f 48 40 	extr %d4,%d15,0,8
}

OSEE_STATIC_INLINE FUNC(uint8_t, OS_CODE) OSEE_ALWAYS_INLINE
OSEE_ISR2_VIRT_TO_HW_PRIO(TaskPrio virt_prio)
{
  return (uint8_t) (((virt_prio) & (~OSEE_ISR2_PRIO_BIT)) + 1U) ;
80006fc6:	16 7f       	and %d15,127
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
    /* Remove the ICR.IE bit from flags */
    ret_flags = OSEE_B_CLEAR(flags, 1U, OSEE_TC_ICR_IE_POS);
  } else {
    ret_flags =
      OSEE_B_SET(flags, 8U, 0U, OSEE_ISR2_VIRT_TO_HW_PRIO(virt_prio));
80006fc8:	8f f2 cf 31 	andn %d3,%d2,255
80006fcc:	c2 1f       	add %d15,1
    ret_flags = OSEE_B_SET(flags, 8U, 0U, OSEE_ISR_UNMASKED);
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
    /* Remove the ICR.IE bit from flags */
    ret_flags = OSEE_B_CLEAR(flags, 1U, OSEE_TC_ICR_IE_POS);
  } else {
    ret_flags =
80006fce:	a6 3f       	or %d15,%d3
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
    ret_flags = OSEE_B_SET(flags, 8U, 0U, OSEE_ISR_UNMASKED);
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
    /* Remove the ICR.IE bit from flags */
    ret_flags = OSEE_B_CLEAR(flags, 1U, OSEE_TC_ICR_IE_POS);
80006fd0:	8f 02 d0 21 	andn %d2,%d2,256
80006fd4:	2b 2f 40 f5 	sel %d15,%d5,%d15,%d2
        flags = osEE_hal_prepare_ipl(flags, dispatch_prio);
      }

      p_reso_cb->p_owner = NULL;
80006fd8:	82 02       	mov %d2,0
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_prepare_ipl(OsEE_reg flags, TaskPrio virt_prio)
{
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
    ret_flags = OSEE_B_SET(flags, 8U, 0U, OSEE_ISR_UNMASKED);
80006fda:	8b 04 40 42 	lt %d4,%d4,0
80006fde:	59 22 08 00 	st.w [%a2]8,%d2
80006fe2:	2b 3f 40 f4 	sel %d15,%d4,%d15,%d3

      /* Preemption point */
      (void)osEE_scheduler_task_preemption_point(p_kdb);
80006fe6:	6d 00 b7 04 	call 80007954 <osEE_scheduler_task_preemption_point>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80006fea:	4d c0 e2 2f 	mfcr %d2,$icr
80006fee:	8f f2 0f 31 	and %d3,%d2,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80006ff2:	16 ff       	and %d15,255
80006ff4:	5f f3 08 00 	jeq %d3,%d15,80007004 <ReleaseResource+0x88>
80006ff8:	37 f2 08 20 	insert %d2,%d2,%d15,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80006ffc:	cd c2 e2 0f 	mtcr $icr,%d2
80007000:	0d 00 c0 04 	isync 

      osEE_end_primitive(flags);

      ev = E_OK;
80007004:	82 02       	mov %d2,0
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_ReleaseResource);

  return ev;
}
80007006:	00 90       	ret 
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
    OsEE_icr icr_temp = icr;
80007008:	02 2f       	mov %d15,%d2
8000700a:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000700e:	cd cf e2 0f 	mtcr $icr,%d15
80007012:	0d 00 c0 04 	isync 
80007016:	3c cd       	j 80006fb0 <ReleaseResource+0x34>

        p_curr_tcb->current_prio = prev_prio;
        flags = osEE_hal_prepare_ipl(flags, prev_prio);
      } else {
        CONST(TaskPrio, AUTOMATIC)
          dispatch_prio = p_curr->dispatch_prio;
80007018:	39 3f 1d 00 	ld.bu %d15,[%a3]29
8000701c:	3c d0       	j 80006fbc <ReleaseResource+0x40>

8000701e <ShutdownOS>:
#if (!defined(OSEE_HAS_ORTI)) && (!defined(OSEE_HAS_ERRORHOOK))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb = p_cdb->p_ccb;
8000701e:	91 00 00 f8 	movh.a %a15,32768
80007022:	99 f2 04 20 	ld.a %a2,[%a15]132 <80000084 <osEE_cdb_var>>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007026:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000702a:	8f ff 0f 21 	and %d2,%d15,255
8000702e:	f6 27       	jnz %d2,8000703c <ShutdownOS+0x1e>
80007030:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007034:	cd cf e2 0f 	mtcr $icr,%d15
80007038:	0d 00 c0 04 	isync 
  CONST(OsEE_reg, AUTOMATIC)  flags = osEE_begin_primitive();
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;
8000703c:	39 2f 10 00 	ld.bu %d15,[%a2]16
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  {
    if ((os_status == OSEE_KERNEL_STARTED) ||
80007040:	c2 ff       	add %d15,-1
80007042:	bf 2f 10 80 	jlt.u %d15,2,80007062 <ShutdownOS+0x44>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007046:	4d c0 e2 ff 	mfcr %d15,$icr
8000704a:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
8000704e:	5f 23 08 00 	jeq %d3,%d2,8000705e <ShutdownOS+0x40>
80007052:	37 2f 08 f0 	insert %d15,%d15,%d2,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007056:	cd cf e2 0f 	mtcr $icr,%d15
8000705a:	0d 00 c0 04 	isync 

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_ShutdownOS);
  osEE_end_primitive(flags);

  return ev;
}
8000705e:	82 72       	mov %d2,7
80007060:	00 90       	ret 
80007062:	d9 f2 04 20 	lea %a2,[%a15]132
80007066:	99 ff 04 20 	ld.a %a15,[%a15]132
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;

  p_ccb->os_status = OSEE_KERNEL_SHUTDOWN;
8000706a:	82 32       	mov %d2,3
  P2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST) p_cdb,
  VAR(StatusType, AUTOMATIC)                Error
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;
8000706c:	39 ff 10 00 	ld.bu %d15,[%a15]16

  p_ccb->os_status = OSEE_KERNEL_SHUTDOWN;
  /* Used to propagate the error to the ShutdownHook */
  p_ccb->last_error = Error;
80007070:	e9 f4 12 00 	st.b [%a15]18,%d4
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;

  p_ccb->os_status = OSEE_KERNEL_SHUTDOWN;
80007074:	e9 f2 10 00 	st.b [%a15]16,%d2
  /* Used to propagate the error to the ShutdownHook */
  p_ccb->last_error = Error;

  if (os_status == OSEE_KERNEL_STARTED) {
80007078:	1e 22       	jeq %d15,2,8000707c <ShutdownOS+0x5e>
8000707a:	3c 00       	j 8000707a <ShutdownOS+0x5c>
    osEE_idle_task_terminate(p_cdb->p_idle_task);
8000707c:	99 24 04 00 	ld.a %a4,[%a2]4
80007080:	6d 00 41 06 	call 80007d02 <osEE_idle_task_terminate>
80007084:	3c fb       	j 8000707a <ShutdownOS+0x5c>

80007086 <GetTaskID>:
#if (!defined(OSEE_HAS_ORTI)) && (!defined(OSEE_HAS_ERRORHOOK))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb = p_cdb->p_ccb;
80007086:	91 00 00 f8 	movh.a %a15,32768
8000708a:	19 ff 04 20 	ld.w %d15,[%a15]132 <80000084 <osEE_cdb_var>>
FUNC(StatusType, OS_CODE)
  GetTaskID
(
  VAR(TaskRefType, AUTOMATIC) TaskID
)
{
8000708e:	20 08       	sub.a %sp,8
#if (!defined(OSEE_HAS_ORTI)) && (!defined(OSEE_HAS_ERRORHOOK))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb = p_cdb->p_ccb;
80007090:	78 01       	st.w [%sp]4,%d15
      argument for NULL pointer and return OS_E_PARAMETER_POINTER
      if such argument is NULL.
      +
      MISRA dictate NULL check for pointers always. */
  if (TaskID == NULL) {
    ev = E_OS_PARAM_POINTER;
80007092:	3b e0 00 20 	mov %d2,14
  /* [OS566]: The Operating System API shall check in extended mode all pointer
      argument for NULL pointer and return OS_E_PARAMETER_POINTER
      if such argument is NULL.
      +
      MISRA dictate NULL check for pointers always. */
  if (TaskID == NULL) {
80007096:	bc 4c       	jz.a %a4,800070ae <GetTaskID+0x28>
    ev = E_OS_PARAM_POINTER;
  } else {
    VAR(TaskType, AUTOMATIC)
      tid = INVALID_TASK;
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)
      p_tdb = p_ccb->p_curr;
80007098:	60 f2       	mov.a %a2,%d15
8000709a:	cc 20       	ld.a %a15,[%a2]0
       value to return. If it its ISR2 we have to follow the chain and
       find the first task in the list (which is the running task
       which was preempted by the ISR, which could be the idle task),
       or we are idle. */
    
    if (p_tdb->task_type <= OSEE_TASK_TYPE_EXTENDED) {
8000709c:	39 f2 14 00 	ld.bu %d2,[%a15]20
800070a0:	bf 22 17 80 	jlt.u %d2,2,800070ce <GetTaskID+0x48>
      MISRA dictate NULL check for pointers always. */
  if (TaskID == NULL) {
    ev = E_OS_PARAM_POINTER;
  } else {
    VAR(TaskType, AUTOMATIC)
      tid = INVALID_TASK;
800070a4:	82 ff       	mov %d15,-1
       or we are idle. */
    
    if (p_tdb->task_type <= OSEE_TASK_TYPE_EXTENDED) {
      /* BASIC or EXTENDED tasks are the first ones in the stacked queue */
      tid = p_tdb->tid;
    } else if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
800070a6:	df 22 05 00 	jeq %d2,2,800070b0 <GetTaskID+0x2a>
    } else {
      /* This is the case of the IDLE task. we do nothing because tid
         is already initialized */
    }
    /* XXX: This SHALL be atomic. */
    (*TaskID) = tid;
800070aa:	6c 40       	st.w [%a4]0,%d15
    ev = E_OK;
800070ac:	82 02       	mov %d2,0
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetTaskID);

  return ev;
}
800070ae:	00 90       	ret 
      tid = p_tdb->tid;
    } else if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
      /* In case of ISR2 search the first stacked that is not an
         ISR2. it could be a basic/extended task or an IDLE task */
      P2CONST(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
        p_sn = p_ccb->p_stk_sn->p_next;
800070b0:	99 a2 04 00 	ld.a %a2,[%sp]4
800070b4:	cc 23       	ld.a %a15,[%a2]12
800070b6:	c8 0f       	ld.a %a15,[%a15]0

      while (p_sn != NULL) {
800070b8:	7c f4       	jnz.a %a15,800070c0 <GetTaskID+0x3a>
800070ba:	3c f8       	j 800070aa <GetTaskID+0x24>
          p_searched_tdb = p_sn->p_tdb;
        if (p_searched_tdb->task_type <= OSEE_TASK_TYPE_EXTENDED) {
          tid = p_searched_tdb->tid;
          break;
        } else {
          p_sn = p_sn->p_next;
800070bc:	c8 0f       	ld.a %a15,[%a15]0
      /* In case of ISR2 search the first stacked that is not an
         ISR2. it could be a basic/extended task or an IDLE task */
      P2CONST(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
        p_sn = p_ccb->p_stk_sn->p_next;

      while (p_sn != NULL) {
800070be:	bc fc       	jz.a %a15,800070d6 <GetTaskID+0x50>
        CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)
          p_searched_tdb = p_sn->p_tdb;
800070c0:	c8 12       	ld.a %a2,[%a15]4
        if (p_searched_tdb->task_type <= OSEE_TASK_TYPE_EXTENDED) {
800070c2:	39 2f 14 00 	ld.bu %d15,[%a2]20
800070c6:	ff 2f fb ff 	jge.u %d15,2,800070bc <GetTaskID+0x36>
          tid = p_searched_tdb->tid;
800070ca:	4c 24       	ld.w %d15,[%a2]16
          break;
800070cc:	3c ef       	j 800070aa <GetTaskID+0x24>
       which was preempted by the ISR, which could be the idle task),
       or we are idle. */
    
    if (p_tdb->task_type <= OSEE_TASK_TYPE_EXTENDED) {
      /* BASIC or EXTENDED tasks are the first ones in the stacked queue */
      tid = p_tdb->tid;
800070ce:	4c f4       	ld.w %d15,[%a15]16
      /* This is the case of the IDLE task. we do nothing because tid
         is already initialized */
    }
    /* XXX: This SHALL be atomic. */
    (*TaskID) = tid;
    ev = E_OK;
800070d0:	82 02       	mov %d2,0
    } else {
      /* This is the case of the IDLE task. we do nothing because tid
         is already initialized */
    }
    /* XXX: This SHALL be atomic. */
    (*TaskID) = tid;
800070d2:	6c 40       	st.w [%a4]0,%d15
800070d4:	3c ed       	j 800070ae <GetTaskID+0x28>
      MISRA dictate NULL check for pointers always. */
  if (TaskID == NULL) {
    ev = E_OS_PARAM_POINTER;
  } else {
    VAR(TaskType, AUTOMATIC)
      tid = INVALID_TASK;
800070d6:	82 ff       	mov %d15,-1
800070d8:	3c e9       	j 800070aa <GetTaskID+0x24>

800070da <GetTaskState>:
     pointer argument for NULL pointer and return OS_E_PARAMETER_POINTER
     if such argument is NULL.
     +
     MISRA dictate NULL check for pointers always. */
  if (State == NULL) {
    ev = E_OS_PARAM_POINTER;
800070da:	3b e0 00 20 	mov %d2,14
  /* [SWS_Os_00566]: The Operating System API shall check in extended mode all
     pointer argument for NULL pointer and return OS_E_PARAMETER_POINTER
     if such argument is NULL.
     +
     MISRA dictate NULL check for pointers always. */
  if (State == NULL) {
800070de:	bc 49       	jz.a %a4,800070f0 <GetTaskState+0x16>
800070e0:	91 00 00 f8 	movh.a %a15,32768
800070e4:	d9 ff 20 10 	lea %a15,[%a15]96 <80000060 <osEE_kdb_var>>
    ev = E_OS_PARAM_POINTER;
  } else
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
800070e8:	4c f2       	ld.w %d15,[%a15]8
    ev = E_OS_ID;
800070ea:	82 32       	mov %d2,3
     +
     MISRA dictate NULL check for pointers always. */
  if (State == NULL) {
    ev = E_OS_PARAM_POINTER;
  } else
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
800070ec:	3f f4 03 80 	jlt.u %d4,%d15,800070f2 <GetTaskState+0x18>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetTaskState);

  return ev;
}
800070f0:	00 90       	ret 
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb = (*p_kdb->p_tdb_ptr_array)[TaskID];
800070f2:	c8 1f       	ld.a %a15,[%a15]4
      default:
	/* this should never happen */
        OSEE_RUN_ASSERT(OSEE_FALSE,"Invalid Task State");
        break;
    }
    ev = E_OK;
800070f4:	82 02       	mov %d2,0
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb = (*p_kdb->p_tdb_ptr_array)[TaskID];
800070f6:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
    /* XXX: This SHALL be atomic. Sure for TriCore,
            visually check generate asm for each architecture */
    CONST(OsEE_task_status, AUTOMATIC) local_state = p_tdb->p_tcb->status;
800070fa:	c8 0f       	ld.a %a15,[%a15]0
800070fc:	c8 3f       	ld.a %a15,[%a15]12
    switch (local_state) {
800070fe:	0c f2       	ld.bu %d15,[%a15]2
80007100:	ff 6f f8 ff 	jge.u %d15,6,800070f0 <GetTaskState+0x16>
80007104:	91 00 00 f8 	movh.a %a15,32768
80007108:	d9 ff 10 47 	lea %a15,[%a15]28944 <80007110 <GetTaskState+0x36>>
8000710c:	90 ff       	addsc.a %a15,%a15,%d15,2
8000710e:	dc 0f       	ji %a15
80007110:	1d 00 14 00 	j 80007138 <GetTaskState+0x5e>
80007114:	1d 00 0e 00 	j 80007130 <GetTaskState+0x56>
80007118:	1d 00 0c 00 	j 80007130 <GetTaskState+0x56>
8000711c:	1d 00 06 00 	j 80007128 <GetTaskState+0x4e>
80007120:	1d 00 10 00 	j 80007140 <GetTaskState+0x66>
80007124:	1d 00 0e 00 	j 80007140 <GetTaskState+0x66>
      case OSEE_TASK_READY:
      case OSEE_TASK_READY_STACKED:
        (*State) = READY;
        break;
      case OSEE_TASK_WAITING:
        (*State) = WAITING;
80007128:	82 3f       	mov %d15,3
8000712a:	2c 40       	st.b [%a4]0,%d15
      default:
	/* this should never happen */
        OSEE_RUN_ASSERT(OSEE_FALSE,"Invalid Task State");
        break;
    }
    ev = E_OK;
8000712c:	82 02       	mov %d2,0
      case OSEE_TASK_READY_STACKED:
        (*State) = READY;
        break;
      case OSEE_TASK_WAITING:
        (*State) = WAITING;
        break;
8000712e:	00 90       	ret 
      case OSEE_TASK_SUSPENDED:
        (*State) = SUSPENDED;
        break;
      case OSEE_TASK_READY:
      case OSEE_TASK_READY_STACKED:
        (*State) = READY;
80007130:	82 1f       	mov %d15,1
80007132:	2c 40       	st.b [%a4]0,%d15
      default:
	/* this should never happen */
        OSEE_RUN_ASSERT(OSEE_FALSE,"Invalid Task State");
        break;
    }
    ev = E_OK;
80007134:	82 02       	mov %d2,0
        (*State) = SUSPENDED;
        break;
      case OSEE_TASK_READY:
      case OSEE_TASK_READY_STACKED:
        (*State) = READY;
        break;
80007136:	00 90       	ret 
    /* XXX: This SHALL be atomic. Sure for TriCore,
            visually check generate asm for each architecture */
    CONST(OsEE_task_status, AUTOMATIC) local_state = p_tdb->p_tcb->status;
    switch (local_state) {
      case OSEE_TASK_SUSPENDED:
        (*State) = SUSPENDED;
80007138:	82 0f       	mov %d15,0
8000713a:	2c 40       	st.b [%a4]0,%d15
      default:
	/* this should never happen */
        OSEE_RUN_ASSERT(OSEE_FALSE,"Invalid Task State");
        break;
    }
    ev = E_OK;
8000713c:	82 02       	mov %d2,0
            visually check generate asm for each architecture */
    CONST(OsEE_task_status, AUTOMATIC) local_state = p_tdb->p_tcb->status;
    switch (local_state) {
      case OSEE_TASK_SUSPENDED:
        (*State) = SUSPENDED;
        break;
8000713e:	00 90       	ret 
      case OSEE_TASK_WAITING:
        (*State) = WAITING;
        break;
      case OSEE_TASK_RUNNING:
      case OSEE_TASK_CHAINED:
        (*State) = RUNNING;
80007140:	82 4f       	mov %d15,4
80007142:	2c 40       	st.b [%a4]0,%d15
      default:
	/* this should never happen */
        OSEE_RUN_ASSERT(OSEE_FALSE,"Invalid Task State");
        break;
    }
    ev = E_OK;
80007144:	82 02       	mov %d2,0
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetTaskState);

  return ev;
}
80007146:	00 90       	ret 

80007148 <SetRelAlarm>:
(
  VAR(AlarmType,  AUTOMATIC)  AlarmID,
  VAR(TickType,   AUTOMATIC)  increment,
  VAR(TickType,   AUTOMATIC)  cycle
)
{
80007148:	91 00 00 f8 	movh.a %a15,32768
8000714c:	d9 ff 20 10 	lea %a15,[%a15]96 <80000060 <osEE_kdb_var>>
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
80007150:	4c f8       	ld.w %d15,[%a15]32
    ev = E_OS_ID;
80007152:	82 32       	mov %d2,3
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
80007154:	3f f4 03 80 	jlt.u %d4,%d15,8000715a <SetRelAlarm+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_SetRelAlarm);

  return ev;
}
80007158:	00 90       	ret 
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_DATA)
      p_alarm_db = (*p_kdb->p_alarm_ptr_array)[AlarmID];
8000715a:	c8 7f       	ld.a %a15,[%a15]28
8000715c:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
80007160:	c8 05       	ld.a %a5,[%a15]0
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
      p_counter_db = osEE_alarm_get_trigger_db(p_alarm_db)->p_counter_db;
80007162:	99 54 04 00 	ld.a %a4,[%a5]4
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007166:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000716a:	8f ff 0f 81 	and %d8,%d15,255
8000716e:	df 08 13 00 	jeq %d8,0,80007194 <SetRelAlarm+0x4c>
#endif /* OSEE_HAS_CHECKS */
    {
      CONST(OsEE_reg, AUTOMATIC)
        flags = osEE_begin_primitive();

      ev = osEE_alarm_set_rel(p_counter_db, p_alarm_db, increment, cycle);
80007172:	0b 56 10 48 	mov %e4,%d6,%d5
80007176:	6d 00 4b 05 	call 80007c0c <osEE_alarm_set_rel>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000717a:	4d c0 e2 ff 	mfcr %d15,$icr
8000717e:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80007182:	5f 83 eb 7f 	jeq %d3,%d8,80007158 <SetRelAlarm+0x10>
80007186:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000718a:	cd cf e2 0f 	mtcr $icr,%d15
8000718e:	0d 00 c0 04 	isync 
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_SetRelAlarm);

  return ev;
}
80007192:	00 90       	ret 
80007194:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
80007198:	cd cf e2 0f 	mtcr $icr,%d15
8000719c:	0d 00 c0 04 	isync 
800071a0:	3c e9       	j 80007172 <SetRelAlarm+0x2a>

800071a2 <SetAbsAlarm>:
(
  VAR(AlarmType,  AUTOMATIC)  AlarmID,
  VAR(TickType,   AUTOMATIC)  start,
  VAR(TickType,   AUTOMATIC)  cycle
)
{
800071a2:	91 00 00 f8 	movh.a %a15,32768
800071a6:	d9 ff 20 10 	lea %a15,[%a15]96 <80000060 <osEE_kdb_var>>
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
800071aa:	4c f8       	ld.w %d15,[%a15]32
    ev = E_OS_ID;
800071ac:	82 32       	mov %d2,3
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
800071ae:	3f f4 03 80 	jlt.u %d4,%d15,800071b4 <SetAbsAlarm+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_SetAbsAlarm);

  return ev;
}
800071b2:	00 90       	ret 
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_DATA)
      p_alarm_db = (*p_kdb->p_alarm_ptr_array)[AlarmID];
800071b4:	c8 7f       	ld.a %a15,[%a15]28
800071b6:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
800071ba:	c8 05       	ld.a %a5,[%a15]0
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
      p_counter_db = osEE_alarm_get_trigger_db(p_alarm_db)->p_counter_db;
800071bc:	99 54 04 00 	ld.a %a4,[%a5]4
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
800071c0:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
800071c4:	8f ff 0f 81 	and %d8,%d15,255
800071c8:	df 08 13 00 	jeq %d8,0,800071ee <SetAbsAlarm+0x4c>
#endif /* OSEE_HAS_CHECKS */
    {
      CONST(OsEE_reg, AUTOMATIC)
        flags = osEE_begin_primitive();

      ev = osEE_alarm_set_abs(p_counter_db, p_alarm_db, start, cycle);
800071cc:	0b 56 10 48 	mov %e4,%d6,%d5
800071d0:	6d 00 43 05 	call 80007c56 <osEE_alarm_set_abs>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
800071d4:	4d c0 e2 ff 	mfcr %d15,$icr
800071d8:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
800071dc:	5f 83 eb 7f 	jeq %d3,%d8,800071b2 <SetAbsAlarm+0x10>
800071e0:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
800071e4:	cd cf e2 0f 	mtcr $icr,%d15
800071e8:	0d 00 c0 04 	isync 
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_SetAbsAlarm);

  return ev;
}
800071ec:	00 90       	ret 
800071ee:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
800071f2:	cd cf e2 0f 	mtcr $icr,%d15
800071f6:	0d 00 c0 04 	isync 
800071fa:	3c e9       	j 800071cc <SetAbsAlarm+0x2a>

800071fc <CancelAlarm>:
FUNC(StatusType, OS_CODE)
  CancelAlarm
(
  VAR(AlarmType, AUTOMATIC) AlarmID
)
{
800071fc:	91 00 00 f8 	movh.a %a15,32768
80007200:	d9 ff 20 10 	lea %a15,[%a15]96 <80000060 <osEE_kdb_var>>
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
80007204:	4c f8       	ld.w %d15,[%a15]32
    ev = E_OS_ID;
80007206:	82 32       	mov %d2,3
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
80007208:	3f f4 03 80 	jlt.u %d4,%d15,8000720e <CancelAlarm+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_CancelAlarm);

  return ev;
}
8000720c:	00 90       	ret 
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
    ev = E_OS_ID;
  } else {
    CONSTP2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_DATA)
      p_alarm_db  = (*p_kdb->p_alarm_ptr_array)[AlarmID];
8000720e:	c8 7f       	ld.a %a15,[%a15]28
80007210:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
80007214:	c8 04       	ld.a %a4,[%a15]0
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007216:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000721a:	8f ff 0f 81 	and %d8,%d15,255
8000721e:	df 08 11 00 	jeq %d8,0,80007240 <CancelAlarm+0x44>
    CONST(OsEE_reg, AUTOMATIC)
      flags = osEE_begin_primitive();

    ev = osEE_alarm_cancel(p_alarm_db);
80007222:	6d 00 2d 05 	call 80007c7c <osEE_alarm_cancel>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007226:	4d c0 e2 ff 	mfcr %d15,$icr
8000722a:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
8000722e:	5f 83 ef 7f 	jeq %d3,%d8,8000720c <CancelAlarm+0x10>
80007232:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007236:	cd cf e2 0f 	mtcr $icr,%d15
8000723a:	0d 00 c0 04 	isync 
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_CancelAlarm);

  return ev;
}
8000723e:	00 90       	ret 
80007240:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
80007244:	cd cf e2 0f 	mtcr $icr,%d15
80007248:	0d 00 c0 04 	isync 
8000724c:	3c eb       	j 80007222 <CancelAlarm+0x26>

8000724e <GetAlarm>:
  GetAlarm
(
  VAR(AlarmType, AUTOMATIC)   AlarmID,
  VAR(TickRefType, AUTOMATIC) Tick
)
{
8000724e:	91 00 00 f8 	movh.a %a15,32768
80007252:	d9 ff 20 10 	lea %a15,[%a15]96 <80000060 <osEE_kdb_var>>
  if (p_ccb->os_context > OSEE_POSTTASKHOOK_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
80007256:	4c f8       	ld.w %d15,[%a15]32
    ev = E_OS_ID;
80007258:	82 32       	mov %d2,3
  if (p_ccb->os_context > OSEE_POSTTASKHOOK_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
8000725a:	3f f4 03 80 	jlt.u %d4,%d15,80007260 <GetAlarm+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetAlarm);

  return ev;
}
8000725e:	00 90       	ret 
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
    ev = E_OS_ID;
  } else
  if (Tick == NULL) {
    ev = E_OS_PARAM_POINTER;
80007260:	3b e0 00 20 	mov %d2,14
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
    ev = E_OS_ID;
  } else
  if (Tick == NULL) {
80007264:	bd 04 fd 7f 	jz.a %a4,8000725e <GetAlarm+0x10>
    ev = E_OS_PARAM_POINTER;
  } else
  {
    CONSTP2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_DATA)
      p_alarm_db = (*p_kdb->p_alarm_ptr_array)[AlarmID];
80007268:	c8 7f       	ld.a %a15,[%a15]28
8000726a:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
8000726e:	c8 0f       	ld.a %a15,[%a15]0
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007270:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80007274:	8f ff 0f 81 	and %d8,%d15,255
80007278:	f6 87       	jnz %d8,80007286 <GetAlarm+0x38>
8000727a:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000727e:	cd cf e2 0f 	mtcr $icr,%d15
80007282:	0d 00 c0 04 	isync 
80007286:	40 45       	mov.aa %a5,%a4
    CONST(OsEE_reg, AUTOMATIC)
      flags = osEE_begin_primitive();

    ev = osEE_alarm_get(p_alarm_db, Tick);
80007288:	40 f4       	mov.aa %a4,%a15
8000728a:	6d 00 0d 05 	call 80007ca4 <osEE_alarm_get>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000728e:	4d c0 e2 ff 	mfcr %d15,$icr
80007292:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80007296:	5f 83 e4 7f 	jeq %d3,%d8,8000725e <GetAlarm+0x10>
8000729a:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000729e:	cd cf e2 0f 	mtcr $icr,%d15
800072a2:	0d 00 c0 04 	isync 
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetAlarm);

  return ev;
}
800072a6:	00 90       	ret 

800072a8 <GetAlarmBase>:
  GetAlarmBase
(
  VAR(AlarmType, AUTOMATIC)         AlarmID,
  VAR(AlarmBaseRefType, AUTOMATIC)  Info
)
{
800072a8:	91 00 00 f8 	movh.a %a15,32768
800072ac:	d9 ff 20 10 	lea %a15,[%a15]96 <80000060 <osEE_kdb_var>>
  if (p_ccb->os_context > OSEE_POSTTASKHOOK_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
800072b0:	4c f8       	ld.w %d15,[%a15]32
    ev = E_OS_ID;
800072b2:	82 32       	mov %d2,3
  if (p_ccb->os_context > OSEE_POSTTASKHOOK_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
800072b4:	3f f4 03 80 	jlt.u %d4,%d15,800072ba <GetAlarmBase+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetAlarmBase);

  return ev;
}
800072b8:	00 90       	ret 
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
    ev = E_OS_ID;
  } else
  if (Info == NULL) {
    ev = E_OS_PARAM_POINTER;
800072ba:	3b e0 00 20 	mov %d2,14
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
    ev = E_OS_ID;
  } else
  if (Info == NULL) {
800072be:	bd 04 fd 7f 	jz.a %a4,800072b8 <GetAlarmBase+0x10>
    ev = E_OS_PARAM_POINTER;
  } else
  {
    CONSTP2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_DATA)
      p_alarm_db = (*p_kdb->p_alarm_ptr_array)[AlarmID];
800072c2:	c8 7f       	ld.a %a15,[%a15]28
800072c4:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
    CONSTP2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
      p_trigger_db = osEE_alarm_get_trigger_db(p_alarm_db);
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
      p_counter_db = p_trigger_db->p_counter_db;
800072c8:	c8 0f       	ld.a %a15,[%a15]0

    *Info = p_counter_db->info;
800072ca:	c8 1f       	ld.a %a15,[%a15]4
800072cc:	09 f2 44 09 	ld.d %e2,[%a15]4
800072d0:	89 42 40 09 	st.d [%a4],%e2

    ev = E_OK;
800072d4:	82 02       	mov %d2,0
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetAlarmBase);

  return ev;
}
800072d6:	00 90       	ret 

800072d8 <WaitEvent>:
{
  VAR(StatusType, AUTOMATIC)  ev;
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb       = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb       = p_cdb->p_ccb;
800072d8:	91 00 00 48 	movh.a %a4,32768
800072dc:	99 4d 04 20 	ld.a %a13,[%a4]132 <80000084 <osEE_cdb_var>>
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
    p_curr      = p_ccb->p_curr;
800072e0:	d4 dc       	ld.a %a12,[%a13]
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_curr_tcb  = p_curr->p_tcb;
800072e2:	cc c3       	ld.a %a15,[%a12]12
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
800072e4:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
800072e8:	8f ff 0f 81 	and %d8,%d15,255
800072ec:	f6 87       	jnz %d8,800072fa <WaitEvent+0x22>
800072ee:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
800072f2:	cd cf e2 0f 	mtcr $icr,%d15
800072f6:	0d 00 c0 04 	isync 
    /* Start Critical Section */
    CONST(OsEE_reg, AUTOMATIC) flags = osEE_begin_primitive();
    osEE_lock_core(p_cdb);

    /* Check if we have to wait */
    if ((p_curr_tcb->event_mask & Mask) == 0U) {
800072fa:	4c f3       	ld.w %d15,[%a15]12
800072fc:	26 4f       	and %d15,%d4
800072fe:	6e 0f       	jz %d15,8000731c <WaitEvent+0x44>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007300:	4d c0 e2 ff 	mfcr %d15,$icr
80007304:	8f ff 0f 21 	and %d2,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80007308:	5f 82 08 00 	jeq %d2,%d8,80007318 <WaitEvent+0x40>
8000730c:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007310:	cd cf e2 0f 	mtcr $icr,%d15
80007314:	0d 00 c0 04 	isync 
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_WaitEvent);

  return ev;
}
80007318:	82 02       	mov %d2,0
8000731a:	00 90       	ret 
    osEE_lock_core(p_cdb);

    /* Check if we have to wait */
    if ((p_curr_tcb->event_mask & Mask) == 0U) {
      /* Set the waiting mask */
      p_curr_tcb->wait_mask = Mask;
8000731c:	68 24       	st.w [%a15]8,%d4

      p_curr_tcb->p_own_sn =
        osEE_scheduler_core_pop_running(p_cdb, &p_ccb->rq);
8000731e:	d9 44 04 20 	lea %a4,[%a4]132
80007322:	d9 d5 04 00 	lea %a5,[%a13]4
80007326:	6d 00 fa 01 	call 8000771a <osEE_scheduler_core_pop_running>

      p_curr_tcb->status = OSEE_TASK_WAITING;

      osEE_unlock_core(p_cdb);

      osEE_change_context_from_running(p_curr, p_ccb->p_curr);
8000732a:	d4 d5       	ld.a %a5,[%a13]
      p_curr_tcb->wait_mask = Mask;

      p_curr_tcb->p_own_sn =
        osEE_scheduler_core_pop_running(p_cdb, &p_ccb->rq);

      p_curr_tcb->status = OSEE_TASK_WAITING;
8000732c:	82 32       	mov %d2,3
    /* Check if we have to wait */
    if ((p_curr_tcb->event_mask & Mask) == 0U) {
      /* Set the waiting mask */
      p_curr_tcb->wait_mask = Mask;

      p_curr_tcb->p_own_sn =
8000732e:	e8 42       	st.a [%a15]16,%a2
        osEE_scheduler_core_pop_running(p_cdb, &p_ccb->rq);

      p_curr_tcb->status = OSEE_TASK_WAITING;
80007330:	28 22       	st.b [%a15]2,%d2

      osEE_unlock_core(p_cdb);

      osEE_change_context_from_running(p_curr, p_ccb->p_curr);
80007332:	40 c4       	mov.aa %a4,%a12
80007334:	6d 00 d0 04 	call 80007cd4 <osEE_change_context_from_running>

      /* Reset the waiting mask when we exit from the wait condition. */
      p_curr_tcb->wait_mask = 0U;
80007338:	68 2f       	st.w [%a15]8,%d15
8000733a:	3c e3       	j 80007300 <WaitEvent+0x28>

8000733c <SetEvent>:
  SetEvent
(
  VAR(TaskType,      AUTOMATIC) TaskID,
  VAR(EventMaskType, AUTOMATIC) Mask
)
{
8000733c:	91 00 00 f8 	movh.a %a15,32768
80007340:	d9 ff 20 10 	lea %a15,[%a15]96 <80000060 <osEE_kdb_var>>
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS */
#else
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS || OSEE_HAS_ERRORHOOK || OSEE_HAS_ORTI */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
80007344:	4c f2       	ld.w %d15,[%a15]8
  SetEvent
(
  VAR(TaskType,      AUTOMATIC) TaskID,
  VAR(EventMaskType, AUTOMATIC) Mask
)
{
80007346:	20 08       	sub.a %sp,8
80007348:	82 32       	mov %d2,3
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS */
#else
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS || OSEE_HAS_ERRORHOOK || OSEE_HAS_ORTI */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
8000734a:	7f f4 2b 80 	jge.u %d4,%d15,800073a0 <SetEvent+0x64>
    ev = E_OS_ID;
  } else {
    P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
      p_sn;
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb_waking_up = (*p_kdb->p_tdb_ptr_array)[TaskID];
8000734e:	c8 12       	ld.a %a2,[%a15]4
80007350:	01 24 02 26 	addsc.a %a2,%a2,%d4,2
80007354:	d4 24       	ld.a %a4,[%a2]
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007356:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000735a:	8f ff 0f 81 	and %d8,%d15,255
8000735e:	f6 87       	jnz %d8,8000736c <SetEvent+0x30>
80007360:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007364:	cd cf e2 0f 	mtcr $icr,%d15
80007368:	0d 00 c0 04 	isync 
8000736c:	02 54       	mov %d4,%d5
    CONST(OsEE_reg, AUTOMATIC)
      flags = osEE_begin_primitive();

    p_sn = osEE_task_event_set_mask(p_tdb_waking_up, Mask, &ev);
8000736e:	d9 a5 07 00 	lea %a5,[%sp]7
80007372:	6d 00 22 02 	call 800077b6 <osEE_task_event_set_mask>

    if (p_sn != NULL) {
80007376:	bc 27       	jz.a %a2,80007384 <SetEvent+0x48>
      /* Release the TASK (and the SN) */
      if (osEE_scheduler_task_unblocked(p_kdb, p_sn))
80007378:	40 f4       	mov.aa %a4,%a15
8000737a:	40 25       	mov.aa %a5,%a2
8000737c:	6d 00 82 02 	call 80007880 <osEE_scheduler_task_unblocked>
80007380:	df 02 11 80 	jne %d2,0,800073a2 <SetEvent+0x66>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007384:	4d c0 e2 ff 	mfcr %d15,$icr
80007388:	8f ff 0f 21 	and %d2,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
8000738c:	5f 82 08 00 	jeq %d2,%d8,8000739c <SetEvent+0x60>
80007390:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007394:	cd cf e2 0f 	mtcr $icr,%d15
80007398:	0d 00 c0 04 	isync 
8000739c:	39 a2 07 00 	ld.bu %d2,[%sp]7
#if (defined(OSEE_HAS_ORTI))
  osEE_orti_trace_service_exit(p_ccb, OSServiceId_SetEvent);
#endif /* OSEE_HAS_ORTI */

  return ev;
}
800073a0:	00 90       	ret 

    if (p_sn != NULL) {
      /* Release the TASK (and the SN) */
      if (osEE_scheduler_task_unblocked(p_kdb, p_sn))
      {
        (void)osEE_scheduler_task_preemption_point(p_kdb);
800073a2:	40 f4       	mov.aa %a4,%a15
800073a4:	6d 00 d8 02 	call 80007954 <osEE_scheduler_task_preemption_point>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
800073a8:	4d c0 e2 ff 	mfcr %d15,$icr
800073ac:	8f ff 0f 21 	and %d2,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
800073b0:	5f 82 f0 ff 	jne %d2,%d8,80007390 <SetEvent+0x54>
800073b4:	3c f4       	j 8000739c <SetEvent+0x60>

800073b6 <GetEvent>:
  GetEvent
(
  VAR(TaskType, AUTOMATIC)          TaskID,
  VAR(EventMaskRefType, AUTOMATIC)  Event
)
{
800073b6:	91 00 00 f8 	movh.a %a15,32768
800073ba:	d9 ff 20 10 	lea %a15,[%a15]96 <80000060 <osEE_kdb_var>>
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS */
#else
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS || OSEE_HAS_ERRORHOOK || OSEE_HAS_ORTI */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
800073be:	4c f2       	ld.w %d15,[%a15]8
    ev = E_OS_ID;
800073c0:	82 32       	mov %d2,3
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS */
#else
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS || OSEE_HAS_ERRORHOOK || OSEE_HAS_ORTI */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
800073c2:	3f f4 03 80 	jlt.u %d4,%d15,800073c8 <GetEvent+0x12>
#if (defined(OSEE_HAS_ORTI))
  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetEvent);
#endif /* OSEE_HAS_ORTI */

  return ev;
}
800073c6:	00 90       	ret 
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb_event = (*p_kdb->p_tdb_ptr_array)[TaskID];
800073c8:	c8 1f       	ld.a %a15,[%a15]4
    if (p_tcb_event->status == OSEE_TASK_SUSPENDED) {
      ev = E_OS_STATE;
    } else
#endif /* OSEE_HAS_CHECKS */
    if (Event == NULL) {
      ev = E_OS_PARAM_POINTER;
800073ca:	3b e0 00 20 	mov %d2,14
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb_event = (*p_kdb->p_tdb_ptr_array)[TaskID];
800073ce:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
    CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
      p_tcb_event = p_tdb_event->p_tcb;
800073d2:	c8 0f       	ld.a %a15,[%a15]0
800073d4:	c8 3f       	ld.a %a15,[%a15]12
    } else
    if (p_tcb_event->status == OSEE_TASK_SUSPENDED) {
      ev = E_OS_STATE;
    } else
#endif /* OSEE_HAS_CHECKS */
    if (Event == NULL) {
800073d6:	bd 04 f8 7f 	jz.a %a4,800073c6 <GetEvent+0x10>
      ev = E_OS_PARAM_POINTER;
    } else
    {
      /* N.B. XXX This MUST Be ATOMIC! */
      (*Event) = p_tcb_event->event_mask;
800073da:	4c f3       	ld.w %d15,[%a15]12

      ev = E_OK;
800073dc:	82 02       	mov %d2,0
    if (Event == NULL) {
      ev = E_OS_PARAM_POINTER;
    } else
    {
      /* N.B. XXX This MUST Be ATOMIC! */
      (*Event) = p_tcb_event->event_mask;
800073de:	6c 40       	st.w [%a4]0,%d15
#if (defined(OSEE_HAS_ORTI))
  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetEvent);
#endif /* OSEE_HAS_ORTI */

  return ev;
}
800073e0:	00 90       	ret 

800073e2 <ClearEvent>:
#if (!defined(OSEE_HAS_ORTI)) && (!defined(OSEE_HAS_ERRORHOOK))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb       = p_cdb->p_ccb;
800073e2:	91 00 00 f8 	movh.a %a15,32768
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
    p_curr      = p_ccb->p_curr;
800073e6:	99 ff 04 20 	ld.a %a15,[%a15]132 <80000084 <osEE_cdb_var>>
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_curr_tcb  = p_curr->p_tcb;
800073ea:	c8 0f       	ld.a %a15,[%a15]0
800073ec:	c8 3f       	ld.a %a15,[%a15]12
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
800073ee:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
800073f2:	8f ff 0f 21 	and %d2,%d15,255
800073f6:	f6 27       	jnz %d2,80007404 <ClearEvent+0x22>
800073f8:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
800073fc:	cd cf e2 0f 	mtcr $icr,%d15
80007400:	0d 00 c0 04 	isync 
    CONST(OsEE_reg, AUTOMATIC)
      flags = osEE_begin_primitive();
    osEE_lock_core(p_cdb);
    /* XXX: Maybe we need to introduce an HAL for atomic Load-Modify-Store
            Operations */
    p_curr_tcb->event_mask &= ~Mask;
80007404:	4c f3       	ld.w %d15,[%a15]12
80007406:	0f 4f e0 40 	andn %d4,%d15,%d4
8000740a:	68 34       	st.w [%a15]12,%d4
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000740c:	4d c0 e2 ff 	mfcr %d15,$icr
80007410:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80007414:	5f 23 08 00 	jeq %d3,%d2,80007424 <ClearEvent+0x42>
80007418:	37 2f 08 f0 	insert %d15,%d15,%d2,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000741c:	cd cf e2 0f 	mtcr $icr,%d15
80007420:	0d 00 c0 04 	isync 
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_ClearEvent);

  return ev;
}
80007424:	82 02       	mov %d2,0
80007426:	00 90       	ret 

80007428 <GetCounterValue>:
  GetCounterValue
(
  VAR(CounterType, AUTOMATIC) CounterID,
  VAR(TickRefType, AUTOMATIC) Value
)
{
80007428:	91 00 00 f8 	movh.a %a15,32768
8000742c:	d9 ff 20 10 	lea %a15,[%a15]96 <80000060 <osEE_kdb_var>>
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
/* [SWS_Os_00376] If the input parameter <CounterID> in a call of
    GetCounterValue() is not valid, GetCounterValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
80007430:	4c f6       	ld.w %d15,[%a15]24
    ev = E_OS_ID;
80007432:	82 32       	mov %d2,3
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
/* [SWS_Os_00376] If the input parameter <CounterID> in a call of
    GetCounterValue() is not valid, GetCounterValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
80007434:	3f f4 03 80 	jlt.u %d4,%d15,8000743a <GetCounterValue+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetCounterValue);

  return ev;
}
80007438:	00 90       	ret 
    GetCounterValue() is not valid, GetCounterValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
    ev = E_OS_ID;
  } else
  if (Value == NULL) {
    ev = E_OS_PARAM_POINTER;
8000743a:	3b e0 00 20 	mov %d2,14
/* [SWS_Os_00376] If the input parameter <CounterID> in a call of
    GetCounterValue() is not valid, GetCounterValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
    ev = E_OS_ID;
  } else
  if (Value == NULL) {
8000743e:	bd 04 fd 7f 	jz.a %a4,80007438 <GetCounterValue+0x10>
    ev = E_OS_PARAM_POINTER;
  } else
  {
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_CONST)
      p_counter_db = (*p_kdb->p_counter_ptr_array)[CounterID];
80007442:	c8 5f       	ld.a %a15,[%a15]20
    wraps at its modulus. (SRS_Frt_00030, SRS_Frt_00031) */
/* EG  TODO: Add support for HARDWARE counters */

      (*Value) = p_counter_db->p_counter_cb->value;

      ev = E_OK;
80007444:	82 02       	mov %d2,0
  if (Value == NULL) {
    ev = E_OS_PARAM_POINTER;
  } else
  {
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_CONST)
      p_counter_db = (*p_kdb->p_counter_ptr_array)[CounterID];
80007446:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
    of hardware timers (which drive counters) in such that the lowest value is
    zero and consecutive reads return an increasing count value until the timer
    wraps at its modulus. (SRS_Frt_00030, SRS_Frt_00031) */
/* EG  TODO: Add support for HARDWARE counters */

      (*Value) = p_counter_db->p_counter_cb->value;
8000744a:	c8 0f       	ld.a %a15,[%a15]0
8000744c:	c8 0f       	ld.a %a15,[%a15]0
8000744e:	4c f1       	ld.w %d15,[%a15]4
80007450:	6c 40       	st.w [%a4]0,%d15
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetCounterValue);

  return ev;
}
80007452:	00 90       	ret 

80007454 <GetElapsedValue>:
(
  VAR(CounterType, AUTOMATIC) CounterID,
  VAR(TickRefType, AUTOMATIC) Value,
  VAR(TickRefType, AUTOMATIC) ElapsedValue
)
{
80007454:	91 00 00 f8 	movh.a %a15,32768
80007458:	d9 ff 20 10 	lea %a15,[%a15]96 <80000060 <osEE_kdb_var>>
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
 /* [SWS_Os_00381] If the input parameter <CounterID> in a call of
    GetElapsedValue() is not valid GetElapsedValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
8000745c:	4c f6       	ld.w %d15,[%a15]24
    ev = E_OS_ID;
8000745e:	82 32       	mov %d2,3
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
 /* [SWS_Os_00381] If the input parameter <CounterID> in a call of
    GetElapsedValue() is not valid GetElapsedValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
80007460:	3f f4 03 80 	jlt.u %d4,%d15,80007466 <GetElapsedValue+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetElapsedValue);

  return ev;
}
80007464:	00 90       	ret 
 /* [SWS_Os_00381] If the input parameter <CounterID> in a call of
    GetElapsedValue() is not valid GetElapsedValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
    ev = E_OS_ID;
  } else
  if ((Value == NULL) || (ElapsedValue == NULL)) {
80007466:	80 43       	mov.d %d3,%a4
80007468:	80 55       	mov.d %d5,%a5
8000746a:	ba 03       	eq %d15,%d3,0
8000746c:	8b 05 e0 f4 	or.eq %d15,%d5,0
    ev = E_OS_PARAM_POINTER;
80007470:	3b e0 00 20 	mov %d2,14
 /* [SWS_Os_00381] If the input parameter <CounterID> in a call of
    GetElapsedValue() is not valid GetElapsedValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
    ev = E_OS_ID;
  } else
  if ((Value == NULL) || (ElapsedValue == NULL)) {
80007474:	ee f8       	jnz %d15,80007464 <GetElapsedValue+0x10>
    ev = E_OS_PARAM_POINTER;
  } else
  {
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
      p_counter_db = (*p_kdb->p_counter_ptr_array)[CounterID];
80007476:	c8 5f       	ld.a %a15,[%a15]20
    CONST(TickType, AUTOMATIC)
      local_value = (*Value);
80007478:	54 42       	ld.w %d2,[%a4]
  if ((Value == NULL) || (ElapsedValue == NULL)) {
    ev = E_OS_PARAM_POINTER;
  } else
  {
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
      p_counter_db = (*p_kdb->p_counter_ptr_array)[CounterID];
8000747a:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
8000747e:	c8 0f       	ld.a %a15,[%a15]0
/* [SWS_Os_00382] If the input parameters in a call of GetElapsedValue()
     are valid, GetElapsedValue() shall return the number of elapsed ticks
     since the given <Value> value via <ElapsedValue> and shall return
     E_OK. (SRS_Frt_00034) */
      CONST(TickType, AUTOMATIC)
        local_curr_value = p_counter_db->p_counter_cb->value;
80007480:	c8 02       	ld.a %a2,[%a15]0
80007482:	4c 21       	ld.w %d15,[%a2]4
    <Value> value a second (or multiple) time, the result returned is wrong.
    The reason is that the service can not detect such a relative overflow. */
/* EG  TODO: Add support for HARDWARE counters */
      (*ElapsedValue) = (local_curr_value >= local_value)?
        /* Timer did not pass the <value> yet */
        (local_curr_value - local_value):
80007484:	3f 2f 07 80 	jlt.u %d15,%d2,80007492 <GetElapsedValue+0x3e>
80007488:	52 22       	sub %d2,%d15,%d2

/* [SWS_Os_00533] Caveats of GetElapsedValue(): If the timer already passed the
    <Value> value a second (or multiple) time, the result returned is wrong.
    The reason is that the service can not detect such a relative overflow. */
/* EG  TODO: Add support for HARDWARE counters */
      (*ElapsedValue) = (local_curr_value >= local_value)?
8000748a:	74 52       	st.w [%a5],%d2
        ((p_counter_db->info.maxallowedvalue -
          (local_value - local_curr_value)) + 1U);

/* [SWS_Os_00460] GetElapsedValue() shall return the current tick value of the
    counter in the <Value> parameter. */
      (*Value) = local_curr_value;
8000748c:	6c 40       	st.w [%a4]0,%d15

      ev = E_OK;
8000748e:	82 02       	mov %d2,0
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetElapsedValue);

  return ev;
}
80007490:	00 90       	ret 
80007492:	48 13       	ld.w %d3,[%a15]4
80007494:	42 f3       	add %d3,%d15
80007496:	c2 13       	add %d3,1
    <Value> value a second (or multiple) time, the result returned is wrong.
    The reason is that the service can not detect such a relative overflow. */
/* EG  TODO: Add support for HARDWARE counters */
      (*ElapsedValue) = (local_curr_value >= local_value)?
        /* Timer did not pass the <value> yet */
        (local_curr_value - local_value):
80007498:	0b 23 80 20 	sub %d2,%d3,%d2
8000749c:	3c f7       	j 8000748a <GetElapsedValue+0x36>

8000749e <IncrementCounter>:
FUNC(StatusType, OS_CODE)
  IncrementCounter
(
  VAR(CounterType, AUTOMATIC) CounterID
)
{
8000749e:	91 00 00 f8 	movh.a %a15,32768
800074a2:	d9 ff 20 10 	lea %a15,[%a15]96 <80000060 <osEE_kdb_var>>
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
/* [SWS_Os_00285] If the input parameter <CounterID> in a call of
    IncrementCounter() is not valid OR the counter is a hardware counter,
    IncrementCounter() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
800074a6:	4c f6       	ld.w %d15,[%a15]24
    ev = E_OS_ID;
800074a8:	82 32       	mov %d2,3
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
/* [SWS_Os_00285] If the input parameter <CounterID> in a call of
    IncrementCounter() is not valid OR the counter is a hardware counter,
    IncrementCounter() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
800074aa:	3f f4 03 80 	jlt.u %d4,%d15,800074b0 <IncrementCounter+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_IncrementCounter);

  return ev;
}
800074ae:	00 90       	ret 
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
      p_counter_db = (*p_kdb->p_counter_ptr_array)[CounterID];
800074b0:	c8 52       	ld.a %a2,[%a15]20
800074b2:	01 24 02 26 	addsc.a %a2,%a2,%d4,2
800074b6:	d4 24       	ld.a %a4,[%a2]
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
800074b8:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
800074bc:	8f ff 0f 81 	and %d8,%d15,255
800074c0:	df 08 1b 00 	jeq %d8,0,800074f6 <IncrementCounter+0x58>
      CONST(OsEE_reg, AUTOMATIC) flags = osEE_begin_primitive();

/* N.B. Multi-core critical sections are handled inside
   TODO: Pass flags to osEE_counter_increment so it could re-enable
         interrupts/lower IPL outside critical sections. */
      osEE_counter_increment(p_counter_db);
800074c4:	6d 00 fa 02 	call 80007ab8 <osEE_counter_increment>
  osEE_get_curr_task
(
  void
)
{
  return osEE_get_curr_core()->p_ccb->p_curr ;
800074c8:	91 00 00 28 	movh.a %a2,32768
800074cc:	99 22 04 20 	ld.a %a2,[%a2]132 <80000084 <osEE_cdb_var>>

/* [SWS_Os_00529] Caveats of IncrementCounter(): If called from a task,
    rescheduling may take place. */
      if (osEE_get_curr_task()->task_type <= OSEE_TASK_TYPE_EXTENDED) {
800074d0:	d4 22       	ld.a %a2,[%a2]
800074d2:	39 2f 14 00 	ld.bu %d15,[%a2]20 <80000084 <osEE_cdb_var>>
800074d6:	bf 2f 17 80 	jlt.u %d15,2,80007504 <IncrementCounter+0x66>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
800074da:	4d c0 e2 ff 	mfcr %d15,$icr
800074de:	8f ff 0f 21 	and %d2,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
800074e2:	5f 82 08 00 	jeq %d2,%d8,800074f2 <IncrementCounter+0x54>
800074e6:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
800074ea:	cd cf e2 0f 	mtcr $icr,%d15
800074ee:	0d 00 c0 04 	isync 
        (void)osEE_scheduler_task_preemption_point(p_kdb);
      }

      osEE_end_primitive(flags);

      ev = E_OK;
800074f2:	82 02       	mov %d2,0
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_IncrementCounter);

  return ev;
}
800074f4:	00 90       	ret 
800074f6:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
800074fa:	cd cf e2 0f 	mtcr $icr,%d15
800074fe:	0d 00 c0 04 	isync 
80007502:	3c e1       	j 800074c4 <IncrementCounter+0x26>
      osEE_counter_increment(p_counter_db);

/* [SWS_Os_00529] Caveats of IncrementCounter(): If called from a task,
    rescheduling may take place. */
      if (osEE_get_curr_task()->task_type <= OSEE_TASK_TYPE_EXTENDED) {
        (void)osEE_scheduler_task_preemption_point(p_kdb);
80007504:	40 f4       	mov.aa %a4,%a15
80007506:	6d 00 27 02 	call 80007954 <osEE_scheduler_task_preemption_point>
8000750a:	3c e8       	j 800074da <IncrementCounter+0x3c>

8000750c <GetISRID>:
8000750c:	91 00 00 f8 	movh.a %a15,32768
80007510:	99 ff 04 20 	ld.a %a15,[%a15]132 <80000084 <osEE_cdb_var>>
80007514:	c8 0f       	ld.a %a15,[%a15]0
    p_tdb = osEE_get_curr_task();

  if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
    isr_id = p_tdb->tid;
  } else {
    isr_id = INVALID_ISR;
80007516:	82 f2       	mov %d2,-1
{
  VAR(ISRType, AUTOMATIC) isr_id;
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)
    p_tdb = osEE_get_curr_task();

  if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
80007518:	39 ff 14 00 	ld.bu %d15,[%a15]20
8000751c:	1e 22       	jeq %d15,2,80007520 <GetISRID+0x14>
  } else {
    isr_id = INVALID_ISR;
  }

  return isr_id;
}
8000751e:	00 90       	ret 
  VAR(ISRType, AUTOMATIC) isr_id;
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)
    p_tdb = osEE_get_curr_task();

  if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
    isr_id = p_tdb->tid;
80007520:	48 42       	ld.w %d2,[%a15]16
  } else {
    isr_id = INVALID_ISR;
  }

  return isr_id;
}
80007522:	00 90       	ret 

80007524 <osEE_scheduler_task_wrapper_restore>:
  }

#endif /* OSEE_HAS_ORTI */

  /* Set the TASK status to RUNNING. Before calling PreTaskHook */
  p_tdb_to->p_tcb->status = OSEE_TASK_RUNNING;
80007524:	cc 43       	ld.a %a15,[%a4]12
80007526:	82 4f       	mov %d15,4
80007528:	28 2f       	st.b [%a15]2,%d15
8000752a:	00 90       	ret 

8000752c <osEE_scheduler_task_wrapper_run>:
  osEE_scheduler_task_wrapper_run
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb_to
)
{
  CONST(TaskPrio, AUTOMATIC) task_priority = p_tdb_to->p_tcb->current_prio;
8000752c:	cc 43       	ld.a %a15,[%a4]12
  }

#endif /* OSEE_HAS_ORTI */

  /* Set the TASK status to RUNNING. Before calling PreTaskHook */
  p_tdb_to->p_tcb->status = OSEE_TASK_RUNNING;
8000752e:	82 4f       	mov %d15,4
FUNC(void, OS_CODE)
  osEE_scheduler_task_wrapper_run
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb_to
)
{
80007530:	40 4c       	mov.aa %a12,%a4
  CONST(TaskPrio, AUTOMATIC) task_priority = p_tdb_to->p_tcb->current_prio;
80007532:	08 12       	ld.bu %d2,[%a15]1
  }

#endif /* OSEE_HAS_ORTI */

  /* Set the TASK status to RUNNING. Before calling PreTaskHook */
  p_tdb_to->p_tcb->status = OSEE_TASK_RUNNING;
80007534:	28 2f       	st.b [%a15]2,%d15
)
{
  CONST(TaskPrio, AUTOMATIC) task_priority = p_tdb_to->p_tcb->current_prio;
  osEE_scheduler_task_wrapper_restore(p_tdb_to);

  if (task_priority < OSEE_ISR_ALL_PRIO) {
80007536:	8b f2 0f f2 	eq %d15,%d2,255
8000753a:	ee 10       	jnz %d15,8000755a <osEE_scheduler_task_wrapper_run+0x2e>
8000753c:	4d c0 e2 ff 	mfcr %d15,$icr

/* We always use virtual priorities */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_set_ipl(TaskPrio virt_prio)
{
  OsEE_icr icr  = osEE_tc_get_icr();
  icr.bits.ccpn = (virt_prio < OSEE_ISR2_PRIO_BIT)?
80007540:	37 02 48 30 	extr %d3,%d2,0,8
80007544:	82 04       	mov %d4,0
80007546:	bf 03 4d 00 	jlt %d3,0,800075e0 <osEE_scheduler_task_wrapper_run+0xb4>
8000754a:	37 4f 08 f0 	insert %d15,%d15,%d4,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000754e:	cd cf e2 0f 	mtcr $icr,%d15
80007552:	0d 00 c0 04 	isync 
}

/* Enable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_enableIRQ(void)
{
  __asm__ volatile ("enable" : : : "memory");
80007556:	0d 00 00 03 	enable 
    /* Set-up IPL at current TASK level in addition to enable IRQ */
    osEE_hal_set_ipl(task_priority);
    osEE_hal_enableIRQ();
  }
  p_tdb_to->task_func();
8000755a:	cc c6       	ld.a %a15,[%a12]24

  /* Reset ISR Counters */
/* [SWS_Os_00239] If a task returns from the entry function without making a
    TerminateTask() or ChainTask() call and interrupts are still disabled,
    the Operating System module shall enable them. */
  p_ccb->s_isr_os_cnt  = 0U;
8000755c:	82 0f       	mov %d15,0
  if (task_priority < OSEE_ISR_ALL_PRIO) {
    /* Set-up IPL at current TASK level in addition to enable IRQ */
    osEE_hal_set_ipl(task_priority);
    osEE_hal_enableIRQ();
  }
  p_tdb_to->task_func();
8000755e:	2d 0f 00 00 	calli %a15
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)
    p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb = p_cdb->p_ccb;
80007562:	91 00 00 f8 	movh.a %a15,32768
80007566:	99 ff 04 20 	ld.a %a15,[%a15]132 <80000084 <osEE_cdb_var>>
    TerminateTask() or ChainTask() call and interrupts are still disabled,
    the Operating System module shall enable them. */
  p_ccb->s_isr_os_cnt  = 0U;
  /* I won't re-enable OS Interrupts since I'm going to enter rescheduling
     critical section */
  if (p_ccb->s_isr_all_cnt > 0U) {
8000756a:	39 f2 1c 00 	ld.bu %d2,[%a15]28 <80000084 <osEE_cdb_var>>

  /* Reset ISR Counters */
/* [SWS_Os_00239] If a task returns from the entry function without making a
    TerminateTask() or ChainTask() call and interrupts are still disabled,
    the Operating System module shall enable them. */
  p_ccb->s_isr_os_cnt  = 0U;
8000756e:	e9 ff 1d 00 	st.b [%a15]29 <80000084 <osEE_cdb_var>>,%d15
  /* I won't re-enable OS Interrupts since I'm going to enter rescheduling
     critical section */
  if (p_ccb->s_isr_all_cnt > 0U) {
80007572:	76 28       	jz %d2,80007582 <osEE_scheduler_task_wrapper_run+0x56>
    p_ccb->s_isr_all_cnt = 0U;
80007574:	e9 ff 1c 00 	st.b [%a15]28,%d15
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007578:	4c f5       	ld.w %d15,[%a15]20
8000757a:	cd cf e2 0f 	mtcr $icr,%d15
8000757e:	0d 00 c0 04 	isync 
    osEE_hal_resumeIRQ(p_ccb->prev_s_isr_all_status);
  }
  if (p_ccb->d_isr_all_cnt > 0U) {
80007582:	39 ff 1e 00 	ld.bu %d15,[%a15]30
80007586:	6e 06       	jz %d15,80007592 <osEE_scheduler_task_wrapper_run+0x66>
    p_ccb->d_isr_all_cnt = 0U;
80007588:	82 0f       	mov %d15,0
8000758a:	e9 ff 1e 00 	st.b [%a15]30,%d15
}

/* Enable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_enableIRQ(void)
{
  __asm__ volatile ("enable" : : : "memory");
8000758e:	0d 00 00 03 	enable 
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007592:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80007596:	8f ff 0f 21 	and %d2,%d15,255
8000759a:	f6 27       	jnz %d2,800075a8 <osEE_scheduler_task_wrapper_run+0x7c>
8000759c:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
800075a0:	cd cf e2 0f 	mtcr $icr,%d15
800075a4:	0d 00 c0 04 	isync 

  (void)osEE_begin_primitive();

  osEE_stack_monitoring(p_cdb);

  if (p_to_term->task_type == OSEE_TASK_TYPE_ISR2) {
800075a8:	39 cf 14 00 	ld.bu %d15,[%a12]20
800075ac:	99 c2 0c 00 	ld.a %a2,[%a12]12
)
{
  P2VAR(OsEE_MDB, AUTOMATIC, OS_APPL_CONST)     p_mdb = NULL;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;

  while ((p_tcb->p_last_m != NULL)
800075b0:	cc 21       	ld.a %a15,[%a2]4

  (void)osEE_begin_primitive();

  osEE_stack_monitoring(p_cdb);

  if (p_to_term->task_type == OSEE_TASK_TYPE_ISR2) {
800075b2:	1e 2e       	jeq %d15,2,800075ce <osEE_scheduler_task_wrapper_run+0xa2>
)
{
  P2VAR(OsEE_MDB, AUTOMATIC, OS_APPL_CONST)     p_mdb = NULL;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;

  while ((p_tcb->p_last_m != NULL)
800075b4:	bc f8       	jz.a %a15,800075c4 <osEE_scheduler_task_wrapper_run+0x98>
  )
  {
    CONSTP2VAR(OsEE_MCB, AUTOMATIC, OS_APPL_DATA)
      p_last_m_cb = p_tcb->p_last_m->p_cb;
    /* Release the M from the owner */
    p_last_m_cb->p_owner = NULL;
800075b6:	82 0f       	mov %d15,0
    && (p_tcb->p_last_m->p_cb->p_owner == p_tdb)
#endif /* OSEE_HAS_SPINLOCKS */
  )
  {
    CONSTP2VAR(OsEE_MCB, AUTOMATIC, OS_APPL_DATA)
      p_last_m_cb = p_tcb->p_last_m->p_cb;
800075b8:	c8 0f       	ld.a %a15,[%a15]0
    /* Release the M from the owner */
    p_last_m_cb->p_owner = NULL;
800075ba:	68 2f       	st.w [%a15]8,%d15
      osEE_hal_spin_unlock(p_tcb->p_last_m->p_spinlock_arch);
    }
#endif /* OSEE_HAS_SPINLOCKS */

    /* Pop the M head */
    p_tcb->p_last_m = p_last_m_cb->p_next;
800075bc:	c8 0f       	ld.a %a15,[%a15]0
)
{
  P2VAR(OsEE_MDB, AUTOMATIC, OS_APPL_CONST)     p_mdb = NULL;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;

  while ((p_tcb->p_last_m != NULL)
800075be:	bd 0f fd ff 	jnz.a %a15,800075b8 <osEE_scheduler_task_wrapper_run+0x8c>
800075c2:	ec 21       	st.a [%a2]4,%a15
800075c4:	99 c4 04 00 	ld.a %a4,[%a12]4
800075c8:	a0 05       	mov.a %a5,0
800075ca:	1d 00 52 04 	j 80007e6e <osEE_hal_terminate_ctx>
  )
  {
    CONSTP2VAR(OsEE_MCB, AUTOMATIC, OS_APPL_DATA)
      p_last_m_cb = p_tcb->p_last_m->p_cb;
    /* Release the M from the owner */
    p_last_m_cb->p_owner = NULL;
800075ce:	82 0f       	mov %d15,0
)
{
  P2VAR(OsEE_MDB, AUTOMATIC, OS_APPL_CONST)     p_mdb = NULL;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;

  while ((p_tcb->p_last_m != NULL)
800075d0:	bd 0f fa 7f 	jz.a %a15,800075c4 <osEE_scheduler_task_wrapper_run+0x98>
    && (p_tcb->p_last_m->p_cb->p_owner == p_tdb)
#endif /* OSEE_HAS_SPINLOCKS */
  )
  {
    CONSTP2VAR(OsEE_MCB, AUTOMATIC, OS_APPL_DATA)
      p_last_m_cb = p_tcb->p_last_m->p_cb;
800075d4:	c8 0f       	ld.a %a15,[%a15]0
    /* Release the M from the owner */
    p_last_m_cb->p_owner = NULL;
800075d6:	68 2f       	st.w [%a15]8,%d15
      osEE_hal_spin_unlock(p_tcb->p_last_m->p_spinlock_arch);
    }
#endif /* OSEE_HAS_SPINLOCKS */

    /* Pop the M head */
    p_tcb->p_last_m = p_last_m_cb->p_next;
800075d8:	c8 0f       	ld.a %a15,[%a15]0
)
{
  P2VAR(OsEE_MDB, AUTOMATIC, OS_APPL_CONST)     p_mdb = NULL;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;

  while ((p_tcb->p_last_m != NULL)
800075da:	bd 0f fd ff 	jnz.a %a15,800075d4 <osEE_scheduler_task_wrapper_run+0xa8>
800075de:	3c f2       	j 800075c2 <osEE_scheduler_task_wrapper_run+0x96>
}

OSEE_STATIC_INLINE FUNC(uint8_t, OS_CODE) OSEE_ALWAYS_INLINE
OSEE_ISR2_VIRT_TO_HW_PRIO(TaskPrio virt_prio)
{
  return (uint8_t) (((virt_prio) & (~OSEE_ISR2_PRIO_BIT)) + 1U) ;
800075e0:	8f f2 07 21 	and %d2,%d2,127
800075e4:	1b 12 00 40 	addi %d4,%d2,1
800075e8:	3c b1       	j 8000754a <osEE_scheduler_task_wrapper_run+0x1e>

800075ea <osEE_idle_hook_wrapper>:
FUNC(void, OS_CODE)
  osEE_idle_hook_wrapper
(
  void
)
{
800075ea:	91 00 00 28 	movh.a %a2,32768
800075ee:	99 2f 04 20 	ld.a %a15,[%a2]132 <80000084 <osEE_cdb_var>>
  /* Schedule Here: Autostart TASKs */
  CONST(OsEE_reg, AUTOMATIC) flags = osEE_begin_primitive();
  (void)osEE_scheduler_task_preemption_point(osEE_get_kernel());
  osEE_end_primitive(flags);
#endif /* !OSEE_STARTOS_RETURN && !OSEE_API_DYNAMIC && !OSEE_HAS_AUTOSTART_TASK */
  while (p_cdb->p_ccb->os_status == OSEE_KERNEL_STARTED) {
800075f2:	39 ff 10 00 	ld.bu %d15,[%a15]16 <80000084 <osEE_cdb_var>>
800075f6:	df 2f fe 7f 	jeq %d15,2,800075f2 <osEE_idle_hook_wrapper+0x8>
    }
#else
    ; /* Empty Endless Loop */
#endif /* OSEE_HAS_IDLEHOOK || OSEE_API_DYNAMIC */
  }
  osEE_idle_task_terminate(p_cdb->p_idle_task);
800075fa:	d9 22 04 20 	lea %a2,[%a2]132 <80000084 <osEE_cdb_var>>
800075fe:	99 24 04 00 	ld.a %a4,[%a2]4 <80000004 <BootModeHeader0+0x4>>
80007602:	1d 00 80 03 	j 80007d02 <osEE_idle_task_terminate>

80007606 <osEE_scheduler_rq_insert>:
  P2VAR(OsEE_RQ, AUTOMATIC, OS_APPL_DATA)       p_rq,
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)       p_sn_new,
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_tdb_new
)
{
  p_sn_new->p_tdb = p_tdb_new;
80007606:	b5 56 04 00 	st.a [%a5]4,%a6
  CONST(TaskPrio, AUTOMATIC)                  new_task_prio =
    (as_ready)?
      p_tdb_new->ready_prio:
      p_tcb_new->current_prio;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
8000760a:	d4 42       	ld.a %a2,[%a4]
  CONST(OsEE_bool, AUTOMATIC)                   as_ready
)
{
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)  p_tdb_new = p_sn_new->p_tdb;
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb_new = p_tdb_new->p_tcb;
  CONST(TaskPrio, AUTOMATIC)                  new_task_prio =
8000760c:	39 62 1c 00 	ld.bu %d2,[%a6]28
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;

  /* Traverse the queue until needed */
  while (p_curr != NULL) {
80007610:	bd 02 15 00 	jz.a %a2,8000763a <osEE_scheduler_rq_insert+0x34>
    VAR(TaskPrio, AUTOMATIC)                      prio_to_check;
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_cur_tdb = p_curr->p_tdb;
    CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_cur_tcb = p_cur_tdb->p_tcb;

    if (as_ready) {
      prio_to_check = p_cur_tdb->ready_prio;
80007614:	cc 21       	ld.a %a15,[%a2]4
    } else {
      prio_to_check = p_cur_tcb->current_prio;
    }

    if (new_task_prio <= prio_to_check)
80007616:	39 ff 1c 00 	ld.bu %d15,[%a15]28
8000761a:	7f 2f 09 80 	jge.u %d15,%d2,8000762c <osEE_scheduler_rq_insert+0x26>
8000761e:	3c 0e       	j 8000763a <osEE_scheduler_rq_insert+0x34>
    VAR(TaskPrio, AUTOMATIC)                      prio_to_check;
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_cur_tdb = p_curr->p_tdb;
    CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_cur_tcb = p_cur_tdb->p_tcb;

    if (as_ready) {
      prio_to_check = p_cur_tdb->ready_prio;
80007620:	c8 13       	ld.a %a3,[%a15]4
80007622:	39 3f 1c 00 	ld.bu %d15,[%a3]28
    } else {
      prio_to_check = p_cur_tcb->current_prio;
    }

    if (new_task_prio <= prio_to_check)
80007626:	3f 2f 06 80 	jlt.u %d15,%d2,80007632 <osEE_scheduler_rq_insert+0x2c>
8000762a:	40 f2       	mov.aa %a2,%a15
    {
      p_prev = p_curr;
      p_curr = p_curr->p_next;
8000762c:	cc 20       	ld.a %a15,[%a2]0
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;

  /* Traverse the queue until needed */
  while (p_curr != NULL) {
8000762e:	bd 0f f9 ff 	jnz.a %a15,80007620 <osEE_scheduler_rq_insert+0x1a>
      break;
    }
  }

  if (p_prev != NULL) {
    p_prev->p_next = p_sn_new;
80007632:	f4 25       	st.a [%a2],%a5
    (as_ready)?
      p_tdb_new->ready_prio:
      p_tcb_new->current_prio;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;
80007634:	82 02       	mov %d2,0
  } else {
    (*pp_first)   = p_sn_new;
    head_changed  = OSEE_TRUE;
  }

  p_sn_new->p_next = p_curr;
80007636:	ec 50       	st.a [%a5]0,%a15
80007638:	00 90       	ret 
  }

  if (p_prev != NULL) {
    p_prev->p_next = p_sn_new;
  } else {
    (*pp_first)   = p_sn_new;
8000763a:	f4 45       	st.a [%a4],%a5
8000763c:	40 2f       	mov.aa %a15,%a2
    head_changed  = OSEE_TRUE;
8000763e:	82 12       	mov %d2,1
80007640:	3c fb       	j 80007636 <osEE_scheduler_rq_insert+0x30>

80007642 <osEE_scheduler_core_rq_preempt_stk>:
(
  P2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)  p_cdb,
  P2VAR(OsEE_RQ,  AUTOMATIC, OS_APPL_DATA)  p_rq
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
80007642:	d4 43       	ld.a %a3,[%a4]
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_rq_sn  = (*p_rq);
  P2CONST(OsEE_SN, AUTOMATIC, OS_APPL_DATA)     p_ret_sn = p_ccb->p_stk_sn;
80007644:	99 32 0c 00 	ld.a %a2,[%a3]12
  P2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)  p_cdb,
  P2VAR(OsEE_RQ,  AUTOMATIC, OS_APPL_DATA)  p_rq
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_rq_sn  = (*p_rq);
80007648:	cc 50       	ld.a %a15,[%a5]0
  P2CONST(OsEE_SN, AUTOMATIC, OS_APPL_DATA)     p_ret_sn = p_ccb->p_stk_sn;

  VAR(OsEE_bool, AUTOMATIC)                     is_rq_preemption = OSEE_FALSE;
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)      p_ret_tdb;

  if (p_ret_sn != NULL) {
8000764a:	bd 02 26 00 	jz.a %a2,80007696 <osEE_scheduler_core_rq_preempt_stk+0x54>
    p_ret_tdb = p_ret_sn->p_tdb;
8000764e:	99 22 04 00 	ld.a %a2,[%a2]4
    if (p_rq_sn != NULL) {
80007652:	bd 0f 1f 00 	jz.a %a15,80007690 <osEE_scheduler_core_rq_preempt_stk+0x4e>
      CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
        p_ret_tcb = p_ret_tdb->p_tcb;
      if (p_ret_tcb->current_prio <
        p_rq_sn->p_tdb->p_tcb->current_prio)
80007656:	c8 16       	ld.a %a6,[%a15]4

  if (p_ret_sn != NULL) {
    p_ret_tdb = p_ret_sn->p_tdb;
    if (p_rq_sn != NULL) {
      CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
        p_ret_tcb = p_ret_tdb->p_tcb;
80007658:	99 24 0c 00 	ld.a %a4,[%a2]12
      if (p_ret_tcb->current_prio <
        p_rq_sn->p_tdb->p_tcb->current_prio)
8000765c:	99 66 0c 00 	ld.a %a6,[%a6]12
  if (p_ret_sn != NULL) {
    p_ret_tdb = p_ret_sn->p_tdb;
    if (p_rq_sn != NULL) {
      CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
        p_ret_tcb = p_ret_tdb->p_tcb;
      if (p_ret_tcb->current_prio <
80007660:	39 42 01 00 	ld.bu %d2,[%a4]1
80007664:	0c 61       	ld.bu %d15,[%a6]1
80007666:	7f f2 15 80 	jge.u %d2,%d15,80007690 <osEE_scheduler_core_rq_preempt_stk+0x4e>
    /* Only Idle TASK stacked -> RQ preempt STK. */
    /* Don't use p_ccb->p_curr, is not reliable here,
     * It points to the terminated TASK, we are still evaluating
     * the next one. */
    p_ret_tdb                 = p_cdb->p_idle_task;
    p_ret_tdb->p_tcb->status  = OSEE_TASK_READY_STACKED;
8000766a:	82 2f       	mov %d15,2
8000766c:	2c 42       	st.b [%a4]2,%d15
    p_ret_tdb = NULL;
  }

  if (is_rq_preemption) {
    /* Extract from ready queue */
    (*p_rq)       = p_rq_sn->p_next;
8000766e:	4c f0       	ld.w %d15,[%a15]0
80007670:	6c 50       	st.w [%a5]0,%d15
(
  P2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb,
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_rq_sn
)
{
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_tdb = p_rq_sn->p_tdb;
80007672:	c8 14       	ld.a %a4,[%a15]4
  /* N.B. The Handling of the preempted SN as Stacked or re-inserted in RQ
   * is done by the calling function */
  p_rq_sn->p_next               = NULL;
  p_tcb->current_core_id        = osEE_get_curr_core_id();
#else
  p_rq_sn->p_next               = p_ccb->p_stk_sn;
80007674:	4c 33       	ld.w %d15,[%a3]12
  P2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb,
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_rq_sn
)
{
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_tdb = p_rq_sn->p_tdb;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;
80007676:	99 45 0c 00 	ld.a %a5,[%a4]12
  /* N.B. The Handling of the preempted SN as Stacked or re-inserted in RQ
   * is done by the calling function */
  p_rq_sn->p_next               = NULL;
  p_tcb->current_core_id        = osEE_get_curr_core_id();
#else
  p_rq_sn->p_next               = p_ccb->p_stk_sn;
8000767a:	68 0f       	st.w [%a15]0,%d15
#endif /* OSEE_ALLOW_TASK_MIGRATION */
  p_ccb->p_stk_sn               = p_rq_sn;
8000767c:	ec 33       	st.a [%a3]12,%a15
  p_ccb->p_curr                 = p_tdb;
8000767e:	f4 34       	st.a [%a3],%a4

  /* Adjust actual priority with dispatch priority: if needed */
  {
    CONST(TaskPrio, AUTOMATIC)
      dispatch_prio = p_tdb->dispatch_prio;
80007680:	39 4f 1d 00 	ld.bu %d15,[%a4]29
    if (p_tcb->current_prio < dispatch_prio) {
80007684:	39 52 01 00 	ld.bu %d2,[%a5]1
80007688:	7f f2 06 80 	jge.u %d2,%d15,80007694 <osEE_scheduler_core_rq_preempt_stk+0x52>
      p_tcb->current_prio = dispatch_prio;
8000768c:	2c 51       	st.b [%a5]1,%d15
8000768e:	00 90       	ret 
    osEE_scheduler_stk_next(p_ccb, p_rq_sn);
  } else {
#if (defined(OSEE_ALLOW_TASK_MIGRATION))
    p_ret_sn  = NULL;
#else
    p_ret_tdb = NULL;
80007690:	a0 02       	mov.a %a2,0
80007692:	00 90       	ret 
#if (defined(OSEE_ALLOW_TASK_MIGRATION))
  return p_ret_sn;
#else
  return p_ret_tdb;
#endif /* OSEE_ALLOW_TASK_MIGRATION */
}
80007694:	00 90       	ret 
    osEE_scheduler_stk_next(p_ccb, p_rq_sn);
  } else {
#if (defined(OSEE_ALLOW_TASK_MIGRATION))
    p_ret_sn  = NULL;
#else
    p_ret_tdb = NULL;
80007696:	a0 02       	mov.a %a2,0

        p_ret_tcb->status = OSEE_TASK_READY_STACKED;
        is_rq_preemption  = OSEE_TRUE;
      }
    }
  } else if (p_rq_sn != NULL) {
80007698:	bd 0f fe 7f 	jz.a %a15,80007694 <osEE_scheduler_core_rq_preempt_stk+0x52>
    /* Only Idle TASK stacked -> RQ preempt STK. */
    /* Don't use p_ccb->p_curr, is not reliable here,
     * It points to the terminated TASK, we are still evaluating
     * the next one. */
    p_ret_tdb                 = p_cdb->p_idle_task;
8000769c:	99 42 04 00 	ld.a %a2,[%a4]4
    p_ret_tdb->p_tcb->status  = OSEE_TASK_READY_STACKED;
800076a0:	99 24 0c 00 	ld.a %a4,[%a2]12
800076a4:	3c e3       	j 8000766a <osEE_scheduler_core_rq_preempt_stk+0x28>

800076a6 <osEE_sn_priority_insert>:
  P2VAR(OsEE_SN *, AUTOMATIC, OS_APPL_DATA)     pp_first,
  P2VAR(OsEE_SN  , AUTOMATIC, OS_APPL_DATA)     p_sn_new,
  CONST(OsEE_bool, AUTOMATIC)                   as_ready
)
{
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)  p_tdb_new = p_sn_new->p_tdb;
800076a6:	cc 51       	ld.a %a15,[%a5]4
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb_new = p_tdb_new->p_tcb;
800076a8:	c8 32       	ld.a %a2,[%a15]12
  CONST(TaskPrio, AUTOMATIC)                  new_task_prio =
800076aa:	df 04 1b 00 	jeq %d4,0,800076e0 <osEE_sn_priority_insert+0x3a>
800076ae:	39 f2 1c 00 	ld.bu %d2,[%a15]28
    (as_ready)?
      p_tdb_new->ready_prio:
      p_tcb_new->current_prio;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
800076b2:	cc 40       	ld.a %a15,[%a4]0
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;

  /* Traverse the queue until needed */
  while (p_curr != NULL) {
800076b4:	a0 02       	mov.a %a2,0
800076b6:	7c fa       	jnz.a %a15,800076ca <osEE_sn_priority_insert+0x24>
  }

  if (p_prev != NULL) {
    p_prev->p_next = p_sn_new;
  } else {
    (*pp_first)   = p_sn_new;
800076b8:	f4 45       	st.a [%a4],%a5
    head_changed  = OSEE_TRUE;
800076ba:	82 12       	mov %d2,1
  }

  p_sn_new->p_next = p_curr;
800076bc:	ec 50       	st.a [%a5]0,%a15

  return head_changed;
}
800076be:	00 90       	ret 
    }

    if (new_task_prio <= prio_to_check)
    {
      p_prev = p_curr;
      p_curr = p_curr->p_next;
800076c0:	c8 03       	ld.a %a3,[%a15]0
800076c2:	40 f2       	mov.aa %a2,%a15
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;

  /* Traverse the queue until needed */
  while (p_curr != NULL) {
800076c4:	bd 03 28 00 	jz.a %a3,80007714 <osEE_sn_priority_insert+0x6e>
800076c8:	40 3f       	mov.aa %a15,%a3
    VAR(TaskPrio, AUTOMATIC)                      prio_to_check;
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_cur_tdb = p_curr->p_tdb;
    CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_cur_tcb = p_cur_tdb->p_tcb;

    if (as_ready) {
      prio_to_check = p_cur_tdb->ready_prio;
800076ca:	c8 13       	ld.a %a3,[%a15]4
    } else {
      prio_to_check = p_cur_tcb->current_prio;
    }

    if (new_task_prio <= prio_to_check)
800076cc:	39 3f 1c 00 	ld.bu %d15,[%a3]28
800076d0:	7f 2f f8 ff 	jge.u %d15,%d2,800076c0 <osEE_sn_priority_insert+0x1a>
    } else {
      break;
    }
  }

  if (p_prev != NULL) {
800076d4:	bd 02 f2 7f 	jz.a %a2,800076b8 <osEE_sn_priority_insert+0x12>
    p_prev->p_next = p_sn_new;
800076d8:	f4 25       	st.a [%a2],%a5
    (as_ready)?
      p_tdb_new->ready_prio:
      p_tcb_new->current_prio;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;
800076da:	82 02       	mov %d2,0
  } else {
    (*pp_first)   = p_sn_new;
    head_changed  = OSEE_TRUE;
  }

  p_sn_new->p_next = p_curr;
800076dc:	ec 50       	st.a [%a5]0,%a15

  return head_changed;
}
800076de:	00 90       	ret 
  CONST(TaskPrio, AUTOMATIC)                  new_task_prio =
    (as_ready)?
      p_tdb_new->ready_prio:
      p_tcb_new->current_prio;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
800076e0:	cc 40       	ld.a %a15,[%a4]0
  CONST(OsEE_bool, AUTOMATIC)                   as_ready
)
{
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)  p_tdb_new = p_sn_new->p_tdb;
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb_new = p_tdb_new->p_tcb;
  CONST(TaskPrio, AUTOMATIC)                  new_task_prio =
800076e2:	39 22 01 00 	ld.bu %d2,[%a2]1
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;

  /* Traverse the queue until needed */
  while (p_curr != NULL) {
800076e6:	a0 02       	mov.a %a2,0
800076e8:	bd 0f e8 7f 	jz.a %a15,800076b8 <osEE_sn_priority_insert+0x12>
    VAR(TaskPrio, AUTOMATIC)                      prio_to_check;
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_cur_tdb = p_curr->p_tdb;
    CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_cur_tcb = p_cur_tdb->p_tcb;
800076ec:	c8 13       	ld.a %a3,[%a15]4

    if (as_ready) {
      prio_to_check = p_cur_tdb->ready_prio;
    } else {
      prio_to_check = p_cur_tcb->current_prio;
800076ee:	99 33 0c 00 	ld.a %a3,[%a3]12
    }

    if (new_task_prio <= prio_to_check)
800076f2:	0c 31       	ld.bu %d15,[%a3]1
800076f4:	3f 2f f0 ff 	jlt.u %d15,%d2,800076d4 <osEE_sn_priority_insert+0x2e>
    {
      p_prev = p_curr;
      p_curr = p_curr->p_next;
800076f8:	c8 03       	ld.a %a3,[%a15]0
800076fa:	40 f2       	mov.aa %a2,%a15
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;

  /* Traverse the queue until needed */
  while (p_curr != NULL) {
800076fc:	bc 3c       	jz.a %a3,80007714 <osEE_sn_priority_insert+0x6e>
800076fe:	40 3f       	mov.aa %a15,%a3
    VAR(TaskPrio, AUTOMATIC)                      prio_to_check;
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_cur_tdb = p_curr->p_tdb;
    CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_cur_tcb = p_cur_tdb->p_tcb;
80007700:	c8 13       	ld.a %a3,[%a15]4

    if (as_ready) {
      prio_to_check = p_cur_tdb->ready_prio;
    } else {
      prio_to_check = p_cur_tcb->current_prio;
80007702:	99 33 0c 00 	ld.a %a3,[%a3]12
    }

    if (new_task_prio <= prio_to_check)
80007706:	0c 31       	ld.bu %d15,[%a3]1
80007708:	3f 2f e6 ff 	jlt.u %d15,%d2,800076d4 <osEE_sn_priority_insert+0x2e>
    {
      p_prev = p_curr;
      p_curr = p_curr->p_next;
8000770c:	c8 03       	ld.a %a3,[%a15]0
8000770e:	40 f2       	mov.aa %a2,%a15
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;

  /* Traverse the queue until needed */
  while (p_curr != NULL) {
80007710:	bd 03 f7 ff 	jnz.a %a3,800076fe <osEE_sn_priority_insert+0x58>
80007714:	40 f2       	mov.aa %a2,%a15
80007716:	a0 0f       	mov.a %a15,0
80007718:	3c e0       	j 800076d8 <osEE_sn_priority_insert+0x32>

8000771a <osEE_scheduler_core_pop_running>:
(
  P2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)  p_cdb,
  P2VAR(OsEE_RQ,  AUTOMATIC, OS_APPL_DATA)  p_rq
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb         = p_cdb->p_ccb;
8000771a:	d4 43       	ld.a %a3,[%a4]
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_prev_stk_sn = p_ccb->p_stk_sn;
8000771c:	99 32 0c 00 	ld.a %a2,[%a3]12
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
    p_next_stk_sn = p_prev_stk_sn->p_next;
80007720:	d4 26       	ld.a %a6,[%a2]

  /* Pop the current STK SN, if not IDLE TASK. This function MUST not be
   * called inside IDLE TASK. */
  p_ccb->p_stk_sn = p_next_stk_sn;
80007722:	b5 36 0c 00 	st.a [%a3]12,%a6
  P2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)  p_cdb,
  P2VAR(OsEE_RQ,  AUTOMATIC, OS_APPL_DATA)  p_rq
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_rq_sn  = (*p_rq);
80007726:	cc 50       	ld.a %a15,[%a5]0
  P2CONST(OsEE_SN, AUTOMATIC, OS_APPL_DATA)     p_ret_sn = p_ccb->p_stk_sn;

  VAR(OsEE_bool, AUTOMATIC)                     is_rq_preemption = OSEE_FALSE;
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)      p_ret_tdb;

  if (p_ret_sn != NULL) {
80007728:	bd 06 27 00 	jz.a %a6,80007776 <osEE_scheduler_core_pop_running+0x5c>
    p_ret_tdb = p_ret_sn->p_tdb;
8000772c:	99 64 04 00 	ld.a %a4,[%a6]4
    if (p_rq_sn != NULL) {
80007730:	bd 0f 20 00 	jz.a %a15,80007770 <osEE_scheduler_core_pop_running+0x56>
      CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
        p_ret_tcb = p_ret_tdb->p_tcb;
      if (p_ret_tcb->current_prio <
        p_rq_sn->p_tdb->p_tcb->current_prio)
80007734:	c8 17       	ld.a %a7,[%a15]4

  if (p_ret_sn != NULL) {
    p_ret_tdb = p_ret_sn->p_tdb;
    if (p_rq_sn != NULL) {
      CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
        p_ret_tcb = p_ret_tdb->p_tcb;
80007736:	99 44 0c 00 	ld.a %a4,[%a4]12
      if (p_ret_tcb->current_prio <
        p_rq_sn->p_tdb->p_tcb->current_prio)
8000773a:	99 77 0c 00 	ld.a %a7,[%a7]12
  if (p_ret_sn != NULL) {
    p_ret_tdb = p_ret_sn->p_tdb;
    if (p_rq_sn != NULL) {
      CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
        p_ret_tcb = p_ret_tdb->p_tcb;
      if (p_ret_tcb->current_prio <
8000773e:	39 42 01 00 	ld.bu %d2,[%a4]1
80007742:	0c 71       	ld.bu %d15,[%a7]1
80007744:	7f f2 16 80 	jge.u %d2,%d15,80007770 <osEE_scheduler_core_pop_running+0x56>
    /* Only Idle TASK stacked -> RQ preempt STK. */
    /* Don't use p_ccb->p_curr, is not reliable here,
     * It points to the terminated TASK, we are still evaluating
     * the next one. */
    p_ret_tdb                 = p_cdb->p_idle_task;
    p_ret_tdb->p_tcb->status  = OSEE_TASK_READY_STACKED;
80007748:	82 2f       	mov %d15,2
8000774a:	2c 42       	st.b [%a4]2,%d15
    p_ret_tdb = NULL;
  }

  if (is_rq_preemption) {
    /* Extract from ready queue */
    (*p_rq)       = p_rq_sn->p_next;
8000774c:	4c f0       	ld.w %d15,[%a15]0
8000774e:	6c 50       	st.w [%a5]0,%d15
(
  P2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb,
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_rq_sn
)
{
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_tdb = p_rq_sn->p_tdb;
80007750:	c8 14       	ld.a %a4,[%a15]4
  /* N.B. The Handling of the preempted SN as Stacked or re-inserted in RQ
   * is done by the calling function */
  p_rq_sn->p_next               = NULL;
  p_tcb->current_core_id        = osEE_get_curr_core_id();
#else
  p_rq_sn->p_next               = p_ccb->p_stk_sn;
80007752:	4c 33       	ld.w %d15,[%a3]12
  P2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb,
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_rq_sn
)
{
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_tdb = p_rq_sn->p_tdb;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;
80007754:	99 45 0c 00 	ld.a %a5,[%a4]12
  /* N.B. The Handling of the preempted SN as Stacked or re-inserted in RQ
   * is done by the calling function */
  p_rq_sn->p_next               = NULL;
  p_tcb->current_core_id        = osEE_get_curr_core_id();
#else
  p_rq_sn->p_next               = p_ccb->p_stk_sn;
80007758:	68 0f       	st.w [%a15]0,%d15
#endif /* OSEE_ALLOW_TASK_MIGRATION */
  p_ccb->p_stk_sn               = p_rq_sn;
8000775a:	ec 33       	st.a [%a3]12,%a15
  p_ccb->p_curr                 = p_tdb;
8000775c:	f4 34       	st.a [%a3],%a4

  /* Adjust actual priority with dispatch priority: if needed */
  {
    CONST(TaskPrio, AUTOMATIC)
      dispatch_prio = p_tdb->dispatch_prio;
8000775e:	39 4f 1d 00 	ld.bu %d15,[%a4]29
    if (p_tcb->current_prio < dispatch_prio) {
80007762:	39 52 01 00 	ld.bu %d2,[%a5]1
80007766:	7f f2 04 80 	jge.u %d2,%d15,8000776e <osEE_scheduler_core_pop_running+0x54>
      p_tcb->current_prio = dispatch_prio;
8000776a:	2c 51       	st.b [%a5]1,%d15
8000776c:	00 90       	ret 
    }
#endif /* OSEE_ALLOW_TASK_MIGRATION */
  }

  return p_prev_stk_sn;
}
8000776e:	00 90       	ret 
      }
#endif /* OSEE_HAS_POSTTASKHOOK */

      if (p_curr_stk_sn != NULL) {
        /* Resume STK TASK */
        p_tdb_stk = p_curr_stk_sn->p_tdb;
80007770:	4c 61       	ld.w %d15,[%a6]4
      } else {
        /* Resume IDLE TASK */
        p_tdb_stk = p_cdb->p_idle_task;
      }

      p_ccb->p_curr            = p_tdb_stk;
80007772:	6c 30       	st.w [%a3]0,%d15
80007774:	00 90       	ret 

        p_ret_tcb->status = OSEE_TASK_READY_STACKED;
        is_rq_preemption  = OSEE_TRUE;
      }
    }
  } else if (p_rq_sn != NULL) {
80007776:	bc f6       	jz.a %a15,80007782 <osEE_scheduler_core_pop_running+0x68>
    /* Only Idle TASK stacked -> RQ preempt STK. */
    /* Don't use p_ccb->p_curr, is not reliable here,
     * It points to the terminated TASK, we are still evaluating
     * the next one. */
    p_ret_tdb                 = p_cdb->p_idle_task;
    p_ret_tdb->p_tcb->status  = OSEE_TASK_READY_STACKED;
80007778:	99 44 04 00 	ld.a %a4,[%a4]4
8000777c:	99 44 0c 00 	ld.a %a4,[%a4]12
80007780:	3c e4       	j 80007748 <osEE_scheduler_core_pop_running+0x2e>
      if (p_curr_stk_sn != NULL) {
        /* Resume STK TASK */
        p_tdb_stk = p_curr_stk_sn->p_tdb;
      } else {
        /* Resume IDLE TASK */
        p_tdb_stk = p_cdb->p_idle_task;
80007782:	4c 41       	ld.w %d15,[%a4]4
80007784:	3c f7       	j 80007772 <osEE_scheduler_core_pop_running+0x58>

80007786 <osEE_task_activated>:
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb_act
)
{
  VAR(StatusType, AUTOMATIC)                    ev;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb_act = p_tdb_act->p_tcb;
80007786:	cc 43       	ld.a %a15,[%a4]12
#else
  osEE_lock_kernel();
#endif /* !OSEE_SCHEDULER_GLOBAL */
#endif /* !OSEE_SINGLECORE */

  if (p_tcb_act->current_num_of_act < p_tdb_act->max_num_of_act) {
80007788:	39 43 1e 00 	ld.bu %d3,[%a4]30
    ++p_tcb_act->current_num_of_act;
    ev = E_OK;
  } else {
    ev = E_OS_LIMIT;
8000778c:	82 42       	mov %d2,4
#else
  osEE_lock_kernel();
#endif /* !OSEE_SCHEDULER_GLOBAL */
#endif /* !OSEE_SINGLECORE */

  if (p_tcb_act->current_num_of_act < p_tdb_act->max_num_of_act) {
8000778e:	0c f0       	ld.bu %d15,[%a15]0
80007790:	3f 3f 03 80 	jlt.u %d15,%d3,80007796 <osEE_task_activated+0x10>
  osEE_lock_kernel();
#endif /* !OSEE_SCHEDULER_GLOBAL */
#endif /* !OSEE_SINGLECORE */

  return ev;
}
80007794:	00 90       	ret 
  osEE_lock_kernel();
#endif /* !OSEE_SCHEDULER_GLOBAL */
#endif /* !OSEE_SINGLECORE */

  if (p_tcb_act->current_num_of_act < p_tdb_act->max_num_of_act) {
    ++p_tcb_act->current_num_of_act;
80007796:	c2 1f       	add %d15,1
80007798:	28 0f       	st.b [%a15]0,%d15
    ev = E_OK;
8000779a:	82 02       	mov %d2,0
  osEE_lock_kernel();
#endif /* !OSEE_SCHEDULER_GLOBAL */
#endif /* !OSEE_SINGLECORE */

  return ev;
}
8000779c:	00 90       	ret 

8000779e <osEE_task_end>:
(
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_tdb
)
{
  /* It has to be called already in Multi-Core critical section */
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;
8000779e:	cc 43       	ld.a %a15,[%a4]12

  p_tcb->current_prio = p_tdb->ready_prio;
800077a0:	39 4f 1c 00 	ld.bu %d15,[%a4]28
800077a4:	28 1f       	st.b [%a15]1,%d15

  --p_tcb->current_num_of_act;
800077a6:	0c f0       	ld.bu %d15,[%a15]0
800077a8:	c2 ff       	add %d15,-1
800077aa:	16 ff       	and %d15,255
800077ac:	28 0f       	st.b [%a15]0,%d15

  if (p_tcb->current_num_of_act == 0U) {
800077ae:	8b 0f 20 f2 	ne %d15,%d15,0
800077b2:	28 2f       	st.b [%a15]2,%d15
800077b4:	00 90       	ret 

800077b6 <osEE_task_event_set_mask>:
{
  /* Initialize the return value to NULL to handle failed error checks. */
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
    p_own_sn        = NULL;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_tcb_waking_up = p_tdb_waking_up->p_tcb;
800077b6:	cc 43       	ld.a %a15,[%a4]12
    *p_ev = E_OS_STATE;
  } else
#endif /* OSEE_HAS_CHECKS */
  {
    /* Set the event mask only if the task is not suspended */
    p_tcb_waking_up->event_mask |= Mask;
800077b8:	02 42       	mov %d2,%d4
800077ba:	02 43       	mov %d3,%d4

    *p_ev = E_OK;
800077bc:	82 0f       	mov %d15,0
    *p_ev = E_OS_STATE;
  } else
#endif /* OSEE_HAS_CHECKS */
  {
    /* Set the event mask only if the task is not suspended */
    p_tcb_waking_up->event_mask |= Mask;
800077be:	49 f2 4c 08 	ldmst [%a15]12,%e2

    *p_ev = E_OK;
800077c2:	2c 50       	st.b [%a5]0,%d15

    if ((p_tcb_waking_up->wait_mask & Mask) != 0U) {
800077c4:	4c f2       	ld.w %d15,[%a15]8
  P2VAR(StatusType, AUTOMATIC, OS_APPL_DATA)  p_ev
)
{
  /* Initialize the return value to NULL to handle failed error checks. */
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
    p_own_sn        = NULL;
800077c6:	a0 02       	mov.a %a2,0
    /* Set the event mask only if the task is not suspended */
    p_tcb_waking_up->event_mask |= Mask;

    *p_ev = E_OK;

    if ((p_tcb_waking_up->wait_mask & Mask) != 0U) {
800077c8:	26 f4       	and %d4,%d15
800077ca:	76 45       	jz %d4,800077d4 <osEE_task_event_set_mask+0x1e>
      p_own_sn = p_tcb_waking_up->p_own_sn;
800077cc:	c8 42       	ld.a %a2,[%a15]16

      /* Set p_own_sn of waking up task to NULL so it won't be inserted in
         RQ more than once. */
      if (p_own_sn != NULL) {
800077ce:	bc 23       	jz.a %a2,800077d4 <osEE_task_event_set_mask+0x1e>
        p_tcb_waking_up->p_own_sn = NULL;
800077d0:	82 0f       	mov %d15,0
800077d2:	68 4f       	st.w [%a15]16,%d15
  osEE_lock_kernel();
#endif /* !OSEE_SCHEDULER_GLOBAL */
#endif /* !OSEE_SINGLECORE */

  return p_own_sn;
}
800077d4:	00 90       	ret 

800077d6 <osEE_activate_isr2>:
  osEE_stack_monitoring(osEE_get_curr_core());
#endif /* OSEE_HAS_STACK_MONITORING */
  {
    CONSTP2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA) p_kdb = osEE_get_kernel();
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_act_tdb = (*p_kdb->p_tdb_ptr_array)[isr2_id];
800077d6:	91 00 00 48 	movh.a %a4,32768
800077da:	d9 44 20 10 	lea %a4,[%a4]96 <80000060 <osEE_kdb_var>>
800077de:	cc 41       	ld.a %a15,[%a4]4
    /* Mark the TASK as Activated (I don't need to protect this increment
       since ISRs cannot be activated by another core (exception done for
       IPI, that have to be handled in a special way in any case). */
    ++p_act_tdb->p_tcb->current_num_of_act;

    osEE_scheduler_task_set_running(p_kdb, p_act_tdb, NULL);
800077e0:	a0 06       	mov.a %a6,0
  osEE_stack_monitoring(osEE_get_curr_core());
#endif /* OSEE_HAS_STACK_MONITORING */
  {
    CONSTP2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA) p_kdb = osEE_get_kernel();
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_act_tdb = (*p_kdb->p_tdb_ptr_array)[isr2_id];
800077e2:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
800077e6:	c8 05       	ld.a %a5,[%a15]0

    /* Mark the TASK as Activated (I don't need to protect this increment
       since ISRs cannot be activated by another core (exception done for
       IPI, that have to be handled in a special way in any case). */
    ++p_act_tdb->p_tcb->current_num_of_act;
800077e8:	cc 53       	ld.a %a15,[%a5]12
800077ea:	0c f0       	ld.bu %d15,[%a15]0
800077ec:	c2 1f       	add %d15,1
800077ee:	28 0f       	st.b [%a15]0,%d15

    osEE_scheduler_task_set_running(p_kdb, p_act_tdb, NULL);
800077f0:	1d 00 c4 00 	j 80007978 <osEE_scheduler_task_set_running>

800077f4 <osEE_scheduler_task_activated>:
{
  VAR(OsEE_bool, AUTOMATIC)   is_preemption;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb_act   = p_tdb_act->p_tcb;
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb = osEE_task_get_curr_core(p_tdb_act);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb       = p_cdb->p_ccb;
800077f4:	91 00 00 f8 	movh.a %a15,32768
800077f8:	99 ff 04 20 	ld.a %a15,[%a15]132 <80000084 <osEE_cdb_var>>
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_curr      = p_ccb->p_curr;
800077fc:	c8 04       	ld.a %a4,[%a15]0
  P2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA)  p_kdb,
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb_act
)
{
  VAR(OsEE_bool, AUTOMATIC)   is_preemption;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb_act   = p_tdb_act->p_tcb;
800077fe:	99 52 0c 00 	ld.a %a2,[%a5]12 <80000084 <osEE_cdb_var>>
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb = osEE_task_get_curr_core(p_tdb_act);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb       = p_cdb->p_ccb;
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_curr      = p_ccb->p_curr;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_curr_tcb  = p_curr->p_tcb;
80007802:	99 43 0c 00 	ld.a %a3,[%a4]12 <80000084 <osEE_cdb_var>>
  osEE_scheduler_task_activated
(
  P2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA)  p_kdb,
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb_act
)
{
80007806:	40 56       	mov.aa %a6,%a5
    }
    is_preemption = OSEE_FALSE;
  } else
#endif /* !OSEE_SINGLECORE */
  /* Preemption Check */
  if (p_curr_tcb->current_prio < p_tcb_act->current_prio) {
80007808:	0c 21       	ld.bu %d15,[%a2]1
8000780a:	39 32 01 00 	ld.bu %d2,[%a3]1
8000780e:	3f f2 13 80 	jlt.u %d2,%d15,80007834 <osEE_scheduler_task_activated+0x40>
{
  VAR(OsEE_bool, AUTOMATIC) rq_head_changed;

  /* Actually Insert the activated in Ready Queue.
   * Change Status only if is not active yet. */
  if (p_tcb_act->status == OSEE_TASK_SUSPENDED) {
80007812:	0c 22       	ld.bu %d15,[%a2]2
80007814:	ee 05       	jnz %d15,8000781e <osEE_scheduler_task_activated+0x2a>
    p_tcb_act->status = OSEE_TASK_READY;
80007816:	82 12       	mov %d2,1
80007818:	e9 22 02 00 	st.b [%a2]2,%d2
  osEE_task_event_reset_mask
(
  P2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)  p_tcb
)
{
  p_tcb->event_mask = 0U;
8000781c:	6c 23       	st.w [%a2]12,%d15
  P2VAR(OsEE_SN *, AUTOMATIC, OS_APPL_DATA) pp_first
)
{
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_sn_allocated;

  p_sn_allocated          = (*pp_first);
8000781e:	c8 25       	ld.a %a5,[%a15]8
    osEE_task_event_reset_mask(p_tcb_act);
  }

  rq_head_changed = osEE_scheduler_rq_insert(&p_ccb->rq,
80007820:	d9 f4 04 00 	lea %a4,[%a15]4
  (*pp_first)              = p_sn_allocated->p_next;
80007824:	4c 50       	ld.w %d15,[%a5]0
80007826:	68 2f       	st.w [%a15]8,%d15
  p_sn_allocated->p_next  = NULL;
80007828:	82 0f       	mov %d15,0
8000782a:	6c 50       	st.w [%a5]0,%d15
8000782c:	6d ff ed fe 	call 80007606 <osEE_scheduler_rq_insert>
    /* Actually Insert the activated in READY Queue */
    (void)osEE_scheduler_task_insert_rq(p_ccb, p_tdb_act, p_tcb_act);

    osEE_unlock_core(p_cdb);

    is_preemption = OSEE_FALSE;
80007830:	82 02       	mov %d2,0
  }

  return is_preemption;
}
80007832:	00 90       	ret 
  P2VAR(OsEE_SN *, AUTOMATIC, OS_APPL_DATA) pp_first
)
{
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_sn_allocated;

  p_sn_allocated          = (*pp_first);
80007834:	c8 22       	ld.a %a2,[%a15]8
  (*pp_first)              = p_sn_allocated->p_next;
80007836:	4c 20       	ld.w %d15,[%a2]0
80007838:	68 2f       	st.w [%a15]8,%d15
        osEE_call_post_task_hook(p_ccb);
      }
#endif /* OSEE_HAS_POSTTASKHOOK */

    /* Set Previous TASK status as Ready but stacked */
    p_curr_tcb->status = OSEE_TASK_READY_STACKED;
8000783a:	82 2f       	mov %d15,2
8000783c:	2c 32       	st.b [%a3]2,%d15

    /* Set the activated TASK as current */
    p_new_stk->p_tdb            = p_tdb_act;
    p_new_stk->p_next           = p_ccb->p_stk_sn;
8000783e:	4c f3       	ld.w %d15,[%a15]12

    /* Set Previous TASK status as Ready but stacked */
    p_curr_tcb->status = OSEE_TASK_READY_STACKED;

    /* Set the activated TASK as current */
    p_new_stk->p_tdb            = p_tdb_act;
80007840:	b5 25 04 00 	st.a [%a2]4,%a5
    p_new_stk->p_next           = p_ccb->p_stk_sn;
80007844:	6c 20       	st.w [%a2]0,%d15
    p_ccb->p_stk_sn             = p_new_stk;
80007846:	e8 32       	st.a [%a15]12,%a2
    p_ccb->p_curr               = p_tdb_act;
80007848:	e8 05       	st.a [%a15]0,%a5
8000784a:	cc 53       	ld.a %a15,[%a5]12
8000784c:	82 0f       	mov %d15,0
8000784e:	68 3f       	st.w [%a15]12,%d15
    osEE_task_event_reset_mask(p_tdb_act->p_tcb);

    osEE_unlock_core(p_cdb);

    osEE_change_context_from_running(p_curr, p_tdb_act);
80007850:	6d 00 42 02 	call 80007cd4 <osEE_change_context_from_running>

    is_preemption = OSEE_TRUE;
80007854:	82 12       	mov %d2,1
80007856:	00 90       	ret 

80007858 <osEE_scheduler_task_insert>:
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb_act
)
{
  VAR(OsEE_bool, AUTOMATIC)   head_changed;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_tcb_act     = p_tdb_act->p_tcb;
80007858:	cc 53       	ld.a %a15,[%a5]12
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb         = osEE_task_get_curr_core(p_tdb_act);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb         = p_cdb->p_ccb;
8000785a:	91 00 00 28 	movh.a %a2,32768
  osEE_scheduler_task_insert
(
  P2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA)  p_kdb,
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb_act
)
{
8000785e:	40 56       	mov.aa %a6,%a5
{
  VAR(OsEE_bool, AUTOMATIC) rq_head_changed;

  /* Actually Insert the activated in Ready Queue.
   * Change Status only if is not active yet. */
  if (p_tcb_act->status == OSEE_TASK_SUSPENDED) {
80007860:	0c f2       	ld.bu %d15,[%a15]2
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_tcb_act     = p_tdb_act->p_tcb;
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb         = osEE_task_get_curr_core(p_tdb_act);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb         = p_cdb->p_ccb;
80007862:	99 24 04 20 	ld.a %a4,[%a2]132 <80000084 <osEE_cdb_var>>
{
  VAR(OsEE_bool, AUTOMATIC) rq_head_changed;

  /* Actually Insert the activated in Ready Queue.
   * Change Status only if is not active yet. */
  if (p_tcb_act->status == OSEE_TASK_SUSPENDED) {
80007866:	ee 04       	jnz %d15,8000786e <osEE_scheduler_task_insert+0x16>
    p_tcb_act->status = OSEE_TASK_READY;
80007868:	82 12       	mov %d2,1
8000786a:	28 22       	st.b [%a15]2,%d2
8000786c:	68 3f       	st.w [%a15]12,%d15
  P2VAR(OsEE_SN *, AUTOMATIC, OS_APPL_DATA) pp_first
)
{
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_sn_allocated;

  p_sn_allocated          = (*pp_first);
8000786e:	99 45 08 00 	ld.a %a5,[%a4]8 <80000003 <BootModeHeader0+0x3>>
  (*pp_first)              = p_sn_allocated->p_next;
80007872:	4c 50       	ld.w %d15,[%a5]0
80007874:	6c 42       	st.w [%a4]8,%d15
  p_sn_allocated->p_next  = NULL;
80007876:	82 0f       	mov %d15,0
80007878:	6c 50       	st.w [%a5]0,%d15
    osEE_task_event_reset_mask(p_tcb_act);
  }

  rq_head_changed = osEE_scheduler_rq_insert(&p_ccb->rq,
8000787a:	b0 44       	add.a %a4,4
8000787c:	1d ff c5 fe 	j 80007606 <osEE_scheduler_rq_insert>

80007880 <osEE_scheduler_task_unblocked>:
{
  VAR(OsEE_bool, AUTOMATIC) rq_head_changed;
  VAR(OsEE_bool, AUTOMATIC)
    is_preemption = OSEE_FALSE;
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
    p_tdb_released = p_sn_released->p_tdb;
80007880:	99 56 04 00 	ld.a %a6,[%a5]4
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_tcb_released = p_tdb_released->p_tcb;
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb = osEE_task_get_curr_core(p_tdb_released);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb = p_cdb->p_ccb;
80007884:	91 00 00 28 	movh.a %a2,32768
  VAR(OsEE_bool, AUTOMATIC)
    is_preemption = OSEE_FALSE;
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
    p_tdb_released = p_sn_released->p_tdb;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_tcb_released = p_tdb_released->p_tcb;
80007888:	cc 63       	ld.a %a15,[%a6]12
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb = osEE_task_get_curr_core(p_tdb_released);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb = p_cdb->p_ccb;
8000788a:	19 2f 04 20 	ld.w %d15,[%a2]132
  osEE_scheduler_task_unblocked
(
  P2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA)  p_kdb,
  P2VAR(OsEE_SN,  AUTOMATIC, OS_APPL_DATA)  p_sn_released
)
{
8000788e:	20 08       	sub.a %sp,8
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_tcb_released = p_tdb_released->p_tcb;
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb = osEE_task_get_curr_core(p_tdb_released);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb = p_cdb->p_ccb;
80007890:	78 01       	st.w [%sp]4,%d15

  p_tcb_released->status       = OSEE_TASK_READY_STACKED;
80007892:	82 2f       	mov %d15,2
80007894:	28 2f       	st.b [%a15]2,%d15
  /* Touch unused parameters */
  (void)p_kdb;

  osEE_lock_core(p_cdb);

  rq_head_changed = osEE_scheduler_rq_insert(&p_ccb->rq,
80007896:	99 a4 04 00 	ld.a %a4,[%sp]4
    p_cdb = osEE_task_get_curr_core(p_tdb_released);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb = p_cdb->p_ccb;

  p_tcb_released->status       = OSEE_TASK_READY_STACKED;
  p_tcb_released->current_prio = p_tdb_released->ready_prio;
8000789a:	39 6f 1c 00 	ld.bu %d15,[%a6]28
  /* Touch unused parameters */
  (void)p_kdb;

  osEE_lock_core(p_cdb);

  rq_head_changed = osEE_scheduler_rq_insert(&p_ccb->rq,
8000789e:	b0 44       	add.a %a4,4
    p_cdb = osEE_task_get_curr_core(p_tdb_released);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb = p_cdb->p_ccb;

  p_tcb_released->status       = OSEE_TASK_READY_STACKED;
  p_tcb_released->current_prio = p_tdb_released->ready_prio;
800078a0:	28 1f       	st.b [%a15]1,%d15
  /* Touch unused parameters */
  (void)p_kdb;

  osEE_lock_core(p_cdb);

  rq_head_changed = osEE_scheduler_rq_insert(&p_ccb->rq,
800078a2:	6d ff b2 fe 	call 80007606 <osEE_scheduler_rq_insert>
  P2VAR(OsEE_SN,  AUTOMATIC, OS_APPL_DATA)  p_sn_released
)
{
  VAR(OsEE_bool, AUTOMATIC) rq_head_changed;
  VAR(OsEE_bool, AUTOMATIC)
    is_preemption = OSEE_FALSE;
800078a6:	82 0f       	mov %d15,0
  osEE_lock_core(p_cdb);

  rq_head_changed = osEE_scheduler_rq_insert(&p_ccb->rq,
    p_sn_released, p_tdb_released);

  if (rq_head_changed == OSEE_TRUE) {
800078a8:	df 12 0c 80 	jne %d2,1,800078c0 <osEE_scheduler_task_unblocked+0x40>
    is_preemption = (p_tcb_released->current_prio >
      p_ccb->p_curr->p_tcb->current_prio);
800078ac:	99 a3 04 00 	ld.a %a3,[%sp]4
800078b0:	d4 32       	ld.a %a2,[%a3]
800078b2:	99 22 0c 00 	ld.a %a2,[%a2]12

  rq_head_changed = osEE_scheduler_rq_insert(&p_ccb->rq,
    p_sn_released, p_tdb_released);

  if (rq_head_changed == OSEE_TRUE) {
    is_preemption = (p_tcb_released->current_prio >
800078b6:	0c f1       	ld.bu %d15,[%a15]1
800078b8:	39 22 01 00 	ld.bu %d2,[%a2]1
800078bc:	0b f2 30 f1 	lt.u %d15,%d2,%d15
    }
  }
#endif /* !OSEE_SINGLECORE */

  return is_preemption;
}
800078c0:	02 f2       	mov %d2,%d15
800078c2:	00 90       	ret 

800078c4 <osEE_scheduler_task_terminated>:
  P2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA)    p_kdb,
  P2VAR(OsEE_TDB *, AUTOMATIC, OS_APPL_DATA)  pp_tdb_from
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA) p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
800078c4:	91 00 00 f8 	movh.a %a15,32768
800078c8:	99 fc 04 20 	ld.a %a12,[%a15]132 <80000084 <osEE_cdb_var>>
  /* Touch unused parameters */
  (void)p_kdb;
  osEE_lock_core(p_cdb);
  {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb_term  = p_ccb->p_curr;
800078cc:	d4 c6       	ld.a %a6,[%a12]
  P2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA)    p_kdb,
  P2VAR(OsEE_TDB *, AUTOMATIC, OS_APPL_DATA)  pp_tdb_from
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA) p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
800078ce:	d9 fd 04 20 	lea %a13,[%a15]132 <80000084 <osEE_cdb_var>>
  osEE_lock_core(p_cdb);
  {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb_term  = p_ccb->p_curr;
    CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
      p_tcb_term  = p_tdb_term->p_tcb;
800078d2:	cc 63       	ld.a %a15,[%a6]12

    /* Prepare the TDB from return value */
    (*pp_tdb_from) = p_tdb_term;
800078d4:	f4 56       	st.a [%a5],%a6
  osEE_scheduler_task_terminated
(
  P2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA)    p_kdb,
  P2VAR(OsEE_TDB *, AUTOMATIC, OS_APPL_DATA)  pp_tdb_from
)
{
800078d6:	20 08       	sub.a %sp,8
      p_tcb_term  = p_tdb_term->p_tcb;

    /* Prepare the TDB from return value */
    (*pp_tdb_from) = p_tdb_term;

    if (p_tcb_term->status == OSEE_TASK_RUNNING) {
800078d8:	0c f2       	ld.bu %d15,[%a15]2
800078da:	9e 4c       	jeq %d15,4,80007912 <osEE_scheduler_task_terminated+0x4e>
      /* In Normal Termination => SN released */
      osEE_sn_release(&p_ccb->p_free_sn, p_sn_term);
    } else {
      /* Handle ChainTask */
      CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
        p_sn_term = p_ccb->p_stk_sn;
800078dc:	99 c5 0c 00 	ld.a %a5,[%a12]12

      /* Pop the current STK SN, if not IDLE TASK. This function MUST not be
       * called inside IDLE TASK. */
      p_ccb->p_stk_sn = p_sn_term->p_next;
800078e0:	4c 50       	ld.w %d15,[%a5]0
800078e2:	6c c3       	st.w [%a12]12,%d15
      /* Wait to see p_ccb->p_curr until you are completely sure to what set */

      /* I need to release internal resource for Chained TASK
       * (set ready prio instead of dispatch prio) to let RQ Tasks 'preempt'
       * the Chained. */
      p_tcb_term->current_prio = p_tdb_term->ready_prio;
800078e4:	39 6f 1c 00 	ld.bu %d15,[%a6]28
800078e8:	28 1f       	st.b [%a15]1,%d15
      p_tcb_term->status = OSEE_TASK_READY;
800078ea:	82 1f       	mov %d15,1
800078ec:	28 2f       	st.b [%a15]2,%d15
#if (defined(OSEE_HAS_EVENTS))
      /* If this activation is the last of a TASK, a chaining is
       * a transition from SUSPENDED to READY so I need to reset Events. */
      if (p_tcb_term->current_num_of_act == 1U) {
800078ee:	0c f0       	ld.bu %d15,[%a15]0
800078f0:	1e 1e       	jeq %d15,1,8000790c <osEE_scheduler_task_terminated+0x48>
        osEE_task_event_reset_mask(p_tcb_term);
      }
#endif /* OSEE_HAS_EVENTS */

      (void)osEE_scheduler_rq_insert(&p_ccb->rq, p_sn_term, p_tdb_term);
800078f2:	d9 cf 04 00 	lea %a15,[%a12]4
800078f6:	40 f4       	mov.aa %a4,%a15
800078f8:	6d ff 87 fe 	call 80007606 <osEE_scheduler_rq_insert>

      {
        CONSTP2VAR(OsEE_preempt, AUTOMATIC, OS_APPL_DATA)
          p_prev = osEE_scheduler_core_rq_preempt_stk(p_cdb, &p_ccb->rq);
800078fc:	40 d4       	mov.aa %a4,%a13
800078fe:	40 f5       	mov.aa %a5,%a15
80007900:	6d ff a1 fe 	call 80007642 <osEE_scheduler_core_rq_preempt_stk>

        if (p_prev == NULL) {
80007904:	bd 02 20 00 	jz.a %a2,80007944 <osEE_scheduler_task_terminated+0x80>
           * Not Needed to Check Idle TASK since just reinserted the chained
           * in RQ */
          p_tdb_to                = p_ccb->p_stk_sn->p_tdb;
          p_ccb->p_curr           = p_tdb_to;
        } else {
          p_tdb_to = p_ccb->p_curr;
80007908:	d4 c2       	ld.a %a2,[%a12]
    }
  }
  osEE_unlock_core(p_cdb);

  return p_tdb_to;
}
8000790a:	00 90       	ret 
8000790c:	82 0f       	mov %d15,0
8000790e:	68 3f       	st.w [%a15]12,%d15
80007910:	3c f1       	j 800078f2 <osEE_scheduler_task_terminated+0x2e>
    (*pp_tdb_from) = p_tdb_term;

    if (p_tcb_term->status == OSEE_TASK_RUNNING) {
      /* Normal Termination */
      CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
        p_sn_term = osEE_scheduler_core_pop_running(p_cdb, &p_ccb->rq);
80007912:	40 d4       	mov.aa %a4,%a13
80007914:	d9 c5 04 00 	lea %a5,[%a12]4
80007918:	b5 a6 04 00 	st.a [%sp]4,%a6
8000791c:	6d ff ff fe 	call 8000771a <osEE_scheduler_core_pop_running>

      p_tdb_to = p_ccb->p_curr;

      /* Handle if there was another activation of the same TASK already
       * as Head of RQ */
      if (p_tdb_term != p_tdb_to) {
80007920:	99 a6 04 00 	ld.a %a6,[%sp]4
    (*pp_tdb_from) = p_tdb_term;

    if (p_tcb_term->status == OSEE_TASK_RUNNING) {
      /* Normal Termination */
      CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
        p_sn_term = osEE_scheduler_core_pop_running(p_cdb, &p_ccb->rq);
80007924:	40 2d       	mov.aa %a13,%a2

      p_tdb_to = p_ccb->p_curr;
80007926:	d4 c2       	ld.a %a2,[%a12]

      /* Handle if there was another activation of the same TASK already
       * as Head of RQ */
      if (p_tdb_term != p_tdb_to) {
80007928:	7d 26 12 00 	jeq.a %a6,%a2,8000794c <osEE_scheduler_task_terminated+0x88>
        osEE_task_end(p_tdb_term);
8000792c:	40 64       	mov.aa %a4,%a6
8000792e:	b5 a2 04 00 	st.a [%sp]4,%a2
80007932:	6d ff 36 ff 	call 8000779e <osEE_task_end>
80007936:	99 a2 04 00 	ld.a %a2,[%sp]4
(
  P2VAR(OsEE_SN *, AUTOMATIC, OS_APPL_DATA) pp_first,
  P2VAR(OsEE_SN  , AUTOMATIC, OS_APPL_DATA) p_to_free
)
{
  p_to_free->p_next = (*pp_first);
8000793a:	4c c2       	ld.w %d15,[%a12]8
8000793c:	6c d0       	st.w [%a13]0,%d15
  (*pp_first)       = p_to_free;
8000793e:	b5 cd 08 00 	st.a [%a12]8,%a13
80007942:	00 90       	ret 

        if (p_prev == NULL) {
          /* Restore Stacked.
           * Not Needed to Check Idle TASK since just reinserted the chained
           * in RQ */
          p_tdb_to                = p_ccb->p_stk_sn->p_tdb;
80007944:	cc c3       	ld.a %a15,[%a12]12
80007946:	c8 12       	ld.a %a2,[%a15]4
          p_ccb->p_curr           = p_tdb_to;
80007948:	f4 c2       	st.a [%a12],%a2
8000794a:	00 90       	ret 
#if (defined(OSEE_HAS_PRETASKHOOK))
        /* If TDB_TERM is equal to TDB_TO, the following assure that
         * PreTaskHook will be called */
        p_ccb->p_last_tdb_hook = NULL;
#endif /* OSEE_HAS_PRETASKHOOK */
        --p_tcb_term->current_num_of_act;
8000794c:	0c f0       	ld.bu %d15,[%a15]0
8000794e:	c2 ff       	add %d15,-1
80007950:	28 0f       	st.b [%a15]0,%d15
80007952:	3c f4       	j 8000793a <osEE_scheduler_task_terminated+0x76>

80007954 <osEE_scheduler_task_preemption_point>:
)
{
  VAR(OsEE_bool, AUTOMATIC)                     is_preemption;
  P2VAR(OsEE_preempt, AUTOMATIC, OS_APPL_DATA)  p_prev;
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA) p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
80007954:	91 00 00 48 	movh.a %a4,32768
80007958:	99 4f 04 20 	ld.a %a15,[%a4]132 <80000084 <osEE_cdb_var>>
  /* Touch unused parameters */
  (void)p_kdb;
  /* Lock the Scheduler */
  osEE_lock_core(p_cdb);

  p_prev = osEE_scheduler_core_rq_preempt_stk(p_cdb, &p_ccb->rq);
8000795c:	d9 44 04 20 	lea %a4,[%a4]132 <80000084 <osEE_cdb_var>>
80007960:	d9 f5 04 00 	lea %a5,[%a15]4 <80000084 <osEE_cdb_var>>
80007964:	6d ff 6f fe 	call 80007642 <osEE_scheduler_core_rq_preempt_stk>

    osEE_change_context_from_running(p_prev, p_curr);

    is_preemption = OSEE_TRUE;
  } else {
    is_preemption = OSEE_FALSE;
80007968:	82 02       	mov %d2,0
  p_prev = osEE_scheduler_core_rq_preempt_stk(p_cdb, &p_ccb->rq);

  /* Unlock the Scheduler (critical section terminated) */
  osEE_unlock_core(p_cdb);

  if (p_prev != NULL) {
8000796a:	bc 26       	jz.a %a2,80007976 <osEE_scheduler_task_preemption_point+0x22>
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_curr = p_ccb->p_curr;

    osEE_change_context_from_running(p_prev, p_curr);
8000796c:	c8 05       	ld.a %a5,[%a15]0
8000796e:	40 24       	mov.aa %a4,%a2
80007970:	6d 00 b2 01 	call 80007cd4 <osEE_change_context_from_running>

    is_preemption = OSEE_TRUE;
80007974:	82 12       	mov %d2,1
  } else {
    is_preemption = OSEE_FALSE;
  }

  return is_preemption;
}
80007976:	00 90       	ret 

80007978 <osEE_scheduler_task_set_running>:
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb,
  P2VAR(OsEE_SN,  AUTOMATIC, OS_APPL_DATA)  p_sn
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA) p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
80007978:	91 00 00 f8 	movh.a %a15,32768
8000797c:	99 ff 04 20 	ld.a %a15,[%a15]132 <80000084 <osEE_cdb_var>>
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_preempted = p_ccb->p_curr;
80007980:	c8 04       	ld.a %a4,[%a15]0
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
    p_preempted_sn = p_ccb->p_stk_sn;

  /* Set previous TASK as stacked only if the activation has been completed */
  if (p_preempted->p_tcb->status == OSEE_TASK_RUNNING) {
80007982:	99 42 0c 00 	ld.a %a2,[%a4]12 <80000084 <osEE_cdb_var>>
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA) p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_preempted = p_ccb->p_curr;
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
    p_preempted_sn = p_ccb->p_stk_sn;
80007986:	48 32       	ld.w %d2,[%a15]12

  /* Set previous TASK as stacked only if the activation has been completed */
  if (p_preempted->p_tcb->status == OSEE_TASK_RUNNING) {
80007988:	0c 22       	ld.bu %d15,[%a2]2
8000798a:	1e 49       	jeq %d15,4,8000799c <osEE_scheduler_task_set_running+0x24>
    p_preempted->p_tcb->status  = OSEE_TASK_READY_STACKED;
  }
  p_ccb->p_curr                 = p_tdb;
8000798c:	e8 05       	st.a [%a15]0,%a5

  /* Touch unused parameters */
  (void)p_kdb;
  if (p_sn == NULL) {
8000798e:	bc 6c       	jz.a %a6,800079a6 <osEE_scheduler_task_set_running+0x2e>
    osEE_lock_core(p_cdb);
    /* Alloc the SN for the new Running TASK */
    p_ccb->p_stk_sn             = osEE_sn_alloc(&p_ccb->p_free_sn);
    osEE_unlock_core(p_cdb);
  } else {
    p_ccb->p_stk_sn             = p_sn;
80007990:	e8 36       	st.a [%a15]12,%a6
  }

  /* In Scheduler partitioned the TASK are stacked */
  p_ccb->p_stk_sn->p_tdb        = p_tdb;
80007992:	b5 65 04 00 	st.a [%a6]4,%a5
  p_ccb->p_stk_sn->p_next       = p_preempted_sn;
80007996:	74 62       	st.w [%a6],%d2

  osEE_change_context_from_running(p_preempted, p_tdb);
80007998:	1d 00 9e 01 	j 80007cd4 <osEE_change_context_from_running>
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
    p_preempted_sn = p_ccb->p_stk_sn;

  /* Set previous TASK as stacked only if the activation has been completed */
  if (p_preempted->p_tcb->status == OSEE_TASK_RUNNING) {
    p_preempted->p_tcb->status  = OSEE_TASK_READY_STACKED;
8000799c:	82 2f       	mov %d15,2
8000799e:	2c 22       	st.b [%a2]2,%d15
  }
  p_ccb->p_curr                 = p_tdb;
800079a0:	e8 05       	st.a [%a15]0,%a5

  /* Touch unused parameters */
  (void)p_kdb;
  if (p_sn == NULL) {
800079a2:	bd 06 f7 ff 	jnz.a %a6,80007990 <osEE_scheduler_task_set_running+0x18>
  P2VAR(OsEE_SN *, AUTOMATIC, OS_APPL_DATA) pp_first
)
{
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_sn_allocated;

  p_sn_allocated          = (*pp_first);
800079a6:	c8 22       	ld.a %a2,[%a15]8
  (*pp_first)              = p_sn_allocated->p_next;
800079a8:	4c 20       	ld.w %d15,[%a2]0
800079aa:	68 2f       	st.w [%a15]8,%d15
  p_sn_allocated->p_next  = NULL;
800079ac:	f4 26       	st.a [%a2],%a6
    osEE_lock_core(p_cdb);
    /* Alloc the SN for the new Running TASK */
    p_ccb->p_stk_sn             = osEE_sn_alloc(&p_ccb->p_free_sn);
800079ae:	e8 32       	st.a [%a15]12,%a2
800079b0:	40 26       	mov.aa %a6,%a2
  } else {
    p_ccb->p_stk_sn             = p_sn;
  }

  /* In Scheduler partitioned the TASK are stacked */
  p_ccb->p_stk_sn->p_tdb        = p_tdb;
800079b2:	b5 65 04 00 	st.a [%a6]4,%a5
  p_ccb->p_stk_sn->p_next       = p_preempted_sn;
800079b6:	74 62       	st.w [%a6],%d2

  osEE_change_context_from_running(p_preempted, p_tdb);
800079b8:	1d 00 8e 01 	j 80007cd4 <osEE_change_context_from_running>

800079bc <osEE_counter_insert_rel_trigger>:
(
  P2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA) p_counter_db,
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA) p_trigger_db,
  VAR(TickType, AUTOMATIC)                       delta
)
{
800079bc:	d4 46       	ld.a %a6,[%a4]
800079be:	4c 41       	ld.w %d15,[%a4]4
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_previous    = NULL;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_current     = p_counter_cb->trigger_queue;
800079c0:	cc 60       	ld.a %a15,[%a6]0
  CONSTP2CONST(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb    = p_counter_db->p_counter_cb;
  CONST(TickType, AUTOMATIC)
    maxallowedvalue = p_counter_db->info.maxallowedvalue;
  CONST(TickType, AUTOMATIC)
    value           = p_counter_cb->value;
800079c2:	19 65 04 00 	ld.w %d5,[%a6]4

  if ((maxallowedvalue - delta) >= value) {
800079c6:	52 43       	sub %d3,%d15,%d4
800079c8:	1b f5 ff 6f 	addi %d6,%d5,-1
800079cc:	42 46       	add %d6,%d4
    counter_value = p_counter_cb->value;
  VAR(OsEE_bool, AUTOMATIC)
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;
800079ce:	d4 54       	ld.a %a4,[%a5]
    when = value + delta;
800079d0:	0b 54 00 20 	add %d2,%d4,%d5
800079d4:	5a f6       	sub %d15,%d6,%d15
800079d6:	0b 53 30 41 	lt.u %d4,%d3,%d5
800079da:	2b 2f 40 44 	sel %d4,%d4,%d15,%d2
800079de:	59 44 04 00 	st.w [%a4]4,%d4
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_current     = p_counter_cb->trigger_queue;
  CONST(TickType, AUTOMATIC)
    counter_value = p_counter_cb->value;
  VAR(OsEE_bool, AUTOMATIC)
    work_not_done = OSEE_TRUE;
800079e2:	82 12       	mov %d2,1
)
{
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_previous    = NULL;
800079e4:	a0 03       	mov.a %a3,0
800079e6:	01 0f 90 34 	nez.a %d3,%a15
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
800079ea:	0b 45 50 61 	ge.u %d6,%d5,%d4
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;

  while ((p_current != NULL) && work_not_done) {
800079ee:	26 32       	and %d2,%d3
800079f0:	df 02 14 00 	jeq %d2,0,80007a18 <osEE_counter_insert_rel_trigger+0x5c>
    CONST(TickType, AUTOMATIC) current_when = p_current->p_trigger_cb->when;
800079f4:	c8 02       	ld.a %a2,[%a15]0
800079f6:	4c 21       	ld.w %d15,[%a2]4

    if (current_when > counter_value) {
800079f8:	7f f5 15 80 	jge.u %d5,%d15,80007a22 <osEE_counter_insert_rel_trigger+0x66>
      /* "Current" belong to this counter-loop */
      if ((when >= current_when) || (when <= counter_value)) {
800079fc:	02 62       	mov %d2,%d6
800079fe:	0b f4 c0 22 	or.ge.u %d2,%d4,%d15
80007a02:	02 2f       	mov %d15,%d2
        /* (when >= current_when) => "New" after "current", still in this loop.
           (when <= counter_value) => "New" in next loop. */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
      } else {
        work_not_done = OSEE_FALSE;
80007a04:	82 02       	mov %d2,0
  while ((p_current != NULL) && work_not_done) {
    CONST(TickType, AUTOMATIC) current_when = p_current->p_trigger_cb->when;

    if (current_when > counter_value) {
      /* "Current" belong to this counter-loop */
      if ((when >= current_when) || (when <= counter_value)) {
80007a06:	6e f4       	jz %d15,800079ee <osEE_counter_insert_rel_trigger+0x32>
      if ((when <= counter_value) && (when >= current_when)) {
        /* (when <= counter_value) => "New" in the next counter-loop.
         * &&
         * (when >= current_when) => "New" after "current" */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
80007a08:	40 f3       	mov.aa %a3,%a15
80007a0a:	cc 20       	ld.a %a15,[%a2]0
80007a0c:	82 12       	mov %d2,1
80007a0e:	01 0f 90 34 	nez.a %d3,%a15
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;

  while ((p_current != NULL) && work_not_done) {
80007a12:	26 32       	and %d2,%d3
80007a14:	df 02 f0 ff 	jne %d2,0,800079f4 <osEE_counter_insert_rel_trigger+0x38>
        work_not_done = OSEE_FALSE;
      }
    }
  }

  if (p_previous != NULL) {
80007a18:	bc 3b       	jz.a %a3,80007a2e <osEE_counter_insert_rel_trigger+0x72>
    p_previous->p_trigger_cb->p_next  = p_trigger_db;
80007a1a:	d4 32       	ld.a %a2,[%a3]
80007a1c:	f4 25       	st.a [%a2],%a5
  } else {
    p_counter_cb->trigger_queue       = p_trigger_db;
  }

  p_trigger_db->p_trigger_cb->p_next = p_current;
80007a1e:	ec 40       	st.a [%a4]0,%a15
80007a20:	00 90       	ret 
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
80007a22:	0b f4 50 f1 	ge.u %d15,%d4,%d15
80007a26:	26 6f       	and %d15,%d6
         * &&
         * (when >= current_when) => "New" after "current" */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
      } else {
        work_not_done = OSEE_FALSE;
80007a28:	82 02       	mov %d2,0
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
80007a2a:	6e e2       	jz %d15,800079ee <osEE_counter_insert_rel_trigger+0x32>
80007a2c:	3c ee       	j 80007a08 <osEE_counter_insert_rel_trigger+0x4c>
  }

  if (p_previous != NULL) {
    p_previous->p_trigger_cb->p_next  = p_trigger_db;
  } else {
    p_counter_cb->trigger_queue       = p_trigger_db;
80007a2e:	f4 65       	st.a [%a6],%a5
  }

  p_trigger_db->p_trigger_cb->p_next = p_current;
80007a30:	ec 40       	st.a [%a4]0,%a15
80007a32:	00 90       	ret 

80007a34 <osEE_counter_insert_abs_trigger>:
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA) p_trigger_db,
  VAR(TickType, AUTOMATIC)                       when
)
{
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
80007a34:	d4 44       	ld.a %a4,[%a4]
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_previous    = NULL;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_current     = p_counter_cb->trigger_queue;
80007a36:	cc 40       	ld.a %a15,[%a4]0
    counter_value = p_counter_cb->value;
  VAR(OsEE_bool, AUTOMATIC)
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;
80007a38:	d4 56       	ld.a %a6,[%a5]
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_previous    = NULL;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_current     = p_counter_cb->trigger_queue;
  CONST(TickType, AUTOMATIC)
    counter_value = p_counter_cb->value;
80007a3a:	19 45 04 00 	ld.w %d5,[%a4]4
  VAR(OsEE_bool, AUTOMATIC)
    work_not_done = OSEE_TRUE;
80007a3e:	82 12       	mov %d2,1

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;
80007a40:	59 64 04 00 	st.w [%a6]4,%d4
)
{
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_previous    = NULL;
80007a44:	a0 03       	mov.a %a3,0
80007a46:	01 0f 90 34 	nez.a %d3,%a15
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
80007a4a:	0b 45 50 61 	ge.u %d6,%d5,%d4
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;

  while ((p_current != NULL) && work_not_done) {
80007a4e:	26 32       	and %d2,%d3
80007a50:	df 02 14 00 	jeq %d2,0,80007a78 <osEE_counter_insert_abs_trigger+0x44>
    CONST(TickType, AUTOMATIC) current_when = p_current->p_trigger_cb->when;
80007a54:	c8 02       	ld.a %a2,[%a15]0
80007a56:	4c 21       	ld.w %d15,[%a2]4

    if (current_when > counter_value) {
80007a58:	7f f5 15 80 	jge.u %d5,%d15,80007a82 <osEE_counter_insert_abs_trigger+0x4e>
      /* "Current" belong to this counter-loop */
      if ((when >= current_when) || (when <= counter_value)) {
80007a5c:	02 62       	mov %d2,%d6
80007a5e:	0b f4 c0 22 	or.ge.u %d2,%d4,%d15
80007a62:	02 2f       	mov %d15,%d2
        /* (when >= current_when) => "New" after "current", still in this loop.
           (when <= counter_value) => "New" in next loop. */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
      } else {
        work_not_done = OSEE_FALSE;
80007a64:	82 02       	mov %d2,0
  while ((p_current != NULL) && work_not_done) {
    CONST(TickType, AUTOMATIC) current_when = p_current->p_trigger_cb->when;

    if (current_when > counter_value) {
      /* "Current" belong to this counter-loop */
      if ((when >= current_when) || (when <= counter_value)) {
80007a66:	6e f4       	jz %d15,80007a4e <osEE_counter_insert_abs_trigger+0x1a>
80007a68:	40 f3       	mov.aa %a3,%a15
      if ((when <= counter_value) && (when >= current_when)) {
        /* (when <= counter_value) => "New" in the next counter-loop.
         * &&
         * (when >= current_when) => "New" after "current" */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
80007a6a:	cc 20       	ld.a %a15,[%a2]0
80007a6c:	82 12       	mov %d2,1
80007a6e:	01 0f 90 34 	nez.a %d3,%a15
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;

  while ((p_current != NULL) && work_not_done) {
80007a72:	26 32       	and %d2,%d3
80007a74:	df 02 f0 ff 	jne %d2,0,80007a54 <osEE_counter_insert_abs_trigger+0x20>
        work_not_done = OSEE_FALSE;
      }
    }
  }

  if (p_previous != NULL) {
80007a78:	bc 3b       	jz.a %a3,80007a8e <osEE_counter_insert_abs_trigger+0x5a>
    p_previous->p_trigger_cb->p_next  = p_trigger_db;
80007a7a:	d4 32       	ld.a %a2,[%a3]
80007a7c:	f4 25       	st.a [%a2],%a5
  } else {
    p_counter_cb->trigger_queue       = p_trigger_db;
  }

  p_trigger_db->p_trigger_cb->p_next = p_current;
80007a7e:	ec 60       	st.a [%a6]0,%a15
80007a80:	00 90       	ret 
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
80007a82:	0b f4 50 f1 	ge.u %d15,%d4,%d15
80007a86:	26 6f       	and %d15,%d6
         * &&
         * (when >= current_when) => "New" after "current" */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
      } else {
        work_not_done = OSEE_FALSE;
80007a88:	82 02       	mov %d2,0
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
80007a8a:	6e e2       	jz %d15,80007a4e <osEE_counter_insert_abs_trigger+0x1a>
80007a8c:	3c ee       	j 80007a68 <osEE_counter_insert_abs_trigger+0x34>
  }

  if (p_previous != NULL) {
    p_previous->p_trigger_cb->p_next  = p_trigger_db;
  } else {
    p_counter_cb->trigger_queue       = p_trigger_db;
80007a8e:	f4 45       	st.a [%a4],%a5
  }

  p_trigger_db->p_trigger_cb->p_next = p_current;
80007a90:	ec 60       	st.a [%a6]0,%a15
80007a92:	00 90       	ret 

80007a94 <osEE_counter_cancel_trigger>:
  P2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA) p_counter_db,
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA) p_trigger_db
)
{
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
80007a94:	cc 40       	ld.a %a15,[%a4]0
  osEE_counter_cancel_trigger
(
  P2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA) p_counter_db,
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA) p_trigger_db
)
{
80007a96:	80 53       	mov.d %d3,%a5
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
  CONSTP2CONST(OsEE_TriggerCB, AUTOMATIC, OS_APPL_DATA)
    p_trigger_cb  = p_trigger_db->p_trigger_cb;
80007a98:	d4 52       	ld.a %a2,[%a5]
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_current     = p_counter_cb->trigger_queue;
80007a9a:	4c f0       	ld.w %d15,[%a15]0

  if (p_current == p_trigger_db) {
80007a9c:	3e 3b       	jeq %d15,%d3,80007ab2 <osEE_counter_cancel_trigger+0x1e>
    p_counter_cb->trigger_queue = p_trigger_cb->p_next;
  } else {
    P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA) p_previous;
    do {
      p_previous = p_current;
      p_current  = p_current->p_trigger_cb->p_next;
80007a9e:	60 f3       	mov.a %a3,%d15
80007aa0:	cc 30       	ld.a %a15,[%a3]0
80007aa2:	4c f0       	ld.w %d15,[%a15]0
    } while ((p_current != NULL) && (p_current != p_trigger_db));
80007aa4:	8b 0f 20 22 	ne %d2,%d15,0
80007aa8:	0b 3f 10 22 	and.ne %d2,%d15,%d3
80007aac:	df 02 f9 ff 	jne %d2,0,80007a9e <osEE_counter_cancel_trigger+0xa>

    if (p_current != NULL) {
80007ab0:	6e 03       	jz %d15,80007ab6 <osEE_counter_cancel_trigger+0x22>
      /* Remove p_trigger_db from the list */
      p_previous->p_trigger_cb->p_next = p_trigger_cb->p_next;
80007ab2:	4c 20       	ld.w %d15,[%a2]0
80007ab4:	68 0f       	st.w [%a15]0,%d15
80007ab6:	00 90       	ret 

80007ab8 <osEE_counter_increment>:
(
  P2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA) p_counter_db
)
{
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb = p_counter_db->p_counter_cb;
80007ab8:	d4 47       	ld.a %a7,[%a4]
    CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)
      p_cdb = osEE_get_curr_core();

    /* Counter Increment can be done outside lock critical section, since only
       a core is allowed to do that */
    if (p_counter_cb->value >= p_counter_db->info.maxallowedvalue) {
80007aba:	19 43 04 00 	ld.w %d3,[%a4]4
            to not have nested critical sections.
            To handle possible races due to cycling triggers a state
            protocol have been implemented. */
    osEE_lock_core(p_cdb);

    p_triggered_db = p_counter_cb->trigger_queue;
80007abe:	cc 70       	ld.a %a15,[%a7]0
    CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)
      p_cdb = osEE_get_curr_core();

    /* Counter Increment can be done outside lock critical section, since only
       a core is allowed to do that */
    if (p_counter_cb->value >= p_counter_db->info.maxallowedvalue) {
80007ac0:	19 72 04 00 	ld.w %d2,[%a7]4
FUNC(void, OS_CODE)
  osEE_counter_increment
(
  P2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA) p_counter_db
)
{
80007ac4:	20 08       	sub.a %sp,8
       a core is allowed to do that */
    if (p_counter_cb->value >= p_counter_db->info.maxallowedvalue) {
      counter_value       = 0U;
      p_counter_cb->value = 0U;
    } else {
      ++p_counter_cb->value;
80007ac6:	9a 12       	add %d15,%d2,1
80007ac8:	0b 32 30 21 	lt.u %d2,%d2,%d3
80007acc:	ab 0f 80 22 	sel %d2,%d2,%d15,0
80007ad0:	59 72 04 00 	st.w [%a7]4,%d2
            protocol have been implemented. */
    osEE_lock_core(p_cdb);

    p_triggered_db = p_counter_cb->trigger_queue;

    if (p_triggered_db != NULL) {
80007ad4:	bc f4       	jz.a %a15,80007adc <osEE_counter_increment+0x24>
      P2CONST(OsEE_TriggerCB, AUTOMATIC, OS_APPL_DATA)
        p_triggered_cb = p_triggered_db->p_trigger_cb;
80007ad6:	c8 02       	ld.a %a2,[%a15]0

      if (p_triggered_cb->when == counter_value) {
80007ad8:	4c 21       	ld.w %d15,[%a2]4
80007ada:	3e 22       	jeq %d15,%d2,80007ade <osEE_counter_increment+0x26>
80007adc:	00 90       	ret 
80007ade:	40 23       	mov.aa %a3,%a2
          /* Now I will use previous to hold the previous checked alarm */
          CONSTP2VAR(OsEE_TriggerCB, AUTOMATIC, OS_APPL_DATA)
            p_current_cb = p_current->p_trigger_cb;
          p_previous = p_current;
          /* Set this Trigger as Expired */
          p_current_cb->status = OSEE_TRIGGER_EXPIRED;
80007ae0:	82 32       	mov %d2,3
80007ae2:	3c 06       	j 80007aee <osEE_counter_increment+0x36>
          p_current = p_current_cb->p_next;
        } while ((p_current != NULL) &&
          (p_current->p_trigger_cb->when == counter_value));
80007ae4:	d4 56       	ld.a %a6,[%a5]
            p_current_cb = p_current->p_trigger_cb;
          p_previous = p_current;
          /* Set this Trigger as Expired */
          p_current_cb->status = OSEE_TRIGGER_EXPIRED;
          p_current = p_current_cb->p_next;
        } while ((p_current != NULL) &&
80007ae6:	19 63 04 00 	ld.w %d3,[%a6]4
80007aea:	7e 37       	jne %d15,%d3,80007af8 <osEE_counter_increment+0x40>
80007aec:	40 63       	mov.aa %a3,%a6
          CONSTP2VAR(OsEE_TriggerCB, AUTOMATIC, OS_APPL_DATA)
            p_current_cb = p_current->p_trigger_cb;
          p_previous = p_current;
          /* Set this Trigger as Expired */
          p_current_cb->status = OSEE_TRIGGER_EXPIRED;
          p_current = p_current_cb->p_next;
80007aee:	d4 35       	ld.a %a5,[%a3]
          /* Now I will use previous to hold the previous checked alarm */
          CONSTP2VAR(OsEE_TriggerCB, AUTOMATIC, OS_APPL_DATA)
            p_current_cb = p_current->p_trigger_cb;
          p_previous = p_current;
          /* Set this Trigger as Expired */
          p_current_cb->status = OSEE_TRIGGER_EXPIRED;
80007af0:	e9 32 08 00 	st.b [%a3]8,%d2
          p_current = p_current_cb->p_next;
        } while ((p_current != NULL) &&
          (p_current->p_trigger_cb->when == counter_value));
80007af4:	bd 05 f8 ff 	jnz.a %a5,80007ae4 <osEE_counter_increment+0x2c>

        /* I set the end of handled queue */
        p_previous->p_trigger_cb->p_next = NULL;
80007af8:	82 0f       	mov %d15,0
80007afa:	6c 30       	st.w [%a3]0,%d15
80007afc:	91 00 00 d8 	movh.a %a13,32768

      p_sn = osEE_task_event_set_mask(p_tdb, mask, &ev);

      if (p_sn != NULL) {
        /* Release the TASK (and the SN) */
        (void)osEE_scheduler_task_unblocked(osEE_get_kernel(), p_sn);
80007b00:	7b 00 00 98 	movh %d9,32768
80007b04:	40 4e       	mov.aa %a14,%a4

        /* I set the end of handled queue */
        p_previous->p_trigger_cb->p_next = NULL;
        /* I set the head of the trigger queue to the current value
           (maybe NULL) */
        p_counter_cb->trigger_queue = p_current;
80007b06:	f4 75       	st.a [%a7],%a5
80007b08:	d9 dd a4 c7 	lea %a13,[%a13]31524 <80007b24 <osEE_counter_increment+0x6c>>
  osEE_handle_action
(
  P2VAR(OsEE_action, AUTOMATIC, OS_APPL_CONST) p_action
)
{
  VAR(StatusType, AUTOMATIC) ev = E_OK;
80007b0c:	82 08       	mov %d8,0

      p_sn = osEE_task_event_set_mask(p_tdb, mask, &ev);

      if (p_sn != NULL) {
        /* Release the TASK (and the SN) */
        (void)osEE_scheduler_task_unblocked(osEE_get_kernel(), p_sn);
80007b0e:	1b 09 06 90 	addi %d9,%d9,96
(
  P2VAR(OsEE_action, AUTOMATIC, OS_APPL_CONST) p_action
)
{
  VAR(StatusType, AUTOMATIC) ev = E_OK;
  switch (p_action->type) {
80007b12:	39 ff 18 00 	ld.bu %d15,[%a15]24
#endif /* OSEE_HAS_ALARMS || OSEE_HAS_SCHEDULE_TABLES */

          /* Prepare next trigger to be handled here, before actually handle
           * the current one, otherwise cycling triggers will mess with the
           * list of triggers that have to be handled now */
          p_triggered_db = p_triggered_db->p_trigger_cb->p_next;
80007b16:	d4 2c       	ld.a %a12,[%a2]
  osEE_handle_action
(
  P2VAR(OsEE_action, AUTOMATIC, OS_APPL_CONST) p_action
)
{
  VAR(StatusType, AUTOMATIC) ev = E_OK;
80007b18:	e9 a8 07 00 	st.b [%sp]7,%d8
  switch (p_action->type) {
80007b1c:	ff 4f 10 80 	jge.u %d15,4,80007b3c <osEE_counter_increment+0x84>
80007b20:	90 d2       	addsc.a %a2,%a13,%d15,2
80007b22:	dc 02       	ji %a2
80007b24:	1d 00 29 00 	j 80007b76 <osEE_counter_increment+0xbe>
80007b28:	1d 00 15 00 	j 80007b52 <osEE_counter_increment+0x9a>
80007b2c:	1d 00 04 00 	j 80007b34 <osEE_counter_increment+0x7c>
80007b30:	1d 00 1e 00 	j 80007b6c <osEE_counter_increment+0xb4>
      }
    }
    break;
#endif /* OSEE_HAS_EVENTS */
    case OSEE_ACTION_COUNTER:
      osEE_counter_increment(p_action->param.p_counter_db);
80007b34:	c8 44       	ld.a %a4,[%a15]16
80007b36:	6d ff c1 ff 	call 80007ab8 <osEE_counter_increment>
80007b3a:	c8 02       	ld.a %a2,[%a15]0
  /* Re-enter in critical section to reinsert alarm-trigger if needed */
  p_cdb = osEE_lock_and_get_curr_core();

  p_trigger_to_be_handled_cb = p_trigger_to_be_handled_db->p_trigger_cb;

  if (p_trigger_to_be_handled_cb->status == OSEE_TRIGGER_EXPIRED) {
80007b3c:	0c 28       	ld.bu %d15,[%a2]8
80007b3e:	1e 36       	jeq %d15,3,80007b4a <osEE_counter_increment+0x92>
#elif (defined(OSEE_HAS_SCHEDULE_TABLES))
          osEE_counter_handle_st_expiry_point(p_counter_db,
            p_trigger_to_be_handled_db);
#endif /* OSEE_COUNTER_TRIGGER_TYPES elif OSEE_HAS_ALARMS elif
          OSEE_HAS_SCHEDULE_TABLES */
        } while (p_triggered_db != NULL);
80007b40:	bd 0c ce 7f 	jz.a %a12,80007adc <osEE_counter_increment+0x24>
80007b44:	d4 c2       	ld.a %a2,[%a12]
80007b46:	40 cf       	mov.aa %a15,%a12
80007b48:	3c e5       	j 80007b12 <osEE_counter_increment+0x5a>
  p_cdb = osEE_lock_and_get_curr_core();

  p_trigger_to_be_handled_cb = p_trigger_to_be_handled_db->p_trigger_cb;

  if (p_trigger_to_be_handled_cb->status == OSEE_TRIGGER_EXPIRED) {
    CONST(TickType, AUTOMATIC) cycle = osEE_alarm_get_cb(
80007b4a:	4c 23       	ld.w %d15,[%a2]12
        osEE_trigger_get_alarm_db(p_trigger_to_be_handled_db)
      )->cycle;
    if (cycle > 0U) {
80007b4c:	ee 23       	jnz %d15,80007b92 <osEE_counter_increment+0xda>
         cycle */
      p_trigger_to_be_handled_cb->status = OSEE_TRIGGER_ACTIVE;
      osEE_counter_insert_rel_trigger(p_counter_db,
        p_trigger_to_be_handled_db, cycle);
    } else {
      p_trigger_to_be_handled_cb->status = OSEE_TRIGGER_INACTIVE;
80007b4e:	2c 28       	st.b [%a2]8,%d15
80007b50:	3c f8       	j 80007b40 <osEE_counter_increment+0x88>
      CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
        p_tdb = p_action->param.p_tdb;
      CONST(EventMaskType, AUTOMATIC)
        mask = p_action->param.mask;

      p_sn = osEE_task_event_set_mask(p_tdb, mask, &ev);
80007b52:	c8 34       	ld.a %a4,[%a15]12
80007b54:	48 54       	ld.w %d4,[%a15]20
80007b56:	d9 a5 07 00 	lea %a5,[%sp]7
80007b5a:	6d ff 2e fe 	call 800077b6 <osEE_task_event_set_mask>

      if (p_sn != NULL) {
80007b5e:	bc 2a       	jz.a %a2,80007b72 <osEE_counter_increment+0xba>
        /* Release the TASK (and the SN) */
        (void)osEE_scheduler_task_unblocked(osEE_get_kernel(), p_sn);
80007b60:	60 94       	mov.a %a4,%d9
80007b62:	40 25       	mov.aa %a5,%a2
80007b64:	6d ff 8e fe 	call 80007880 <osEE_scheduler_task_unblocked>
80007b68:	c8 02       	ld.a %a2,[%a15]0
80007b6a:	3c e9       	j 80007b3c <osEE_counter_increment+0x84>
      CONST(OsEE_os_context, AUTOMATIC)
        prev_os_context = p_ccb->os_context;

      p_ccb->os_context = OSEE_ALARMCALLBACK_CTX;
#endif /* OSEE_HAS_CONTEXT */
      p_action->param.f();
80007b6c:	c8 22       	ld.a %a2,[%a15]8
80007b6e:	2d 02 00 00 	calli %a2
80007b72:	c8 02       	ld.a %a2,[%a15]0
80007b74:	3c e4       	j 80007b3c <osEE_counter_increment+0x84>
  VAR(StatusType, AUTOMATIC) ev = E_OK;
  switch (p_action->type) {
    case OSEE_ACTION_TASK:
    {
      CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
        p_tdb     = p_action->param.p_tdb;
80007b76:	4c f3       	ld.w %d15,[%a15]12

      ev = osEE_task_activated(p_tdb);
80007b78:	60 f4       	mov.a %a4,%d15
80007b7a:	6d ff 06 fe 	call 80007786 <osEE_task_activated>
80007b7e:	e9 a2 07 00 	st.b [%sp]7,%d2
      if (ev == E_OK) {
80007b82:	df 02 f8 ff 	jne %d2,0,80007b72 <osEE_counter_increment+0xba>
        (void)osEE_scheduler_task_insert(osEE_get_kernel(), p_tdb);
80007b86:	60 94       	mov.a %a4,%d9
80007b88:	60 f5       	mov.a %a5,%d15
80007b8a:	6d ff 67 fe 	call 80007858 <osEE_scheduler_task_insert>
80007b8e:	c8 02       	ld.a %a2,[%a15]0
80007b90:	3c d6       	j 80007b3c <osEE_counter_increment+0x84>
80007b92:	d4 e7       	ld.a %a7,[%a14]
        osEE_trigger_get_alarm_db(p_trigger_to_be_handled_db)
      )->cycle;
    if (cycle > 0U) {
      /* Reinsert the trigger in timer wheel as relative with delta equal to
         cycle */
      p_trigger_to_be_handled_cb->status = OSEE_TRIGGER_ACTIVE;
80007b94:	82 22       	mov %d2,2
80007b96:	e9 22 08 00 	st.b [%a2]8,%d2
80007b9a:	19 e2 04 00 	ld.w %d2,[%a14]4
  CONSTP2CONST(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb    = p_counter_db->p_counter_cb;
  CONST(TickType, AUTOMATIC)
    maxallowedvalue = p_counter_db->info.maxallowedvalue;
  CONST(TickType, AUTOMATIC)
    value           = p_counter_cb->value;
80007b9e:	19 75 04 00 	ld.w %d5,[%a7]4

  if ((maxallowedvalue - delta) >= value) {
80007ba2:	0b f2 80 40 	sub %d4,%d2,%d15
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_previous    = NULL;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_current     = p_counter_cb->trigger_queue;
80007ba6:	d4 73       	ld.a %a3,[%a7]
    when = value + delta;
80007ba8:	46 02       	not %d2
80007baa:	0b 54 30 31 	lt.u %d3,%d4,%d5
80007bae:	42 5f       	add %d15,%d5
80007bb0:	2b 2f 00 43 	cadd %d4,%d3,%d15,%d2
    counter_value = p_counter_cb->value;
  VAR(OsEE_bool, AUTOMATIC)
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;
80007bb4:	59 24 04 00 	st.w [%a2]4,%d4
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_current     = p_counter_cb->trigger_queue;
  CONST(TickType, AUTOMATIC)
    counter_value = p_counter_cb->value;
  VAR(OsEE_bool, AUTOMATIC)
    work_not_done = OSEE_TRUE;
80007bb8:	82 12       	mov %d2,1
)
{
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_previous    = NULL;
80007bba:	a0 06       	mov.a %a6,0
80007bbc:	01 03 90 34 	nez.a %d3,%a3
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
80007bc0:	0b 45 50 61 	ge.u %d6,%d5,%d4
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;

  while ((p_current != NULL) && work_not_done) {
80007bc4:	26 32       	and %d2,%d3
80007bc6:	df 02 14 00 	jeq %d2,0,80007bee <osEE_counter_increment+0x136>
    CONST(TickType, AUTOMATIC) current_when = p_current->p_trigger_cb->when;
80007bca:	d4 35       	ld.a %a5,[%a3]
80007bcc:	4c 51       	ld.w %d15,[%a5]4

    if (current_when > counter_value) {
80007bce:	7f f5 15 80 	jge.u %d5,%d15,80007bf8 <osEE_counter_increment+0x140>
      /* "Current" belong to this counter-loop */
      if ((when >= current_when) || (when <= counter_value)) {
80007bd2:	02 62       	mov %d2,%d6
80007bd4:	0b f4 c0 22 	or.ge.u %d2,%d4,%d15
80007bd8:	02 2f       	mov %d15,%d2
        /* (when >= current_when) => "New" after "current", still in this loop.
           (when <= counter_value) => "New" in next loop. */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
      } else {
        work_not_done = OSEE_FALSE;
80007bda:	82 02       	mov %d2,0
  while ((p_current != NULL) && work_not_done) {
    CONST(TickType, AUTOMATIC) current_when = p_current->p_trigger_cb->when;

    if (current_when > counter_value) {
      /* "Current" belong to this counter-loop */
      if ((when >= current_when) || (when <= counter_value)) {
80007bdc:	6e f4       	jz %d15,80007bc4 <osEE_counter_increment+0x10c>
      if ((when <= counter_value) && (when >= current_when)) {
        /* (when <= counter_value) => "New" in the next counter-loop.
         * &&
         * (when >= current_when) => "New" after "current" */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
80007bde:	40 36       	mov.aa %a6,%a3
80007be0:	d4 53       	ld.a %a3,[%a5]
80007be2:	82 12       	mov %d2,1
80007be4:	01 03 90 34 	nez.a %d3,%a3
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;

  while ((p_current != NULL) && work_not_done) {
80007be8:	26 32       	and %d2,%d3
80007bea:	df 02 f0 ff 	jne %d2,0,80007bca <osEE_counter_increment+0x112>
        work_not_done = OSEE_FALSE;
      }
    }
  }

  if (p_previous != NULL) {
80007bee:	bc 6b       	jz.a %a6,80007c04 <osEE_counter_increment+0x14c>
    p_previous->p_trigger_cb->p_next  = p_trigger_db;
80007bf0:	d4 64       	ld.a %a4,[%a6]
80007bf2:	ec 40       	st.a [%a4]0,%a15
  } else {
    p_counter_cb->trigger_queue       = p_trigger_db;
  }

  p_trigger_db->p_trigger_cb->p_next = p_current;
80007bf4:	f4 23       	st.a [%a2],%a3
80007bf6:	3c a5       	j 80007b40 <osEE_counter_increment+0x88>
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
80007bf8:	0b f4 50 f1 	ge.u %d15,%d4,%d15
80007bfc:	26 6f       	and %d15,%d6
         * &&
         * (when >= current_when) => "New" after "current" */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
      } else {
        work_not_done = OSEE_FALSE;
80007bfe:	82 02       	mov %d2,0
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
80007c00:	6e e2       	jz %d15,80007bc4 <osEE_counter_increment+0x10c>
80007c02:	3c ee       	j 80007bde <osEE_counter_increment+0x126>
  }

  if (p_previous != NULL) {
    p_previous->p_trigger_cb->p_next  = p_trigger_db;
  } else {
    p_counter_cb->trigger_queue       = p_trigger_db;
80007c04:	ec 70       	st.a [%a7]0,%a15
  }

  p_trigger_db->p_trigger_cb->p_next = p_current;
80007c06:	f4 23       	st.a [%a2],%a3
80007c08:	3c 9c       	j 80007b40 <osEE_counter_increment+0x88>
	...

80007c0c <osEE_alarm_set_rel>:
  P2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)  p_counter_db,
  P2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_DATA)    p_alarm_db,
  VAR(TickType,   AUTOMATIC)                      increment,
  VAR(TickType,   AUTOMATIC)                      cycle
)
{
80007c0c:	cc 50       	ld.a %a15,[%a5]0
80007c0e:	02 4f       	mov %d15,%d4
  /* Lock the Core Lock witch the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
    ev = E_OS_STATE;
80007c10:	82 72       	mov %d2,7
    counter_core_id = p_counter_db->core_id;
  /* Lock the Core Lock witch the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
80007c12:	08 83       	ld.bu %d3,[%a15]8
80007c14:	bf 23 03 80 	jlt.u %d3,2,80007c1a <osEE_alarm_set_rel+0xe>
  }
#if (!defined(OSEE_SINGLECORE))
  osEE_unlock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */
  return ev;
}
80007c18:	00 90       	ret 
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
    ev = E_OS_STATE;
  } else if (p_trigger_cb->status == OSEE_TRIGGER_CANCELED) {
    p_alarm_cb->cycle = cycle;
80007c1a:	68 35       	st.w [%a15]12,%d5
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
    ev = E_OS_STATE;
  } else if (p_trigger_cb->status == OSEE_TRIGGER_CANCELED) {
80007c1c:	df 13 17 80 	jne %d3,1,80007c4a <osEE_alarm_set_rel+0x3e>
  CONSTP2CONST(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb    = p_counter_db->p_counter_cb;
  CONST(TickType, AUTOMATIC)
    maxallowedvalue = p_counter_db->info.maxallowedvalue;
  CONST(TickType, AUTOMATIC)
    value           = p_counter_cb->value;
80007c20:	d4 42       	ld.a %a2,[%a4]
80007c22:	19 44 04 00 	ld.w %d4,[%a4]4
80007c26:	19 23 04 00 	ld.w %d3,[%a2]4

  if ((maxallowedvalue - delta) >= value) {
80007c2a:	0b f4 80 50 	sub %d5,%d4,%d15
80007c2e:	1b f3 ff 2f 	addi %d2,%d3,-1
80007c32:	42 f2       	add %d2,%d15
    when = value + delta;
  } else {
    when = delta - (maxallowedvalue - value) - 1U;
80007c34:	a2 42       	sub %d2,%d4
    maxallowedvalue = p_counter_db->info.maxallowedvalue;
  CONST(TickType, AUTOMATIC)
    value           = p_counter_cb->value;

  if ((maxallowedvalue - delta) >= value) {
    when = value + delta;
80007c36:	42 3f       	add %d15,%d3
80007c38:	0b 35 30 31 	lt.u %d3,%d5,%d3
80007c3c:	2b f2 40 23 	sel %d2,%d3,%d2,%d15
    p_alarm_cb->cycle = cycle;
    /* Re-turn on the trigger, that is in handling, since is handling I'll set
       'here' when based on increment */
    p_trigger_cb->when   = osEE_counter_eval_when(p_counter_db, increment);
    p_trigger_cb->status = OSEE_TRIGGER_REENABLED;
80007c40:	82 4f       	mov %d15,4
    ev = E_OS_STATE;
  } else if (p_trigger_cb->status == OSEE_TRIGGER_CANCELED) {
    p_alarm_cb->cycle = cycle;
    /* Re-turn on the trigger, that is in handling, since is handling I'll set
       'here' when based on increment */
    p_trigger_cb->when   = osEE_counter_eval_when(p_counter_db, increment);
80007c42:	68 12       	st.w [%a15]4,%d2
    p_trigger_cb->status = OSEE_TRIGGER_REENABLED;
80007c44:	28 8f       	st.b [%a15]8,%d15

    ev = E_OK;
80007c46:	82 02       	mov %d2,0
80007c48:	00 90       	ret 
  } else {
    p_alarm_cb->cycle = cycle;
    /* Turn On the Trigger */
    p_trigger_cb->status = OSEE_TRIGGER_ACTIVE;
80007c4a:	82 2f       	mov %d15,2
80007c4c:	28 8f       	st.b [%a15]8,%d15
 
    osEE_counter_insert_rel_trigger(
80007c4e:	6d ff b7 fe 	call 800079bc <osEE_counter_insert_rel_trigger>
      p_counter_db, p_trigger_db, increment
    );
 
    ev = E_OK;
80007c52:	82 02       	mov %d2,0
  }
#if (!defined(OSEE_SINGLECORE))
  osEE_unlock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */
  return ev;
}
80007c54:	00 90       	ret 

80007c56 <osEE_alarm_set_abs>:
  P2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)  p_counter_db,
  P2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_DATA)    p_alarm_db,
  VAR(TickType,   AUTOMATIC)                      start,
  VAR(TickType,   AUTOMATIC)                      cycle
)
{
80007c56:	cc 50       	ld.a %a15,[%a5]0
/* Lock the Core Lock to whom the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
    ev = E_OS_STATE;
80007c58:	82 72       	mov %d2,7
    counter_core_id = p_counter_db->core_id;
/* Lock the Core Lock to whom the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
80007c5a:	0c f8       	ld.bu %d15,[%a15]8
80007c5c:	bf 2f 03 80 	jlt.u %d15,2,80007c62 <osEE_alarm_set_abs+0xc>
  }
#if (!defined(OSEE_SINGLECORE))
  osEE_unlock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */
  return ev;
}
80007c60:	00 90       	ret 
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
    ev = E_OS_STATE;
  } else if (p_trigger_cb->status == OSEE_TRIGGER_CANCELED) {
    p_alarm_cb->cycle = cycle;
80007c62:	68 35       	st.w [%a15]12,%d5
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
    ev = E_OS_STATE;
  } else if (p_trigger_cb->status == OSEE_TRIGGER_CANCELED) {
80007c64:	1e 17       	jeq %d15,1,80007c72 <osEE_alarm_set_abs+0x1c>

    ev = E_OK;
  } else {
    p_alarm_cb->cycle = cycle;
    /* Turn On the Trigger */
    p_trigger_cb->status = OSEE_TRIGGER_ACTIVE;
80007c66:	82 2f       	mov %d15,2
80007c68:	28 8f       	st.b [%a15]8,%d15

    osEE_counter_insert_abs_trigger(
80007c6a:	6d ff e5 fe 	call 80007a34 <osEE_counter_insert_abs_trigger>
      p_counter_db, p_trigger_db, start
    );

    ev = E_OK;
80007c6e:	82 02       	mov %d2,0
  }
#if (!defined(OSEE_SINGLECORE))
  osEE_unlock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */
  return ev;
}
80007c70:	00 90       	ret 
  } else if (p_trigger_cb->status == OSEE_TRIGGER_CANCELED) {
    p_alarm_cb->cycle = cycle;
    /* Re-turn on the trigger, that is in handling, since is handling I'll set
       here 'when' based on start */
    p_trigger_cb->when   = start;
    p_trigger_cb->status = OSEE_TRIGGER_REENABLED;
80007c72:	82 4f       	mov %d15,4
    ev = E_OS_STATE;
  } else if (p_trigger_cb->status == OSEE_TRIGGER_CANCELED) {
    p_alarm_cb->cycle = cycle;
    /* Re-turn on the trigger, that is in handling, since is handling I'll set
       here 'when' based on start */
    p_trigger_cb->when   = start;
80007c74:	68 14       	st.w [%a15]4,%d4
    p_trigger_cb->status = OSEE_TRIGGER_REENABLED;
80007c76:	28 8f       	st.b [%a15]8,%d15

    ev = E_OK;
80007c78:	82 02       	mov %d2,0
80007c7a:	00 90       	ret 

80007c7c <osEE_alarm_cancel>:
{
  VAR(StatusType, AUTOMATIC) ev;
  CONSTP2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_trigger_db = osEE_alarm_get_trigger_db(p_alarm_db);
  CONSTP2VAR(OsEE_TriggerCB, AUTOMATIC, OS_APPL_DATA)
    p_trigger_cb = p_trigger_db->p_trigger_cb;
80007c7c:	cc 40       	ld.a %a15,[%a4]0
  CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
    p_counter_db = p_trigger_db->p_counter_db;
80007c7e:	99 42 04 00 	ld.a %a2,[%a4]4
/* Lock the Core Lock to whom the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status <= OSEE_TRIGGER_CANCELED) {
    ev = E_OS_NOFUNC;
80007c82:	82 52       	mov %d2,5
    counter_core_id = p_counter_db->core_id;
/* Lock the Core Lock to whom the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status <= OSEE_TRIGGER_CANCELED) {
80007c84:	0c f8       	ld.bu %d15,[%a15]8
80007c86:	bf 2f 0e 80 	jlt.u %d15,2,80007ca2 <osEE_alarm_cancel+0x26>
    ev = E_OS_NOFUNC;
  } else if (p_trigger_cb->status >= OSEE_TRIGGER_EXPIRED) {
80007c8a:	1e 25       	jeq %d15,2,80007c94 <osEE_alarm_cancel+0x18>
    p_trigger_cb->status = OSEE_TRIGGER_CANCELED;
80007c8c:	82 1f       	mov %d15,1
80007c8e:	28 8f       	st.b [%a15]8,%d15
    ev = E_OK;
80007c90:	82 02       	mov %d2,0
80007c92:	00 90       	ret 
  } else {
    p_trigger_cb->status = OSEE_TRIGGER_INACTIVE;
80007c94:	82 0f       	mov %d15,0
80007c96:	40 45       	mov.aa %a5,%a4
80007c98:	28 8f       	st.b [%a15]8,%d15
    osEE_counter_cancel_trigger(p_counter_db, p_trigger_db);
80007c9a:	40 24       	mov.aa %a4,%a2
80007c9c:	6d ff fc fe 	call 80007a94 <osEE_counter_cancel_trigger>
    ev = E_OK;
80007ca0:	82 02       	mov %d2,0
  }
#if (!defined(OSEE_SINGLECORE))
  osEE_unlock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */
  return ev;
}
80007ca2:	00 90       	ret 

80007ca4 <osEE_alarm_get>:
{
  VAR(StatusType, AUTOMATIC) ev;
  CONSTP2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_trigger_db = osEE_alarm_get_trigger_db(p_alarm_db);
  CONSTP2CONST(OsEE_TriggerCB, AUTOMATIC, OS_APPL_DATA)
    p_trigger_cb = p_trigger_db->p_trigger_cb;
80007ca4:	cc 40       	ld.a %a15,[%a4]0
  CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
    p_counter_db = p_trigger_db->p_counter_db;
80007ca6:	99 42 04 00 	ld.a %a2,[%a4]4
/* Lock the Core Lock to whom the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status <= OSEE_TRIGGER_CANCELED) {
    ev = E_OS_NOFUNC;
80007caa:	82 52       	mov %d2,5
    counter_core_id = p_counter_db->core_id;
/* Lock the Core Lock to whom the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status <= OSEE_TRIGGER_CANCELED) {
80007cac:	0c f8       	ld.bu %d15,[%a15]8
80007cae:	bf 2f 12 80 	jlt.u %d15,2,80007cd2 <osEE_alarm_get+0x2e>
    ev = E_OS_NOFUNC;
  } else {
    *p_tick = osEE_counter_eval_delta(p_counter_db, p_trigger_cb->when);
80007cb2:	48 13       	ld.w %d3,[%a15]4
  CONSTP2CONST(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb    = p_counter_db->p_counter_cb;
  CONST(TickType, AUTOMATIC)
    maxallowedvalue = p_counter_db->info.maxallowedvalue;
  CONST(TickType, AUTOMATIC)
    value           = p_counter_cb->value;
80007cb4:	cc 20       	ld.a %a15,[%a2]0
80007cb6:	4c 21       	ld.w %d15,[%a2]4
80007cb8:	1b 13 00 40 	addi %d4,%d3,1
80007cbc:	48 12       	ld.w %d2,[%a15]4
80007cbe:	42 4f       	add %d15,%d4

  if (when > value) {
    delta = when - value;
  } else {
    delta = (maxallowedvalue - value) + when + 1U;
80007cc0:	a2 2f       	sub %d15,%d2
    maxallowedvalue = p_counter_db->info.maxallowedvalue;
  CONST(TickType, AUTOMATIC)
    value           = p_counter_cb->value;

  if (when > value) {
    delta = when - value;
80007cc2:	0b 23 80 40 	sub %d4,%d3,%d2
80007cc6:	0b 32 50 21 	ge.u %d2,%d2,%d3
80007cca:	2b 4f 40 f2 	sel %d15,%d2,%d15,%d4
80007cce:	6c 50       	st.w [%a5]0,%d15
    ev = E_OK;
80007cd0:	82 02       	mov %d2,0
  }
#if (!defined(OSEE_SINGLECORE))
  osEE_unlock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */
  return ev;
}
80007cd2:	00 90       	ret 

80007cd4 <osEE_change_context_from_running>:
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
80007cd4:	99 52 0c 00 	ld.a %a2,[%a5]12
  osEE_change_context_from_running
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_from,
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
80007cd8:	40 4f       	mov.aa %a15,%a4
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
    osEE_hal_save_ctx_and_restore_ctx(p_to, p_to->hdb.p_scb,
80007cda:	c8 16       	ld.a %a6,[%a15]4
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
80007cdc:	0c 22       	ld.bu %d15,[%a2]2
    osEE_hal_save_ctx_and_restore_ctx(p_to, p_to->hdb.p_scb,
80007cde:	40 54       	mov.aa %a4,%a5
80007ce0:	99 55 04 00 	ld.a %a5,[%a5]4
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
80007ce4:	1e 23       	jeq %d15,2,80007cea <osEE_change_context_from_running+0x16>
    osEE_hal_save_ctx_and_restore_ctx(p_to, p_to->hdb.p_scb,
      p_from->hdb.p_scb);
  } else {
    osEE_hal_save_ctx_and_ready2stacked(p_to, p_to->hdb.p_scb,
80007ce6:	1d 00 8d 00 	j 80007e00 <osEE_hal_save_ctx_and_ready2stacked>
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
    osEE_hal_save_ctx_and_restore_ctx(p_to, p_to->hdb.p_scb,
80007cea:	1d 00 6c 00 	j 80007dc2 <osEE_hal_save_ctx_and_restore_ctx>

80007cee <osEE_change_context_from_task_end>:
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
80007cee:	cc 53       	ld.a %a15,[%a5]12
    osEE_hal_restore_ctx(p_to, p_to->hdb.p_scb);
80007cf0:	40 54       	mov.aa %a4,%a5
80007cf2:	99 55 04 00 	ld.a %a5,[%a5]4
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
80007cf6:	0c f2       	ld.bu %d15,[%a15]2
80007cf8:	1e 23       	jeq %d15,2,80007cfe <osEE_change_context_from_task_end+0x10>
    osEE_hal_restore_ctx(p_to, p_to->hdb.p_scb);
  } else {
    osEE_hal_ready2stacked(p_to, p_to->hdb.p_scb);
80007cfa:	1d 00 95 00 	j 80007e24 <osEE_hal_ready2stacked>
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
    osEE_hal_restore_ctx(p_to, p_to->hdb.p_scb);
80007cfe:	1d 00 74 00 	j 80007de6 <osEE_hal_restore_ctx>

80007d02 <osEE_idle_task_terminate>:
  P2VAR(OsEE_CTX, AUTOMATIC, OS_APPL_DATA)      p_ctx;

  CONSTP2VAR(OsEE_HDB, AUTOMATIC, OS_APPL_DATA) p_idle_hdb  = &p_idle_tdb->hdb;
  CONSTP2VAR(OsEE_SDB, AUTOMATIC, OS_APPL_DATA) p_sdb       = p_idle_hdb->p_sdb;
  CONSTP2VAR(OsEE_SCB, AUTOMATIC, OS_APPL_DATA) p_scb       = p_idle_hdb->p_scb;
  CONSTP2CONST(OsEE_CTX, AUTOMATIC, OS_APPL_DATA) p_bos     = p_sdb->p_bos;
80007d02:	cc 40       	ld.a %a15,[%a4]0
{
  P2VAR(OsEE_CTX, AUTOMATIC, OS_APPL_DATA)      p_ctx;

  CONSTP2VAR(OsEE_HDB, AUTOMATIC, OS_APPL_DATA) p_idle_hdb  = &p_idle_tdb->hdb;
  CONSTP2VAR(OsEE_SDB, AUTOMATIC, OS_APPL_DATA) p_sdb       = p_idle_hdb->p_sdb;
  CONSTP2VAR(OsEE_SCB, AUTOMATIC, OS_APPL_DATA) p_scb       = p_idle_hdb->p_scb;
80007d04:	99 45 04 00 	ld.a %a5,[%a4]4
  CONSTP2CONST(OsEE_CTX, AUTOMATIC, OS_APPL_DATA) p_bos     = p_sdb->p_bos;
80007d08:	48 03       	ld.w %d3,[%a15]0
  P2VAR(OsEE_CTX, AUTOMATIC, OS_APPL_DATA)      p_tos       = p_scb->p_tos;
80007d0a:	cc 50       	ld.a %a15,[%a5]0
80007d0c:	3c 02       	j 80007d10 <osEE_idle_task_terminate+0xe>
80007d0e:	60 ff       	mov.a %a15,%d15

  do {
    p_ctx = p_tos;
    p_tos = p_tos->p_ctx;
80007d10:	4c f0       	ld.w %d15,[%a15]0
  } while ((p_tos != NULL) && (p_tos != p_bos));
80007d12:	8b 0f 20 22 	ne %d2,%d15,0
80007d16:	0b 3f 10 22 	and.ne %d2,%d15,%d3
80007d1a:	df 02 fa ff 	jne %d2,0,80007d0e <osEE_idle_task_terminate+0xc>

  /* Unwind the stack until the last context*/
  p_scb->p_tos = p_ctx;
80007d1e:	ec 50       	st.a [%a5]0,%a15

  osEE_hal_restore_ctx(p_idle_tdb, p_scb);
80007d20:	1d 00 63 00 	j 80007de6 <osEE_hal_restore_ctx>

80007d24 <osEE_cpu_startos>:
 *  
 *  \return Returns the current core ID.
 */ 
OSEE_STATIC_INLINE OsEE_core_id OSEE_ALWAYS_INLINE osEE_get_curr_core_id(void)
{
  return (OsEE_core_id)osEE_tc_get_csfr(OSEE_CSFR_CORE_ID);
80007d24:	4d c0 e1 bf 	mfcr %d11,$core_id
#if (!defined(OSEE_SINGLECORE))
    osEE_tc_setup_inter_irqs();
}
#endif /* !OSEE_SINGLECORE */

  tdb_size = p_kdb->tdb_array_size - 1U;
80007d28:	91 00 00 f8 	movh.a %a15,32768
80007d2c:	d9 ff 20 10 	lea %a15,[%a15]96 <80000060 <osEE_kdb_var>>

#if (!defined(OSEE_SINGLECORE))
  if (curr_core_id == OS_CORE_ID_0) {
#endif /* !OSEE_SINGLECORE */
#if (defined(OSEE_HAS_SYSTEM_TIMER))
    osEE_tc_stm_set_clockpersec();
80007d30:	6d ff a1 f5 	call 80006872 <osEE_tc_stm_set_clockpersec>
#if (!defined(OSEE_SINGLECORE))
    osEE_tc_setup_inter_irqs();
}
#endif /* !OSEE_SINGLECORE */

  tdb_size = p_kdb->tdb_array_size - 1U;
80007d34:	48 28       	ld.w %d8,[%a15]8
80007d36:	c2 f8       	add %d8,-1
  for (i = 0U; i < tdb_size; ++i) {
80007d38:	df 08 2f 00 	jeq %d8,0,80007d96 <osEE_cpu_startos+0x72>
 *  Service Request Configuration
 *  [0..7] SRPN = Priority
 *  [10] Service Request enable
 *  [11..12] Type Of Service (means which CPU or DMA will handle it)
 */
  OSEE_TC_SRC_REG(src_offset) = OSEE_TC_SRN_TYPE_OF_SERVICE(tos) |
80007d3c:	8f 3b 00 b1 	and %d11,%d11,3
#if (!defined(OSEE_SINGLECORE))
    if (p_tdb->orig_core_id == curr_core_id) {
#endif /* !OSEE_SINGLECORE */
      if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
#if (defined(OSEE_HAS_SYSTEM_TIMER))
        if (p_tdb->task_func == &osEE_tricore_system_timer_handler) {
80007d40:	7b 00 00 a8 	movh %d10,32768
80007d44:	c8 1c       	ld.a %a12,[%a15]4
80007d46:	8f bb 00 b0 	sh %d11,%d11,11
80007d4a:	82 0f       	mov %d15,0
80007d4c:	1b 0a 51 a6 	addi %d10,%d10,25872
          osEE_tc_initialize_system_timer(p_tdb);
        } else
#endif /* OSEE_HAS_SYSTEM_TIMER */
        if (p_tdb->hdb.isr2_src != OSEE_TC_SRC_INVALID) {
80007d50:	bb f0 ff 9f 	mov.u %d9,65535
80007d54:	3c 04       	j 80007d5c <osEE_cpu_startos+0x38>
    osEE_tc_setup_inter_irqs();
}
#endif /* !OSEE_SINGLECORE */

  tdb_size = p_kdb->tdb_array_size - 1U;
  for (i = 0U; i < tdb_size; ++i) {
80007d56:	c2 1f       	add %d15,1
80007d58:	5f f8 1f 00 	jeq %d8,%d15,80007d96 <osEE_cpu_startos+0x72>
    /* ISR2 initialization */
    OsEE_TDB  * const p_tdb = (*p_kdb->p_tdb_ptr_array)[i];
80007d5c:	90 cf       	addsc.a %a15,%a12,%d15,2
80007d5e:	c8 04       	ld.a %a4,[%a15]0
#if (!defined(OSEE_SINGLECORE))
    if (p_tdb->orig_core_id == curr_core_id) {
#endif /* !OSEE_SINGLECORE */
      if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
80007d60:	39 42 14 00 	ld.bu %d2,[%a4]20
80007d64:	df 22 f9 ff 	jne %d2,2,80007d56 <osEE_cpu_startos+0x32>
#if (defined(OSEE_HAS_SYSTEM_TIMER))
        if (p_tdb->task_func == &osEE_tricore_system_timer_handler) {
80007d68:	19 42 18 00 	ld.w %d2,[%a4]24
80007d6c:	5f a2 17 00 	jeq %d2,%d10,80007d9a <osEE_cpu_startos+0x76>
          osEE_tc_initialize_system_timer(p_tdb);
        } else
#endif /* OSEE_HAS_SYSTEM_TIMER */
        if (p_tdb->hdb.isr2_src != OSEE_TC_SRC_INVALID) {
80007d70:	b9 42 08 00 	ld.hu %d2,[%a4]8
80007d74:	5f 92 f1 7f 	jeq %d2,%d9,80007d56 <osEE_cpu_startos+0x32>
80007d78:	60 22       	mov.a %a2,%d2
}

OSEE_STATIC_INLINE FUNC(uint8_t, OS_CODE) OSEE_ALWAYS_INLINE
OSEE_ISR2_VIRT_TO_HW_PRIO(TaskPrio virt_prio)
{
  return (uint8_t) (((virt_prio) & (~OSEE_ISR2_PRIO_BIT)) + 1U) ;
80007d7a:	39 42 1c 00 	ld.bu %d2,[%a4]28
 *  Service Request Configuration
 *  [0..7] SRPN = Priority
 *  [10] Service Request enable
 *  [11..12] Type Of Service (means which CPU or DMA will handle it)
 */
  OSEE_TC_SRC_REG(src_offset) = OSEE_TC_SRN_TYPE_OF_SERVICE(tos) |
80007d7e:	d9 2f 00 08 	lea %a15,[%a2]-32768
}

OSEE_STATIC_INLINE FUNC(uint8_t, OS_CODE) OSEE_ALWAYS_INLINE
OSEE_ISR2_VIRT_TO_HW_PRIO(TaskPrio virt_prio)
{
  return (uint8_t) (((virt_prio) & (~OSEE_ISR2_PRIO_BIT)) + 1U) ;
80007d82:	c2 12       	add %d2,1
80007d84:	b7 82 99 23 	insert %d2,%d2,8,7,25
 *  Service Request Configuration
 *  [0..7] SRPN = Priority
 *  [10] Service Request enable
 *  [11..12] Type Of Service (means which CPU or DMA will handle it)
 */
  OSEE_TC_SRC_REG(src_offset) = OSEE_TC_SRN_TYPE_OF_SERVICE(tos) |
80007d88:	11 4f 00 ff 	addih.a %a15,%a15,61444
      OSEE_TC_SRN_ENABLE | OSEE_TC_SRN_PRIORITY(prio);
80007d8c:	a6 b2       	or %d2,%d11
 *  Service Request Configuration
 *  [0..7] SRPN = Priority
 *  [10] Service Request enable
 *  [11..12] Type Of Service (means which CPU or DMA will handle it)
 */
  OSEE_TC_SRC_REG(src_offset) = OSEE_TC_SRN_TYPE_OF_SERVICE(tos) |
80007d8e:	68 02       	st.w [%a15]0,%d2
    osEE_tc_setup_inter_irqs();
}
#endif /* !OSEE_SINGLECORE */

  tdb_size = p_kdb->tdb_array_size - 1U;
  for (i = 0U; i < tdb_size; ++i) {
80007d90:	c2 1f       	add %d15,1
80007d92:	5f f8 e5 ff 	jne %d8,%d15,80007d5c <osEE_cpu_startos+0x38>
    }
  }
#endif /* OSEE_HAS_ORTI || OSEE_HAS_STACK_MONITORING */

  return osEE_std_cpu_startos();
}
80007d96:	82 12       	mov %d2,1
80007d98:	00 90       	ret 
    if (p_tdb->orig_core_id == curr_core_id) {
#endif /* !OSEE_SINGLECORE */
      if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
#if (defined(OSEE_HAS_SYSTEM_TIMER))
        if (p_tdb->task_func == &osEE_tricore_system_timer_handler) {
          osEE_tc_initialize_system_timer(p_tdb);
80007d9a:	6d ff e1 f3 	call 8000655c <osEE_tc_initialize_system_timer>
80007d9e:	3c dc       	j 80007d56 <osEE_cpu_startos+0x32>

80007da0 <osEE_tc_change_context_from_task_end>:
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
80007da0:	99 42 0c 00 	ld.a %a2,[%a4]12
static FUNC(void, OS_CODE) OSEE_NEVER_INLINE
  osEE_tc_change_context_from_task_end
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
80007da4:	40 4f       	mov.aa %a15,%a4
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
80007da6:	0c 22       	ld.bu %d15,[%a2]2
80007da8:	1e 27       	jeq %d15,2,80007db6 <osEE_tc_change_context_from_task_end+0x16>
    osEE_tc_setareg(a4, p_to);
    osEE_tc_setareg(a5, p_to->hdb.p_scb);
    osEE_tc_jump(osEE_hal_restore_ctx);
  } else {
    osEE_tc_setareg(a4, p_to);
80007daa:	40 f4       	mov.aa %a4,%a15
    osEE_tc_setareg(a5, p_to->hdb.p_scb);
80007dac:	c8 1f       	ld.a %a15,[%a15]4
80007dae:	40 f5       	mov.aa %a5,%a15
    osEE_tc_jump(osEE_hal_ready2stacked);
80007db0:	1d 00 3a 00 	j 80007e24 <osEE_hal_ready2stacked>
80007db4:	00 90       	ret 
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
    osEE_tc_setareg(a4, p_to);
80007db6:	40 f4       	mov.aa %a4,%a15
    osEE_tc_setareg(a5, p_to->hdb.p_scb);
80007db8:	c8 1f       	ld.a %a15,[%a15]4
80007dba:	40 f5       	mov.aa %a5,%a15
    osEE_tc_jump(osEE_hal_restore_ctx);
80007dbc:	1d 00 15 00 	j 80007de6 <osEE_hal_restore_ctx>
80007dc0:	00 90       	ret 

80007dc2 <osEE_hal_save_ctx_and_restore_ctx>:
 */
OSEE_STATIC_INLINE OsEE_stack * OSEE_ALWAYS_INLINE osEE_get_SP(void)
{
  OsEE_stack * sp = NULL;
  /* put the stack pointer in a register in order to return it */
  __asm__ volatile ("mov.aa %0, %%SP" : "=a"(sp));
80007dc2:	40 af       	mov.aa %a15,%sp
   function (automatically freed memory), since it will be the CSA restoring
   to do that. */
OSEE_STATIC_INLINE OsEE_CTX * OSEE_ALWAYS_INLINE osEE_tc_alloca_ctx(void) {
  OsEE_CTX * sp = (OsEE_CTX *)osEE_get_SP();
/* Stack grows downward, so the following is the actual stack allocation */
  sp -= 1U;
80007dc4:	d9 f2 f0 ff 	lea %a2,[%a15]-16
/*=============================================================================
                          Stack utilities
 ============================================================================*/
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_set_SP(OsEE_stack * sp)
{
  __asm__ volatile ("mov.aa %%SP, %0" : : "a"(sp) : "memory");
80007dc8:	40 2a       	mov.aa %sp,%a2
{
  OsEE_CTX * p_new_ctx;
/* Alloc on the stack the new ERIKA's context */
  p_new_ctx         = osEE_tc_alloca_ctx();
/* Save the previous context */
  p_new_ctx->p_ctx  = p_scb->p_tos;
80007dca:	4c 60       	ld.w %d15,[%a6]0
80007dcc:	59 ff f0 ff 	st.w [%a15]-16,%d15

/* Returns the first CSA in the Previous Context List */
OSEE_STATIC_INLINE OsEE_csa_link OSEE_ALWAYS_INLINE osEE_tc_csa_get_pcxi(void)
{
  OsEE_csa_link head;
  head.reg = osEE_tc_get_csfr(OSEE_CSFR_PCXI);
80007dd0:	4d 00 e0 ff 	mfcr %d15,$pcxi
/* Save the PCXI */
  p_new_ctx->pcxi   = osEE_tc_csa_get_pcxi();
80007dd4:	59 ff f8 ff 	st.w [%a15]-8,%d15
 ============================================================================*/
OSEE_STATIC_INLINE OsEE_addr OSEE_ALWAYS_INLINE osEE_tc_get_RA(void)
{
  OsEE_addr ra;
  /* gets the current return address */
  __asm__ volatile ("mov.aa %0, %%a11" : "=a"(ra) : : "memory");
80007dd8:	40 b3       	mov.aa %a3,%a11
/* Save the RA */
  p_new_ctx->ra     = osEE_tc_get_RA();
80007dda:	b5 f3 fc ff 	st.a [%a15]-4,%a3
/* Save the new Top Of Stack */
  p_scb->p_tos = p_new_ctx;
80007dde:	f4 62       	st.a [%a6],%a2
)
{
/* Save the current Context */
  osEE_tc_save_ctx(p_from_scb);
/* Jump to the restore CTX */
  osEE_tc_jump(osEE_hal_restore_ctx);
80007de0:	1d 00 03 00 	j 80007de6 <osEE_hal_restore_ctx>
80007de4:	00 90       	ret 

80007de6 <osEE_hal_restore_ctx>:
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_to_tdb,
  P2VAR(OsEE_SCB, AUTOMATIC, OS_APPL_DATA)  p_to_scb
)
{
  OsEE_CTX  const * const p_ctx = p_to_scb->p_tos;
80007de6:	cc 50       	ld.a %a15,[%a5]0
   but it minimizes the MISRA violation to a single documented point.
*/
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_RA(OsEE_addr ra)
{
  /* sets the return address */
  __asm__ volatile ("mov.aa %%a11, %0" : : "a"(ra) : "memory");
80007de8:	c8 32       	ld.a %a2,[%a15]12
  OsEE_pcxi const         pcxi  = p_ctx->pcxi;
80007dea:	4c f2       	ld.w %d15,[%a15]8
80007dec:	40 2b       	mov.aa %a11,%a2

/* Set the first CSA in the Previous Context List */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE
  osEE_tc_csa_set_pcxi(OsEE_csa_link l_csa)
{
  osEE_tc_set_csfr(OSEE_CSFR_PCXI, l_csa.reg);
80007dee:	cd 0f e0 0f 	mtcr $pcxi,%d15
80007df2:	0d 00 c0 04 	isync 
/* Set the return address back */
  osEE_tc_set_RA(p_ctx->ra);
/* Set the PCXI back */
  osEE_tc_csa_set_pcxi(pcxi);
/* Restore the previous Top of Stack */
  p_to_scb->p_tos = p_ctx->p_ctx;
80007df6:	4c f0       	ld.w %d15,[%a15]0
80007df8:	6c 50       	st.w [%a5]0,%d15
/* Jump to Kernel Wrapper: it will be the "ret" inside
   osEE_scheduler_task_wrapper_restore at:
   1) Restore the CSA so the SP,
   2) Return at RA address, that is the address after change context calling
      site */
  osEE_tc_jump(osEE_scheduler_task_wrapper_restore);
80007dfa:	1d ff 95 fb 	j 80007524 <osEE_scheduler_task_wrapper_restore>
80007dfe:	00 90       	ret 

80007e00 <osEE_hal_save_ctx_and_ready2stacked>:
80007e00:	40 af       	mov.aa %a15,%sp
   function (automatically freed memory), since it will be the CSA restoring
   to do that. */
OSEE_STATIC_INLINE OsEE_CTX * OSEE_ALWAYS_INLINE osEE_tc_alloca_ctx(void) {
  OsEE_CTX * sp = (OsEE_CTX *)osEE_get_SP();
/* Stack grows downward, so the following is the actual stack allocation */
  sp -= 1U;
80007e02:	d9 f2 f0 ff 	lea %a2,[%a15]-16
/*=============================================================================
                          Stack utilities
 ============================================================================*/
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_set_SP(OsEE_stack * sp)
{
  __asm__ volatile ("mov.aa %%SP, %0" : : "a"(sp) : "memory");
80007e06:	40 2a       	mov.aa %sp,%a2
{
  OsEE_CTX * p_new_ctx;
/* Alloc on the stack the new ERIKA's context */
  p_new_ctx         = osEE_tc_alloca_ctx();
/* Save the previous context */
  p_new_ctx->p_ctx  = p_scb->p_tos;
80007e08:	4c 60       	ld.w %d15,[%a6]0
80007e0a:	59 ff f0 ff 	st.w [%a15]-16,%d15

/* Returns the first CSA in the Previous Context List */
OSEE_STATIC_INLINE OsEE_csa_link OSEE_ALWAYS_INLINE osEE_tc_csa_get_pcxi(void)
{
  OsEE_csa_link head;
  head.reg = osEE_tc_get_csfr(OSEE_CSFR_PCXI);
80007e0e:	4d 00 e0 ff 	mfcr %d15,$pcxi
/* Save the PCXI */
  p_new_ctx->pcxi   = osEE_tc_csa_get_pcxi();
80007e12:	59 ff f8 ff 	st.w [%a15]-8,%d15
 ============================================================================*/
OSEE_STATIC_INLINE OsEE_addr OSEE_ALWAYS_INLINE osEE_tc_get_RA(void)
{
  OsEE_addr ra;
  /* gets the current return address */
  __asm__ volatile ("mov.aa %0, %%a11" : "=a"(ra) : : "memory");
80007e16:	40 b3       	mov.aa %a3,%a11
/* Save the RA */
  p_new_ctx->ra     = osEE_tc_get_RA();
80007e18:	b5 f3 fc ff 	st.a [%a15]-4,%a3
/* Save the new Top Of Stack */
  p_scb->p_tos = p_new_ctx;
80007e1c:	f4 62       	st.a [%a6],%a2
)
{
/* Save the current Context */
  osEE_tc_save_ctx(p_from_scb);
/* Jump to the ready to stacked */
  osEE_tc_jump(osEE_hal_ready2stacked);
80007e1e:	1d 00 03 00 	j 80007e24 <osEE_hal_ready2stacked>
80007e22:	00 90       	ret 

80007e24 <osEE_hal_ready2stacked>:
/*=============================================================================
                          Stack utilities
 ============================================================================*/
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_set_SP(OsEE_stack * sp)
{
  __asm__ volatile ("mov.aa %%SP, %0" : : "a"(sp) : "memory");
80007e24:	cc 50       	ld.a %a15,[%a5]0
80007e26:	40 fa       	mov.aa %sp,%a15
  __asm__ volatile ("isync" : : : "memory");
}

/** The svlcx assembler instruction */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_svlcx(void) {
  __asm__ volatile ("svlcx" : : : "memory");
80007e28:	0d 00 00 02 	svlcx 
 */
OSEE_STATIC_INLINE OsEE_stack * OSEE_ALWAYS_INLINE osEE_get_SP(void)
{
  OsEE_stack * sp = NULL;
  /* put the stack pointer in a register in order to return it */
  __asm__ volatile ("mov.aa %0, %%SP" : "=a"(sp));
80007e2c:	40 af       	mov.aa %a15,%sp
   function (automatically freed memory), since it will be the CSA restoring
   to do that. */
OSEE_STATIC_INLINE OsEE_CTX * OSEE_ALWAYS_INLINE osEE_tc_alloca_ctx(void) {
  OsEE_CTX * sp = (OsEE_CTX *)osEE_get_SP();
/* Stack grows downward, so the following is the actual stack allocation */
  sp -= 1U;
80007e2e:	d9 f2 f0 ff 	lea %a2,[%a15]-16
80007e32:	40 2a       	mov.aa %sp,%a2
{
  OsEE_CTX * p_new_ctx;
/* Alloc on the stack the new ERIKA's context */
  p_new_ctx         = osEE_tc_alloca_ctx();
/* Save the previous context */
  p_new_ctx->p_ctx  = p_scb->p_tos;
80007e34:	4c 50       	ld.w %d15,[%a5]0
80007e36:	59 ff f0 ff 	st.w [%a15]-16,%d15

/* Returns the first CSA in the Previous Context List */
OSEE_STATIC_INLINE OsEE_csa_link OSEE_ALWAYS_INLINE osEE_tc_csa_get_pcxi(void)
{
  OsEE_csa_link head;
  head.reg = osEE_tc_get_csfr(OSEE_CSFR_PCXI);
80007e3a:	4d 00 e0 ff 	mfcr %d15,$pcxi
/* Save the PCXI */
  p_new_ctx->pcxi   = osEE_tc_csa_get_pcxi();
80007e3e:	59 ff f8 ff 	st.w [%a15]-8,%d15
 ============================================================================*/
OSEE_STATIC_INLINE OsEE_addr OSEE_ALWAYS_INLINE osEE_tc_get_RA(void)
{
  OsEE_addr ra;
  /* gets the current return address */
  __asm__ volatile ("mov.aa %0, %%a11" : "=a"(ra) : : "memory");
80007e42:	40 b3       	mov.aa %a3,%a11
/* Save the RA */
  p_new_ctx->ra     = osEE_tc_get_RA();
80007e44:	b5 f3 fc ff 	st.a [%a15]-4,%a3
/* Save the new Top Of Stack */
  p_scb->p_tos = p_new_ctx;
80007e48:	f4 52       	st.a [%a5],%a2
   N.B. The RA saved in this context is not useful, but I prefer to use one
        save ctx code for all the cases for code readability, instead using an
        optimized one for this case */
  osEE_tc_save_ctx(p_to_scb);
/* Jump to Kernel Wrapper */
  osEE_tc_jump(osEE_scheduler_task_wrapper_run);
80007e4a:	1d ff 71 fb 	j 8000752c <osEE_scheduler_task_wrapper_run>
80007e4e:	00 90       	ret 

80007e50 <osEE_tc_change_context_from_isr2_end>:
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
/* Reset PSW Call Depth Counter, so I can force a RFE */
  osEE_tc_set_csfr(OSEE_CSFR_PSW,
80007e50:	4d 40 e0 ff 	mfcr %d15,$psw
80007e54:	8f ff c7 f1 	andn %d15,%d15,127
80007e58:	cd 4f e0 0f 	mtcr $psw,%d15
80007e5c:	0d 00 c0 04 	isync 
   but it minimizes the MISRA violation to a single documented point.
*/
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_RA(OsEE_addr ra)
{
  /* sets the return address */
  __asm__ volatile ("mov.aa %%a11, %0" : : "a"(ra) : "memory");
80007e60:	91 00 00 f8 	movh.a %a15,32768
80007e64:	d9 ff e0 67 	lea %a15,[%a15]32160 <80007da0 <osEE_tc_change_context_from_task_end>>
80007e68:	40 fb       	mov.aa %a11,%a15
  __asm__ volatile ("rslcx" : : : "memory");
}

/** The rfe assembler instruction */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_rfe(void) {
  __asm__ volatile ("rfe" : : : "memory");
80007e6a:	00 80       	rfe 
80007e6c:	00 90       	ret 

80007e6e <osEE_hal_terminate_ctx>:
  osEE_hal_terminate_ctx
(
  P2VAR(OsEE_SCB, AUTOMATIC, OS_APPL_DATA)  p_term_scb,
  VAR(OsEE_kernel_cb, AUTOMATIC)            kernel_cb
)
{
80007e6e:	20 08       	sub.a %sp,8

/* Returns the first CSA in the Free Context List */
OSEE_STATIC_INLINE OsEE_csa_link OSEE_ALWAYS_INLINE osEE_tc_csa_get_fcx(void)
{
  OsEE_csa_link head;
  head.reg = osEE_tc_get_csfr(OSEE_CSFR_FCX);
80007e70:	4d 80 e3 2f 	mfcr %d2,$fcx

/* Returns the first CSA in the Previous Context List */
OSEE_STATIC_INLINE OsEE_csa_link OSEE_ALWAYS_INLINE osEE_tc_csa_get_pcxi(void)
{
  OsEE_csa_link head;
  head.reg = osEE_tc_get_csfr(OSEE_CSFR_PCXI);
80007e74:	4d 00 e0 ff 	mfcr %d15,$pcxi
    OsEE_csa_link fcx                 = osEE_tc_csa_get_fcx();
/* Obtain Previous CSA list head, That is the head of the to_free_queue
   (will be new FCX) */
    OsEE_csa_link to_free_queue_head  = osEE_tc_csa_get_pcxi();
/* Get the the of the CSA list to be freed */
    OsEE_csa_link to_free_queue_tail  = p_term_scb->p_tos->pcxi;
80007e78:	cc 40       	ld.a %a15,[%a4]0
80007e7a:	48 23       	ld.w %d3,[%a15]8
OSEE_STATIC_INLINE OsEE_csa * OSEE_ALWAYS_INLINE
  osEE_tc_csa_link_to_pointer(OsEE_csa_link l_csa)
{
  OsEE_reg tmp_csa_addr;
  tmp_csa_addr = ((OsEE_reg)l_csa.bits.pcxs << 28U) |
    ((OsEE_reg)l_csa.bits.pcxo << 6U);
80007e7c:	b9 f4 08 00 	ld.hu %d4,[%a15]8
 */
OSEE_STATIC_INLINE OsEE_csa * OSEE_ALWAYS_INLINE
  osEE_tc_csa_link_to_pointer(OsEE_csa_link l_csa)
{
  OsEE_reg tmp_csa_addr;
  tmp_csa_addr = ((OsEE_reg)l_csa.bits.pcxs << 28U) |
80007e80:	37 03 64 38 	extr.u %d3,%d3,16,4
    ((OsEE_reg)l_csa.bits.pcxo << 6U);
80007e84:	06 64       	sh %d4,6
 */
OSEE_STATIC_INLINE OsEE_csa * OSEE_ALWAYS_INLINE
  osEE_tc_csa_link_to_pointer(OsEE_csa_link l_csa)
{
  OsEE_reg tmp_csa_addr;
  tmp_csa_addr = ((OsEE_reg)l_csa.bits.pcxs << 28U) |
80007e86:	8f c3 01 30 	sh %d3,%d3,28
80007e8a:	a6 43       	or %d3,%d4
80007e8c:	60 3f       	mov.a %a15,%d3
  OsEE_csa_link     l_next;
  const OsEE_csa * const  p_csa = osEE_tc_csa_link_to_pointer(l_csa_at);
  if (p_csa != NULL) {
    l_next = p_csa->l_next;
  } else {
    l_next.reg = 0U;
80007e8e:	82 03       	mov %d3,0
OSEE_STATIC_INLINE OsEE_csa_link OSEE_ALWAYS_INLINE
  osEE_tc_csa_get_next(OsEE_csa_link l_csa_at)
{
  OsEE_csa_link     l_next;
  const OsEE_csa * const  p_csa = osEE_tc_csa_link_to_pointer(l_csa_at);
  if (p_csa != NULL) {
80007e90:	bc f3       	jz.a %a15,80007e96 <osEE_hal_terminate_ctx+0x28>
    l_next = p_csa->l_next;
80007e92:	48 03       	ld.w %d3,[%a15]0
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE
  osEE_tc_csa_set_next(OsEE_csa_link l_csa_at, OsEE_csa_link l_next)
{
  OsEE_csa * const  p_csa = osEE_tc_csa_link_to_pointer(l_csa_at);
  if (p_csa != NULL) {
    p_csa->l_next = l_next;
80007e94:	68 02       	st.w [%a15]0,%d2

/* Set the first CSA in the Free Context List */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE
  osEE_tc_csa_set_fcx(OsEE_csa_link l_csa)
{
  osEE_tc_set_csfr(OSEE_CSFR_FCX, l_csa.reg);
80007e96:	cd 8f e3 0f 	mtcr $fcx,%d15
80007e9a:	0d 00 c0 04 	isync 

/* Set the first CSA in the Previous Context List */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE
  osEE_tc_csa_set_pcxi(OsEE_csa_link l_csa)
{
  osEE_tc_set_csfr(OSEE_CSFR_PCXI, l_csa.reg);
80007e9e:	cd 03 e0 0f 	mtcr $pcxi,%d3
80007ea2:	0d 00 c0 04 	isync 
   since a TASK, not yet started with higher priority of the stacked ones,
   could have been activated. */
   osEE_tc_set_RA(p_term_scb->p_tos->ra);
#endif /* 0 */
/* Pop ERIKA's context */
   p_term_scb->p_tos = p_term_scb->p_tos->p_ctx;
80007ea6:	cc 40       	ld.a %a15,[%a4]0
80007ea8:	4c f0       	ld.w %d15,[%a15]0
80007eaa:	6c 40       	st.w [%a4]0,%d15
   "osEE_hal_ready2stacked" PCXI. */
  {
    P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_to;
    P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_from;

    p_to = osEE_scheduler_task_terminated(osEE_get_kernel(), &p_from);
80007eac:	91 00 00 48 	movh.a %a4,32768
80007eb0:	d9 44 20 10 	lea %a4,[%a4]96 <80000060 <osEE_kdb_var>>
80007eb4:	d9 a5 04 00 	lea %a5,[%sp]4 <80000060 <osEE_kdb_var>>
80007eb8:	6d ff 06 fd 	call 800078c4 <osEE_scheduler_task_terminated>

    if (p_from->task_type == OSEE_TASK_TYPE_ISR2) {
80007ebc:	d8 01       	ld.a %a15,[%sp]4
80007ebe:	39 ff 14 00 	ld.bu %d15,[%a15]20
80007ec2:	1e 25       	jeq %d15,2,80007ecc <osEE_hal_terminate_ctx+0x5e>
/* Call osEE_tc_change_context_from_isr2_end to give it a CSA to return from */
      osEE_tc_change_context_from_isr2_end(p_to);
    } else {
/* Prepare to jump to osEE_tc_change_context_from_task_end */
      osEE_tc_setareg(a4, p_to);
80007ec4:	40 24       	mov.aa %a4,%a2
      osEE_tc_jump(osEE_tc_change_context_from_task_end);
80007ec6:	1d ff 6d ff 	j 80007da0 <osEE_tc_change_context_from_task_end>
    }
  }
/* Fake infinite loop: to turn off 'noreturn' function does return warning */
  for(;;) {
    ;
  }
80007eca:	3c 00       	j 80007eca <osEE_hal_terminate_ctx+0x5c>

    p_to = osEE_scheduler_task_terminated(osEE_get_kernel(), &p_from);

    if (p_from->task_type == OSEE_TASK_TYPE_ISR2) {
/* Call osEE_tc_change_context_from_isr2_end to give it a CSA to return from */
      osEE_tc_change_context_from_isr2_end(p_to);
80007ecc:	40 24       	mov.aa %a4,%a2
80007ece:	6d ff c1 ff 	call 80007e50 <osEE_tc_change_context_from_isr2_end>
80007ed2:	3c fc       	j 80007eca <osEE_hal_terminate_ctx+0x5c>

80007ed4 <__interrupt_1>:
80007ed4:	0d 00 80 04 	dsync 
80007ed8:	e0 01       	bisr 1
80007eda:	91 00 00 f7 	movh.a %a15,28672
80007ede:	d9 ff 28 c3 	lea %a15,[%a15]13096 <70003328 <Cdisptab>>
80007ee2:	c8 2e       	ld.a %a14,[%a15]8
80007ee4:	48 34       	ld.w %d4,[%a15]12
80007ee6:	2d 0e 00 00 	calli %a14
80007eea:	0d 00 40 02 	rslcx 
80007eee:	00 80       	rfe 

80007ef0 <__trap_6>:
80007ef0:	0d 00 80 04 	dsync 
80007ef4:	4d 00 e0 8f 	mfcr %d8,$pcxi
80007ef8:	ef 78 04 00 	jz.t %d8,23,80007f00 <__trap_6+0x10>
80007efc:	0d 00 00 03 	enable 
80007f00:	0d 00 00 02 	svlcx 
80007f04:	91 00 00 f7 	movh.a %a15,28672
80007f08:	19 f4 80 d3 	ld.w %d4,[%a15]15168 <70003b40 <Tdisptab+0x18>>
80007f0c:	60 4f       	mov.a %a15,%d4
80007f0e:	02 f4       	mov %d4,%d15
80007f10:	2d 0f 00 00 	calli %a15
80007f14:	0d 00 40 02 	rslcx 
80007f18:	00 80       	rfe 

80007f1a <atoi>:
80007f1a:	a0 05       	mov.a %a5,0
80007f1c:	3b a0 00 40 	mov %d4,10
80007f20:	1d 00 9d 00 	j 8000805a <strtol>

80007f24 <strchr>:
80007f24:	8f f4 0f 41 	and %d4,%d4,255
80007f28:	0c 40       	ld.bu %d15,[%a4]0
80007f2a:	6e 06       	jz %d15,80007f36 <strchr+0x12>
80007f2c:	3e 43       	jeq %d15,%d4,80007f32 <strchr+0xe>
80007f2e:	b0 14       	add.a %a4,1
80007f30:	3c fc       	j 80007f28 <strchr+0x4>
80007f32:	40 42       	mov.aa %a2,%a4
80007f34:	00 90       	ret 
80007f36:	80 4f       	mov.d %d15,%a4
80007f38:	ab 0f a0 f4 	seln %d15,%d4,%d15,0
80007f3c:	60 f2       	mov.a %a2,%d15
80007f3e:	00 90       	ret 

80007f40 <strlen>:
80007f40:	80 42       	mov.d %d2,%a4
80007f42:	80 4f       	mov.d %d15,%a4
80007f44:	60 ff       	mov.a %a15,%d15
80007f46:	79 f3 00 00 	ld.b %d3,[%a15]0
80007f4a:	76 33       	jz %d3,80007f50 <strlen+0x10>
80007f4c:	c2 1f       	add %d15,1
80007f4e:	3c fb       	j 80007f44 <strlen+0x4>
80007f50:	52 22       	sub %d2,%d15,%d2
80007f52:	00 90       	ret 

80007f54 <_strtol_r>:
80007f54:	91 00 00 f7 	movh.a %a15,28672
80007f58:	99 f7 38 60 	ld.a %a7,[%a15]440 <700001b8 <__ctype_ptr__>>
80007f5c:	40 52       	mov.aa %a2,%a5
80007f5e:	79 2f 00 00 	ld.b %d15,[%a2]0
80007f62:	d9 2f 01 00 	lea %a15,[%a2]1
80007f66:	10 73       	addsc.a %a3,%a7,%d15,0
80007f68:	39 32 01 00 	ld.bu %d2,[%a3]1
80007f6c:	6f 32 04 00 	jz.t %d2,3,80007f74 <_strtol_r+0x20>
80007f70:	40 f2       	mov.aa %a2,%a15
80007f72:	3c f6       	j 80007f5e <_strtol_r+0xa>
80007f74:	8b df 22 22 	ne %d2,%d15,45
80007f78:	f6 27       	jnz %d2,80007f86 <_strtol_r+0x32>
80007f7a:	d9 2f 02 00 	lea %a15,[%a2]2 <80000002 <BootModeHeader0+0x2>>
80007f7e:	79 2f 01 00 	ld.b %d15,[%a2]1 <80000001 <BootModeHeader0+0x1>>
80007f82:	82 12       	mov %d2,1
80007f84:	3c 09       	j 80007f96 <_strtol_r+0x42>
80007f86:	8b bf 22 52 	ne %d5,%d15,43
80007f8a:	82 02       	mov %d2,0
80007f8c:	f6 55       	jnz %d5,80007f96 <_strtol_r+0x42>
80007f8e:	79 2f 01 00 	ld.b %d15,[%a2]1 <80000001 <BootModeHeader0+0x1>>
80007f92:	d9 2f 02 00 	lea %a15,[%a2]2 <80000002 <BootModeHeader0+0x2>>
80007f96:	8f 04 c1 51 	andn %d5,%d4,16
80007f9a:	df 05 19 80 	jne %d5,0,80007fcc <_strtol_r+0x78>
80007f9e:	8b 0f 23 32 	ne %d3,%d15,48
80007fa2:	8b 04 00 62 	eq %d6,%d4,0
80007fa6:	df 03 11 80 	jne %d3,0,80007fc8 <_strtol_r+0x74>
80007faa:	79 f5 00 00 	ld.b %d5,[%a15]0 <70000000 <__DSPR0_START>>
80007fae:	ab 84 a0 46 	seln %d4,%d6,%d4,8
80007fb2:	8f 05 c2 51 	andn %d5,%d5,32
80007fb6:	8b 85 25 52 	ne %d5,%d5,88
80007fba:	f6 59       	jnz %d5,80007fcc <_strtol_r+0x78>
80007fbc:	79 ff 01 00 	ld.b %d15,[%a15]1 <70000001 <__DSPR0_START+0x1>>
80007fc0:	3b 00 01 40 	mov %d4,16
80007fc4:	b0 2f       	add.a %a15,2
80007fc6:	3c 03       	j 80007fcc <_strtol_r+0x78>
80007fc8:	ab a4 a0 46 	seln %d4,%d6,%d4,10
80007fcc:	7b 00 00 68 	movh %d6,32768
80007fd0:	1b f6 ff 3f 	addi %d3,%d6,-1
80007fd4:	2b 36 40 62 	sel %d6,%d2,%d6,%d3
80007fd8:	4b 46 11 62 	div.u %e6,%d6,%d4
80007fdc:	82 05       	mov %d5,0
80007fde:	82 03       	mov %d3,0
80007fe0:	02 70       	mov %d0,%d7
80007fe2:	3b 70 03 10 	mov %d1,55
80007fe6:	10 72       	addsc.a %a2,%a7,%d15,0
80007fe8:	39 27 01 00 	ld.bu %d7,[%a2]1
80007fec:	6f 27 05 00 	jz.t %d7,2,80007ff6 <_strtol_r+0xa2>
80007ff0:	1b 0f fd ff 	addi %d15,%d15,-48
80007ff4:	3c 0a       	j 80008008 <_SMALL_DATA2_+0x8>
80007ff6:	8f 37 00 71 	and %d7,%d7,3
80007ffa:	df 07 1b 00 	jeq %d7,0,80008030 <_SMALL_DATA2_+0x30>
80007ffe:	8b 17 00 72 	eq %d7,%d7,1
80008002:	ab 71 85 77 	sel %d7,%d7,%d1,87
80008006:	a2 7f       	sub %d15,%d7
80008008:	7f 4f 14 00 	jge %d15,%d4,80008030 <_SMALL_DATA2_+0x30>
8000800c:	0b 36 30 71 	lt.u %d7,%d6,%d3
80008010:	8b 05 20 75 	or.lt %d7,%d5,0
80008014:	82 f5       	mov %d5,-1
80008016:	f6 79       	jnz %d7,80008028 <_SMALL_DATA2_+0x28>
80008018:	0b 63 00 71 	eq %d7,%d3,%d6
8000801c:	0b f0 20 72 	and.lt %d7,%d0,%d15
80008020:	f6 74       	jnz %d7,80008028 <_SMALL_DATA2_+0x28>
80008022:	03 43 0a 3f 	madd %d3,%d15,%d3,%d4
80008026:	82 15       	mov %d5,1
80008028:	79 ff 00 00 	ld.b %d15,[%a15]0
8000802c:	b0 1f       	add.a %a15,1
8000802e:	3c dc       	j 80007fe6 <_strtol_r+0x92>
80008030:	df f5 0b 80 	jne %d5,-1,80008046 <_SMALL_DATA2_+0x46>
80008034:	7b 00 00 38 	movh %d3,32768
80008038:	9a f3       	add %d15,%d3,-1
8000803a:	2b f3 40 22 	sel %d2,%d2,%d3,%d15
8000803e:	da 22       	mov %d15,34
80008040:	6c 40       	st.w [%a4]0,%d15
80008042:	7c 68       	jnz.a %a6,80008052 <_SMALL_DATA2_+0x52>
80008044:	00 90       	ret 
80008046:	8b 03 00 f1 	rsub %d15,%d3,0
8000804a:	2b 3f 40 22 	sel %d2,%d2,%d15,%d3
8000804e:	bc 65       	jz.a %a6,80008058 <_SMALL_DATA2_+0x58>
80008050:	76 53       	jz %d5,80008056 <_SMALL_DATA2_+0x56>
80008052:	d9 f5 ff ff 	lea %a5,[%a15]-1
80008056:	f4 65       	st.a [%a6],%a5
80008058:	00 90       	ret 

8000805a <strtol>:
8000805a:	91 00 00 27 	movh.a %a2,28672
8000805e:	40 4f       	mov.aa %a15,%a4
80008060:	99 24 00 70 	ld.a %a4,[%a2]448 <700001c0 <_impure_ptr>>
80008064:	40 56       	mov.aa %a6,%a5
80008066:	40 f5       	mov.aa %a5,%a15
80008068:	1d ff 76 ff 	j 80007f54 <_strtol_r>

8000806c <_vsprintf_r>:
8000806c:	20 68       	sub.a %sp,104
8000806e:	3b 80 20 f0 	mov %d15,520
80008072:	ac a6       	st.h [%sp]12,%d15
80008074:	82 ff       	mov %d15,-1
80008076:	06 ff       	sh %d15,-1
80008078:	f4 a5       	st.a [%sp],%a5
8000807a:	b5 a5 10 00 	st.a [%sp]16,%a5
8000807e:	78 02       	st.w [%sp]8,%d15
80008080:	78 05       	st.w [%sp]20,%d15
80008082:	40 a5       	mov.aa %a5,%sp
80008084:	82 ff       	mov %d15,-1
80008086:	ac a7       	st.h [%sp]14,%d15
80008088:	6d 00 12 00 	call 800080ac <_svfprintf_r>
8000808c:	d8 00       	ld.a %a15,[%sp]0
8000808e:	82 0f       	mov %d15,0
80008090:	28 0f       	st.b [%a15]0,%d15
80008092:	00 90       	ret 

80008094 <vsprintf>:
80008094:	91 00 00 37 	movh.a %a3,28672
80008098:	40 42       	mov.aa %a2,%a4
8000809a:	99 34 00 70 	ld.a %a4,[%a3]448 <700001c0 <_impure_ptr>>
8000809e:	40 5f       	mov.aa %a15,%a5
800080a0:	40 67       	mov.aa %a7,%a6
800080a2:	40 25       	mov.aa %a5,%a2
800080a4:	40 f6       	mov.aa %a6,%a15
800080a6:	1d ff e3 ff 	j 8000806c <_vsprintf_r>
	...

800080ac <_svfprintf_r>:
800080ac:	20 d0       	sub.a %sp,208
800080ae:	80 5b       	mov.d %d11,%a5
800080b0:	80 4c       	mov.d %d12,%a4
800080b2:	b5 a6 18 00 	st.a [%sp]24,%a6
800080b6:	40 7f       	mov.aa %a15,%a7
800080b8:	6d 00 c4 0f 	call 8000a040 <_localeconv_r>
800080bc:	d4 22       	ld.a %a2,[%a2]
800080be:	40 24       	mov.aa %a4,%a2
800080c0:	b5 a2 34 00 	st.a [%sp]52,%a2
800080c4:	6d ff 3e ff 	call 80007f40 <strlen>
800080c8:	60 b2       	mov.a %a2,%d11
800080ca:	59 a2 20 00 	st.w [%sp]32,%d2
800080ce:	8c 26       	ld.h %d15,[%a2]12
800080d0:	6f 7f 16 00 	jz.t %d15,7,800080fc <_svfprintf_r+0x50>
800080d4:	4c 24       	ld.w %d15,[%a2]16
800080d6:	ee 13       	jnz %d15,800080fc <_svfprintf_r+0x50>
800080d8:	60 c4       	mov.a %a4,%d12
800080da:	3b 00 04 40 	mov %d4,64
800080de:	6d 00 b6 0f 	call 8000a04a <_malloc_r>
800080e2:	60 b3       	mov.a %a3,%d11
800080e4:	f4 32       	st.a [%a3],%a2
800080e6:	b5 32 10 00 	st.a [%a3]16,%a2
800080ea:	7c 26       	jnz.a %a2,800080f6 <_svfprintf_r+0x4a>
800080ec:	60 cf       	mov.a %a15,%d12
800080ee:	da 0c       	mov %d15,12
800080f0:	68 0f       	st.w [%a15]0,%d15
800080f2:	82 f2       	mov %d2,-1
800080f4:	00 90       	ret 
800080f6:	60 b2       	mov.a %a2,%d11
800080f8:	da 40       	mov %d15,64
800080fa:	6c 25       	st.w [%a2]20,%d15
800080fc:	82 0f       	mov %d15,0
800080fe:	d9 a2 10 20 	lea %a2,[%sp]144
80008102:	a0 03       	mov.a %a3,0
80008104:	b5 a2 1c 10 	st.a [%sp]92,%a2
80008108:	78 19       	st.w [%sp]100,%d15
8000810a:	78 18       	st.w [%sp]96,%d15
8000810c:	78 05       	st.w [%sp]20,%d15
8000810e:	78 0b       	st.w [%sp]44,%d15
80008110:	78 0c       	st.w [%sp]48,%d15
80008112:	b5 a3 3c 00 	st.a [%sp]60,%a3
80008116:	78 0e       	st.w [%sp]56,%d15
80008118:	78 0a       	st.w [%sp]40,%d15
8000811a:	40 2e       	mov.aa %a14,%a2
8000811c:	99 ac 18 00 	ld.a %a12,[%sp]24
80008120:	79 cf 00 00 	ld.b %d15,[%a12]0
80008124:	8b 0f 20 32 	ne %d3,%d15,0
80008128:	8b 5f 22 34 	and.ne %d3,%d15,37
8000812c:	76 33       	jz %d3,80008132 <_svfprintf_r+0x86>
8000812e:	b0 1c       	add.a %a12,1
80008130:	3c f8       	j 80008120 <_svfprintf_r+0x74>
80008132:	99 a3 18 00 	ld.a %a3,[%sp]24
80008136:	01 3c 20 30 	sub.a %a3,%a12,%a3
8000813a:	80 3f       	mov.d %d15,%a3
8000813c:	6e 23       	jz %d15,80008182 <_svfprintf_r+0xd6>
8000813e:	19 a3 24 10 	ld.w %d3,[%sp]100
80008142:	99 a3 18 00 	ld.a %a3,[%sp]24
80008146:	42 f3       	add %d3,%d15
80008148:	59 a3 24 10 	st.w [%sp]100,%d3
8000814c:	19 a3 20 10 	ld.w %d3,[%sp]96
80008150:	f4 e3       	st.a [%a14],%a3
80008152:	c2 13       	add %d3,1
80008154:	6c e1       	st.w [%a14]4,%d15
80008156:	59 a3 20 10 	st.w [%sp]96,%d3
8000815a:	8b 83 80 32 	ge %d3,%d3,8
8000815e:	d9 ee 08 00 	lea %a14,[%a14]8
80008162:	76 3b       	jz %d3,80008178 <_svfprintf_r+0xcc>
80008164:	60 c4       	mov.a %a4,%d12
80008166:	60 b5       	mov.a %a5,%d11
80008168:	d9 a6 1c 10 	lea %a6,[%sp]92
8000816c:	6d 00 db 14 	call 8000ab22 <__ssprint_r>
80008170:	df 02 69 88 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80008174:	d9 ae 10 20 	lea %a14,[%sp]144
80008178:	19 a2 28 00 	ld.w %d2,[%sp]40
8000817c:	42 f2       	add %d2,%d15
8000817e:	59 a2 28 00 	st.w [%sp]40,%d2
80008182:	79 cf 00 00 	ld.b %d15,[%a12]0
80008186:	df 0f 56 08 	jeq %d15,0,80009232 <_svfprintf_r+0x1186>
8000818a:	82 0f       	mov %d15,0
8000818c:	82 02       	mov %d2,0
8000818e:	e9 af 01 10 	st.b [%sp]65,%d15
80008192:	d9 c2 01 00 	lea %a2,[%a12]1
80008196:	82 0f       	mov %d15,0
80008198:	82 fe       	mov %d14,-1
8000819a:	59 a2 1c 00 	st.w [%sp]28,%d2
8000819e:	82 0a       	mov %d10,0
800081a0:	79 22 00 00 	ld.b %d2,[%a2]0
800081a4:	d9 23 01 00 	lea %a3,[%a2]1
800081a8:	b5 a3 18 00 	st.a [%sp]24,%a3
800081ac:	59 a2 10 00 	st.w [%sp]16,%d2
800081b0:	19 a2 10 00 	ld.w %d2,[%sp]16
800081b4:	1b 02 fe 3f 	addi %d3,%d2,-32
800081b8:	8b 93 a5 42 	ge.u %d4,%d3,89
800081bc:	df 04 19 84 	jne %d4,0,800089ee <_svfprintf_r+0x942>
800081c0:	91 10 00 28 	movh.a %a2,32769
800081c4:	d9 22 10 78 	lea %a2,[%a2]-32304 <800081d0 <_svfprintf_r+0x124>>
800081c8:	01 23 02 76 	addsc.a %a7,%a2,%d3,2
800081cc:	dc 07       	ji %a7
800081ce:	00 00       	nop 
800081d0:	1d 00 c3 00 	j 80008356 <_svfprintf_r+0x2aa>
800081d4:	1d 00 0d 04 	j 800089ee <_svfprintf_r+0x942>
800081d8:	1d 00 0b 04 	j 800089ee <_svfprintf_r+0x942>
800081dc:	1d 00 c0 00 	j 8000835c <_svfprintf_r+0x2b0>
800081e0:	1d 00 07 04 	j 800089ee <_svfprintf_r+0x942>
800081e4:	1d 00 05 04 	j 800089ee <_svfprintf_r+0x942>
800081e8:	1d 00 03 04 	j 800089ee <_svfprintf_r+0x942>
800081ec:	1d 00 01 04 	j 800089ee <_svfprintf_r+0x942>
800081f0:	1d 00 ff 03 	j 800089ee <_svfprintf_r+0x942>
800081f4:	1d 00 fd 03 	j 800089ee <_svfprintf_r+0x942>
800081f8:	1d 00 b5 00 	j 80008362 <_svfprintf_r+0x2b6>
800081fc:	1d 00 9c 00 	j 80008334 <_svfprintf_r+0x288>
80008200:	1d 00 f7 03 	j 800089ee <_svfprintf_r+0x942>
80008204:	1d 00 b8 00 	j 80008374 <_svfprintf_r+0x2c8>
80008208:	1d 00 b9 00 	j 8000837a <_svfprintf_r+0x2ce>
8000820c:	1d 00 f1 03 	j 800089ee <_svfprintf_r+0x942>
80008210:	1d 00 de 00 	j 800083cc <_svfprintf_r+0x320>
80008214:	1d 00 df 00 	j 800083d2 <_svfprintf_r+0x326>
80008218:	1d 00 dd 00 	j 800083d2 <_svfprintf_r+0x326>
8000821c:	1d 00 db 00 	j 800083d2 <_svfprintf_r+0x326>
80008220:	1d 00 d9 00 	j 800083d2 <_svfprintf_r+0x326>
80008224:	1d 00 d7 00 	j 800083d2 <_svfprintf_r+0x326>
80008228:	1d 00 d5 00 	j 800083d2 <_svfprintf_r+0x326>
8000822c:	1d 00 d3 00 	j 800083d2 <_svfprintf_r+0x326>
80008230:	1d 00 d1 00 	j 800083d2 <_svfprintf_r+0x326>
80008234:	1d 00 cf 00 	j 800083d2 <_svfprintf_r+0x326>
80008238:	1d 00 db 03 	j 800089ee <_svfprintf_r+0x942>
8000823c:	1d 00 d9 03 	j 800089ee <_svfprintf_r+0x942>
80008240:	1d 00 d7 03 	j 800089ee <_svfprintf_r+0x942>
80008244:	1d 00 d5 03 	j 800089ee <_svfprintf_r+0x942>
80008248:	1d 00 d3 03 	j 800089ee <_svfprintf_r+0x942>
8000824c:	1d 00 d1 03 	j 800089ee <_svfprintf_r+0x942>
80008250:	1d 00 cf 03 	j 800089ee <_svfprintf_r+0x942>
80008254:	1d 00 cd 03 	j 800089ee <_svfprintf_r+0x942>
80008258:	1d 00 cb 03 	j 800089ee <_svfprintf_r+0x942>
8000825c:	1d 00 c9 03 	j 800089ee <_svfprintf_r+0x942>
80008260:	1d 00 f9 00 	j 80008452 <_svfprintf_r+0x3a6>
80008264:	1d 00 21 01 	j 800084a6 <_svfprintf_r+0x3fa>
80008268:	1d 00 c3 03 	j 800089ee <_svfprintf_r+0x942>
8000826c:	1d 00 1d 01 	j 800084a6 <_svfprintf_r+0x3fa>
80008270:	1d 00 bf 03 	j 800089ee <_svfprintf_r+0x942>
80008274:	1d 00 bd 03 	j 800089ee <_svfprintf_r+0x942>
80008278:	1d 00 bb 03 	j 800089ee <_svfprintf_r+0x942>
8000827c:	1d 00 b9 03 	j 800089ee <_svfprintf_r+0x942>
80008280:	1d 00 c6 00 	j 8000840c <_svfprintf_r+0x360>
80008284:	1d 00 b5 03 	j 800089ee <_svfprintf_r+0x942>
80008288:	1d 00 b3 03 	j 800089ee <_svfprintf_r+0x942>
8000828c:	1d 00 92 02 	j 800087b0 <_svfprintf_r+0x704>
80008290:	1d 00 af 03 	j 800089ee <_svfprintf_r+0x942>
80008294:	1d 00 ad 03 	j 800089ee <_svfprintf_r+0x942>
80008298:	1d 00 ab 03 	j 800089ee <_svfprintf_r+0x942>
8000829c:	1d 00 a9 03 	j 800089ee <_svfprintf_r+0x942>
800082a0:	1d 00 a7 03 	j 800089ee <_svfprintf_r+0x942>
800082a4:	1d 00 d0 02 	j 80008844 <_svfprintf_r+0x798>
800082a8:	1d 00 a3 03 	j 800089ee <_svfprintf_r+0x942>
800082ac:	1d 00 a1 03 	j 800089ee <_svfprintf_r+0x942>
800082b0:	1d 00 4b 00 	j 80008346 <_svfprintf_r+0x29a>
800082b4:	1d 00 9d 03 	j 800089ee <_svfprintf_r+0x942>
800082b8:	1d 00 9b 03 	j 800089ee <_svfprintf_r+0x942>
800082bc:	1d 00 99 03 	j 800089ee <_svfprintf_r+0x942>
800082c0:	1d 00 97 03 	j 800089ee <_svfprintf_r+0x942>
800082c4:	1d 00 95 03 	j 800089ee <_svfprintf_r+0x942>
800082c8:	1d 00 93 03 	j 800089ee <_svfprintf_r+0x942>
800082cc:	1d 00 91 03 	j 800089ee <_svfprintf_r+0x942>
800082d0:	1d 00 8f 03 	j 800089ee <_svfprintf_r+0x942>
800082d4:	1d 00 8d 03 	j 800089ee <_svfprintf_r+0x942>
800082d8:	1d 00 8b 03 	j 800089ee <_svfprintf_r+0x942>
800082dc:	1d 00 b0 00 	j 8000843c <_svfprintf_r+0x390>
800082e0:	1d 00 2f 00 	j 8000833e <_svfprintf_r+0x292>
800082e4:	1d 00 e1 00 	j 800084a6 <_svfprintf_r+0x3fa>
800082e8:	1d 00 df 00 	j 800084a6 <_svfprintf_r+0x3fa>
800082ec:	1d 00 dd 00 	j 800084a6 <_svfprintf_r+0x3fa>
800082f0:	1d 00 91 00 	j 80008412 <_svfprintf_r+0x366>
800082f4:	1d 00 25 00 	j 8000833e <_svfprintf_r+0x292>
800082f8:	1d 00 7b 03 	j 800089ee <_svfprintf_r+0x942>
800082fc:	1d 00 79 03 	j 800089ee <_svfprintf_r+0x942>
80008300:	1d 00 8c 00 	j 80008418 <_svfprintf_r+0x36c>
80008304:	1d 00 75 03 	j 800089ee <_svfprintf_r+0x942>
80008308:	1d 00 39 02 	j 8000877a <_svfprintf_r+0x6ce>
8000830c:	1d 00 54 02 	j 800087b4 <_svfprintf_r+0x708>
80008310:	1d 00 66 02 	j 800087dc <_svfprintf_r+0x730>
80008314:	1d 00 90 00 	j 80008434 <_svfprintf_r+0x388>
80008318:	1d 00 6b 03 	j 800089ee <_svfprintf_r+0x942>
8000831c:	1d 00 77 02 	j 8000880a <_svfprintf_r+0x75e>
80008320:	1d 00 67 03 	j 800089ee <_svfprintf_r+0x942>
80008324:	1d 00 92 02 	j 80008848 <_svfprintf_r+0x79c>
80008328:	1d 00 63 03 	j 800089ee <_svfprintf_r+0x942>
8000832c:	1d 00 61 03 	j 800089ee <_svfprintf_r+0x942>
80008330:	1d 00 a0 02 	j 80008870 <_svfprintf_r+0x7c4>
80008334:	da 2b       	mov %d15,43
80008336:	99 a2 18 00 	ld.a %a2,[%sp]24
8000833a:	1d ff 33 ff 	j 800081a0 <_svfprintf_r+0xf4>
8000833e:	e9 af 01 10 	st.b [%sp]65,%d15
80008342:	1d 00 8c 00 	j 8000845a <_svfprintf_r+0x3ae>
80008346:	e9 af 01 10 	st.b [%sp]65,%d15
8000834a:	7b 00 00 f8 	movh %d15,32768
8000834e:	1b 0f 62 f0 	addi %d15,%d15,1568
80008352:	1d 00 95 02 	j 8000887c <_svfprintf_r+0x7d0>
80008356:	ab 0f 82 ff 	sel %d15,%d15,%d15,32
8000835a:	3c ee       	j 80008336 <_svfprintf_r+0x28a>
8000835c:	8f 1a 40 a1 	or %d10,%d10,1
80008360:	3c eb       	j 80008336 <_svfprintf_r+0x28a>
80008362:	48 02       	ld.w %d2,[%a15]0
80008364:	b0 4f       	add.a %a15,4
80008366:	59 a2 1c 00 	st.w [%sp]28,%d2
8000836a:	ff 02 e6 7f 	jge %d2,0,80008336 <_svfprintf_r+0x28a>
8000836e:	32 52       	rsub %d2
80008370:	59 a2 1c 00 	st.w [%sp]28,%d2
80008374:	8f 4a 40 a1 	or %d10,%d10,4
80008378:	3c df       	j 80008336 <_svfprintf_r+0x28a>
8000837a:	99 a3 18 00 	ld.a %a3,[%sp]24
8000837e:	99 a2 18 00 	ld.a %a2,[%sp]24
80008382:	79 32 00 00 	ld.b %d2,[%a3]0
80008386:	b0 12       	add.a %a2,1
80008388:	59 a2 10 00 	st.w [%sp]16,%d2
8000838c:	8b a2 02 32 	eq %d3,%d2,42
80008390:	f6 33       	jnz %d3,80008396 <_svfprintf_r+0x2ea>
80008392:	82 05       	mov %d5,0
80008394:	3c 08       	j 800083a4 <_svfprintf_r+0x2f8>
80008396:	48 0e       	ld.w %d14,[%a15]0
80008398:	b5 a2 18 00 	st.a [%sp]24,%a2
8000839c:	b0 4f       	add.a %a15,4
8000839e:	8b fe 5f e3 	max %d14,%d14,-1
800083a2:	3c ca       	j 80008336 <_svfprintf_r+0x28a>
800083a4:	19 a2 10 00 	ld.w %d2,[%sp]16
800083a8:	1b 02 fd 3f 	addi %d3,%d2,-48
800083ac:	ff a3 0a 80 	jge.u %d3,10,800083c0 <_svfprintf_r+0x314>
800083b0:	79 22 00 00 	ld.b %d2,[%a2]0
800083b4:	13 a5 20 53 	madd %d5,%d3,%d5,10
800083b8:	59 a2 10 00 	st.w [%sp]16,%d2
800083bc:	b0 12       	add.a %a2,1
800083be:	3c f3       	j 800083a4 <_svfprintf_r+0x2f8>
800083c0:	8b f5 5f e3 	max %d14,%d5,-1
800083c4:	b5 a2 18 00 	st.a [%sp]24,%a2
800083c8:	1d ff f4 fe 	j 800081b0 <_svfprintf_r+0x104>
800083cc:	8f 0a 48 a1 	or %d10,%d10,128
800083d0:	3c b3       	j 80008336 <_svfprintf_r+0x28a>
800083d2:	82 02       	mov %d2,0
800083d4:	59 a2 1c 00 	st.w [%sp]28,%d2
800083d8:	19 a2 10 00 	ld.w %d2,[%sp]16
800083dc:	99 a3 18 00 	ld.a %a3,[%sp]24
800083e0:	1b 02 fd 4f 	addi %d4,%d2,-48
800083e4:	19 a2 1c 00 	ld.w %d2,[%sp]28
800083e8:	99 a2 18 00 	ld.a %a2,[%sp]24
800083ec:	13 a2 20 24 	madd %d2,%d4,%d2,10
800083f0:	b0 12       	add.a %a2,1
800083f2:	59 a2 1c 00 	st.w [%sp]28,%d2
800083f6:	79 32 00 00 	ld.b %d2,[%a3]0
800083fa:	b5 a2 18 00 	st.a [%sp]24,%a2
800083fe:	59 a2 10 00 	st.w [%sp]16,%d2
80008402:	1b 02 fd 4f 	addi %d4,%d2,-48
80008406:	bf a4 e9 ff 	jlt.u %d4,10,800083d8 <_svfprintf_r+0x32c>
8000840a:	3c dd       	j 800083c4 <_svfprintf_r+0x318>
8000840c:	8f 8a 40 a1 	or %d10,%d10,8
80008410:	3c 93       	j 80008336 <_svfprintf_r+0x28a>
80008412:	8f 0a 44 a1 	or %d10,%d10,64
80008416:	3c 90       	j 80008336 <_svfprintf_r+0x28a>
80008418:	99 a3 18 00 	ld.a %a3,[%sp]24
8000841c:	79 33 00 00 	ld.b %d3,[%a3]0
80008420:	8b c3 26 32 	ne %d3,%d3,108
80008424:	f6 35       	jnz %d3,8000842e <_svfprintf_r+0x382>
80008426:	b0 13       	add.a %a3,1
80008428:	b5 a3 18 00 	st.a [%sp]24,%a3
8000842c:	3c 04       	j 80008434 <_svfprintf_r+0x388>
8000842e:	8f 0a 41 a1 	or %d10,%d10,16
80008432:	3c 82       	j 80008336 <_svfprintf_r+0x28a>
80008434:	8f 0a 42 a1 	or %d10,%d10,32
80008438:	1d ff 7f ff 	j 80008336 <_svfprintf_r+0x28a>
8000843c:	48 03       	ld.w %d3,[%a15]0
8000843e:	d9 fc 04 00 	lea %a12,[%a15]4
80008442:	e9 a3 28 10 	st.b [%sp]104,%d3
80008446:	82 03       	mov %d3,0
80008448:	e9 a3 01 10 	st.b [%sp]65,%d3
8000844c:	60 ad       	mov.a %a13,%d10
8000844e:	1d 00 dc 02 	j 80008a06 <_svfprintf_r+0x95a>
80008452:	e9 af 01 10 	st.b [%sp]65,%d15
80008456:	8f 0a 41 a1 	or %d10,%d10,16
8000845a:	60 ad       	mov.a %a13,%d10
8000845c:	6f 5a 07 00 	jz.t %d10,5,8000846a <_svfprintf_r+0x3be>
80008460:	d9 fc 08 00 	lea %a12,[%a15]8
80008464:	09 f8 40 09 	ld.d %e8,[%a15]
80008468:	3c 12       	j 8000848c <_svfprintf_r+0x3e0>
8000846a:	d9 f2 04 00 	lea %a2,[%a15]4
8000846e:	6f 4a 05 00 	jz.t %d10,4,80008478 <_svfprintf_r+0x3cc>
80008472:	40 2c       	mov.aa %a12,%a2
80008474:	48 08       	ld.w %d8,[%a15]0
80008476:	3c 09       	j 80008488 <_svfprintf_r+0x3dc>
80008478:	48 03       	ld.w %d3,[%a15]0
8000847a:	40 2c       	mov.aa %a12,%a2
8000847c:	0b 30 00 88 	mov %e8,%d3
80008480:	6f 6a 06 00 	jz.t %d10,6,8000848c <_svfprintf_r+0x3e0>
80008484:	37 03 50 80 	extr %d8,%d3,0,16
80008488:	0b 80 00 88 	mov %e8,%d8
8000848c:	82 13       	mov %d3,1
8000848e:	ff 09 1d 02 	jge %d9,0,800088c8 <_svfprintf_r+0x81c>
80008492:	32 59       	rsub %d9
80008494:	32 58       	rsub %d8
80008496:	3b d0 02 70 	mov %d7,45
8000849a:	ab f9 1f 98 	cadd %d9,%d8,%d9,-1
8000849e:	e9 a7 01 10 	st.b [%sp]65,%d7
800084a2:	1d 00 13 02 	j 800088c8 <_svfprintf_r+0x81c>
800084a6:	e9 af 01 10 	st.b [%sp]65,%d15
800084aa:	4c f0       	ld.w %d15,[%a15]0
800084ac:	d9 fc 08 00 	lea %a12,[%a15]8
800084b0:	78 0b       	st.w [%sp]44,%d15
800084b2:	4c f1       	ld.w %d15,[%a15]4
800084b4:	19 a4 2c 00 	ld.w %d4,[%sp]44
800084b8:	78 0c       	st.w [%sp]48,%d15
800084ba:	19 a5 30 00 	ld.w %d5,[%sp]48
800084be:	6d 00 02 13 	call 8000aac2 <__fpclassifyd>
800084c2:	19 a4 2c 00 	ld.w %d4,[%sp]44
800084c6:	19 a5 30 00 	ld.w %d5,[%sp]48
800084ca:	df 12 18 80 	jne %d2,1,800084fa <_svfprintf_r+0x44e>
800084ce:	d2 06       	mov %e6,0
800084d0:	6d 00 36 1b 	call 8000bb3c <__ltdf2>
800084d4:	ce 25       	jgez %d2,800084de <_svfprintf_r+0x432>
800084d6:	3b d0 02 30 	mov %d3,45
800084da:	e9 a3 01 10 	st.b [%sp]65,%d3
800084de:	58 04       	ld.w %d15,[%sp]16
800084e0:	7b 00 00 78 	movh %d7,32768
800084e4:	8b 8f 84 32 	ge %d3,%d15,72
800084e8:	1b 47 61 d0 	addi %d13,%d7,1556
800084ec:	df 03 17 80 	jne %d3,0,8000851a <_svfprintf_r+0x46e>
800084f0:	7b 00 00 78 	movh %d7,32768
800084f4:	1b 07 61 d0 	addi %d13,%d7,1552
800084f8:	3c 11       	j 8000851a <_svfprintf_r+0x46e>
800084fa:	6d 00 e4 12 	call 8000aac2 <__fpclassifyd>
800084fe:	58 04       	ld.w %d15,[%sp]16
80008500:	df 02 13 80 	jne %d2,0,80008526 <_svfprintf_r+0x47a>
80008504:	7b 00 00 78 	movh %d7,32768
80008508:	8b 8f 84 32 	ge %d3,%d15,72
8000850c:	1b c7 61 d0 	addi %d13,%d7,1564
80008510:	f6 35       	jnz %d3,8000851a <_svfprintf_r+0x46e>
80008512:	7b 00 00 78 	movh %d7,32768
80008516:	1b 87 61 d0 	addi %d13,%d7,1560
8000851a:	8f 0a c8 a1 	andn %d10,%d10,128
8000851e:	60 ad       	mov.a %a13,%d10
80008520:	82 39       	mov %d9,3
80008522:	1d 00 78 02 	j 80008a12 <_svfprintf_r+0x966>
80008526:	8f 0f c2 f1 	andn %d15,%d15,32
8000852a:	78 01       	st.w [%sp]4,%d15
8000852c:	df fe 09 00 	jeq %d14,-1,8000853e <_svfprintf_r+0x492>
80008530:	8b 0e 00 72 	eq %d7,%d14,0
80008534:	8b 7f 04 74 	and.eq %d7,%d15,71
80008538:	ab 1e a0 e7 	seln %d14,%d7,%d14,1
8000853c:	3c 02       	j 80008540 <_svfprintf_r+0x494>
8000853e:	82 6e       	mov %d14,6
80008540:	19 a3 30 00 	ld.w %d3,[%sp]48
80008544:	8f 0a 50 21 	or %d2,%d10,256
80008548:	60 2d       	mov.a %a13,%d2
8000854a:	d8 0b       	ld.a %a15,[%sp]44
8000854c:	82 0f       	mov %d15,0
8000854e:	ce 34       	jgez %d3,80008556 <_svfprintf_r+0x4aa>
80008550:	9b 03 00 38 	addih %d3,%d3,32768
80008554:	da 2d       	mov %d15,45
80008556:	78 09       	st.w [%sp]36,%d15
80008558:	58 01       	ld.w %d15,[%sp]4
8000855a:	02 e9       	mov %d9,%d14
8000855c:	8b 6f 04 22 	eq %d2,%d15,70
80008560:	82 36       	mov %d6,3
80008562:	f6 28       	jnz %d2,80008572 <_svfprintf_r+0x4c6>
80008564:	8b 5f 24 12 	ne %d1,%d15,69
80008568:	1b 1e 00 50 	addi %d5,%d14,1
8000856c:	82 26       	mov %d6,2
8000856e:	2b e5 50 91 	seln %d9,%d1,%d5,%d14
80008572:	60 c4       	mov.a %a4,%d12
80008574:	80 f4       	mov.d %d4,%a15
80008576:	02 35       	mov %d5,%d3
80008578:	02 97       	mov %d7,%d9
8000857a:	d9 a5 04 10 	lea %a5,[%sp]68
8000857e:	d9 a6 08 10 	lea %a6,[%sp]72
80008582:	d9 a7 14 10 	lea %a7,[%sp]84
80008586:	59 a2 0c 00 	st.w [%sp]12,%d2
8000858a:	59 a3 08 00 	st.w [%sp]8,%d3
8000858e:	6d 00 ef 06 	call 8000936c <_dtoa_r>
80008592:	58 01       	ld.w %d15,[%sp]4
80008594:	80 2d       	mov.d %d13,%a2
80008596:	8b 7f 24 12 	ne %d1,%d15,71
8000859a:	19 a2 0c 00 	ld.w %d2,[%sp]12
8000859e:	19 a3 08 00 	ld.w %d3,[%sp]8
800085a2:	df 01 11 80 	jne %d1,0,800085c4 <_svfprintf_r+0x518>
800085a6:	6f 0a 0f 80 	jnz.t %d10,0,800085c4 <_svfprintf_r+0x518>
800085aa:	19 a2 14 10 	ld.w %d2,[%sp]84
800085ae:	58 01       	ld.w %d15,[%sp]4
800085b0:	a2 d2       	sub %d2,%d13
800085b2:	59 a2 14 00 	st.w [%sp]20,%d2
800085b6:	8b 7f 04 42 	eq %d4,%d15,71
800085ba:	19 a5 04 10 	ld.w %d5,[%sp]68
800085be:	df 04 36 80 	jne %d4,0,8000862a <_svfprintf_r+0x57e>
800085c2:	3c 3e       	j 8000863e <_svfprintf_r+0x592>
800085c4:	0b 9d 00 80 	add %d8,%d13,%d9
800085c8:	df 02 1c 00 	jeq %d2,0,80008600 <_svfprintf_r+0x554>
800085cc:	60 d2       	mov.a %a2,%d13
800085ce:	80 f4       	mov.d %d4,%a15
800085d0:	79 20 00 00 	ld.b %d0,[%a2]0
800085d4:	d2 06       	mov %e6,0
800085d6:	02 35       	mov %d5,%d3
800085d8:	8b 00 03 f2 	eq %d15,%d0,48
800085dc:	59 a3 08 00 	st.w [%sp]8,%d3
800085e0:	6d 00 4e 1a 	call 8000ba7c <__nedf2>
800085e4:	8b 02 20 22 	ne %d2,%d2,0
800085e8:	0f 2f 80 00 	and %d0,%d15,%d2
800085ec:	19 a3 08 00 	ld.w %d3,[%sp]8
800085f0:	76 05       	jz %d0,800085fa <_svfprintf_r+0x54e>
800085f2:	8b 19 00 01 	rsub %d0,%d9,1
800085f6:	59 a0 04 10 	st.w [%sp]68,%d0
800085fa:	19 a2 04 10 	ld.w %d2,[%sp]68
800085fe:	42 28       	add %d8,%d2
80008600:	80 f4       	mov.d %d4,%a15
80008602:	d2 06       	mov %e6,0
80008604:	02 35       	mov %d5,%d3
80008606:	6d 00 1b 1a 	call 8000ba3c <__eqdf2>
8000860a:	f6 23       	jnz %d2,80008610 <_svfprintf_r+0x564>
8000860c:	59 a8 14 10 	st.w [%sp]84,%d8
80008610:	3b 00 03 00 	mov %d0,48
80008614:	19 a3 14 10 	ld.w %d3,[%sp]84
80008618:	7f 83 c9 ff 	jge.u %d3,%d8,800085aa <_svfprintf_r+0x4fe>
8000861c:	1b 13 00 10 	addi %d1,%d3,1
80008620:	60 32       	mov.a %a2,%d3
80008622:	59 a1 14 10 	st.w [%sp]84,%d1
80008626:	34 20       	st.b [%a2],%d0
80008628:	3c f6       	j 80008614 <_svfprintf_r+0x568>
8000862a:	0b 5e 20 31 	lt %d3,%d14,%d5
8000862e:	8b d5 3f 35 	or.lt %d3,%d5,-3
80008632:	df 03 88 00 	jeq %d3,0,80008742 <_svfprintf_r+0x696>
80008636:	58 04       	ld.w %d15,[%sp]16
80008638:	c2 ef       	add %d15,-2
8000863a:	78 04       	st.w [%sp]16,%d15
8000863c:	3c 06       	j 80008648 <_svfprintf_r+0x59c>
8000863e:	58 04       	ld.w %d15,[%sp]16
80008640:	8b 6f 86 32 	ge %d3,%d15,102
80008644:	df 03 69 80 	jne %d3,0,80008716 <_svfprintf_r+0x66a>
80008648:	19 a2 10 00 	ld.w %d2,[%sp]16
8000864c:	9a f5       	add %d15,%d5,-1
8000864e:	78 11       	st.w [%sp]68,%d15
80008650:	e9 a2 0d 10 	st.b [%sp]77,%d2
80008654:	3b b0 02 30 	mov %d3,43
80008658:	ce f4       	jgez %d15,80008660 <_svfprintf_r+0x5b4>
8000865a:	32 5f       	rsub %d15
8000865c:	3b d0 02 30 	mov %d3,45
80008660:	e9 a3 0e 10 	st.b [%sp]78,%d3
80008664:	8b af 40 32 	lt %d3,%d15,10
80008668:	df 03 3e 80 	jne %d3,0,800086e4 <_svfprintf_r+0x638>
8000866c:	82 06       	mov %d6,0
8000866e:	3b a0 00 00 	mov %d0,10
80008672:	4b 0f 01 42 	div %e4,%d15,%d0
80008676:	8b 66 00 71 	rsub %d7,%d6,6
8000867a:	60 72       	mov.a %a2,%d7
8000867c:	d9 af 14 10 	lea %a15,[%sp]84
80008680:	1b 05 03 30 	addi %d3,%d5,48
80008684:	30 2f       	add.a %a15,%a2
80008686:	28 03       	st.b [%a15]0,%d3
80008688:	8b a4 80 32 	ge %d3,%d4,10
8000868c:	02 4f       	mov %d15,%d4
8000868e:	c2 16       	add %d6,1
80008690:	df 03 f1 ff 	jne %d3,0,80008672 <_svfprintf_r+0x5c6>
80008694:	60 74       	mov.a %a4,%d7
80008696:	d9 a2 10 30 	lea %a2,[%sp]208
8000869a:	1b 04 03 f0 	addi %d15,%d4,48
8000869e:	30 42       	add.a %a2,%a4
800086a0:	d9 f7 ff ff 	lea %a7,[%a15]-1
800086a4:	e9 ff ff ff 	st.b [%a15]-1,%d15
800086a8:	80 22       	mov.d %d2,%a2
800086aa:	d9 af 1b 10 	lea %a15,[%sp]91
800086ae:	80 ff       	mov.d %d15,%a15
800086b0:	1b 32 f8 4f 	addi %d4,%d2,-125
800086b4:	82 03       	mov %d3,0
800086b6:	01 7f 20 30 	sub.a %a3,%a15,%a7
800086ba:	3f 4f 08 80 	jlt.u %d15,%d4,800086ca <_svfprintf_r+0x61e>
800086be:	80 a2       	mov.d %d2,%sp
800086c0:	1b 02 0d 20 	addi %d2,%d2,208
800086c4:	8b 52 07 42 	eq %d4,%d2,117
800086c8:	76 46       	jz %d4,800086d4 <_svfprintf_r+0x628>
800086ca:	a0 03       	mov.a %a3,0
800086cc:	3c 04       	j 800086d4 <_svfprintf_r+0x628>
800086ce:	0c 70       	ld.bu %d15,[%a7]0
800086d0:	b0 17       	add.a %a7,1
800086d2:	28 0f       	st.b [%a15]0,%d15
800086d4:	60 3f       	mov.a %a15,%d3
800086d6:	d9 a2 0d 10 	lea %a2,[%sp]77
800086da:	b0 2f       	add.a %a15,2
800086dc:	30 2f       	add.a %a15,%a2
800086de:	c2 13       	add %d3,1
800086e0:	fc 37       	loop %a3,800086ce <_svfprintf_r+0x622>
800086e2:	3c 0b       	j 800086f8 <_svfprintf_r+0x64c>
800086e4:	3b 00 03 30 	mov %d3,48
800086e8:	1b 0f 03 f0 	addi %d15,%d15,48
800086ec:	e9 a3 0f 10 	st.b [%sp]79,%d3
800086f0:	e9 af 10 10 	st.b [%sp]80,%d15
800086f4:	d9 af 11 10 	lea %a15,[%sp]81
800086f8:	d9 a7 0d 10 	lea %a7,[%sp]77
800086fc:	01 7f 20 70 	sub.a %a7,%a15,%a7
80008700:	80 79       	mov.d %d9,%a7
80008702:	58 05       	ld.w %d15,[%sp]20
80008704:	b5 a7 38 00 	st.a [%sp]56,%a7
80008708:	42 f9       	add %d9,%d15
8000870a:	ff 2f 04 00 	jge %d15,2,80008712 <_svfprintf_r+0x666>
8000870e:	6f 0a 2c 00 	jz.t %d10,0,80008766 <_svfprintf_r+0x6ba>
80008712:	c2 19       	add %d9,1
80008714:	3c 29       	j 80008766 <_svfprintf_r+0x6ba>
80008716:	58 04       	ld.w %d15,[%sp]16
80008718:	8b 6f 26 42 	ne %d4,%d15,102
8000871c:	df 04 15 80 	jne %d4,0,80008746 <_svfprintf_r+0x69a>
80008720:	02 59       	mov %d9,%d5
80008722:	8e 59       	jlez %d5,80008734 <_svfprintf_r+0x688>
80008724:	f6 e3       	jnz %d14,8000872a <_svfprintf_r+0x67e>
80008726:	6f 0a 20 00 	jz.t %d10,0,80008766 <_svfprintf_r+0x6ba>
8000872a:	1b 1e 00 30 	addi %d3,%d14,1
8000872e:	0b 35 00 90 	add %d9,%d5,%d3
80008732:	3c 1a       	j 80008766 <_svfprintf_r+0x6ba>
80008734:	f6 e4       	jnz %d14,8000873c <_svfprintf_r+0x690>
80008736:	82 19       	mov %d9,1
80008738:	6f 0a 17 00 	jz.t %d10,0,80008766 <_svfprintf_r+0x6ba>
8000873c:	1b 2e 00 90 	addi %d9,%d14,2
80008740:	3c 13       	j 80008766 <_svfprintf_r+0x6ba>
80008742:	da 67       	mov %d15,103
80008744:	78 04       	st.w [%sp]16,%d15
80008746:	58 05       	ld.w %d15,[%sp]20
80008748:	8f 1a 00 a1 	and %d10,%d10,1
8000874c:	0b a5 00 90 	add %d9,%d5,%d10
80008750:	7f f5 0b 00 	jge %d5,%d15,80008766 <_svfprintf_r+0x6ba>
80008754:	8b 15 40 92 	lt %d9,%d5,1
80008758:	8b 25 00 31 	rsub %d3,%d5,2
8000875c:	ab 13 80 39 	sel %d3,%d9,%d3,1
80008760:	19 a9 14 00 	ld.w %d9,[%sp]20
80008764:	42 39       	add %d9,%d3
80008766:	58 09       	ld.w %d15,[%sp]36
80008768:	82 0e       	mov %d14,0
8000876a:	df 0f 55 01 	jeq %d15,0,80008a14 <_svfprintf_r+0x968>
8000876e:	3b d0 02 70 	mov %d7,45
80008772:	e9 a7 01 10 	st.b [%sp]65,%d7
80008776:	1d 00 4f 01 	j 80008a14 <_svfprintf_r+0x968>
8000877a:	e9 af 01 10 	st.b [%sp]65,%d15
8000877e:	d9 f2 04 00 	lea %a2,[%a15]4
80008782:	6f 5a 09 00 	jz.t %d10,5,80008794 <_svfprintf_r+0x6e8>
80008786:	58 0a       	ld.w %d15,[%sp]40
80008788:	c8 03       	ld.a %a3,[%a15]0
8000878a:	0b f0 00 48 	mov %e4,%d15
8000878e:	89 34 40 09 	st.d [%a3],%e4
80008792:	3c 0c       	j 800087aa <_svfprintf_r+0x6fe>
80008794:	6f 4a 08 80 	jnz.t %d10,4,800087a4 <_svfprintf_r+0x6f8>
80008798:	6f 6a 06 00 	jz.t %d10,6,800087a4 <_svfprintf_r+0x6f8>
8000879c:	c8 03       	ld.a %a3,[%a15]0
8000879e:	58 0a       	ld.w %d15,[%sp]40
800087a0:	ac 30       	st.h [%a3]0,%d15
800087a2:	3c 04       	j 800087aa <_svfprintf_r+0x6fe>
800087a4:	c8 03       	ld.a %a3,[%a15]0
800087a6:	58 0a       	ld.w %d15,[%sp]40
800087a8:	6c 30       	st.w [%a3]0,%d15
800087aa:	40 2f       	mov.aa %a15,%a2
800087ac:	1d ff b8 fc 	j 8000811c <_svfprintf_r+0x70>
800087b0:	8f 0a 41 a1 	or %d10,%d10,16
800087b4:	6f 5a 07 00 	jz.t %d10,5,800087c2 <_svfprintf_r+0x716>
800087b8:	d9 fc 08 00 	lea %a12,[%a15]8
800087bc:	09 f8 40 09 	ld.d %e8,[%a15]
800087c0:	3c 0c       	j 800087d8 <_svfprintf_r+0x72c>
800087c2:	d9 fc 04 00 	lea %a12,[%a15]4
800087c6:	6f 4a 07 80 	jnz.t %d10,4,800087d4 <_svfprintf_r+0x728>
800087ca:	6f 6a 05 00 	jz.t %d10,6,800087d4 <_svfprintf_r+0x728>
800087ce:	b9 f8 00 00 	ld.hu %d8,[%a15]0
800087d2:	3c 02       	j 800087d6 <_svfprintf_r+0x72a>
800087d4:	48 08       	ld.w %d8,[%a15]0
800087d6:	82 09       	mov %d9,0
800087d8:	82 03       	mov %d3,0
800087da:	3c 73       	j 800088c0 <_svfprintf_r+0x814>
800087dc:	3b 00 03 40 	mov %d4,48
800087e0:	7b 00 00 f8 	movh %d15,32768
800087e4:	1b 1f 63 f0 	addi %d15,%d15,1585
800087e8:	e9 a4 02 10 	st.b [%sp]66,%d4
800087ec:	3b 80 07 40 	mov %d4,120
800087f0:	78 0f       	st.w [%sp]60,%d15
800087f2:	02 4f       	mov %d15,%d4
800087f4:	d9 fc 04 00 	lea %a12,[%a15]4
800087f8:	48 08       	ld.w %d8,[%a15]0
800087fa:	82 09       	mov %d9,0
800087fc:	8f 2a 40 a1 	or %d10,%d10,2
80008800:	e9 a4 03 10 	st.b [%sp]67,%d4
80008804:	82 23       	mov %d3,2
80008806:	78 04       	st.w [%sp]16,%d15
80008808:	3c 5c       	j 800088c0 <_svfprintf_r+0x814>
8000880a:	82 07       	mov %d7,0
8000880c:	48 0d       	ld.w %d13,[%a15]0
8000880e:	e9 a7 01 10 	st.b [%sp]65,%d7
80008812:	02 e9       	mov %d9,%d14
80008814:	60 ad       	mov.a %a13,%d10
80008816:	d9 fc 04 00 	lea %a12,[%a15]4
8000881a:	60 d4       	mov.a %a4,%d13
8000881c:	0e ef       	jltz %d14,8000883a <_svfprintf_r+0x78e>
8000881e:	82 04       	mov %d4,0
80008820:	02 e5       	mov %d5,%d14
80008822:	6d 00 61 0e 	call 8000a4e4 <memchr>
80008826:	bd 02 f6 00 	jz.a %a2,80008a12 <_svfprintf_r+0x966>
8000882a:	60 d4       	mov.a %a4,%d13
8000882c:	01 42 20 30 	sub.a %a3,%a2,%a4
80008830:	80 32       	mov.d %d2,%a3
80008832:	0b e2 80 91 	min %d9,%d2,%d14
80008836:	1d 00 ee 00 	j 80008a12 <_svfprintf_r+0x966>
8000883a:	6d ff 83 fb 	call 80007f40 <strlen>
8000883e:	02 29       	mov %d9,%d2
80008840:	1d 00 e9 00 	j 80008a12 <_svfprintf_r+0x966>
80008844:	8f 0a 41 a1 	or %d10,%d10,16
80008848:	6f 5a 07 00 	jz.t %d10,5,80008856 <_svfprintf_r+0x7aa>
8000884c:	d9 fc 08 00 	lea %a12,[%a15]8
80008850:	09 f8 40 09 	ld.d %e8,[%a15]
80008854:	3c 0c       	j 8000886c <_svfprintf_r+0x7c0>
80008856:	d9 fc 04 00 	lea %a12,[%a15]4
8000885a:	6f 4a 07 80 	jnz.t %d10,4,80008868 <_svfprintf_r+0x7bc>
8000885e:	6f 6a 05 00 	jz.t %d10,6,80008868 <_svfprintf_r+0x7bc>
80008862:	b9 f8 00 00 	ld.hu %d8,[%a15]0
80008866:	3c 02       	j 8000886a <_svfprintf_r+0x7be>
80008868:	48 08       	ld.w %d8,[%a15]0
8000886a:	82 09       	mov %d9,0
8000886c:	82 13       	mov %d3,1
8000886e:	3c 29       	j 800088c0 <_svfprintf_r+0x814>
80008870:	e9 af 01 10 	st.b [%sp]65,%d15
80008874:	7b 00 00 f8 	movh %d15,32768
80008878:	1b 1f 63 f0 	addi %d15,%d15,1585
8000887c:	78 0f       	st.w [%sp]60,%d15
8000887e:	6f 5a 07 00 	jz.t %d10,5,8000888c <_svfprintf_r+0x7e0>
80008882:	d9 fc 08 00 	lea %a12,[%a15]8
80008886:	09 f8 40 09 	ld.d %e8,[%a15]
8000888a:	3c 0c       	j 800088a2 <_svfprintf_r+0x7f6>
8000888c:	d9 fc 04 00 	lea %a12,[%a15]4
80008890:	6f 4a 07 80 	jnz.t %d10,4,8000889e <_svfprintf_r+0x7f2>
80008894:	6f 6a 05 00 	jz.t %d10,6,8000889e <_svfprintf_r+0x7f2>
80008898:	b9 f8 00 00 	ld.hu %d8,[%a15]0
8000889c:	3c 02       	j 800088a0 <_svfprintf_r+0x7f4>
8000889e:	48 08       	ld.w %d8,[%a15]0
800088a0:	82 09       	mov %d9,0
800088a2:	82 23       	mov %d3,2
800088a4:	6f 0a 0e 00 	jz.t %d10,0,800088c0 <_svfprintf_r+0x814>
800088a8:	0f 89 a0 40 	or %d4,%d9,%d8
800088ac:	76 4a       	jz %d4,800088c0 <_svfprintf_r+0x814>
800088ae:	58 04       	ld.w %d15,[%sp]16
800088b0:	3b 00 03 70 	mov %d7,48
800088b4:	e9 a7 02 10 	st.b [%sp]66,%d7
800088b8:	e9 af 03 10 	st.b [%sp]67,%d15
800088bc:	8f 2a 40 a1 	or %d10,%d10,2
800088c0:	82 07       	mov %d7,0
800088c2:	60 ad       	mov.a %a13,%d10
800088c4:	e9 a7 01 10 	st.b [%sp]65,%d7
800088c8:	80 d2       	mov.d %d2,%a13
800088ca:	8b 0e 80 72 	ge %d7,%d14,0
800088ce:	8f 02 c8 41 	andn %d4,%d2,128
800088d2:	2b 24 40 27 	sel %d2,%d7,%d4,%d2
800088d6:	0f 98 a0 60 	or %d6,%d8,%d9
800088da:	8b 0e 20 42 	ne %d4,%d14,0
800088de:	8b 06 00 45 	or.ne %d4,%d6,0
800088e2:	60 2d       	mov.a %a13,%d2
800088e4:	df 04 72 00 	jeq %d4,0,800089c8 <_svfprintf_r+0x91c>
800088e8:	df 13 06 00 	jeq %d3,1,800088f4 <_svfprintf_r+0x848>
800088ec:	df 23 57 00 	jeq %d3,2,8000899a <_svfprintf_r+0x8ee>
800088f0:	82 03       	mov %d3,0
800088f2:	3c 03       	j 800088f8 <_svfprintf_r+0x84c>
800088f4:	82 04       	mov %d4,0
800088f6:	3c 22       	j 8000893a <_svfprintf_r+0x88e>
800088f8:	8b 73 02 71 	rsub %d7,%d3,39
800088fc:	60 72       	mov.a %a2,%d7
800088fe:	8f 78 00 41 	and %d4,%d8,7
80008902:	d9 a3 28 10 	lea %a3,[%sp]104
80008906:	77 89 80 8e 	dextr %d8,%d9,%d8,29
8000890a:	30 23       	add.a %a3,%a2
8000890c:	1b 04 03 40 	addi %d4,%d4,48
80008910:	06 d9       	sh %d9,-3
80008912:	34 34       	st.b [%a3],%d4
80008914:	0f 89 a0 60 	or %d6,%d9,%d8
80008918:	c2 13       	add %d3,1
8000891a:	df 06 ef ff 	jne %d6,0,800088f8 <_svfprintf_r+0x84c>
8000891e:	80 d2       	mov.d %d2,%a13
80008920:	80 3d       	mov.d %d13,%a3
80008922:	6f 02 61 00 	jz.t %d2,0,800089e4 <_svfprintf_r+0x938>
80008926:	8b 04 03 42 	eq %d4,%d4,48
8000892a:	df 04 5d 80 	jne %d4,0,800089e4 <_svfprintf_r+0x938>
8000892e:	3b 00 03 70 	mov %d7,48
80008932:	c2 fd       	add %d13,-1
80008934:	e9 37 ff ff 	st.b [%a3]-1,%d7
80008938:	3c 56       	j 800089e4 <_svfprintf_r+0x938>
8000893a:	8b 84 02 71 	rsub %d7,%d4,40
8000893e:	8b 09 00 32 	eq %d3,%d9,0
80008942:	60 73       	mov.a %a3,%d7
80008944:	8b a8 a0 34 	and.ge.u %d3,%d8,10
80008948:	d9 a7 28 10 	lea %a7,[%sp]104
8000894c:	8b 09 00 35 	or.ne %d3,%d9,0
80008950:	30 37       	add.a %a7,%a3
80008952:	1b 14 00 d0 	addi %d13,%d4,1
80008956:	df 03 1b 00 	jeq %d3,0,8000898c <_svfprintf_r+0x8e0>
8000895a:	8b 74 02 41 	rsub %d4,%d4,39
8000895e:	60 42       	mov.a %a2,%d4
80008960:	fb a0 00 60 	mov %e6,10
80008964:	0b 89 10 48 	mov %e4,%d9,%d8
80008968:	d9 af 28 10 	lea %a15,[%sp]104
8000896c:	30 2f       	add.a %a15,%a2
8000896e:	6d 00 bb 19 	call 8000bce4 <__umoddi3>
80008972:	0b 89 10 48 	mov %e4,%d9,%d8
80008976:	1b 02 03 20 	addi %d2,%d2,48
8000897a:	fb a0 00 60 	mov %e6,10
8000897e:	28 02       	st.b [%a15]0,%d2
80008980:	6d 00 62 19 	call 8000bc44 <__udivdi3>
80008984:	02 d4       	mov %d4,%d13
80008986:	0b 23 10 88 	mov %e8,%d3,%d2
8000898a:	3c d8       	j 8000893a <_svfprintf_r+0x88e>
8000898c:	80 7d       	mov.d %d13,%a7
8000898e:	1b 08 03 80 	addi %d8,%d8,48
80008992:	c2 fd       	add %d13,-1
80008994:	e9 78 ff ff 	st.b [%a7]-1,%d8
80008998:	3c 26       	j 800089e4 <_svfprintf_r+0x938>
8000899a:	82 03       	mov %d3,0
8000899c:	d8 0f       	ld.a %a15,[%sp]60
8000899e:	80 ad       	mov.d %d13,%sp
800089a0:	8f f8 00 f1 	and %d15,%d8,15
800089a4:	8b 73 02 71 	rsub %d7,%d3,39
800089a8:	1b 8d 06 d0 	addi %d13,%d13,104
800089ac:	10 f7       	addsc.a %a7,%a15,%d15,0
800089ae:	42 7d       	add %d13,%d7
800089b0:	77 89 00 8e 	dextr %d8,%d9,%d8,28
800089b4:	0c 70       	ld.bu %d15,[%a7]0
800089b6:	60 d2       	mov.a %a2,%d13
800089b8:	06 c9       	sh %d9,-4
800089ba:	2c 20       	st.b [%a2]0,%d15
800089bc:	0f 89 a0 40 	or %d4,%d9,%d8
800089c0:	c2 13       	add %d3,1
800089c2:	df 04 ed ff 	jne %d4,0,8000899c <_svfprintf_r+0x8f0>
800089c6:	3c 0f       	j 800089e4 <_svfprintf_r+0x938>
800089c8:	80 a2       	mov.d %d2,%sp
800089ca:	1b 02 09 d0 	addi %d13,%d2,144
800089ce:	f6 3b       	jnz %d3,800089e4 <_svfprintf_r+0x938>
800089d0:	80 df       	mov.d %d15,%a13
800089d2:	2e 09       	jz.t %d15,0,800089e4 <_svfprintf_r+0x938>
800089d4:	1b 02 0d d0 	addi %d13,%d2,208
800089d8:	60 d2       	mov.a %a2,%d13
800089da:	3b 00 03 70 	mov %d7,48
800089de:	89 27 3f e4 	st.b [+%a2]-65,%d7
800089e2:	80 2d       	mov.d %d13,%a2
800089e4:	d9 a3 10 20 	lea %a3,[%sp]144
800089e8:	80 39       	mov.d %d9,%a3
800089ea:	a2 d9       	sub %d9,%d13
800089ec:	3c 14       	j 80008a14 <_svfprintf_r+0x968>
800089ee:	e9 af 01 10 	st.b [%sp]65,%d15
800089f2:	58 04       	ld.w %d15,[%sp]16
800089f4:	df 0f 1f 04 	jeq %d15,0,80009232 <_svfprintf_r+0x1186>
800089f8:	82 03       	mov %d3,0
800089fa:	60 ad       	mov.a %a13,%d10
800089fc:	e9 af 28 10 	st.b [%sp]104,%d15
80008a00:	e9 a3 01 10 	st.b [%sp]65,%d3
80008a04:	40 fc       	mov.aa %a12,%a15
80008a06:	80 a2       	mov.d %d2,%sp
80008a08:	82 19       	mov %d9,1
80008a0a:	82 0e       	mov %d14,0
80008a0c:	1b 82 06 d0 	addi %d13,%d2,104
80008a10:	3c 02       	j 80008a14 <_svfprintf_r+0x968>
80008a12:	82 0e       	mov %d14,0
80008a14:	79 a7 01 10 	ld.b %d7,[%sp]65
80008a18:	80 df       	mov.d %d15,%a13
80008a1a:	0b e9 a0 a1 	max %d10,%d9,%d14
80008a1e:	80 d2       	mov.d %d2,%a13
80008a20:	16 02       	and %d15,2
80008a22:	ab 1a 00 a7 	cadd %d10,%d7,%d10,1
80008a26:	60 ff       	mov.a %a15,%d15
80008a28:	8a 2a       	cadd %d10,%d15,2
80008a2a:	8f 42 08 f1 	and %d15,%d2,132
80008a2e:	ee 48       	jnz %d15,80008abe <_svfprintf_r+0xa12>
80008a30:	19 a8 1c 00 	ld.w %d8,[%sp]28
80008a34:	a2 a8       	sub %d8,%d10
80008a36:	bf 18 44 00 	jlt %d8,1,80008abe <_svfprintf_r+0xa12>
80008a3a:	91 00 00 28 	movh.a %a2,32768
80008a3e:	d9 22 54 90 	lea %a2,[%a2]1620 <80000654 <blanks.4035>>
80008a42:	19 a1 24 10 	ld.w %d1,[%sp]100 <80000654 <blanks.4035>>
80008a46:	19 a4 20 10 	ld.w %d4,[%sp]96 <80000654 <blanks.4035>>
80008a4a:	8b 18 81 72 	ge %d7,%d8,17
80008a4e:	f4 e2       	st.a [%a14],%a2
80008a50:	df 07 20 00 	jeq %d7,0,80008a90 <_svfprintf_r+0x9e4>
80008a54:	1b 14 00 00 	addi %d0,%d4,1
80008a58:	3b 00 01 20 	mov %d2,16
80008a5c:	1b 01 01 10 	addi %d1,%d1,16
80008a60:	59 e2 04 00 	st.w [%a14]4,%d2
80008a64:	59 a0 20 10 	st.w [%sp]96,%d0
80008a68:	59 a1 24 10 	st.w [%sp]100,%d1
80008a6c:	8b 80 80 02 	ge %d0,%d0,8
80008a70:	d9 ee 08 00 	lea %a14,[%a14]8
80008a74:	76 0b       	jz %d0,80008a8a <_svfprintf_r+0x9de>
80008a76:	60 c4       	mov.a %a4,%d12
80008a78:	60 b5       	mov.a %a5,%d11
80008a7a:	d9 a6 1c 10 	lea %a6,[%sp]92
80008a7e:	6d 00 52 10 	call 8000ab22 <__ssprint_r>
80008a82:	df 02 e0 83 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80008a86:	d9 ae 10 20 	lea %a14,[%sp]144
80008a8a:	1b 08 ff 8f 	addi %d8,%d8,-16
80008a8e:	3c d6       	j 80008a3a <_svfprintf_r+0x98e>
80008a90:	c2 14       	add %d4,1
80008a92:	42 81       	add %d1,%d8
80008a94:	59 e8 04 00 	st.w [%a14]4,%d8
80008a98:	59 a4 20 10 	st.w [%sp]96,%d4
80008a9c:	59 a1 24 10 	st.w [%sp]100,%d1
80008aa0:	8b 84 80 42 	ge %d4,%d4,8
80008aa4:	d9 ee 08 00 	lea %a14,[%a14]8
80008aa8:	76 4b       	jz %d4,80008abe <_svfprintf_r+0xa12>
80008aaa:	60 c4       	mov.a %a4,%d12
80008aac:	60 b5       	mov.a %a5,%d11
80008aae:	d9 a6 1c 10 	lea %a6,[%sp]92
80008ab2:	6d 00 38 10 	call 8000ab22 <__ssprint_r>
80008ab6:	df 02 c6 83 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80008aba:	d9 ae 10 20 	lea %a14,[%sp]144
80008abe:	79 a4 01 10 	ld.b %d4,[%sp]65
80008ac2:	df 04 21 00 	jeq %d4,0,80008b04 <_svfprintf_r+0xa58>
80008ac6:	19 a4 24 10 	ld.w %d4,[%sp]100
80008aca:	d9 a7 01 10 	lea %a7,[%sp]65
80008ace:	c2 14       	add %d4,1
80008ad0:	59 a4 24 10 	st.w [%sp]100,%d4
80008ad4:	19 a4 20 10 	ld.w %d4,[%sp]96
80008ad8:	82 17       	mov %d7,1
80008ada:	c2 14       	add %d4,1
80008adc:	f4 e7       	st.a [%a14],%a7
80008ade:	59 e7 04 00 	st.w [%a14]4,%d7
80008ae2:	59 a4 20 10 	st.w [%sp]96,%d4
80008ae6:	8b 84 80 42 	ge %d4,%d4,8
80008aea:	d9 ee 08 00 	lea %a14,[%a14]8
80008aee:	76 4b       	jz %d4,80008b04 <_svfprintf_r+0xa58>
80008af0:	60 c4       	mov.a %a4,%d12
80008af2:	60 b5       	mov.a %a5,%d11
80008af4:	d9 a6 1c 10 	lea %a6,[%sp]92
80008af8:	6d 00 15 10 	call 8000ab22 <__ssprint_r>
80008afc:	df 02 a3 83 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80008b00:	d9 ae 10 20 	lea %a14,[%sp]144
80008b04:	bd 0f 21 00 	jz.a %a15,80008b46 <_svfprintf_r+0xa9a>
80008b08:	19 a4 24 10 	ld.w %d4,[%sp]100
80008b0c:	d9 a7 02 10 	lea %a7,[%sp]66
80008b10:	c2 24       	add %d4,2
80008b12:	59 a4 24 10 	st.w [%sp]100,%d4
80008b16:	19 a4 20 10 	ld.w %d4,[%sp]96
80008b1a:	82 27       	mov %d7,2
80008b1c:	c2 14       	add %d4,1
80008b1e:	f4 e7       	st.a [%a14],%a7
80008b20:	59 e7 04 00 	st.w [%a14]4,%d7
80008b24:	59 a4 20 10 	st.w [%sp]96,%d4
80008b28:	8b 84 80 42 	ge %d4,%d4,8
80008b2c:	d9 ee 08 00 	lea %a14,[%a14]8
80008b30:	76 4b       	jz %d4,80008b46 <_svfprintf_r+0xa9a>
80008b32:	60 c4       	mov.a %a4,%d12
80008b34:	60 b5       	mov.a %a5,%d11
80008b36:	d9 a6 1c 10 	lea %a6,[%sp]92
80008b3a:	6d 00 f4 0f 	call 8000ab22 <__ssprint_r>
80008b3e:	df 02 82 83 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80008b42:	d9 ae 10 20 	lea %a14,[%sp]144
80008b46:	8b 0f 28 42 	ne %d4,%d15,128
80008b4a:	df 04 48 80 	jne %d4,0,80008bda <_svfprintf_r+0xb2e>
80008b4e:	58 07       	ld.w %d15,[%sp]28
80008b50:	7b 00 00 28 	movh %d2,32768
80008b54:	60 23       	mov.a %a3,%d2
80008b56:	a2 af       	sub %d15,%d10
80008b58:	d9 3f 44 90 	lea %a15,[%a3]1604
80008b5c:	bf 1f 3f 00 	jlt %d15,1,80008bda <_svfprintf_r+0xb2e>
80008b60:	19 a7 24 10 	ld.w %d7,[%sp]100
80008b64:	19 a4 20 10 	ld.w %d4,[%sp]96
80008b68:	8b 1f 81 82 	ge %d8,%d15,17
80008b6c:	ec e0       	st.a [%a14]0,%a15
80008b6e:	df 08 20 00 	jeq %d8,0,80008bae <_svfprintf_r+0xb02>
80008b72:	1b 14 00 00 	addi %d0,%d4,1
80008b76:	3b 00 01 20 	mov %d2,16
80008b7a:	1b 07 01 10 	addi %d1,%d7,16
80008b7e:	59 e2 04 00 	st.w [%a14]4,%d2
80008b82:	59 a0 20 10 	st.w [%sp]96,%d0
80008b86:	59 a1 24 10 	st.w [%sp]100,%d1
80008b8a:	8b 80 80 02 	ge %d0,%d0,8
80008b8e:	d9 ee 08 00 	lea %a14,[%a14]8
80008b92:	76 0b       	jz %d0,80008ba8 <_svfprintf_r+0xafc>
80008b94:	60 c4       	mov.a %a4,%d12
80008b96:	60 b5       	mov.a %a5,%d11
80008b98:	d9 a6 1c 10 	lea %a6,[%sp]92
80008b9c:	6d 00 c3 0f 	call 8000ab22 <__ssprint_r>
80008ba0:	df 02 51 83 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80008ba4:	d9 ae 10 20 	lea %a14,[%sp]144
80008ba8:	1b 0f ff ff 	addi %d15,%d15,-16
80008bac:	3c da       	j 80008b60 <_svfprintf_r+0xab4>
80008bae:	c2 14       	add %d4,1
80008bb0:	42 f7       	add %d7,%d15
80008bb2:	6c e1       	st.w [%a14]4,%d15
80008bb4:	59 a4 20 10 	st.w [%sp]96,%d4
80008bb8:	59 a7 24 10 	st.w [%sp]100,%d7
80008bbc:	8b 84 80 42 	ge %d4,%d4,8
80008bc0:	d9 ee 08 00 	lea %a14,[%a14]8
80008bc4:	76 4b       	jz %d4,80008bda <_svfprintf_r+0xb2e>
80008bc6:	60 c4       	mov.a %a4,%d12
80008bc8:	60 b5       	mov.a %a5,%d11
80008bca:	d9 a6 1c 10 	lea %a6,[%sp]92
80008bce:	6d 00 aa 0f 	call 8000ab22 <__ssprint_r>
80008bd2:	df 02 38 83 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80008bd6:	d9 ae 10 20 	lea %a14,[%sp]144
80008bda:	7b 00 00 88 	movh %d8,32768
80008bde:	a2 9e       	sub %d14,%d9
80008be0:	1b 48 64 80 	addi %d8,%d8,1604
80008be4:	c5 0f 10 00 	lea %a15,10 <_.+0xf>
80008be8:	bf 1e 3c 00 	jlt %d14,1,80008c60 <_svfprintf_r+0xbb4>
80008bec:	19 a6 24 10 	ld.w %d6,[%sp]100
80008bf0:	19 a4 20 10 	ld.w %d4,[%sp]96
80008bf4:	8b 1e 81 02 	ge %d0,%d14,17
80008bf8:	74 e8       	st.w [%a14],%d8
80008bfa:	df 00 1c 00 	jeq %d0,0,80008c32 <_svfprintf_r+0xb86>
80008bfe:	c2 14       	add %d4,1
80008c00:	1b 06 01 00 	addi %d0,%d6,16
80008c04:	ec e1       	st.a [%a14]4,%a15
80008c06:	59 a4 20 10 	st.w [%sp]96,%d4
80008c0a:	59 a0 24 10 	st.w [%sp]100,%d0
80008c0e:	8b 84 80 42 	ge %d4,%d4,8
80008c12:	d9 ee 08 00 	lea %a14,[%a14]8
80008c16:	76 4b       	jz %d4,80008c2c <_svfprintf_r+0xb80>
80008c18:	60 c4       	mov.a %a4,%d12
80008c1a:	60 b5       	mov.a %a5,%d11
80008c1c:	d9 a6 1c 10 	lea %a6,[%sp]92
80008c20:	6d 00 81 0f 	call 8000ab22 <__ssprint_r>
80008c24:	df 02 0f 83 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80008c28:	d9 ae 10 20 	lea %a14,[%sp]144
80008c2c:	1b 0e ff ef 	addi %d14,%d14,-16
80008c30:	3c de       	j 80008bec <_svfprintf_r+0xb40>
80008c32:	c2 14       	add %d4,1
80008c34:	42 e6       	add %d6,%d14
80008c36:	59 ee 04 00 	st.w [%a14]4,%d14
80008c3a:	59 a4 20 10 	st.w [%sp]96,%d4
80008c3e:	59 a6 24 10 	st.w [%sp]100,%d6
80008c42:	8b 84 80 42 	ge %d4,%d4,8
80008c46:	d9 ee 08 00 	lea %a14,[%a14]8
80008c4a:	76 4b       	jz %d4,80008c60 <_svfprintf_r+0xbb4>
80008c4c:	60 c4       	mov.a %a4,%d12
80008c4e:	60 b5       	mov.a %a5,%d11
80008c50:	d9 a6 1c 10 	lea %a6,[%sp]92
80008c54:	6d 00 67 0f 	call 8000ab22 <__ssprint_r>
80008c58:	df 02 f5 82 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80008c5c:	d9 ae 10 20 	lea %a14,[%sp]144
80008c60:	80 df       	mov.d %d15,%a13
80008c62:	19 ae 24 10 	ld.w %d14,[%sp]100
80008c66:	19 a8 20 10 	ld.w %d8,[%sp]96
80008c6a:	6f 8f 1d 80 	jnz.t %d15,8,80008ca4 <_svfprintf_r+0xbf8>
80008c6e:	c2 18       	add %d8,1
80008c70:	59 e9 04 00 	st.w [%a14]4,%d9
80008c74:	42 e9       	add %d9,%d14
80008c76:	59 a8 20 10 	st.w [%sp]96,%d8
80008c7a:	74 ed       	st.w [%a14],%d13
80008c7c:	59 a9 24 10 	st.w [%sp]100,%d9
80008c80:	8b 88 80 82 	ge %d8,%d8,8
80008c84:	d9 ef 08 00 	lea %a15,[%a14]8
80008c88:	df 08 79 02 	jeq %d8,0,8000917a <_svfprintf_r+0x10ce>
80008c8c:	60 c4       	mov.a %a4,%d12
80008c8e:	60 b5       	mov.a %a5,%d11
80008c90:	d9 a6 1c 10 	lea %a6,[%sp]92
80008c94:	6d 00 47 0f 	call 8000ab22 <__ssprint_r>
80008c98:	df 02 d5 82 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80008c9c:	d9 af 10 20 	lea %a15,[%sp]144
80008ca0:	1d 00 6d 02 	j 8000917a <_svfprintf_r+0x10ce>
80008ca4:	19 a2 10 00 	ld.w %d2,[%sp]16
80008ca8:	8b 62 46 f2 	lt %d15,%d2,102
80008cac:	df 0f be 81 	jne %d15,0,80009028 <_svfprintf_r+0xf7c>
80008cb0:	d2 06       	mov %e6,0
80008cb2:	19 a4 2c 00 	ld.w %d4,[%sp]44
80008cb6:	19 a5 30 00 	ld.w %d5,[%sp]48
80008cba:	6d 00 c1 16 	call 8000ba3c <__eqdf2>
80008cbe:	df 02 78 80 	jne %d2,0,80008dae <_svfprintf_r+0xd02>
80008cc2:	7b 00 00 38 	movh %d3,32768
80008cc6:	1b 23 64 30 	addi %d3,%d3,1602
80008cca:	c2 18       	add %d8,1
80008ccc:	74 e3       	st.w [%a14],%d3
80008cce:	1b 1e 00 90 	addi %d9,%d14,1
80008cd2:	82 13       	mov %d3,1
80008cd4:	59 a8 20 10 	st.w [%sp]96,%d8
80008cd8:	59 e3 04 00 	st.w [%a14]4,%d3
80008cdc:	59 a9 24 10 	st.w [%sp]100,%d9
80008ce0:	8b 88 80 82 	ge %d8,%d8,8
80008ce4:	d9 ef 08 00 	lea %a15,[%a14]8
80008ce8:	76 8b       	jz %d8,80008cfe <_svfprintf_r+0xc52>
80008cea:	60 c4       	mov.a %a4,%d12
80008cec:	60 b5       	mov.a %a5,%d11
80008cee:	d9 a6 1c 10 	lea %a6,[%sp]92
80008cf2:	6d 00 18 0f 	call 8000ab22 <__ssprint_r>
80008cf6:	df 02 a6 82 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80008cfa:	d9 af 10 20 	lea %a15,[%sp]144
80008cfe:	58 11       	ld.w %d15,[%sp]68
80008d00:	19 a2 14 00 	ld.w %d2,[%sp]20
80008d04:	3f 2f 05 00 	jlt %d15,%d2,80008d0e <_svfprintf_r+0xc62>
80008d08:	80 df       	mov.d %d15,%a13
80008d0a:	6f 0f 38 02 	jz.t %d15,0,8000917a <_svfprintf_r+0x10ce>
80008d0e:	58 08       	ld.w %d15,[%sp]32
80008d10:	19 a2 20 00 	ld.w %d2,[%sp]32
80008d14:	68 1f       	st.w [%a15]4,%d15
80008d16:	58 19       	ld.w %d15,[%sp]100
80008d18:	99 a3 34 00 	ld.a %a3,[%sp]52
80008d1c:	42 2f       	add %d15,%d2
80008d1e:	78 19       	st.w [%sp]100,%d15
80008d20:	58 18       	ld.w %d15,[%sp]96
80008d22:	e8 03       	st.a [%a15]0,%a3
80008d24:	c2 1f       	add %d15,1
80008d26:	78 18       	st.w [%sp]96,%d15
80008d28:	8b 8f 80 f2 	ge %d15,%d15,8
80008d2c:	d9 ff 08 00 	lea %a15,[%a15]8
80008d30:	6e 0b       	jz %d15,80008d46 <_svfprintf_r+0xc9a>
80008d32:	60 c4       	mov.a %a4,%d12
80008d34:	60 b5       	mov.a %a5,%d11
80008d36:	d9 a6 1c 10 	lea %a6,[%sp]92
80008d3a:	6d 00 f4 0e 	call 8000ab22 <__ssprint_r>
80008d3e:	df 02 82 82 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80008d42:	d9 af 10 20 	lea %a15,[%sp]144
80008d46:	58 05       	ld.w %d15,[%sp]20
80008d48:	7b 00 00 88 	movh %d8,32768
80008d4c:	c2 ff       	add %d15,-1
80008d4e:	1b 48 64 80 	addi %d8,%d8,1604
80008d52:	3b 00 01 90 	mov %d9,16
80008d56:	bf 1f 12 02 	jlt %d15,1,8000917a <_svfprintf_r+0x10ce>
80008d5a:	19 a5 24 10 	ld.w %d5,[%sp]100
80008d5e:	19 a3 20 10 	ld.w %d3,[%sp]96
80008d62:	8b 1f 81 42 	ge %d4,%d15,17
80008d66:	68 08       	st.w [%a15]0,%d8
80008d68:	df 04 1c 00 	jeq %d4,0,80008da0 <_svfprintf_r+0xcf4>
80008d6c:	c2 13       	add %d3,1
80008d6e:	1b 05 01 40 	addi %d4,%d5,16
80008d72:	68 19       	st.w [%a15]4,%d9
80008d74:	59 a3 20 10 	st.w [%sp]96,%d3
80008d78:	59 a4 24 10 	st.w [%sp]100,%d4
80008d7c:	8b 83 80 32 	ge %d3,%d3,8
80008d80:	d9 ff 08 00 	lea %a15,[%a15]8
80008d84:	76 3b       	jz %d3,80008d9a <_svfprintf_r+0xcee>
80008d86:	60 c4       	mov.a %a4,%d12
80008d88:	60 b5       	mov.a %a5,%d11
80008d8a:	d9 a6 1c 10 	lea %a6,[%sp]92
80008d8e:	6d 00 ca 0e 	call 8000ab22 <__ssprint_r>
80008d92:	df 02 58 82 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80008d96:	d9 af 10 20 	lea %a15,[%sp]144
80008d9a:	1b 0f ff ff 	addi %d15,%d15,-16
80008d9e:	3c de       	j 80008d5a <_svfprintf_r+0xcae>
80008da0:	12 54       	add %d4,%d15,%d5
80008da2:	68 1f       	st.w [%a15]4,%d15
80008da4:	59 a4 24 10 	st.w [%sp]100,%d4
80008da8:	9a 13       	add %d15,%d3,1
80008daa:	1d 00 e1 01 	j 8000916c <_svfprintf_r+0x10c0>
80008dae:	19 a3 04 10 	ld.w %d3,[%sp]68
80008db2:	ff 13 8e 00 	jge %d3,1,80008ece <_svfprintf_r+0xe22>
80008db6:	7b 00 00 38 	movh %d3,32768
80008dba:	1b 23 64 30 	addi %d3,%d3,1602
80008dbe:	c2 18       	add %d8,1
80008dc0:	74 e3       	st.w [%a14],%d3
80008dc2:	1b 1e 00 90 	addi %d9,%d14,1
80008dc6:	82 13       	mov %d3,1
80008dc8:	59 a8 20 10 	st.w [%sp]96,%d8
80008dcc:	59 e3 04 00 	st.w [%a14]4,%d3
80008dd0:	59 a9 24 10 	st.w [%sp]100,%d9
80008dd4:	8b 88 80 82 	ge %d8,%d8,8
80008dd8:	d9 ef 08 00 	lea %a15,[%a14]8
80008ddc:	76 8b       	jz %d8,80008df2 <_svfprintf_r+0xd46>
80008dde:	60 c4       	mov.a %a4,%d12
80008de0:	60 b5       	mov.a %a5,%d11
80008de2:	d9 a6 1c 10 	lea %a6,[%sp]92
80008de6:	6d 00 9e 0e 	call 8000ab22 <__ssprint_r>
80008dea:	df 02 2c 82 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80008dee:	d9 af 10 20 	lea %a15,[%sp]144
80008df2:	58 11       	ld.w %d15,[%sp]68
80008df4:	19 a2 14 00 	ld.w %d2,[%sp]20
80008df8:	a6 2f       	or %d15,%d2
80008dfa:	ee 04       	jnz %d15,80008e02 <_svfprintf_r+0xd56>
80008dfc:	80 df       	mov.d %d15,%a13
80008dfe:	6f 0f be 01 	jz.t %d15,0,8000917a <_svfprintf_r+0x10ce>
80008e02:	58 08       	ld.w %d15,[%sp]32
80008e04:	19 a2 20 00 	ld.w %d2,[%sp]32
80008e08:	68 1f       	st.w [%a15]4,%d15
80008e0a:	58 19       	ld.w %d15,[%sp]100
80008e0c:	99 a3 34 00 	ld.a %a3,[%sp]52
80008e10:	42 2f       	add %d15,%d2
80008e12:	78 19       	st.w [%sp]100,%d15
80008e14:	58 18       	ld.w %d15,[%sp]96
80008e16:	e8 03       	st.a [%a15]0,%a3
80008e18:	c2 1f       	add %d15,1
80008e1a:	78 18       	st.w [%sp]96,%d15
80008e1c:	8b 8f 80 f2 	ge %d15,%d15,8
80008e20:	d9 ff 08 00 	lea %a15,[%a15]8
80008e24:	6e 0b       	jz %d15,80008e3a <_svfprintf_r+0xd8e>
80008e26:	60 c4       	mov.a %a4,%d12
80008e28:	60 b5       	mov.a %a5,%d11
80008e2a:	d9 a6 1c 10 	lea %a6,[%sp]92
80008e2e:	6d 00 7a 0e 	call 8000ab22 <__ssprint_r>
80008e32:	df 02 08 82 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80008e36:	d9 af 10 20 	lea %a15,[%sp]144
80008e3a:	58 11       	ld.w %d15,[%sp]68
80008e3c:	7b 00 00 88 	movh %d8,32768
80008e40:	32 5f       	rsub %d15
80008e42:	1b 48 64 80 	addi %d8,%d8,1604
80008e46:	3b 00 01 90 	mov %d9,16
80008e4a:	bf 1f 3a 00 	jlt %d15,1,80008ebe <_svfprintf_r+0xe12>
80008e4e:	19 a5 24 10 	ld.w %d5,[%sp]100
80008e52:	19 a3 20 10 	ld.w %d3,[%sp]96
80008e56:	8b 1f 81 42 	ge %d4,%d15,17
80008e5a:	68 08       	st.w [%a15]0,%d8
80008e5c:	df 04 1c 00 	jeq %d4,0,80008e94 <_svfprintf_r+0xde8>
80008e60:	c2 13       	add %d3,1
80008e62:	1b 05 01 40 	addi %d4,%d5,16
80008e66:	68 19       	st.w [%a15]4,%d9
80008e68:	59 a3 20 10 	st.w [%sp]96,%d3
80008e6c:	59 a4 24 10 	st.w [%sp]100,%d4
80008e70:	8b 83 80 32 	ge %d3,%d3,8
80008e74:	d9 ff 08 00 	lea %a15,[%a15]8
80008e78:	76 3b       	jz %d3,80008e8e <_svfprintf_r+0xde2>
80008e7a:	60 c4       	mov.a %a4,%d12
80008e7c:	60 b5       	mov.a %a5,%d11
80008e7e:	d9 a6 1c 10 	lea %a6,[%sp]92
80008e82:	6d 00 50 0e 	call 8000ab22 <__ssprint_r>
80008e86:	df 02 de 81 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80008e8a:	d9 af 10 20 	lea %a15,[%sp]144
80008e8e:	1b 0f ff ff 	addi %d15,%d15,-16
80008e92:	3c de       	j 80008e4e <_svfprintf_r+0xda2>
80008e94:	68 1f       	st.w [%a15]4,%d15
80008e96:	12 54       	add %d4,%d15,%d5
80008e98:	9a 13       	add %d15,%d3,1
80008e9a:	78 18       	st.w [%sp]96,%d15
80008e9c:	59 a4 24 10 	st.w [%sp]100,%d4
80008ea0:	8b 8f 80 f2 	ge %d15,%d15,8
80008ea4:	d9 ff 08 00 	lea %a15,[%a15]8
80008ea8:	6e 0b       	jz %d15,80008ebe <_svfprintf_r+0xe12>
80008eaa:	60 c4       	mov.a %a4,%d12
80008eac:	60 b5       	mov.a %a5,%d11
80008eae:	d9 a6 1c 10 	lea %a6,[%sp]92
80008eb2:	6d 00 38 0e 	call 8000ab22 <__ssprint_r>
80008eb6:	df 02 c6 81 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80008eba:	d9 af 10 20 	lea %a15,[%sp]144
80008ebe:	58 05       	ld.w %d15,[%sp]20
80008ec0:	68 0d       	st.w [%a15]0,%d13
80008ec2:	68 1f       	st.w [%a15]4,%d15
80008ec4:	19 a2 14 00 	ld.w %d2,[%sp]20
80008ec8:	58 19       	ld.w %d15,[%sp]100
80008eca:	1d 00 4d 01 	j 80009164 <_svfprintf_r+0x10b8>
80008ece:	58 05       	ld.w %d15,[%sp]20
80008ed0:	74 ed       	st.w [%a14],%d13
80008ed2:	3f f3 6a 00 	jlt %d3,%d15,80008fa6 <_svfprintf_r+0xefa>
80008ed6:	02 f9       	mov %d9,%d15
80008ed8:	c2 18       	add %d8,1
80008eda:	42 e9       	add %d9,%d14
80008edc:	59 a8 20 10 	st.w [%sp]96,%d8
80008ee0:	6c e1       	st.w [%a14]4,%d15
80008ee2:	59 a9 24 10 	st.w [%sp]100,%d9
80008ee6:	8b 88 80 82 	ge %d8,%d8,8
80008eea:	d9 ef 08 00 	lea %a15,[%a14]8
80008eee:	76 8b       	jz %d8,80008f04 <_svfprintf_r+0xe58>
80008ef0:	60 c4       	mov.a %a4,%d12
80008ef2:	60 b5       	mov.a %a5,%d11
80008ef4:	d9 a6 1c 10 	lea %a6,[%sp]92
80008ef8:	6d 00 15 0e 	call 8000ab22 <__ssprint_r>
80008efc:	df 02 a3 81 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80008f00:	d9 af 10 20 	lea %a15,[%sp]144
80008f04:	58 11       	ld.w %d15,[%sp]68
80008f06:	19 a2 14 00 	ld.w %d2,[%sp]20
80008f0a:	7b 00 00 88 	movh %d8,32768
80008f0e:	a2 2f       	sub %d15,%d2
80008f10:	1b 48 64 80 	addi %d8,%d8,1604
80008f14:	3b 00 01 90 	mov %d9,16
80008f18:	bf 1f 3a 00 	jlt %d15,1,80008f8c <_svfprintf_r+0xee0>
80008f1c:	19 a5 24 10 	ld.w %d5,[%sp]100
80008f20:	19 a3 20 10 	ld.w %d3,[%sp]96
80008f24:	8b 1f 81 42 	ge %d4,%d15,17
80008f28:	68 08       	st.w [%a15]0,%d8
80008f2a:	df 04 1c 00 	jeq %d4,0,80008f62 <_svfprintf_r+0xeb6>
80008f2e:	c2 13       	add %d3,1
80008f30:	1b 05 01 40 	addi %d4,%d5,16
80008f34:	68 19       	st.w [%a15]4,%d9
80008f36:	59 a3 20 10 	st.w [%sp]96,%d3
80008f3a:	59 a4 24 10 	st.w [%sp]100,%d4
80008f3e:	8b 83 80 32 	ge %d3,%d3,8
80008f42:	d9 ff 08 00 	lea %a15,[%a15]8
80008f46:	76 3b       	jz %d3,80008f5c <_svfprintf_r+0xeb0>
80008f48:	60 c4       	mov.a %a4,%d12
80008f4a:	60 b5       	mov.a %a5,%d11
80008f4c:	d9 a6 1c 10 	lea %a6,[%sp]92
80008f50:	6d 00 e9 0d 	call 8000ab22 <__ssprint_r>
80008f54:	df 02 77 81 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80008f58:	d9 af 10 20 	lea %a15,[%sp]144
80008f5c:	1b 0f ff ff 	addi %d15,%d15,-16
80008f60:	3c de       	j 80008f1c <_svfprintf_r+0xe70>
80008f62:	68 1f       	st.w [%a15]4,%d15
80008f64:	12 54       	add %d4,%d15,%d5
80008f66:	9a 13       	add %d15,%d3,1
80008f68:	78 18       	st.w [%sp]96,%d15
80008f6a:	59 a4 24 10 	st.w [%sp]100,%d4
80008f6e:	8b 8f 80 f2 	ge %d15,%d15,8
80008f72:	d9 ff 08 00 	lea %a15,[%a15]8
80008f76:	6e 0b       	jz %d15,80008f8c <_svfprintf_r+0xee0>
80008f78:	60 c4       	mov.a %a4,%d12
80008f7a:	60 b5       	mov.a %a5,%d11
80008f7c:	d9 a6 1c 10 	lea %a6,[%sp]92
80008f80:	6d 00 d1 0d 	call 8000ab22 <__ssprint_r>
80008f84:	df 02 5f 81 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80008f88:	d9 af 10 20 	lea %a15,[%sp]144
80008f8c:	80 df       	mov.d %d15,%a13
80008f8e:	6f 0f f6 00 	jz.t %d15,0,8000917a <_svfprintf_r+0x10ce>
80008f92:	99 a3 34 00 	ld.a %a3,[%sp]52
80008f96:	58 08       	ld.w %d15,[%sp]32
80008f98:	19 a2 20 00 	ld.w %d2,[%sp]32
80008f9c:	68 1f       	st.w [%a15]4,%d15
80008f9e:	e8 03       	st.a [%a15]0,%a3
80008fa0:	58 19       	ld.w %d15,[%sp]100
80008fa2:	1d 00 e1 00 	j 80009164 <_svfprintf_r+0x10b8>
80008fa6:	c2 18       	add %d8,1
80008fa8:	59 e3 04 00 	st.w [%a14]4,%d3
80008fac:	42 e3       	add %d3,%d14
80008fae:	59 a8 20 10 	st.w [%sp]96,%d8
80008fb2:	59 a3 24 10 	st.w [%sp]100,%d3
80008fb6:	8b 88 80 82 	ge %d8,%d8,8
80008fba:	d9 ef 08 00 	lea %a15,[%a14]8
80008fbe:	76 8b       	jz %d8,80008fd4 <_svfprintf_r+0xf28>
80008fc0:	60 c4       	mov.a %a4,%d12
80008fc2:	60 b5       	mov.a %a5,%d11
80008fc4:	d9 a6 1c 10 	lea %a6,[%sp]92
80008fc8:	6d 00 ad 0d 	call 8000ab22 <__ssprint_r>
80008fcc:	df 02 3b 81 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80008fd0:	d9 af 10 20 	lea %a15,[%sp]144
80008fd4:	58 08       	ld.w %d15,[%sp]32
80008fd6:	19 a2 20 00 	ld.w %d2,[%sp]32
80008fda:	68 1f       	st.w [%a15]4,%d15
80008fdc:	58 19       	ld.w %d15,[%sp]100
80008fde:	99 a3 34 00 	ld.a %a3,[%sp]52
80008fe2:	42 2f       	add %d15,%d2
80008fe4:	78 19       	st.w [%sp]100,%d15
80008fe6:	58 18       	ld.w %d15,[%sp]96
80008fe8:	99 ae 04 10 	ld.a %a14,[%sp]68
80008fec:	c2 1f       	add %d15,1
80008fee:	60 d2       	mov.a %a2,%d13
80008ff0:	e8 03       	st.a [%a15]0,%a3
80008ff2:	78 18       	st.w [%sp]96,%d15
80008ff4:	8b 8f 80 f2 	ge %d15,%d15,8
80008ff8:	30 2e       	add.a %a14,%a2
80008ffa:	d9 ff 08 00 	lea %a15,[%a15]8
80008ffe:	6e 0b       	jz %d15,80009014 <_svfprintf_r+0xf68>
80009000:	60 c4       	mov.a %a4,%d12
80009002:	60 b5       	mov.a %a5,%d11
80009004:	d9 a6 1c 10 	lea %a6,[%sp]92
80009008:	6d 00 8d 0d 	call 8000ab22 <__ssprint_r>
8000900c:	df 02 1b 81 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80009010:	d9 af 10 20 	lea %a15,[%sp]144
80009014:	19 a2 14 00 	ld.w %d2,[%sp]20
80009018:	58 11       	ld.w %d15,[%sp]68
8000901a:	e8 0e       	st.a [%a15]0,%a14
8000901c:	5a f2       	sub %d15,%d2,%d15
8000901e:	68 1f       	st.w [%a15]4,%d15
80009020:	19 a2 24 10 	ld.w %d2,[%sp]100
80009024:	1d 00 a0 00 	j 80009164 <_svfprintf_r+0x10b8>
80009028:	c2 18       	add %d8,1
8000902a:	82 13       	mov %d3,1
8000902c:	1b 1e 00 90 	addi %d9,%d14,1
80009030:	58 05       	ld.w %d15,[%sp]20
80009032:	59 a8 20 10 	st.w [%sp]96,%d8
80009036:	74 ed       	st.w [%a14],%d13
80009038:	59 e3 04 00 	st.w [%a14]4,%d3
8000903c:	59 a9 24 10 	st.w [%sp]100,%d9
80009040:	8b 88 80 82 	ge %d8,%d8,8
80009044:	ff 2f 05 00 	jge %d15,2,8000904e <_svfprintf_r+0xfa2>
80009048:	80 d2       	mov.d %d2,%a13
8000904a:	6f 02 81 00 	jz.t %d2,0,8000914c <_svfprintf_r+0x10a0>
8000904e:	d9 ef 08 00 	lea %a15,[%a14]8
80009052:	76 8b       	jz %d8,80009068 <_svfprintf_r+0xfbc>
80009054:	60 c4       	mov.a %a4,%d12
80009056:	60 b5       	mov.a %a5,%d11
80009058:	d9 a6 1c 10 	lea %a6,[%sp]92
8000905c:	6d 00 63 0d 	call 8000ab22 <__ssprint_r>
80009060:	df 02 f1 80 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80009064:	d9 af 10 20 	lea %a15,[%sp]144
80009068:	58 08       	ld.w %d15,[%sp]32
8000906a:	19 a2 20 00 	ld.w %d2,[%sp]32
8000906e:	68 1f       	st.w [%a15]4,%d15
80009070:	58 19       	ld.w %d15,[%sp]100
80009072:	99 a3 34 00 	ld.a %a3,[%sp]52
80009076:	42 2f       	add %d15,%d2
80009078:	78 19       	st.w [%sp]100,%d15
8000907a:	58 18       	ld.w %d15,[%sp]96
8000907c:	e8 03       	st.a [%a15]0,%a3
8000907e:	c2 1f       	add %d15,1
80009080:	78 18       	st.w [%sp]96,%d15
80009082:	8b 8f 80 f2 	ge %d15,%d15,8
80009086:	d9 ff 08 00 	lea %a15,[%a15]8
8000908a:	6e 0b       	jz %d15,800090a0 <_svfprintf_r+0xff4>
8000908c:	60 c4       	mov.a %a4,%d12
8000908e:	60 b5       	mov.a %a5,%d11
80009090:	d9 a6 1c 10 	lea %a6,[%sp]92
80009094:	6d 00 47 0d 	call 8000ab22 <__ssprint_r>
80009098:	df 02 d5 80 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
8000909c:	d9 af 10 20 	lea %a15,[%sp]144
800090a0:	d2 06       	mov %e6,0
800090a2:	19 a4 2c 00 	ld.w %d4,[%sp]44
800090a6:	19 a5 30 00 	ld.w %d5,[%sp]48
800090aa:	6d 00 e9 14 	call 8000ba7c <__nedf2>
800090ae:	58 05       	ld.w %d15,[%sp]20
800090b0:	c2 ff       	add %d15,-1
800090b2:	76 2c       	jz %d2,800090ca <_svfprintf_r+0x101e>
800090b4:	19 a2 24 10 	ld.w %d2,[%sp]100
800090b8:	60 de       	mov.a %a14,%d13
800090ba:	68 1f       	st.w [%a15]4,%d15
800090bc:	42 2f       	add %d15,%d2
800090be:	78 19       	st.w [%sp]100,%d15
800090c0:	58 18       	ld.w %d15,[%sp]96
800090c2:	b0 1e       	add.a %a14,1
800090c4:	e8 0e       	st.a [%a15]0,%a14
800090c6:	c2 1f       	add %d15,1
800090c8:	3c 31       	j 8000912a <_svfprintf_r+0x107e>
800090ca:	7b 00 00 88 	movh %d8,32768
800090ce:	1b 48 64 80 	addi %d8,%d8,1604
800090d2:	3b 00 01 90 	mov %d9,16
800090d6:	bf 1f 3f 00 	jlt %d15,1,80009154 <_svfprintf_r+0x10a8>
800090da:	19 a5 24 10 	ld.w %d5,[%sp]100
800090de:	19 a3 20 10 	ld.w %d3,[%sp]96
800090e2:	8b 1f 81 42 	ge %d4,%d15,17
800090e6:	68 08       	st.w [%a15]0,%d8
800090e8:	df 04 1c 00 	jeq %d4,0,80009120 <_svfprintf_r+0x1074>
800090ec:	c2 13       	add %d3,1
800090ee:	1b 05 01 40 	addi %d4,%d5,16
800090f2:	68 19       	st.w [%a15]4,%d9
800090f4:	59 a3 20 10 	st.w [%sp]96,%d3
800090f8:	59 a4 24 10 	st.w [%sp]100,%d4
800090fc:	8b 83 80 32 	ge %d3,%d3,8
80009100:	d9 ff 08 00 	lea %a15,[%a15]8
80009104:	76 3b       	jz %d3,8000911a <_svfprintf_r+0x106e>
80009106:	60 c4       	mov.a %a4,%d12
80009108:	60 b5       	mov.a %a5,%d11
8000910a:	d9 a6 1c 10 	lea %a6,[%sp]92
8000910e:	6d 00 0a 0d 	call 8000ab22 <__ssprint_r>
80009112:	df 02 98 80 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80009116:	d9 af 10 20 	lea %a15,[%sp]144
8000911a:	1b 0f ff ff 	addi %d15,%d15,-16
8000911e:	3c de       	j 800090da <_svfprintf_r+0x102e>
80009120:	12 54       	add %d4,%d15,%d5
80009122:	68 1f       	st.w [%a15]4,%d15
80009124:	59 a4 24 10 	st.w [%sp]100,%d4
80009128:	9a 13       	add %d15,%d3,1
8000912a:	78 18       	st.w [%sp]96,%d15
8000912c:	8b 8f 80 f2 	ge %d15,%d15,8
80009130:	d9 ff 08 00 	lea %a15,[%a15]8
80009134:	6e 10       	jz %d15,80009154 <_svfprintf_r+0x10a8>
80009136:	60 c4       	mov.a %a4,%d12
80009138:	60 b5       	mov.a %a5,%d11
8000913a:	d9 a6 1c 10 	lea %a6,[%sp]92
8000913e:	6d 00 f2 0c 	call 8000ab22 <__ssprint_r>
80009142:	df 02 80 80 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80009146:	d9 af 10 20 	lea %a15,[%sp]144
8000914a:	3c 05       	j 80009154 <_svfprintf_r+0x10a8>
8000914c:	df 08 f5 ff 	jne %d8,0,80009136 <_svfprintf_r+0x108a>
80009150:	d9 ef 08 00 	lea %a15,[%a14]8
80009154:	58 0e       	ld.w %d15,[%sp]56
80009156:	d9 a3 0d 10 	lea %a3,[%sp]77
8000915a:	68 1f       	st.w [%a15]4,%d15
8000915c:	19 a2 38 00 	ld.w %d2,[%sp]56
80009160:	58 19       	ld.w %d15,[%sp]100
80009162:	e8 03       	st.a [%a15]0,%a3
80009164:	42 2f       	add %d15,%d2
80009166:	78 19       	st.w [%sp]100,%d15
80009168:	58 18       	ld.w %d15,[%sp]96
8000916a:	c2 1f       	add %d15,1
8000916c:	78 18       	st.w [%sp]96,%d15
8000916e:	8b 8f 80 f2 	ge %d15,%d15,8
80009172:	df 0f 8d fd 	jne %d15,0,80008c8c <_svfprintf_r+0xbe0>
80009176:	d9 ff 08 00 	lea %a15,[%a15]8
8000917a:	80 df       	mov.d %d15,%a13
8000917c:	ae 2d       	jnz.t %d15,2,80009196 <_svfprintf_r+0x10ea>
8000917e:	19 a2 1c 00 	ld.w %d2,[%sp]28
80009182:	0b 2a a0 f1 	max %d15,%d10,%d2
80009186:	19 a2 28 00 	ld.w %d2,[%sp]40
8000918a:	42 f2       	add %d2,%d15
8000918c:	58 19       	ld.w %d15,[%sp]100
8000918e:	59 a2 28 00 	st.w [%sp]40,%d2
80009192:	6e 49       	jz %d15,80009224 <_svfprintf_r+0x1178>
80009194:	3c 40       	j 80009214 <_svfprintf_r+0x1168>
80009196:	58 07       	ld.w %d15,[%sp]28
80009198:	3b 00 01 80 	mov %d8,16
8000919c:	a2 af       	sub %d15,%d10
8000919e:	bf 1f f0 7f 	jlt %d15,1,8000917e <_svfprintf_r+0x10d2>
800091a2:	91 00 00 28 	movh.a %a2,32768
800091a6:	d9 22 54 90 	lea %a2,[%a2]1620 <80000654 <blanks.4035>>
800091aa:	19 a5 24 10 	ld.w %d5,[%sp]100 <80000654 <blanks.4035>>
800091ae:	19 a3 20 10 	ld.w %d3,[%sp]96 <80000654 <blanks.4035>>
800091b2:	8b 1f 81 42 	ge %d4,%d15,17
800091b6:	e8 02       	st.a [%a15]0,%a2
800091b8:	df 04 1c 00 	jeq %d4,0,800091f0 <_svfprintf_r+0x1144>
800091bc:	c2 13       	add %d3,1
800091be:	1b 05 01 40 	addi %d4,%d5,16
800091c2:	68 18       	st.w [%a15]4,%d8
800091c4:	59 a3 20 10 	st.w [%sp]96,%d3
800091c8:	59 a4 24 10 	st.w [%sp]100,%d4
800091cc:	8b 83 80 32 	ge %d3,%d3,8
800091d0:	d9 ff 08 00 	lea %a15,[%a15]8
800091d4:	76 3b       	jz %d3,800091ea <_svfprintf_r+0x113e>
800091d6:	60 c4       	mov.a %a4,%d12
800091d8:	60 b5       	mov.a %a5,%d11
800091da:	d9 a6 1c 10 	lea %a6,[%sp]92
800091de:	6d 00 a2 0c 	call 8000ab22 <__ssprint_r>
800091e2:	df 02 30 80 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
800091e6:	d9 af 10 20 	lea %a15,[%sp]144
800091ea:	1b 0f ff ff 	addi %d15,%d15,-16
800091ee:	3c da       	j 800091a2 <_svfprintf_r+0x10f6>
800091f0:	12 54       	add %d4,%d15,%d5
800091f2:	68 1f       	st.w [%a15]4,%d15
800091f4:	9a 13       	add %d15,%d3,1
800091f6:	78 18       	st.w [%sp]96,%d15
800091f8:	59 a4 24 10 	st.w [%sp]100,%d4
800091fc:	8b 8f 40 f2 	lt %d15,%d15,8
80009200:	ee bf       	jnz %d15,8000917e <_svfprintf_r+0x10d2>
80009202:	60 c4       	mov.a %a4,%d12
80009204:	60 b5       	mov.a %a5,%d11
80009206:	d9 a6 1c 10 	lea %a6,[%sp]92
8000920a:	6d 00 8c 0c 	call 8000ab22 <__ssprint_r>
8000920e:	df 02 b8 7f 	jeq %d2,0,8000917e <_svfprintf_r+0x10d2>
80009212:	3c 18       	j 80009242 <_svfprintf_r+0x1196>
80009214:	60 c4       	mov.a %a4,%d12
80009216:	60 b5       	mov.a %a5,%d11
80009218:	d9 a6 1c 10 	lea %a6,[%sp]92
8000921c:	6d 00 83 0c 	call 8000ab22 <__ssprint_r>
80009220:	df 02 11 80 	jne %d2,0,80009242 <_svfprintf_r+0x1196>
80009224:	82 0f       	mov %d15,0
80009226:	78 18       	st.w [%sp]96,%d15
80009228:	40 cf       	mov.aa %a15,%a12
8000922a:	d9 ae 10 20 	lea %a14,[%sp]144
8000922e:	1d ff 77 f7 	j 8000811c <_svfprintf_r+0x70>
80009232:	58 19       	ld.w %d15,[%sp]100
80009234:	6e 07       	jz %d15,80009242 <_svfprintf_r+0x1196>
80009236:	60 c4       	mov.a %a4,%d12
80009238:	60 b5       	mov.a %a5,%d11
8000923a:	d9 a6 1c 10 	lea %a6,[%sp]92
8000923e:	6d 00 72 0c 	call 8000ab22 <__ssprint_r>
80009242:	60 b3       	mov.a %a3,%d11
80009244:	19 a2 28 00 	ld.w %d2,[%sp]40
80009248:	8c 36       	ld.h %d15,[%a3]12
8000924a:	16 40       	and %d15,64
8000924c:	aa f2       	cmov %d2,%d15,-1
8000924e:	00 90       	ret 

80009250 <quorem>:
80009250:	19 58 10 00 	ld.w %d8,[%a5]16
80009254:	4c 44       	ld.w %d15,[%a4]16
80009256:	82 02       	mov %d2,0
80009258:	3f 8f 88 00 	jlt %d15,%d8,80009368 <quorem+0x118>
8000925c:	c2 f8       	add %d8,-1
8000925e:	80 4f       	mov.d %d15,%a4
80009260:	8f 28 00 20 	sh %d2,%d8,2
80009264:	60 2f       	mov.a %a15,%d2
80009266:	1b 4f 01 90 	addi %d9,%d15,20
8000926a:	d9 5c 14 00 	lea %a12,[%a5]20
8000926e:	01 fc 10 d0 	add.a %a13,%a12,%a15
80009272:	01 f9 00 f6 	addsc.a %a15,%a15,%d9,0
80009276:	54 dc       	ld.w %d12,[%a13]
80009278:	4c f0       	ld.w %d15,[%a15]0
8000927a:	c2 1c       	add %d12,1
8000927c:	4b cf 11 c2 	div.u %e12,%d15,%d12
80009280:	02 ca       	mov %d10,%d12
80009282:	df 0c 3d 00 	jeq %d12,0,800092fc <quorem+0xac>
80009286:	60 96       	mov.a %a6,%d9
80009288:	40 c2       	mov.aa %a2,%a12
8000928a:	82 05       	mov %d5,0
8000928c:	82 06       	mov %d6,0
8000928e:	54 22       	ld.w %d2,[%a2]
80009290:	40 63       	mov.aa %a3,%a6
80009292:	b7 02 10 38 	insert %d3,%d2,0,16,16
80009296:	8f 02 1f 20 	sh %d2,%d2,-16
8000929a:	03 a3 0a 35 	madd %d3,%d5,%d3,%d10
8000929e:	b0 42       	add.a %a2,4
800092a0:	8f 03 1f 40 	sh %d4,%d3,-16
800092a4:	03 a2 0a 24 	madd %d2,%d4,%d2,%d10
800092a8:	44 34       	ld.w %d4,[%a3+]
800092aa:	b7 03 10 38 	insert %d3,%d3,0,16,16
800092ae:	b7 04 10 f8 	insert %d15,%d4,0,16,16
800092b2:	8f 02 1f 50 	sh %d5,%d2,-16
800092b6:	42 f6       	add %d6,%d15
800092b8:	b7 02 10 28 	insert %d2,%d2,0,16,16
800092bc:	0b 36 80 30 	sub %d3,%d6,%d3
800092c0:	8f 04 1f 40 	sh %d4,%d4,-16
800092c4:	8f 03 3f f0 	sha %d15,%d3,-16
800092c8:	0b 24 80 20 	sub %d2,%d4,%d2
800092cc:	42 f2       	add %d2,%d15
800092ce:	37 23 10 38 	insert %d3,%d3,%d2,16,16
800092d2:	8f 02 3f 60 	sha %d6,%d2,-16
800092d6:	80 2f       	mov.d %d15,%a2
800092d8:	80 d2       	mov.d %d2,%a13
800092da:	74 63       	st.w [%a6],%d3
800092dc:	40 36       	mov.aa %a6,%a3
800092de:	7f f2 d8 ff 	jge.u %d2,%d15,8000928e <quorem+0x3e>
800092e2:	4c f0       	ld.w %d15,[%a15]0
800092e4:	ee 0c       	jnz %d15,800092fc <quorem+0xac>
800092e6:	b0 cf       	add.a %a15,-4
800092e8:	80 f2       	mov.d %d2,%a15
800092ea:	3f 29 05 80 	jlt.u %d9,%d2,800092f4 <quorem+0xa4>
800092ee:	59 48 10 00 	st.w [%a4]16,%d8
800092f2:	3c 05       	j 800092fc <quorem+0xac>
800092f4:	4c f0       	ld.w %d15,[%a15]0
800092f6:	ee fc       	jnz %d15,800092ee <quorem+0x9e>
800092f8:	c2 f8       	add %d8,-1
800092fa:	3c f6       	j 800092e6 <quorem+0x96>
800092fc:	40 4e       	mov.aa %a14,%a4
800092fe:	6d 00 08 0b 	call 8000a90e <__mcmp>
80009302:	bf 02 32 00 	jlt %d2,0,80009366 <quorem+0x116>
80009306:	60 92       	mov.a %a2,%d9
80009308:	1b 1c 00 a0 	addi %d10,%d12,1
8000930c:	82 04       	mov %d4,0
8000930e:	40 2f       	mov.aa %a15,%a2
80009310:	44 f3       	ld.w %d3,[%a15+]
80009312:	54 c5       	ld.w %d5,[%a12]
80009314:	b7 03 10 28 	insert %d2,%d3,0,16,16
80009318:	8f 05 1f f0 	sh %d15,%d5,-16
8000931c:	42 42       	add %d2,%d4
8000931e:	b7 05 10 48 	insert %d4,%d5,0,16,16
80009322:	8f 03 1f 30 	sh %d3,%d3,-16
80009326:	a2 42       	sub %d2,%d4
80009328:	8f 02 3f 40 	sha %d4,%d2,-16
8000932c:	a2 f3       	sub %d3,%d15
8000932e:	42 43       	add %d3,%d4
80009330:	8f 03 3f 40 	sha %d4,%d3,-16
80009334:	b0 4c       	add.a %a12,4
80009336:	37 32 10 38 	insert %d3,%d2,%d3,16,16
8000933a:	80 df       	mov.d %d15,%a13
8000933c:	80 c2       	mov.d %d2,%a12
8000933e:	74 23       	st.w [%a2],%d3
80009340:	40 f2       	mov.aa %a2,%a15
80009342:	7f 2f e6 ff 	jge.u %d15,%d2,8000930e <quorem+0xbe>
80009346:	60 92       	mov.a %a2,%d9
80009348:	01 28 02 f6 	addsc.a %a15,%a2,%d8,2
8000934c:	4c f0       	ld.w %d15,[%a15]0
8000934e:	ee 0c       	jnz %d15,80009366 <quorem+0x116>
80009350:	b0 cf       	add.a %a15,-4
80009352:	80 f2       	mov.d %d2,%a15
80009354:	3f 29 05 80 	jlt.u %d9,%d2,8000935e <quorem+0x10e>
80009358:	59 e8 10 00 	st.w [%a14]16,%d8
8000935c:	3c 05       	j 80009366 <quorem+0x116>
8000935e:	4c f0       	ld.w %d15,[%a15]0
80009360:	ee fc       	jnz %d15,80009358 <quorem+0x108>
80009362:	c2 f8       	add %d8,-1
80009364:	3c f6       	j 80009350 <quorem+0x100>
80009366:	02 a2       	mov %d2,%d10
80009368:	00 90       	ret 
	...

8000936c <_dtoa_r>:
8000936c:	20 58       	sub.a %sp,88
8000936e:	b5 a5 08 10 	st.a [%sp]72,%a5
80009372:	99 45 00 10 	ld.a %a5,[%a4]64
80009376:	59 a6 1c 00 	st.w [%sp]28,%d6
8000937a:	59 a7 28 00 	st.w [%sp]40,%d7
8000937e:	b5 a7 38 00 	st.a [%sp]56,%a7
80009382:	40 4d       	mov.aa %a13,%a4
80009384:	0b 45 10 88 	mov %e8,%d5,%d4
80009388:	40 6c       	mov.aa %a12,%a6
8000938a:	0b 45 10 c8 	mov %e12,%d5,%d4
8000938e:	bc 5e       	jz.a %a5,800093aa <_dtoa_r+0x3e>
80009390:	19 4f 04 10 	ld.w %d15,[%a4]68
80009394:	82 12       	mov %d2,1
80009396:	0f f2 00 20 	sh %d2,%d2,%d15
8000939a:	6c 51       	st.w [%a5]4,%d15
8000939c:	59 52 08 00 	st.w [%a5]8,%d2
800093a0:	82 0f       	mov %d15,0
800093a2:	6d 00 e8 08 	call 8000a572 <_Bfree>
800093a6:	59 df 00 10 	st.w [%a13]64,%d15
800093aa:	ce 96       	jgez %d9,800093b6 <_dtoa_r+0x4a>
800093ac:	82 1f       	mov %d15,1
800093ae:	6c c0       	st.w [%a12]0,%d15
800093b0:	b7 09 81 df 	insert %d13,%d9,0,31,1
800093b4:	3c 03       	j 800093ba <_dtoa_r+0x4e>
800093b6:	82 0f       	mov %d15,0
800093b8:	6c c0       	st.w [%a12]0,%d15
800093ba:	7b 00 ff 27 	movh %d2,32752
800093be:	26 d2       	and %d2,%d13
800093c0:	7b 00 ff 37 	movh %d3,32752
800093c4:	5f 32 22 80 	jne %d2,%d3,80009408 <_dtoa_r+0x9c>
800093c8:	99 a3 08 10 	ld.a %a3,[%sp]72
800093cc:	3b f0 70 22 	mov %d2,9999
800093d0:	91 00 00 f8 	movh.a %a15,32768
800093d4:	74 32       	st.w [%a3],%d2
800093d6:	d9 ff 6d 90 	lea %a15,[%a15]1645 <8000066d <blanks.4035+0x19>>
800093da:	f6 c8       	jnz %d12,800093ea <_dtoa_r+0x7e>
800093dc:	b7 0d 0c fa 	insert %d15,%d13,0,20,12
800093e0:	ee 05       	jnz %d15,800093ea <_dtoa_r+0x7e>
800093e2:	91 00 00 f8 	movh.a %a15,32768
800093e6:	d9 ff 64 90 	lea %a15,[%a15]1636 <80000664 <blanks.4035+0x10>>
800093ea:	99 a3 38 00 	ld.a %a3,[%sp]56 <80000664 <blanks.4035+0x10>>
800093ee:	40 f2       	mov.aa %a2,%a15
800093f0:	bd 03 26 06 	jz.a %a3,8000a03c <_dtoa_r+0xcd0>
800093f4:	80 ff       	mov.d %d15,%a15
800093f6:	79 f3 03 00 	ld.b %d3,[%a15]3 <80000003 <BootModeHeader0+0x3>>
800093fa:	1b 8f 00 20 	addi %d2,%d15,8
800093fe:	c2 3f       	add %d15,3
80009400:	2b 2f 50 f3 	seln %d15,%d3,%d15,%d2
80009404:	6c 30       	st.w [%a3]0,%d15
80009406:	00 90       	ret 
80009408:	0b cd 10 48 	mov %e4,%d13,%d12
8000940c:	d2 06       	mov %e6,0
8000940e:	0b cd 10 88 	mov %e8,%d13,%d12
80009412:	6d 00 15 13 	call 8000ba3c <__eqdf2>
80009416:	df 02 13 80 	jne %d2,0,8000943c <_dtoa_r+0xd0>
8000941a:	99 a3 08 10 	ld.a %a3,[%sp]72
8000941e:	d8 0e       	ld.a %a15,[%sp]56
80009420:	82 1f       	mov %d15,1
80009422:	91 00 00 28 	movh.a %a2,32768
80009426:	6c 30       	st.w [%a3]0,%d15
80009428:	d9 22 71 90 	lea %a2,[%a2]1649 <80000671 <blanks.4035+0x1d>>
8000942c:	bd 0f 08 06 	jz.a %a15,8000a03c <_dtoa_r+0xcd0>
80009430:	7b 00 00 f8 	movh %d15,32768
80009434:	1b 2f 67 f0 	addi %d15,%d15,1650
80009438:	68 0f       	st.w [%a15]0,%d15
8000943a:	00 90       	ret 
8000943c:	0b cd 10 48 	mov %e4,%d13,%d12
80009440:	40 d4       	mov.aa %a4,%a13
80009442:	d9 a5 14 10 	lea %a5,[%sp]84
80009446:	d9 a6 10 10 	lea %a6,[%sp]80
8000944a:	6d 00 e8 0a 	call 8000aa1a <__d2b>
8000944e:	37 0d 6b ba 	extr.u %d11,%d13,20,11
80009452:	40 2e       	mov.aa %a14,%a2
80009454:	19 aa 10 10 	ld.w %d10,[%sp]80
80009458:	76 bd       	jz %d11,80009472 <_dtoa_r+0x106>
8000945a:	b7 09 0c fa 	insert %d15,%d9,0,20,12
8000945e:	0b cd 10 48 	mov %e4,%d13,%d12
80009462:	7b 00 ff 23 	movh %d2,16368
80009466:	0f 2f a0 50 	or %d5,%d15,%d2
8000946a:	1b 1b c0 bf 	addi %d11,%d11,-1023
8000946e:	82 0f       	mov %d15,0
80009470:	3c 22       	j 800094b4 <_dtoa_r+0x148>
80009472:	19 ab 14 10 	ld.w %d11,[%sp]84
80009476:	3b e0 be 4f 	mov %d4,-1042
8000947a:	42 ab       	add %d11,%d10
8000947c:	a2 b4       	sub %d4,%d11
8000947e:	3b f0 be 2f 	mov %d2,-1041
80009482:	0f 4c 00 40 	sh %d4,%d12,%d4
80009486:	3f 2b 0f 00 	jlt %d11,%d2,800094a4 <_dtoa_r+0x138>
8000948a:	1b 2b 41 30 	addi %d3,%d11,1042
8000948e:	3b e0 c0 4f 	mov %d4,-1010
80009492:	a2 b4       	sub %d4,%d11
80009494:	8b 03 00 21 	rsub %d2,%d3,0
80009498:	0f 2c 00 20 	sh %d2,%d12,%d2
8000949c:	0f 4d 00 f0 	sh %d15,%d13,%d4
800094a0:	0f f2 a0 40 	or %d4,%d2,%d15
800094a4:	6d 00 b7 13 	call 8000bc12 <__floatunsidf>
800094a8:	0b 23 10 48 	mov %e4,%d3,%d2
800094ac:	9b 03 e1 5f 	addih %d5,%d3,65040
800094b0:	c2 fb       	add %d11,-1
800094b2:	82 1f       	mov %d15,1
800094b4:	b7 00 ab 69 	imask %e6,0,19,11
800094b8:	78 13       	st.w [%sp]76,%d15
800094ba:	6d 00 43 11 	call 8000b740 <__subdf3>
800094be:	7b 30 fd 73 	movh %d7,16339
800094c2:	0b 23 10 48 	mov %e4,%d3,%d2
800094c6:	7b f0 36 66 	movh %d6,25455
800094ca:	1b 77 7a 78 	addi %d7,%d7,-30809
800094ce:	1b 16 36 64 	addi %d6,%d6,17249
800094d2:	6d 00 57 11 	call 8000b780 <__muldf3>
800094d6:	7b 70 fc 73 	movh %d7,16327
800094da:	0b 23 10 48 	mov %e4,%d3,%d2
800094de:	7b 10 b6 68 	movh %d6,35681
800094e2:	1b 87 a2 78 	addi %d7,%d7,-30168
800094e6:	1b 36 8b 6c 	addi %d6,%d6,-14157
800094ea:	6d 00 0f 11 	call 8000b708 <__adddf3>
800094ee:	02 b4       	mov %d4,%d11
800094f0:	0b 23 10 88 	mov %e8,%d3,%d2
800094f4:	6d 00 44 13 	call 8000bb7c <__floatsidf>
800094f8:	7b 30 fd 73 	movh %d7,16339
800094fc:	0b 23 10 48 	mov %e4,%d3,%d2
80009500:	7b f0 09 65 	movh %d6,20639
80009504:	1b 37 41 74 	addi %d7,%d7,17427
80009508:	1b b6 9f 67 	addi %d6,%d6,31227
8000950c:	6d 00 3a 11 	call 8000b780 <__muldf3>
80009510:	0b 89 10 48 	mov %e4,%d9,%d8
80009514:	0b 23 10 68 	mov %e6,%d3,%d2
80009518:	6d 00 f8 10 	call 8000b708 <__adddf3>
8000951c:	0b 23 10 48 	mov %e4,%d3,%d2
80009520:	0b 23 10 88 	mov %e8,%d3,%d2
80009524:	6d 00 50 13 	call 8000bbc4 <__fixdfsi>
80009528:	0b 89 10 48 	mov %e4,%d9,%d8
8000952c:	d2 06       	mov %e6,0
8000952e:	59 a2 08 00 	st.w [%sp]8,%d2
80009532:	6d 00 05 13 	call 8000bb3c <__ltdf2>
80009536:	ff 02 12 00 	jge %d2,0,8000955a <_dtoa_r+0x1ee>
8000953a:	19 a4 08 00 	ld.w %d4,[%sp]8
8000953e:	6d 00 1f 13 	call 8000bb7c <__floatsidf>
80009542:	0b 89 10 48 	mov %e4,%d9,%d8
80009546:	0b 23 10 68 	mov %e6,%d3,%d2
8000954a:	6d 00 99 12 	call 8000ba7c <__nedf2>
8000954e:	19 a3 08 00 	ld.w %d3,[%sp]8
80009552:	ab f3 1f 32 	cadd %d3,%d2,%d3,-1
80009556:	59 a3 08 00 	st.w [%sp]8,%d3
8000955a:	19 a2 08 00 	ld.w %d2,[%sp]8
8000955e:	82 13       	mov %d3,1
80009560:	8b 72 a1 f2 	ge.u %d15,%d2,23
80009564:	59 a3 3c 00 	st.w [%sp]60,%d3
80009568:	ee 18       	jnz %d15,80009598 <_dtoa_r+0x22c>
8000956a:	91 00 00 f8 	movh.a %a15,32768
8000956e:	d9 ff 54 c0 	lea %a15,[%a15]1812 <80000714 <__mprec_tens>>
80009572:	01 f2 03 f6 	addsc.a %a15,%a15,%d2,3
80009576:	0b cd 10 68 	mov %e6,%d13,%d12
8000957a:	09 f4 40 09 	ld.d %e4,[%a15]
8000957e:	6d 00 9f 12 	call 8000babc <__gtdf2>
80009582:	8e 28       	jlez %d2,80009592 <_dtoa_r+0x226>
80009584:	58 02       	ld.w %d15,[%sp]8
80009586:	82 02       	mov %d2,0
80009588:	c2 ff       	add %d15,-1
8000958a:	78 02       	st.w [%sp]8,%d15
8000958c:	59 a2 3c 00 	st.w [%sp]60,%d2
80009590:	3c 04       	j 80009598 <_dtoa_r+0x22c>
80009592:	82 03       	mov %d3,0
80009594:	59 a3 3c 00 	st.w [%sp]60,%d3
80009598:	0b ba 80 b0 	sub %d11,%d10,%d11
8000959c:	9a fb       	add %d15,%d11,-1
8000959e:	82 02       	mov %d2,0
800095a0:	78 06       	st.w [%sp]24,%d15
800095a2:	59 a2 14 00 	st.w [%sp]20,%d2
800095a6:	ce f6       	jgez %d15,800095b2 <_dtoa_r+0x246>
800095a8:	32 5f       	rsub %d15
800095aa:	82 03       	mov %d3,0
800095ac:	78 05       	st.w [%sp]20,%d15
800095ae:	59 a3 18 00 	st.w [%sp]24,%d3
800095b2:	58 02       	ld.w %d15,[%sp]8
800095b4:	0e fa       	jltz %d15,800095c8 <_dtoa_r+0x25c>
800095b6:	19 a2 18 00 	ld.w %d2,[%sp]24
800095ba:	78 0d       	st.w [%sp]52,%d15
800095bc:	42 f2       	add %d2,%d15
800095be:	82 0f       	mov %d15,0
800095c0:	59 a2 18 00 	st.w [%sp]24,%d2
800095c4:	78 08       	st.w [%sp]32,%d15
800095c6:	3c 0d       	j 800095e0 <_dtoa_r+0x274>
800095c8:	19 a2 14 00 	ld.w %d2,[%sp]20
800095cc:	19 a3 08 00 	ld.w %d3,[%sp]8
800095d0:	82 0f       	mov %d15,0
800095d2:	a2 32       	sub %d2,%d3
800095d4:	32 53       	rsub %d3
800095d6:	59 a2 14 00 	st.w [%sp]20,%d2
800095da:	59 a3 20 00 	st.w [%sp]32,%d3
800095de:	78 0d       	st.w [%sp]52,%d15
800095e0:	19 a2 1c 00 	ld.w %d2,[%sp]28
800095e4:	82 18       	mov %d8,1
800095e6:	ff a2 46 80 	jge.u %d2,10,80009672 <_dtoa_r+0x306>
800095ea:	bf 62 06 00 	jlt %d2,6,800095f6 <_dtoa_r+0x28a>
800095ee:	c2 c2       	add %d2,-4
800095f0:	59 a2 1c 00 	st.w [%sp]28,%d2
800095f4:	82 08       	mov %d8,0
800095f6:	19 a3 1c 00 	ld.w %d3,[%sp]28
800095fa:	c2 e3       	add %d3,-2
800095fc:	ff 43 4b 80 	jge.u %d3,4,80009692 <_dtoa_r+0x326>
80009600:	91 10 00 f8 	movh.a %a15,32769
80009604:	d9 ff 50 89 	lea %a15,[%a15]-27120 <80009610 <_dtoa_r+0x2a4>>
80009608:	01 f3 02 f6 	addsc.a %a15,%a15,%d3,2
8000960c:	dc 0f       	ji %a15
8000960e:	00 00       	nop 
80009610:	1d 00 08 00 	j 80009620 <_dtoa_r+0x2b4>
80009614:	1d 00 1c 00 	j 8000964c <_dtoa_r+0x2e0>
80009618:	1d 00 08 00 	j 80009628 <_dtoa_r+0x2bc>
8000961c:	1d 00 1c 00 	j 80009654 <_dtoa_r+0x2e8>
80009620:	82 03       	mov %d3,0
80009622:	59 a3 24 00 	st.w [%sp]36,%d3
80009626:	3c 03       	j 8000962c <_dtoa_r+0x2c0>
80009628:	82 1f       	mov %d15,1
8000962a:	78 09       	st.w [%sp]36,%d15
8000962c:	19 a2 28 00 	ld.w %d2,[%sp]40
80009630:	59 a2 2c 00 	st.w [%sp]44,%d2
80009634:	59 a2 10 00 	st.w [%sp]16,%d2
80009638:	02 23       	mov %d3,%d2
8000963a:	ff 12 38 00 	jge %d2,1,800096aa <_dtoa_r+0x33e>
8000963e:	82 13       	mov %d3,1
80009640:	82 1f       	mov %d15,1
80009642:	59 a3 2c 00 	st.w [%sp]44,%d3
80009646:	78 04       	st.w [%sp]16,%d15
80009648:	82 12       	mov %d2,1
8000964a:	3c 21       	j 8000968c <_dtoa_r+0x320>
8000964c:	82 03       	mov %d3,0
8000964e:	59 a3 24 00 	st.w [%sp]36,%d3
80009652:	3c 03       	j 80009658 <_dtoa_r+0x2ec>
80009654:	82 1f       	mov %d15,1
80009656:	78 09       	st.w [%sp]36,%d15
80009658:	19 a3 08 00 	ld.w %d3,[%sp]8
8000965c:	19 a2 28 00 	ld.w %d2,[%sp]40
80009660:	42 32       	add %d2,%d3
80009662:	59 a2 2c 00 	st.w [%sp]44,%d2
80009666:	c2 12       	add %d2,1
80009668:	59 a2 10 00 	st.w [%sp]16,%d2
8000966c:	8b 12 40 33 	max %d3,%d2,1
80009670:	3c 1d       	j 800096aa <_dtoa_r+0x33e>
80009672:	82 0f       	mov %d15,0
80009674:	82 12       	mov %d2,1
80009676:	82 f3       	mov %d3,-1
80009678:	78 07       	st.w [%sp]28,%d15
8000967a:	82 ff       	mov %d15,-1
8000967c:	59 a2 24 00 	st.w [%sp]36,%d2
80009680:	59 a3 2c 00 	st.w [%sp]44,%d3
80009684:	78 04       	st.w [%sp]16,%d15
80009686:	3b 20 01 30 	mov %d3,18
8000968a:	82 02       	mov %d2,0
8000968c:	59 a2 28 00 	st.w [%sp]40,%d2
80009690:	3c 0d       	j 800096aa <_dtoa_r+0x33e>
80009692:	82 ff       	mov %d15,-1
80009694:	82 13       	mov %d3,1
80009696:	78 0b       	st.w [%sp]44,%d15
80009698:	82 f2       	mov %d2,-1
8000969a:	82 0f       	mov %d15,0
8000969c:	59 a3 24 00 	st.w [%sp]36,%d3
800096a0:	59 a2 10 00 	st.w [%sp]16,%d2
800096a4:	3b 20 01 30 	mov %d3,18
800096a8:	78 0a       	st.w [%sp]40,%d15
800096aa:	82 05       	mov %d5,0
800096ac:	59 d5 04 10 	st.w [%a13]68,%d5
800096b0:	82 45       	mov %d5,4
800096b2:	1b 45 01 00 	addi %d0,%d5,20
800096b6:	3f 03 09 80 	jlt.u %d3,%d0,800096c8 <_dtoa_r+0x35c>
800096ba:	19 d0 04 10 	ld.w %d0,[%a13]68
800096be:	06 15       	sh %d5,1
800096c0:	c2 10       	add %d0,1
800096c2:	59 d0 04 10 	st.w [%a13]68,%d0
800096c6:	3c f6       	j 800096b2 <_dtoa_r+0x346>
800096c8:	40 d4       	mov.aa %a4,%a13
800096ca:	19 d4 04 10 	ld.w %d4,[%a13]68
800096ce:	6d 00 27 07 	call 8000a51c <_Balloc>
800096d2:	19 a2 10 00 	ld.w %d2,[%sp]16
800096d6:	b5 a2 0c 00 	st.a [%sp]12,%a2
800096da:	8b f2 60 32 	lt.u %d3,%d2,15
800096de:	b5 d2 00 10 	st.a [%a13]64,%a2
800096e2:	26 38       	and %d8,%d3
800096e4:	df 08 97 01 	jeq %d8,0,80009a12 <_dtoa_r+0x6a6>
800096e8:	19 a3 08 00 	ld.w %d3,[%sp]8
800096ec:	89 ac 40 19 	st.d [%sp]64,%e12
800096f0:	bf 13 3f 00 	jlt %d3,1,8000976e <_dtoa_r+0x402>
800096f4:	91 00 00 f8 	movh.a %a15,32768
800096f8:	8f f3 00 31 	and %d3,%d3,15
800096fc:	d9 ff 54 c0 	lea %a15,[%a15]1812 <80000714 <__mprec_tens>>
80009700:	19 ae 08 00 	ld.w %d14,[%sp]8 <80000714 <__mprec_tens>>
80009704:	01 f3 03 f6 	addsc.a %a15,%a15,%d3,3
80009708:	86 ce       	sha %d14,-4
8000970a:	09 f8 40 09 	ld.d %e8,[%a15]
8000970e:	82 2a       	mov %d10,2
80009710:	6f 4e 11 00 	jz.t %d14,4,80009732 <_dtoa_r+0x3c6>
80009714:	91 00 00 f8 	movh.a %a15,32768
80009718:	0b cd 10 48 	mov %e4,%d13,%d12
8000971c:	d9 ff 6c b0 	lea %a15,[%a15]1772 <800006ec <__mprec_bigtens>>
80009720:	09 f6 60 09 	ld.d %e6,[%a15]32 <80000020 <_start>>
80009724:	6d 00 00 11 	call 8000b924 <__divdf3>
80009728:	0b 23 10 c8 	mov %e12,%d3,%d2
8000972c:	8f fe 00 e1 	and %d14,%d14,15
80009730:	82 3a       	mov %d10,3
80009732:	7b 00 00 b8 	movh %d11,32768
80009736:	82 0f       	mov %d15,0
80009738:	1b cb 6e b0 	addi %d11,%d11,1772
8000973c:	df 0e 12 00 	jeq %d14,0,80009760 <_dtoa_r+0x3f4>
80009740:	6f 0e 0d 00 	jz.t %d14,0,8000975a <_dtoa_r+0x3ee>
80009744:	60 b2       	mov.a %a2,%d11
80009746:	d0 2f       	addsc.a %a15,%a2,%d15,3
80009748:	0b 89 10 48 	mov %e4,%d9,%d8
8000974c:	09 f6 40 09 	ld.d %e6,[%a15]
80009750:	6d 00 18 10 	call 8000b780 <__muldf3>
80009754:	0b 23 10 88 	mov %e8,%d3,%d2
80009758:	c2 1a       	add %d10,1
8000975a:	86 fe       	sha %d14,-1
8000975c:	c2 1f       	add %d15,1
8000975e:	3c ef       	j 8000973c <_dtoa_r+0x3d0>
80009760:	0b cd 10 48 	mov %e4,%d13,%d12
80009764:	0b 89 10 68 	mov %e6,%d9,%d8
80009768:	6d 00 de 10 	call 8000b924 <__divdf3>
8000976c:	3c 2c       	j 800097c4 <_dtoa_r+0x458>
8000976e:	19 a8 08 00 	ld.w %d8,[%sp]8
80009772:	82 2a       	mov %d10,2
80009774:	32 58       	rsub %d8
80009776:	df 08 29 00 	jeq %d8,0,800097c8 <_dtoa_r+0x45c>
8000977a:	91 00 00 f8 	movh.a %a15,32768
8000977e:	8f f8 00 31 	and %d3,%d8,15
80009782:	d9 ff 54 c0 	lea %a15,[%a15]1812 <80000714 <__mprec_tens>>
80009786:	01 f3 03 f6 	addsc.a %a15,%a15,%d3,3
8000978a:	09 a4 40 19 	ld.d %e4,[%sp]64
8000978e:	09 f6 40 09 	ld.d %e6,[%a15]
80009792:	7b 00 00 c8 	movh %d12,32768
80009796:	6d 00 f5 0f 	call 8000b780 <__muldf3>
8000979a:	82 09       	mov %d9,0
8000979c:	86 c8       	sha %d8,-4
8000979e:	1b cc 6e c0 	addi %d12,%d12,1772
800097a2:	df 08 11 00 	jeq %d8,0,800097c4 <_dtoa_r+0x458>
800097a6:	6f 08 0c 00 	jz.t %d8,0,800097be <_dtoa_r+0x452>
800097aa:	60 c3       	mov.a %a3,%d12
800097ac:	01 39 03 f6 	addsc.a %a15,%a3,%d9,3
800097b0:	0b 23 10 48 	mov %e4,%d3,%d2
800097b4:	09 f6 40 09 	ld.d %e6,[%a15]
800097b8:	c2 1a       	add %d10,1
800097ba:	6d 00 e3 0f 	call 8000b780 <__muldf3>
800097be:	86 f8       	sha %d8,-1
800097c0:	c2 19       	add %d9,1
800097c2:	3c f0       	j 800097a2 <_dtoa_r+0x436>
800097c4:	0b 23 10 c8 	mov %e12,%d3,%d2
800097c8:	19 a2 3c 00 	ld.w %d2,[%sp]60
800097cc:	df 02 23 00 	jeq %d2,0,80009812 <_dtoa_r+0x4a6>
800097d0:	0b cd 10 48 	mov %e4,%d13,%d12
800097d4:	b7 00 2a 6a 	imask %e6,0,20,10
800097d8:	6d 00 b2 11 	call 8000bb3c <__ltdf2>
800097dc:	ff 02 20 00 	jge %d2,0,8000981c <_dtoa_r+0x4b0>
800097e0:	19 a3 10 00 	ld.w %d3,[%sp]16
800097e4:	df 03 21 00 	jeq %d3,0,80009826 <_dtoa_r+0x4ba>
800097e8:	58 0b       	ld.w %d15,[%sp]44
800097ea:	bf 1f 12 01 	jlt %d15,1,80009a0e <_dtoa_r+0x6a2>
800097ee:	19 a2 08 00 	ld.w %d2,[%sp]8
800097f2:	0b cd 10 48 	mov %e4,%d13,%d12
800097f6:	c2 f2       	add %d2,-1
800097f8:	82 06       	mov %d6,0
800097fa:	7b 40 02 74 	movh %d7,16420
800097fe:	59 a2 30 00 	st.w [%sp]48,%d2
80009802:	6d 00 bf 0f 	call 8000b780 <__muldf3>
80009806:	c2 1a       	add %d10,1
80009808:	0b 23 10 c8 	mov %e12,%d3,%d2
8000980c:	99 ac 2c 00 	ld.a %a12,[%sp]44
80009810:	3c 10       	j 80009830 <_dtoa_r+0x4c4>
80009812:	19 a3 08 00 	ld.w %d3,[%sp]8
80009816:	59 a3 30 00 	st.w [%sp]48,%d3
8000981a:	3c 03       	j 80009820 <_dtoa_r+0x4b4>
8000981c:	58 02       	ld.w %d15,[%sp]8
8000981e:	78 0c       	st.w [%sp]48,%d15
80009820:	99 ac 10 00 	ld.a %a12,[%sp]16
80009824:	3c 06       	j 80009830 <_dtoa_r+0x4c4>
80009826:	19 a2 08 00 	ld.w %d2,[%sp]8
8000982a:	a0 0c       	mov.a %a12,0
8000982c:	59 a2 30 00 	st.w [%sp]48,%d2
80009830:	02 a4       	mov %d4,%d10
80009832:	6d 00 a5 11 	call 8000bb7c <__floatsidf>
80009836:	0b cd 10 68 	mov %e6,%d13,%d12
8000983a:	0b 23 10 48 	mov %e4,%d3,%d2
8000983e:	6d 00 a1 0f 	call 8000b780 <__muldf3>
80009842:	0b 23 10 48 	mov %e4,%d3,%d2
80009846:	82 06       	mov %d6,0
80009848:	7b c0 01 74 	movh %d7,16412
8000984c:	6d 00 5e 0f 	call 8000b708 <__adddf3>
80009850:	0b 23 10 a8 	mov %e10,%d3,%d2
80009854:	0b 23 10 e8 	mov %e14,%d3,%d2
80009858:	60 b2       	mov.a %a2,%d11
8000985a:	11 02 cc ff 	addih.a %a15,%a2,64704
8000985e:	80 ff       	mov.d %d15,%a15
80009860:	bd 0c 1e 80 	jnz.a %a12,8000989c <_dtoa_r+0x530>
80009864:	0b cd 10 48 	mov %e4,%d13,%d12
80009868:	82 06       	mov %d6,0
8000986a:	7b 40 01 74 	movh %d7,16404
8000986e:	6d 00 69 0f 	call 8000b740 <__subdf3>
80009872:	80 f7       	mov.d %d7,%a15
80009874:	0b 23 10 48 	mov %e4,%d3,%d2
80009878:	02 e6       	mov %d6,%d14
8000987a:	0b 23 10 88 	mov %e8,%d3,%d2
8000987e:	6d 00 1f 11 	call 8000babc <__gtdf2>
80009882:	ff 12 8e 02 	jge %d2,1,80009d9e <_dtoa_r+0xa32>
80009886:	0b 89 10 48 	mov %e4,%d9,%d8
8000988a:	02 e6       	mov %d6,%d14
8000988c:	9b 0b cc 77 	addih %d7,%d11,31936
80009890:	6d 00 56 11 	call 8000bb3c <__ltdf2>
80009894:	bf 02 7d 02 	jlt %d2,0,80009d8e <_dtoa_r+0xa22>
80009898:	1d 00 bb 00 	j 80009a0e <_dtoa_r+0x6a2>
8000989c:	80 c5       	mov.d %d5,%a12
8000989e:	91 00 00 f8 	movh.a %a15,32768
800098a2:	19 a2 24 00 	ld.w %d2,[%sp]36
800098a6:	d9 ff 54 c0 	lea %a15,[%a15]1812 <80000714 <__mprec_tens>>
800098aa:	c2 f5       	add %d5,-1
800098ac:	01 f5 03 f6 	addsc.a %a15,%a15,%d5,3
800098b0:	df 02 57 00 	jeq %d2,0,8000995e <_dtoa_r+0x5f2>
800098b4:	b7 00 a9 4a 	imask %e4,0,21,9
800098b8:	09 f6 40 09 	ld.d %e6,[%a15]
800098bc:	6d 00 34 10 	call 8000b924 <__divdf3>
800098c0:	0b ef 10 68 	mov %e6,%d15,%d14
800098c4:	0b 23 10 48 	mov %e4,%d3,%d2
800098c8:	6d 00 3c 0f 	call 8000b740 <__subdf3>
800098cc:	d8 03       	ld.a %a15,[%sp]12
800098ce:	0b 23 10 a8 	mov %e10,%d3,%d2
800098d2:	0b cd 10 48 	mov %e4,%d13,%d12
800098d6:	80 fe       	mov.d %d14,%a15
800098d8:	6d 00 76 11 	call 8000bbc4 <__fixdfsi>
800098dc:	02 24       	mov %d4,%d2
800098de:	02 2f       	mov %d15,%d2
800098e0:	6d 00 4e 11 	call 8000bb7c <__floatsidf>
800098e4:	0b cd 10 48 	mov %e4,%d13,%d12
800098e8:	0b 23 10 68 	mov %e6,%d3,%d2
800098ec:	c2 1e       	add %d14,1
800098ee:	6d 00 29 0f 	call 8000b740 <__subdf3>
800098f2:	1b 0f 03 50 	addi %d5,%d15,48
800098f6:	28 05       	st.b [%a15]0,%d5
800098f8:	0b ab 10 68 	mov %e6,%d11,%d10
800098fc:	0b 23 10 48 	mov %e4,%d3,%d2
80009900:	0b 23 10 88 	mov %e8,%d3,%d2
80009904:	6d 00 1c 11 	call 8000bb3c <__ltdf2>
80009908:	bf 02 86 03 	jlt %d2,0,8000a014 <_dtoa_r+0xca8>
8000990c:	b7 00 2a 4a 	imask %e4,0,20,10
80009910:	0b 89 10 68 	mov %e6,%d9,%d8
80009914:	6d 00 16 0f 	call 8000b740 <__subdf3>
80009918:	0b ab 10 68 	mov %e6,%d11,%d10
8000991c:	0b 23 10 48 	mov %e4,%d3,%d2
80009920:	6d 00 0e 11 	call 8000bb3c <__ltdf2>
80009924:	bf 02 ea 00 	jlt %d2,0,80009af8 <_dtoa_r+0x78c>
80009928:	19 a3 0c 00 	ld.w %d3,[%sp]12
8000992c:	02 e5       	mov %d5,%d14
8000992e:	80 cf       	mov.d %d15,%a12
80009930:	a2 35       	sub %d5,%d3
80009932:	7f f5 6e 00 	jge %d5,%d15,80009a0e <_dtoa_r+0x6a2>
80009936:	0b ab 10 48 	mov %e4,%d11,%d10
8000993a:	82 06       	mov %d6,0
8000993c:	7b 40 02 74 	movh %d7,16420
80009940:	6d 00 20 0f 	call 8000b780 <__muldf3>
80009944:	0b 89 10 48 	mov %e4,%d9,%d8
80009948:	82 06       	mov %d6,0
8000994a:	7b 40 02 74 	movh %d7,16420
8000994e:	0b 23 10 a8 	mov %e10,%d3,%d2
80009952:	6d 00 17 0f 	call 8000b780 <__muldf3>
80009956:	60 ef       	mov.a %a15,%d14
80009958:	0b 23 10 c8 	mov %e12,%d3,%d2
8000995c:	3c bb       	j 800098d2 <_dtoa_r+0x566>
8000995e:	0b ef 10 68 	mov %e6,%d15,%d14
80009962:	09 f4 40 09 	ld.d %e4,[%a15]
80009966:	6d 00 0d 0f 	call 8000b780 <__muldf3>
8000996a:	99 a3 0c 00 	ld.a %a3,[%sp]12
8000996e:	0b 23 10 a8 	mov %e10,%d3,%d2
80009972:	30 c3       	add.a %a3,%a12
80009974:	99 ac 0c 00 	ld.a %a12,[%sp]12
80009978:	80 3e       	mov.d %d14,%a3
8000997a:	0b cd 10 48 	mov %e4,%d13,%d12
8000997e:	d9 cf 01 00 	lea %a15,[%a12]1
80009982:	6d 00 21 11 	call 8000bbc4 <__fixdfsi>
80009986:	02 24       	mov %d4,%d2
80009988:	02 2f       	mov %d15,%d2
8000998a:	6d 00 f9 10 	call 8000bb7c <__floatsidf>
8000998e:	0b cd 10 48 	mov %e4,%d13,%d12
80009992:	0b 23 10 68 	mov %e6,%d3,%d2
80009996:	6d 00 d5 0e 	call 8000b740 <__subdf3>
8000999a:	1b 0f 03 50 	addi %d5,%d15,48
8000999e:	0b 23 10 88 	mov %e8,%d3,%d2
800099a2:	80 f2       	mov.d %d2,%a15
800099a4:	34 c5       	st.b [%a12],%d5
800099a6:	5f e2 29 80 	jne %d2,%d14,800099f8 <_dtoa_r+0x68c>
800099aa:	0b ab 10 48 	mov %e4,%d11,%d10
800099ae:	b7 00 a9 6a 	imask %e6,0,21,9
800099b2:	6d 00 ab 0e 	call 8000b708 <__adddf3>
800099b6:	0b 89 10 48 	mov %e4,%d9,%d8
800099ba:	0b 23 10 68 	mov %e6,%d3,%d2
800099be:	6d 00 7f 10 	call 8000babc <__gtdf2>
800099c2:	ff 12 9b 00 	jge %d2,1,80009af8 <_dtoa_r+0x78c>
800099c6:	b7 00 a9 4a 	imask %e4,0,21,9
800099ca:	0b ab 10 68 	mov %e6,%d11,%d10
800099ce:	6d 00 b9 0e 	call 8000b740 <__subdf3>
800099d2:	0b 89 10 48 	mov %e4,%d9,%d8
800099d6:	0b 23 10 68 	mov %e6,%d3,%d2
800099da:	6d 00 b1 10 	call 8000bb3c <__ltdf2>
800099de:	ff 02 18 00 	jge %d2,0,80009a0e <_dtoa_r+0x6a2>
800099e2:	60 e2       	mov.a %a2,%d14
800099e4:	60 ef       	mov.a %a15,%d14
800099e6:	79 2f ff ff 	ld.b %d15,[%a2]-1
800099ea:	b0 ff       	add.a %a15,-1
800099ec:	8b 0f 03 f2 	eq %d15,%d15,48
800099f0:	df 0f 12 03 	jeq %d15,0,8000a014 <_dtoa_r+0xca8>
800099f4:	80 fe       	mov.d %d14,%a15
800099f6:	3c f6       	j 800099e2 <_dtoa_r+0x676>
800099f8:	0b 89 10 48 	mov %e4,%d9,%d8
800099fc:	82 06       	mov %d6,0
800099fe:	7b 40 02 74 	movh %d7,16420
80009a02:	6d 00 bf 0e 	call 8000b780 <__muldf3>
80009a06:	40 fc       	mov.aa %a12,%a15
80009a08:	0b 23 10 c8 	mov %e12,%d3,%d2
80009a0c:	3c b7       	j 8000997a <_dtoa_r+0x60e>
80009a0e:	09 ac 40 19 	ld.d %e12,[%sp]64
80009a12:	19 a3 14 10 	ld.w %d3,[%sp]84
80009a16:	19 a2 08 00 	ld.w %d2,[%sp]8
80009a1a:	8b 03 80 52 	ge %d5,%d3,0
80009a1e:	8b f2 40 54 	and.lt %d5,%d2,15
80009a22:	df 05 9e 00 	jeq %d5,0,80009b5e <_dtoa_r+0x7f2>
80009a26:	91 00 00 f8 	movh.a %a15,32768
80009a2a:	d9 ff 54 c0 	lea %a15,[%a15]1812 <80000714 <__mprec_tens>>
80009a2e:	19 a3 10 00 	ld.w %d3,[%sp]16 <80000714 <__mprec_tens>>
80009a32:	01 f2 03 f6 	addsc.a %a15,%a15,%d2,3
80009a36:	19 a2 28 00 	ld.w %d2,[%sp]40
80009a3a:	fa 13       	lt %d15,%d3,1
80009a3c:	87 f2 1f f0 	and.t %d15,%d2,31,%d15,0
80009a40:	09 f8 40 09 	ld.d %e8,[%a15]
80009a44:	6e 16       	jz %d15,80009a70 <_dtoa_r+0x704>
80009a46:	df 03 a4 81 	jne %d3,0,80009d8e <_dtoa_r+0xa22>
80009a4a:	0b 89 10 48 	mov %e4,%d9,%d8
80009a4e:	82 06       	mov %d6,0
80009a50:	7b 40 01 74 	movh %d7,16404
80009a54:	6d 00 96 0e 	call 8000b780 <__muldf3>
80009a58:	0b cd 10 68 	mov %e6,%d13,%d12
80009a5c:	0b 23 10 48 	mov %e4,%d3,%d2
80009a60:	a0 0c       	mov.a %a12,0
80009a62:	6d 00 4d 10 	call 8000bafc <__gedf2>
80009a66:	a0 0f       	mov.a %a15,0
80009a68:	ff 02 95 01 	jge %d2,0,80009d92 <_dtoa_r+0xa26>
80009a6c:	1d 00 9d 01 	j 80009da6 <_dtoa_r+0xa3a>
80009a70:	d8 03       	ld.a %a15,[%sp]12
80009a72:	0b cd 10 a8 	mov %e10,%d13,%d12
80009a76:	0b 89 10 68 	mov %e6,%d9,%d8
80009a7a:	0b ab 10 48 	mov %e4,%d11,%d10
80009a7e:	80 fe       	mov.d %d14,%a15
80009a80:	6d 00 52 0f 	call 8000b924 <__divdf3>
80009a84:	0b 23 10 48 	mov %e4,%d3,%d2
80009a88:	c2 1e       	add %d14,1
80009a8a:	6d 00 9d 10 	call 8000bbc4 <__fixdfsi>
80009a8e:	02 24       	mov %d4,%d2
80009a90:	02 2f       	mov %d15,%d2
80009a92:	6d 00 75 10 	call 8000bb7c <__floatsidf>
80009a96:	0b 89 10 68 	mov %e6,%d9,%d8
80009a9a:	0b 23 10 48 	mov %e4,%d3,%d2
80009a9e:	6d 00 71 0e 	call 8000b780 <__muldf3>
80009aa2:	0b ab 10 48 	mov %e4,%d11,%d10
80009aa6:	0b 23 10 68 	mov %e6,%d3,%d2
80009aaa:	6d 00 4b 0e 	call 8000b740 <__subdf3>
80009aae:	0b 23 10 48 	mov %e4,%d3,%d2
80009ab2:	1b 0f 03 30 	addi %d3,%d15,48
80009ab6:	19 a2 0c 00 	ld.w %d2,[%sp]12
80009aba:	28 03       	st.b [%a15]0,%d3
80009abc:	02 e3       	mov %d3,%d14
80009abe:	a2 23       	sub %d3,%d2
80009ac0:	19 a2 10 00 	ld.w %d2,[%sp]16
80009ac4:	5f 23 3c 80 	jne %d3,%d2,80009b3c <_dtoa_r+0x7d0>
80009ac8:	0b 45 10 68 	mov %e6,%d5,%d4
80009acc:	6d 00 1e 0e 	call 8000b708 <__adddf3>
80009ad0:	0b 89 10 68 	mov %e6,%d9,%d8
80009ad4:	0b 23 10 48 	mov %e4,%d3,%d2
80009ad8:	0b 23 10 a8 	mov %e10,%d3,%d2
80009adc:	6d 00 f0 0f 	call 8000babc <__gtdf2>
80009ae0:	4e 2e       	jgtz %d2,80009afc <_dtoa_r+0x790>
80009ae2:	0b ab 10 48 	mov %e4,%d11,%d10
80009ae6:	0b 89 10 68 	mov %e6,%d9,%d8
80009aea:	6d 00 a9 0f 	call 8000ba3c <__eqdf2>
80009aee:	df 02 95 82 	jne %d2,0,8000a018 <_dtoa_r+0xcac>
80009af2:	ae 05       	jnz.t %d15,0,80009afc <_dtoa_r+0x790>
80009af4:	1d 00 92 02 	j 8000a018 <_dtoa_r+0xcac>
80009af8:	58 0c       	ld.w %d15,[%sp]48
80009afa:	78 02       	st.w [%sp]8,%d15
80009afc:	58 03       	ld.w %d15,[%sp]12
80009afe:	a2 ef       	sub %d15,%d14
80009b00:	46 0f       	not %d15
80009b02:	60 e2       	mov.a %a2,%d14
80009b04:	60 ef       	mov.a %a15,%d14
80009b06:	79 23 ff ff 	ld.b %d3,[%a2]-1
80009b0a:	b0 ff       	add.a %a15,-1
80009b0c:	8b 93 03 32 	eq %d3,%d3,57
80009b10:	df 03 11 00 	jeq %d3,0,80009b32 <_dtoa_r+0x7c6>
80009b14:	9f 0f 0d 80 	jned %d15,0,80009b2e <_dtoa_r+0x7c2>
80009b18:	19 a3 08 00 	ld.w %d3,[%sp]8
80009b1c:	99 a3 0c 00 	ld.a %a3,[%sp]12
80009b20:	c2 13       	add %d3,1
80009b22:	da 30       	mov %d15,48
80009b24:	59 a3 08 00 	st.w [%sp]8,%d3
80009b28:	2c 30       	st.b [%a3]0,%d15
80009b2a:	40 3f       	mov.aa %a15,%a3
80009b2c:	3c 03       	j 80009b32 <_dtoa_r+0x7c6>
80009b2e:	80 fe       	mov.d %d14,%a15
80009b30:	3c e9       	j 80009b02 <_dtoa_r+0x796>
80009b32:	0c f0       	ld.bu %d15,[%a15]0
80009b34:	c2 1f       	add %d15,1
80009b36:	28 0f       	st.b [%a15]0,%d15
80009b38:	1d 00 70 02 	j 8000a018 <_dtoa_r+0xcac>
80009b3c:	82 06       	mov %d6,0
80009b3e:	7b 40 02 74 	movh %d7,16420
80009b42:	6d 00 1f 0e 	call 8000b780 <__muldf3>
80009b46:	d2 06       	mov %e6,0
80009b48:	0b 23 10 48 	mov %e4,%d3,%d2
80009b4c:	0b 23 10 a8 	mov %e10,%d3,%d2
80009b50:	60 ef       	mov.a %a15,%d14
80009b52:	6d 00 75 0f 	call 8000ba3c <__eqdf2>
80009b56:	df 02 90 ff 	jne %d2,0,80009a76 <_dtoa_r+0x70a>
80009b5a:	1d 00 5f 02 	j 8000a018 <_dtoa_r+0xcac>
80009b5e:	19 a2 24 00 	ld.w %d2,[%sp]36
80009b62:	58 08       	ld.w %d15,[%sp]32
80009b64:	19 a8 14 00 	ld.w %d8,[%sp]20
80009b68:	a0 0f       	mov.a %a15,0
80009b6a:	df 02 3b 00 	jeq %d2,0,80009be0 <_dtoa_r+0x874>
80009b6e:	58 07       	ld.w %d15,[%sp]28
80009b70:	ff 2f 10 00 	jge %d15,2,80009b90 <_dtoa_r+0x824>
80009b74:	58 13       	ld.w %d15,[%sp]76
80009b76:	6e 05       	jz %d15,80009b80 <_dtoa_r+0x814>
80009b78:	1b 33 43 30 	addi %d3,%d3,1075
80009b7c:	58 08       	ld.w %d15,[%sp]32
80009b7e:	3c 22       	j 80009bc2 <_dtoa_r+0x856>
80009b80:	19 a3 10 10 	ld.w %d3,[%sp]80
80009b84:	58 08       	ld.w %d15,[%sp]32
80009b86:	8b 63 03 31 	rsub %d3,%d3,54
80009b8a:	19 a8 14 00 	ld.w %d8,[%sp]20
80009b8e:	3c 1a       	j 80009bc2 <_dtoa_r+0x856>
80009b90:	58 04       	ld.w %d15,[%sp]16
80009b92:	19 a2 20 00 	ld.w %d2,[%sp]32
80009b96:	c2 ff       	add %d15,-1
80009b98:	3f f2 04 00 	jlt %d2,%d15,80009ba0 <_dtoa_r+0x834>
80009b9c:	5a f2       	sub %d15,%d2,%d15
80009b9e:	3c 0b       	j 80009bb4 <_dtoa_r+0x848>
80009ba0:	19 a3 20 00 	ld.w %d3,[%sp]32
80009ba4:	78 08       	st.w [%sp]32,%d15
80009ba6:	52 32       	sub %d2,%d15,%d3
80009ba8:	19 a3 34 00 	ld.w %d3,[%sp]52
80009bac:	82 0f       	mov %d15,0
80009bae:	42 23       	add %d3,%d2
80009bb0:	59 a3 34 00 	st.w [%sp]52,%d3
80009bb4:	19 a3 10 00 	ld.w %d3,[%sp]16
80009bb8:	19 a8 14 00 	ld.w %d8,[%sp]20
80009bbc:	ce 33       	jgez %d3,80009bc2 <_dtoa_r+0x856>
80009bbe:	a2 38       	sub %d8,%d3
80009bc0:	82 03       	mov %d3,0
80009bc2:	19 a2 14 00 	ld.w %d2,[%sp]20
80009bc6:	40 d4       	mov.aa %a4,%a13
80009bc8:	42 32       	add %d2,%d3
80009bca:	59 a2 14 00 	st.w [%sp]20,%d2
80009bce:	19 a2 18 00 	ld.w %d2,[%sp]24
80009bd2:	82 14       	mov %d4,1
80009bd4:	42 32       	add %d2,%d3
80009bd6:	59 a2 18 00 	st.w [%sp]24,%d2
80009bda:	6d 00 6a 05 	call 8000a6ae <__i2b>
80009bde:	40 2f       	mov.aa %a15,%a2
80009be0:	19 a2 18 00 	ld.w %d2,[%sp]24
80009be4:	8b 18 80 32 	ge %d3,%d8,1
80009be8:	8b 12 80 34 	and.ge %d3,%d2,1
80009bec:	76 3e       	jz %d3,80009c08 <_dtoa_r+0x89c>
80009bee:	0b 82 80 31 	min %d3,%d2,%d8
80009bf2:	19 a2 14 00 	ld.w %d2,[%sp]20
80009bf6:	a2 38       	sub %d8,%d3
80009bf8:	a2 32       	sub %d2,%d3
80009bfa:	59 a2 14 00 	st.w [%sp]20,%d2
80009bfe:	19 a2 18 00 	ld.w %d2,[%sp]24
80009c02:	a2 32       	sub %d2,%d3
80009c04:	59 a2 18 00 	st.w [%sp]24,%d2
80009c08:	19 a3 20 00 	ld.w %d3,[%sp]32
80009c0c:	bf 13 27 00 	jlt %d3,1,80009c5a <_dtoa_r+0x8ee>
80009c10:	19 a2 24 00 	ld.w %d2,[%sp]36
80009c14:	df 02 1c 00 	jeq %d2,0,80009c4c <_dtoa_r+0x8e0>
80009c18:	bf 1f 13 00 	jlt %d15,1,80009c3e <_dtoa_r+0x8d2>
80009c1c:	40 f5       	mov.aa %a5,%a15
80009c1e:	02 f4       	mov %d4,%d15
80009c20:	40 d4       	mov.aa %a4,%a13
80009c22:	6d 00 db 05 	call 8000a7d8 <__pow5mult>
80009c26:	40 e6       	mov.aa %a6,%a14
80009c28:	40 d4       	mov.aa %a4,%a13
80009c2a:	40 25       	mov.aa %a5,%a2
80009c2c:	40 2f       	mov.aa %a15,%a2
80009c2e:	6d 00 48 05 	call 8000a6be <__multiply>
80009c32:	40 e5       	mov.aa %a5,%a14
80009c34:	40 2c       	mov.aa %a12,%a2
80009c36:	40 d4       	mov.aa %a4,%a13
80009c38:	6d 00 9d 04 	call 8000a572 <_Bfree>
80009c3c:	40 ce       	mov.aa %a14,%a12
80009c3e:	19 a4 20 00 	ld.w %d4,[%sp]32
80009c42:	40 d4       	mov.aa %a4,%a13
80009c44:	a2 f4       	sub %d4,%d15
80009c46:	40 e5       	mov.aa %a5,%a14
80009c48:	76 49       	jz %d4,80009c5a <_dtoa_r+0x8ee>
80009c4a:	3c 05       	j 80009c54 <_dtoa_r+0x8e8>
80009c4c:	19 a4 20 00 	ld.w %d4,[%sp]32
80009c50:	40 d4       	mov.aa %a4,%a13
80009c52:	40 e5       	mov.aa %a5,%a14
80009c54:	6d 00 c2 05 	call 8000a7d8 <__pow5mult>
80009c58:	40 2e       	mov.aa %a14,%a2
80009c5a:	40 d4       	mov.aa %a4,%a13
80009c5c:	82 14       	mov %d4,1
80009c5e:	6d 00 28 05 	call 8000a6ae <__i2b>
80009c62:	19 a3 34 00 	ld.w %d3,[%sp]52
80009c66:	40 2c       	mov.aa %a12,%a2
80009c68:	8e 3c       	jlez %d3,80009c80 <_dtoa_r+0x914>
80009c6a:	40 d4       	mov.aa %a4,%a13
80009c6c:	40 25       	mov.aa %a5,%a2
80009c6e:	02 34       	mov %d4,%d3
80009c70:	6d 00 b4 05 	call 8000a7d8 <__pow5mult>
80009c74:	58 07       	ld.w %d15,[%sp]28
80009c76:	40 2c       	mov.aa %a12,%a2
80009c78:	82 09       	mov %d9,0
80009c7a:	ff 2f 1f 00 	jge %d15,2,80009cb8 <_dtoa_r+0x94c>
80009c7e:	3c 06       	j 80009c8a <_dtoa_r+0x91e>
80009c80:	19 a2 1c 00 	ld.w %d2,[%sp]28
80009c84:	82 09       	mov %d9,0
80009c86:	ff 22 15 00 	jge %d2,2,80009cb0 <_dtoa_r+0x944>
80009c8a:	82 09       	mov %d9,0
80009c8c:	df 0c 12 80 	jne %d12,0,80009cb0 <_dtoa_r+0x944>
80009c90:	b7 0d 0c fa 	insert %d15,%d13,0,20,12
80009c94:	ee 0e       	jnz %d15,80009cb0 <_dtoa_r+0x944>
80009c96:	7b 00 ff f7 	movh %d15,32752
80009c9a:	26 df       	and %d15,%d13
80009c9c:	6e 0a       	jz %d15,80009cb0 <_dtoa_r+0x944>
80009c9e:	19 a3 14 00 	ld.w %d3,[%sp]20
80009ca2:	58 06       	ld.w %d15,[%sp]24
80009ca4:	c2 13       	add %d3,1
80009ca6:	c2 1f       	add %d15,1
80009ca8:	59 a3 14 00 	st.w [%sp]20,%d3
80009cac:	78 06       	st.w [%sp]24,%d15
80009cae:	82 19       	mov %d9,1
80009cb0:	19 a3 34 00 	ld.w %d3,[%sp]52
80009cb4:	82 12       	mov %d2,1
80009cb6:	76 39       	jz %d3,80009cc8 <_dtoa_r+0x95c>
80009cb8:	4c c4       	ld.w %d15,[%a12]16
80009cba:	90 c3       	addsc.a %a3,%a12,%d15,2
80009cbc:	19 34 10 00 	ld.w %d4,[%a3]16
80009cc0:	6d 00 a3 04 	call 8000a606 <__hi0bits>
80009cc4:	8b 02 02 21 	rsub %d2,%d2,32
80009cc8:	58 06       	ld.w %d15,[%sp]24
80009cca:	42 2f       	add %d15,%d2
80009ccc:	16 1f       	and %d15,31
80009cce:	6e 0a       	jz %d15,80009ce2 <_dtoa_r+0x976>
80009cd0:	8b 0f 02 31 	rsub %d3,%d15,32
80009cd4:	8b cf 01 f1 	rsub %d15,%d15,28
80009cd8:	ff 53 07 00 	jge %d3,5,80009ce6 <_dtoa_r+0x97a>
80009cdc:	df 43 10 00 	jeq %d3,4,80009cfc <_dtoa_r+0x990>
80009ce0:	02 3f       	mov %d15,%d3
80009ce2:	1b cf 01 f0 	addi %d15,%d15,28
80009ce6:	19 a2 14 00 	ld.w %d2,[%sp]20
80009cea:	19 a3 18 00 	ld.w %d3,[%sp]24
80009cee:	42 f2       	add %d2,%d15
80009cf0:	42 f3       	add %d3,%d15
80009cf2:	59 a2 14 00 	st.w [%sp]20,%d2
80009cf6:	42 f8       	add %d8,%d15
80009cf8:	59 a3 18 00 	st.w [%sp]24,%d3
80009cfc:	58 05       	ld.w %d15,[%sp]20
80009cfe:	8e f7       	jlez %d15,80009d0c <_dtoa_r+0x9a0>
80009d00:	40 e5       	mov.aa %a5,%a14
80009d02:	40 d4       	mov.aa %a4,%a13
80009d04:	02 f4       	mov %d4,%d15
80009d06:	6d 00 a7 05 	call 8000a854 <__lshift>
80009d0a:	40 2e       	mov.aa %a14,%a2
80009d0c:	19 a2 18 00 	ld.w %d2,[%sp]24
80009d10:	8e 27       	jlez %d2,80009d1e <_dtoa_r+0x9b2>
80009d12:	40 c5       	mov.aa %a5,%a12
80009d14:	40 d4       	mov.aa %a4,%a13
80009d16:	02 24       	mov %d4,%d2
80009d18:	6d 00 9e 05 	call 8000a854 <__lshift>
80009d1c:	40 2c       	mov.aa %a12,%a2
80009d1e:	19 a3 3c 00 	ld.w %d3,[%sp]60
80009d22:	df 03 20 00 	jeq %d3,0,80009d62 <_dtoa_r+0x9f6>
80009d26:	40 e4       	mov.aa %a4,%a14
80009d28:	40 c5       	mov.aa %a5,%a12
80009d2a:	6d 00 f2 05 	call 8000a90e <__mcmp>
80009d2e:	ff 02 1a 00 	jge %d2,0,80009d62 <_dtoa_r+0x9f6>
80009d32:	58 02       	ld.w %d15,[%sp]8
80009d34:	40 e5       	mov.aa %a5,%a14
80009d36:	c2 ff       	add %d15,-1
80009d38:	40 d4       	mov.aa %a4,%a13
80009d3a:	fb a0 00 40 	mov %e4,10
80009d3e:	78 02       	st.w [%sp]8,%d15
80009d40:	6d 00 22 04 	call 8000a584 <__multadd>
80009d44:	19 a2 2c 00 	ld.w %d2,[%sp]44
80009d48:	19 a3 24 00 	ld.w %d3,[%sp]36
80009d4c:	59 a2 10 00 	st.w [%sp]16,%d2
80009d50:	40 2e       	mov.aa %a14,%a2
80009d52:	76 38       	jz %d3,80009d62 <_dtoa_r+0x9f6>
80009d54:	40 f5       	mov.aa %a5,%a15
80009d56:	40 d4       	mov.aa %a4,%a13
80009d58:	fb a0 00 40 	mov %e4,10
80009d5c:	6d 00 14 04 	call 8000a584 <__multadd>
80009d60:	40 2f       	mov.aa %a15,%a2
80009d62:	19 a2 1c 00 	ld.w %d2,[%sp]28
80009d66:	19 a3 10 00 	ld.w %d3,[%sp]16
80009d6a:	8b 32 80 f2 	ge %d15,%d2,3
80009d6e:	8b 13 40 f4 	and.lt %d15,%d3,1
80009d72:	6e 2a       	jz %d15,80009dc6 <_dtoa_r+0xa5a>
80009d74:	f6 3f       	jnz %d3,80009d92 <_dtoa_r+0xa26>
80009d76:	40 c5       	mov.aa %a5,%a12
80009d78:	40 d4       	mov.aa %a4,%a13
80009d7a:	d2 54       	mov %e4,5
80009d7c:	6d 00 04 04 	call 8000a584 <__multadd>
80009d80:	40 e4       	mov.aa %a4,%a14
80009d82:	40 25       	mov.aa %a5,%a2
80009d84:	40 2c       	mov.aa %a12,%a2
80009d86:	6d 00 c4 05 	call 8000a90e <__mcmp>
80009d8a:	4e 2e       	jgtz %d2,80009da6 <_dtoa_r+0xa3a>
80009d8c:	3c 03       	j 80009d92 <_dtoa_r+0xa26>
80009d8e:	a0 0c       	mov.a %a12,0
80009d90:	a0 0f       	mov.a %a15,0
80009d92:	58 0a       	ld.w %d15,[%sp]40
80009d94:	19 ae 0c 00 	ld.w %d14,[%sp]12
80009d98:	46 0f       	not %d15
80009d9a:	78 02       	st.w [%sp]8,%d15
80009d9c:	3c 11       	j 80009dbe <_dtoa_r+0xa52>
80009d9e:	58 0c       	ld.w %d15,[%sp]48
80009da0:	a0 0c       	mov.a %a12,0
80009da2:	78 02       	st.w [%sp]8,%d15
80009da4:	a0 0f       	mov.a %a15,0
80009da6:	19 a2 08 00 	ld.w %d2,[%sp]8
80009daa:	99 a3 0c 00 	ld.a %a3,[%sp]12
80009dae:	19 ae 0c 00 	ld.w %d14,[%sp]12
80009db2:	da 31       	mov %d15,49
80009db4:	c2 12       	add %d2,1
80009db6:	c2 1e       	add %d14,1
80009db8:	2c 30       	st.b [%a3]0,%d15
80009dba:	59 a2 08 00 	st.w [%sp]8,%d2
80009dbe:	80 f8       	mov.d %d8,%a15
80009dc0:	a0 0f       	mov.a %a15,0
80009dc2:	1d 00 14 01 	j 80009fea <_dtoa_r+0xc7e>
80009dc6:	19 a3 24 00 	ld.w %d3,[%sp]36
80009dca:	f6 35       	jnz %d3,80009dd4 <_dtoa_r+0xa68>
80009dcc:	19 a8 0c 00 	ld.w %d8,[%sp]12
80009dd0:	1d 00 c2 00 	j 80009f54 <_dtoa_r+0xbe8>
80009dd4:	8e 87       	jlez %d8,80009de2 <_dtoa_r+0xa76>
80009dd6:	40 f5       	mov.aa %a5,%a15
80009dd8:	40 d4       	mov.aa %a4,%a13
80009dda:	02 84       	mov %d4,%d8
80009ddc:	6d 00 3c 05 	call 8000a854 <__lshift>
80009de0:	40 2f       	mov.aa %a15,%a2
80009de2:	80 f8       	mov.d %d8,%a15
80009de4:	df 09 16 00 	jeq %d9,0,80009e10 <_dtoa_r+0xaa4>
80009de8:	40 d4       	mov.aa %a4,%a13
80009dea:	48 14       	ld.w %d4,[%a15]4
80009dec:	6d 00 98 03 	call 8000a51c <_Balloc>
80009df0:	48 44       	ld.w %d4,[%a15]16
80009df2:	d9 24 0c 00 	lea %a4,[%a2]12
80009df6:	c2 24       	add %d4,2
80009df8:	d9 f5 0c 00 	lea %a5,[%a15]12
80009dfc:	06 24       	sh %d4,2
80009dfe:	80 2f       	mov.d %d15,%a2
80009e00:	6d 00 7e 03 	call 8000a4fc <memcpy>
80009e04:	60 f5       	mov.a %a5,%d15
80009e06:	40 d4       	mov.aa %a4,%a13
80009e08:	82 14       	mov %d4,1
80009e0a:	6d 00 25 05 	call 8000a854 <__lshift>
80009e0e:	80 28       	mov.d %d8,%a2
80009e10:	19 a9 0c 00 	ld.w %d9,[%sp]12
80009e14:	8f 1c 00 a1 	and %d10,%d12,1
80009e18:	40 e4       	mov.aa %a4,%a14
80009e1a:	40 c5       	mov.aa %a5,%a12
80009e1c:	6d ff 1a fa 	call 80009250 <quorem>
80009e20:	40 e4       	mov.aa %a4,%a14
80009e22:	40 f5       	mov.aa %a5,%a15
80009e24:	02 2e       	mov %d14,%d2
80009e26:	1b 02 03 f0 	addi %d15,%d2,48
80009e2a:	6d 00 72 05 	call 8000a90e <__mcmp>
80009e2e:	60 86       	mov.a %a6,%d8
80009e30:	40 d4       	mov.aa %a4,%a13
80009e32:	40 c5       	mov.aa %a5,%a12
80009e34:	02 2b       	mov %d11,%d2
80009e36:	6d 00 8d 05 	call 8000a950 <__mdiff>
80009e3a:	19 22 0c 00 	ld.w %d2,[%a2]12
80009e3e:	80 2d       	mov.d %d13,%a2
80009e40:	82 1c       	mov %d12,1
80009e42:	f6 26       	jnz %d2,80009e4e <_dtoa_r+0xae2>
80009e44:	40 e4       	mov.aa %a4,%a14
80009e46:	40 25       	mov.aa %a5,%a2
80009e48:	6d 00 63 05 	call 8000a90e <__mcmp>
80009e4c:	02 2c       	mov %d12,%d2
80009e4e:	60 d5       	mov.a %a5,%d13
80009e50:	40 d4       	mov.aa %a4,%a13
80009e52:	6d 00 90 03 	call 8000a572 <_Bfree>
80009e56:	19 a3 1c 00 	ld.w %d3,[%sp]28
80009e5a:	1b 19 00 d0 	addi %d13,%d9,1
80009e5e:	a6 c3       	or %d3,%d12
80009e60:	f6 3f       	jnz %d3,80009e7e <_dtoa_r+0xb12>
80009e62:	f6 ae       	jnz %d10,80009e7e <_dtoa_r+0xb12>
80009e64:	8b 9f 03 32 	eq %d3,%d15,57
80009e68:	40 e2       	mov.aa %a2,%a14
80009e6a:	df 03 3a 80 	jne %d3,0,80009ede <_dtoa_r+0xb72>
80009e6e:	1b 1e 03 20 	addi %d2,%d14,49
80009e72:	8b 1b 80 b2 	ge %d11,%d11,1
80009e76:	2b f2 40 fb 	sel %d15,%d11,%d2,%d15
80009e7a:	02 de       	mov %d14,%d13
80009e7c:	3c 37       	j 80009eea <_dtoa_r+0xb7e>
80009e7e:	ce b5       	jgez %d11,80009e88 <_dtoa_r+0xb1c>
80009e80:	02 fa       	mov %d10,%d15
80009e82:	40 e2       	mov.aa %a2,%a14
80009e84:	4e ca       	jgtz %d12,80009e98 <_dtoa_r+0xb2c>
80009e86:	3c 1e       	j 80009ec2 <_dtoa_r+0xb56>
80009e88:	19 a2 1c 00 	ld.w %d2,[%sp]28
80009e8c:	a6 2b       	or %d11,%d2
80009e8e:	df 0b 20 80 	jne %d11,0,80009ece <_dtoa_r+0xb62>
80009e92:	df 0a 1e 80 	jne %d10,0,80009ece <_dtoa_r+0xb62>
80009e96:	3c f5       	j 80009e80 <_dtoa_r+0xb14>
80009e98:	40 d4       	mov.aa %a4,%a13
80009e9a:	40 e5       	mov.aa %a5,%a14
80009e9c:	82 14       	mov %d4,1
80009e9e:	6d 00 db 04 	call 8000a854 <__lshift>
80009ea2:	40 c5       	mov.aa %a5,%a12
80009ea4:	40 24       	mov.aa %a4,%a2
80009ea6:	b5 a2 04 00 	st.a [%sp]4,%a2
80009eaa:	6d 00 32 05 	call 8000a90e <__mcmp>
80009eae:	99 a2 04 00 	ld.a %a2,[%sp]4
80009eb2:	4e 23       	jgtz %d2,80009eb8 <_dtoa_r+0xb4c>
80009eb4:	f6 27       	jnz %d2,80009ec2 <_dtoa_r+0xb56>
80009eb6:	2e 06       	jz.t %d15,0,80009ec2 <_dtoa_r+0xb56>
80009eb8:	8b 9f 03 32 	eq %d3,%d15,57
80009ebc:	df 03 11 80 	jne %d3,0,80009ede <_dtoa_r+0xb72>
80009ec0:	92 1a       	add %d10,%d15,1
80009ec2:	60 93       	mov.a %a3,%d9
80009ec4:	02 de       	mov %d14,%d13
80009ec6:	34 3a       	st.b [%a3],%d10
80009ec8:	40 2e       	mov.aa %a14,%a2
80009eca:	1d 00 90 00 	j 80009fea <_dtoa_r+0xc7e>
80009ece:	bf 1c 11 00 	jlt %d12,1,80009ef0 <_dtoa_r+0xb84>
80009ed2:	8b 9f 23 32 	ne %d3,%d15,57
80009ed6:	40 e2       	mov.aa %a2,%a14
80009ed8:	02 de       	mov %d14,%d13
80009eda:	c2 1f       	add %d15,1
80009edc:	f6 37       	jnz %d3,80009eea <_dtoa_r+0xb7e>
80009ede:	60 93       	mov.a %a3,%d9
80009ee0:	da 39       	mov %d15,57
80009ee2:	02 de       	mov %d14,%d13
80009ee4:	2c 30       	st.b [%a3]0,%d15
80009ee6:	40 2e       	mov.aa %a14,%a2
80009ee8:	3c 5d       	j 80009fa2 <_dtoa_r+0xc36>
80009eea:	60 92       	mov.a %a2,%d9
80009eec:	2c 20       	st.b [%a2]0,%d15
80009eee:	3c 7e       	j 80009fea <_dtoa_r+0xc7e>
80009ef0:	60 93       	mov.a %a3,%d9
80009ef2:	19 a2 0c 00 	ld.w %d2,[%sp]12
80009ef6:	02 d5       	mov %d5,%d13
80009ef8:	19 a3 10 00 	ld.w %d3,[%sp]16
80009efc:	2c 30       	st.b [%a3]0,%d15
80009efe:	a2 25       	sub %d5,%d2
80009f00:	02 de       	mov %d14,%d13
80009f02:	5f 35 41 00 	jeq %d5,%d3,80009f84 <_dtoa_r+0xc18>
80009f06:	40 e5       	mov.aa %a5,%a14
80009f08:	40 d4       	mov.aa %a4,%a13
80009f0a:	fb a0 00 40 	mov %e4,10
80009f0e:	6d 00 3b 03 	call 8000a584 <__multadd>
80009f12:	80 ff       	mov.d %d15,%a15
80009f14:	40 2e       	mov.aa %a14,%a2
80009f16:	40 d4       	mov.aa %a4,%a13
80009f18:	40 f5       	mov.aa %a5,%a15
80009f1a:	fb a0 00 40 	mov %e4,10
80009f1e:	7e 86       	jne %d15,%d8,80009f2a <_dtoa_r+0xbbe>
80009f20:	6d 00 32 03 	call 8000a584 <__multadd>
80009f24:	40 2f       	mov.aa %a15,%a2
80009f26:	80 28       	mov.d %d8,%a2
80009f28:	3c 0b       	j 80009f3e <_dtoa_r+0xbd2>
80009f2a:	6d 00 2d 03 	call 8000a584 <__multadd>
80009f2e:	60 85       	mov.a %a5,%d8
80009f30:	40 d4       	mov.aa %a4,%a13
80009f32:	fb a0 00 40 	mov %e4,10
80009f36:	40 2f       	mov.aa %a15,%a2
80009f38:	6d 00 26 03 	call 8000a584 <__multadd>
80009f3c:	80 28       	mov.d %d8,%a2
80009f3e:	02 d9       	mov %d9,%d13
80009f40:	1d ff 6c ff 	j 80009e18 <_dtoa_r+0xaac>
80009f44:	40 e5       	mov.aa %a5,%a14
80009f46:	40 d4       	mov.aa %a4,%a13
80009f48:	fb a0 00 40 	mov %e4,10
80009f4c:	6d 00 1c 03 	call 8000a584 <__multadd>
80009f50:	02 98       	mov %d8,%d9
80009f52:	40 2e       	mov.aa %a14,%a2
80009f54:	40 e4       	mov.aa %a4,%a14
80009f56:	40 c5       	mov.aa %a5,%a12
80009f58:	6d ff 7c f9 	call 80009250 <quorem>
80009f5c:	1b 18 00 90 	addi %d9,%d8,1
80009f60:	1b 02 03 f0 	addi %d15,%d2,48
80009f64:	60 82       	mov.a %a2,%d8
80009f66:	19 a2 0c 00 	ld.w %d2,[%sp]12
80009f6a:	02 95       	mov %d5,%d9
80009f6c:	19 a3 10 00 	ld.w %d3,[%sp]16
80009f70:	2c 20       	st.b [%a2]0,%d15
80009f72:	a2 25       	sub %d5,%d2
80009f74:	3f 35 e8 7f 	jlt %d5,%d3,80009f44 <_dtoa_r+0xbd8>
80009f78:	8b 13 40 33 	max %d3,%d3,1
80009f7c:	02 2e       	mov %d14,%d2
80009f7e:	80 f8       	mov.d %d8,%a15
80009f80:	42 3e       	add %d14,%d3
80009f82:	a0 0f       	mov.a %a15,0
80009f84:	40 e5       	mov.aa %a5,%a14
80009f86:	40 d4       	mov.aa %a4,%a13
80009f88:	82 14       	mov %d4,1
80009f8a:	6d 00 65 04 	call 8000a854 <__lshift>
80009f8e:	40 c5       	mov.aa %a5,%a12
80009f90:	40 2e       	mov.aa %a14,%a2
80009f92:	40 24       	mov.aa %a4,%a2
80009f94:	6d 00 bd 04 	call 8000a90e <__mcmp>
80009f98:	4e 25       	jgtz %d2,80009fa2 <_dtoa_r+0xc36>
80009f9a:	df 02 1e 80 	jne %d2,0,80009fd6 <_dtoa_r+0xc6a>
80009f9e:	6f 0f 1c 00 	jz.t %d15,0,80009fd6 <_dtoa_r+0xc6a>
80009fa2:	58 03       	ld.w %d15,[%sp]12
80009fa4:	a2 ef       	sub %d15,%d14
80009fa6:	46 0f       	not %d15
80009fa8:	60 e2       	mov.a %a2,%d14
80009faa:	60 e3       	mov.a %a3,%d14
80009fac:	79 23 ff ff 	ld.b %d3,[%a2]-1
80009fb0:	b0 f3       	add.a %a3,-1
80009fb2:	8b 93 03 52 	eq %d5,%d3,57
80009fb6:	76 5d       	jz %d5,80009fd0 <_dtoa_r+0xc64>
80009fb8:	9f 0f 0a 80 	jned %d15,0,80009fcc <_dtoa_r+0xc60>
80009fbc:	58 02       	ld.w %d15,[%sp]8
80009fbe:	99 a3 0c 00 	ld.a %a3,[%sp]12
80009fc2:	c2 1f       	add %d15,1
80009fc4:	78 02       	st.w [%sp]8,%d15
80009fc6:	da 31       	mov %d15,49
80009fc8:	2c 30       	st.b [%a3]0,%d15
80009fca:	3c 10       	j 80009fea <_dtoa_r+0xc7e>
80009fcc:	80 3e       	mov.d %d14,%a3
80009fce:	3c ed       	j 80009fa8 <_dtoa_r+0xc3c>
80009fd0:	c2 13       	add %d3,1
80009fd2:	34 33       	st.b [%a3],%d3
80009fd4:	3c 0b       	j 80009fea <_dtoa_r+0xc7e>
80009fd6:	60 e2       	mov.a %a2,%d14
80009fd8:	60 e3       	mov.a %a3,%d14
80009fda:	79 2f ff ff 	ld.b %d15,[%a2]-1
80009fde:	b0 f3       	add.a %a3,-1
80009fe0:	8b 0f 03 f2 	eq %d15,%d15,48
80009fe4:	6e 03       	jz %d15,80009fea <_dtoa_r+0xc7e>
80009fe6:	80 3e       	mov.d %d14,%a3
80009fe8:	3c f7       	j 80009fd6 <_dtoa_r+0xc6a>
80009fea:	40 d4       	mov.aa %a4,%a13
80009fec:	40 c5       	mov.aa %a5,%a12
80009fee:	6d 00 c2 02 	call 8000a572 <_Bfree>
80009ff2:	df 08 13 00 	jeq %d8,0,8000a018 <_dtoa_r+0xcac>
80009ff6:	80 f2       	mov.d %d2,%a15
80009ff8:	8b 02 20 f2 	ne %d15,%d2,0
80009ffc:	0b 82 10 f2 	and.ne %d15,%d2,%d8
8000a000:	6e 05       	jz %d15,8000a00a <_dtoa_r+0xc9e>
8000a002:	40 d4       	mov.aa %a4,%a13
8000a004:	40 f5       	mov.aa %a5,%a15
8000a006:	6d 00 b6 02 	call 8000a572 <_Bfree>
8000a00a:	60 85       	mov.a %a5,%d8
8000a00c:	40 d4       	mov.aa %a4,%a13
8000a00e:	6d 00 b2 02 	call 8000a572 <_Bfree>
8000a012:	3c 03       	j 8000a018 <_dtoa_r+0xcac>
8000a014:	58 0c       	ld.w %d15,[%sp]48
8000a016:	78 02       	st.w [%sp]8,%d15
8000a018:	40 d4       	mov.aa %a4,%a13
8000a01a:	40 e5       	mov.aa %a5,%a14
8000a01c:	6d 00 ab 02 	call 8000a572 <_Bfree>
8000a020:	60 e2       	mov.a %a2,%d14
8000a022:	19 a2 08 00 	ld.w %d2,[%sp]8
8000a026:	99 a3 08 10 	ld.a %a3,[%sp]72
8000a02a:	82 0f       	mov %d15,0
8000a02c:	d8 0e       	ld.a %a15,[%sp]56
8000a02e:	2c 20       	st.b [%a2]0,%d15
8000a030:	c2 12       	add %d2,1
8000a032:	74 32       	st.w [%a3],%d2
8000a034:	99 a2 0c 00 	ld.a %a2,[%sp]12
8000a038:	bc f2       	jz.a %a15,8000a03c <_dtoa_r+0xcd0>
8000a03a:	68 0e       	st.w [%a15]0,%d14
8000a03c:	00 90       	ret 
	...

8000a040 <_localeconv_r>:
8000a040:	91 00 00 28 	movh.a %a2,32768
8000a044:	d9 22 40 a0 	lea %a2,[%a2]1664 <80000680 <lconv>>
8000a048:	00 90       	ret 

8000a04a <_malloc_r>:
8000a04a:	1b b4 00 f0 	addi %d15,%d4,11
8000a04e:	8b 7f 61 82 	lt.u %d8,%d15,23
8000a052:	8f 7f c0 f1 	andn %d15,%d15,7
8000a056:	ab 0f a1 88 	seln %d8,%d8,%d15,16
8000a05a:	0b 48 30 41 	lt.u %d4,%d8,%d4
8000a05e:	8b 08 20 45 	or.lt %d4,%d8,0
8000a062:	40 4d       	mov.aa %a13,%a4
8000a064:	76 45       	jz %d4,8000a06e <_malloc_r+0x24>
8000a066:	da 0c       	mov %d15,12
8000a068:	6c 40       	st.w [%a4]0,%d15
8000a06a:	1d 00 2a 02 	j 8000a4be <_malloc_r+0x474>
8000a06e:	91 00 00 f7 	movh.a %a15,28672
8000a072:	8b 88 bf f2 	ge.u %d15,%d8,504
8000a076:	6d 00 51 02 	call 8000a518 <__malloc_lock>
8000a07a:	d9 ff 70 70 	lea %a15,[%a15]1520 <700005f0 <__malloc_av_>>
8000a07e:	ee 19       	jnz %d15,8000a0b0 <_malloc_r+0x66>
8000a080:	8f d8 1f 20 	sh %d2,%d8,-3
8000a084:	01 f2 03 26 	addsc.a %a2,%a15,%d2,3
8000a088:	99 2c 0c 00 	ld.a %a12,[%a2]12
8000a08c:	7d 2c 09 80 	jne.a %a12,%a2,8000a09e <_malloc_r+0x54>
8000a090:	d9 c2 08 00 	lea %a2,[%a12]8
8000a094:	99 cc 14 00 	ld.a %a12,[%a12]20
8000a098:	c2 22       	add %d2,2
8000a09a:	7d 2c 58 00 	jeq.a %a12,%a2,8000a14a <_malloc_r+0x100>
8000a09e:	cc c3       	ld.a %a15,[%a12]12
8000a0a0:	99 c2 08 00 	ld.a %a2,[%a12]8
8000a0a4:	4c c1       	ld.w %d15,[%a12]4
8000a0a6:	ec 23       	st.a [%a2]12,%a15
8000a0a8:	8f 3f c0 f1 	andn %d15,%d15,3
8000a0ac:	e8 22       	st.a [%a15]8,%a2
8000a0ae:	3c 74       	j 8000a196 <_malloc_r+0x14c>
8000a0b0:	8f 78 1f f0 	sh %d15,%d8,-9
8000a0b4:	3b f0 03 20 	mov %d2,63
8000a0b8:	6e 27       	jz %d15,8000a106 <_malloc_r+0xbc>
8000a0ba:	8f a8 1f 20 	sh %d2,%d8,-6
8000a0be:	1b 82 03 20 	addi %d2,%d2,56
8000a0c2:	bf 5f 22 80 	jlt.u %d15,5,8000a106 <_malloc_r+0xbc>
8000a0c6:	8b 5f a1 22 	ge.u %d2,%d15,21
8000a0ca:	f6 24       	jnz %d2,8000a0d2 <_malloc_r+0x88>
8000a0cc:	1b bf 05 20 	addi %d2,%d15,91
8000a0d0:	3c 1b       	j 8000a106 <_malloc_r+0xbc>
8000a0d2:	8b 5f a5 22 	ge.u %d2,%d15,85
8000a0d6:	f6 26       	jnz %d2,8000a0e2 <_malloc_r+0x98>
8000a0d8:	8f 48 1f 20 	sh %d2,%d8,-12
8000a0dc:	1b e2 06 20 	addi %d2,%d2,110
8000a0e0:	3c 13       	j 8000a106 <_malloc_r+0xbc>
8000a0e2:	8b 5f b5 22 	ge.u %d2,%d15,341
8000a0e6:	f6 26       	jnz %d2,8000a0f2 <_malloc_r+0xa8>
8000a0e8:	8f 18 1f 20 	sh %d2,%d8,-15
8000a0ec:	1b 72 07 20 	addi %d2,%d2,119
8000a0f0:	3c 0b       	j 8000a106 <_malloc_r+0xbc>
8000a0f2:	3b 50 55 30 	mov %d3,1365
8000a0f6:	3b e0 07 20 	mov %d2,126
8000a0fa:	7f 3f 06 80 	jge.u %d15,%d3,8000a106 <_malloc_r+0xbc>
8000a0fe:	8f e8 1e 20 	sh %d2,%d8,-18
8000a102:	1b c2 07 20 	addi %d2,%d2,124
8000a106:	01 f2 03 26 	addsc.a %a2,%a15,%d2,3
8000a10a:	99 2c 0c 00 	ld.a %a12,[%a2]12
8000a10e:	7d 2c 1d 00 	jeq.a %a12,%a2,8000a148 <_malloc_r+0xfe>
8000a112:	19 c4 04 00 	ld.w %d4,[%a12]4
8000a116:	8f 34 c0 41 	andn %d4,%d4,3
8000a11a:	5a 84       	sub %d15,%d4,%d8
8000a11c:	8b 0f 41 32 	lt %d3,%d15,16
8000a120:	f6 33       	jnz %d3,8000a126 <_malloc_r+0xdc>
8000a122:	c2 f2       	add %d2,-1
8000a124:	3c 12       	j 8000a148 <_malloc_r+0xfe>
8000a126:	0e fe       	jltz %d15,8000a142 <_malloc_r+0xf8>
8000a128:	cc c3       	ld.a %a15,[%a12]12
8000a12a:	99 c2 08 00 	ld.a %a2,[%a12]8
8000a12e:	ec 23       	st.a [%a2]12,%a15
8000a130:	e8 22       	st.a [%a15]8,%a2
8000a132:	01 c4 00 f6 	addsc.a %a15,%a12,%d4,0
8000a136:	b7 10 21 20 	imask %e2,1,0,1
8000a13a:	49 f2 44 08 	ldmst [%a15]4,%e2
8000a13e:	1d 00 cc 01 	j 8000a4d6 <_malloc_r+0x48c>
8000a142:	99 cc 0c 00 	ld.a %a12,[%a12]12
8000a146:	3c e4       	j 8000a10e <_malloc_r+0xc4>
8000a148:	c2 12       	add %d2,1
8000a14a:	c8 4c       	ld.a %a12,[%a15]16
8000a14c:	91 00 00 37 	movh.a %a3,28672
8000a150:	d9 33 78 70 	lea %a3,[%a3]1528 <700005f8 <__malloc_av_+0x8>>
8000a154:	7d 3c 83 00 	jeq.a %a12,%a3,8000a25a <_malloc_r+0x210>
8000a158:	4c c1       	ld.w %d15,[%a12]4
8000a15a:	8f 3f c0 f1 	andn %d15,%d15,3
8000a15e:	52 83       	sub %d3,%d15,%d8
8000a160:	8b 03 41 42 	lt %d4,%d3,16
8000a164:	df 04 16 80 	jne %d4,0,8000a190 <_malloc_r+0x146>
8000a168:	01 c8 00 26 	addsc.a %a2,%a12,%d8,0
8000a16c:	8f 18 40 81 	or %d8,%d8,1
8000a170:	59 c8 04 00 	st.w [%a12]4,%d8
8000a174:	e8 52       	st.a [%a15]20,%a2
8000a176:	e8 42       	st.a [%a15]16,%a2
8000a178:	8f 13 40 f1 	or %d15,%d3,1
8000a17c:	b5 23 0c 00 	st.a [%a2]12,%a3
8000a180:	b5 23 08 00 	st.a [%a2]8,%a3
8000a184:	6c 21       	st.w [%a2]4,%d15
8000a186:	01 23 00 26 	addsc.a %a2,%a2,%d3,0
8000a18a:	74 23       	st.w [%a2],%d3
8000a18c:	1d 00 a5 01 	j 8000a4d6 <_malloc_r+0x48c>
8000a190:	e8 53       	st.a [%a15]20,%a3
8000a192:	e8 43       	st.a [%a15]16,%a3
8000a194:	0e 33       	jltz %d3,8000a19a <_malloc_r+0x150>
8000a196:	10 cf       	addsc.a %a15,%a12,%d15,0
8000a198:	3c cf       	j 8000a136 <_malloc_r+0xec>
8000a19a:	3b 00 20 30 	mov %d3,512
8000a19e:	7f 3f 15 80 	jge.u %d15,%d3,8000a1c8 <_malloc_r+0x17e>
8000a1a2:	06 df       	sh %d15,-3
8000a1a4:	d0 f2       	addsc.a %a2,%a15,%d15,3
8000a1a6:	48 14       	ld.w %d4,[%a15]4
8000a1a8:	99 24 08 00 	ld.a %a4,[%a2]8
8000a1ac:	8f ef 3f 30 	sha %d3,%d15,-2
8000a1b0:	b5 c2 0c 00 	st.a [%a12]12,%a2
8000a1b4:	b5 c4 08 00 	st.a [%a12]8,%a4
8000a1b8:	d7 14 01 33 	insert %d3,%d4,1,%d3,1
8000a1bc:	b5 2c 08 00 	st.a [%a2]8,%a12
8000a1c0:	68 13       	st.w [%a15]4,%d3
8000a1c2:	b5 4c 0c 00 	st.a [%a4]12,%a12
8000a1c6:	3c 4a       	j 8000a25a <_malloc_r+0x210>
8000a1c8:	8f af 1f 40 	sh %d4,%d15,-6
8000a1cc:	8f 7f 1f 30 	sh %d3,%d15,-9
8000a1d0:	1b 84 03 40 	addi %d4,%d4,56
8000a1d4:	bf 53 22 80 	jlt.u %d3,5,8000a218 <_malloc_r+0x1ce>
8000a1d8:	8b 53 a1 42 	ge.u %d4,%d3,21
8000a1dc:	f6 44       	jnz %d4,8000a1e4 <_malloc_r+0x19a>
8000a1de:	1b b3 05 40 	addi %d4,%d3,91
8000a1e2:	3c 1b       	j 8000a218 <_malloc_r+0x1ce>
8000a1e4:	8b 53 a5 42 	ge.u %d4,%d3,85
8000a1e8:	f6 46       	jnz %d4,8000a1f4 <_malloc_r+0x1aa>
8000a1ea:	8f 4f 1f 40 	sh %d4,%d15,-12
8000a1ee:	1b e4 06 40 	addi %d4,%d4,110
8000a1f2:	3c 13       	j 8000a218 <_malloc_r+0x1ce>
8000a1f4:	8b 53 b5 42 	ge.u %d4,%d3,341
8000a1f8:	f6 46       	jnz %d4,8000a204 <_malloc_r+0x1ba>
8000a1fa:	8f 1f 1f 40 	sh %d4,%d15,-15
8000a1fe:	1b 74 07 40 	addi %d4,%d4,119
8000a202:	3c 0b       	j 8000a218 <_malloc_r+0x1ce>
8000a204:	3b 50 55 50 	mov %d5,1365
8000a208:	3b e0 07 40 	mov %d4,126
8000a20c:	7f 53 06 80 	jge.u %d3,%d5,8000a218 <_malloc_r+0x1ce>
8000a210:	8f ef 1e 40 	sh %d4,%d15,-18
8000a214:	1b c4 07 40 	addi %d4,%d4,124
8000a218:	01 f4 03 46 	addsc.a %a4,%a15,%d4,3
8000a21c:	99 42 08 00 	ld.a %a2,[%a4]8
8000a220:	7d 42 0d 80 	jne.a %a2,%a4,8000a23a <_malloc_r+0x1f0>
8000a224:	4c f1       	ld.w %d15,[%a15]4
8000a226:	86 e4       	sha %d4,-2
8000a228:	d7 1f 01 44 	insert %d4,%d15,1,%d4,1
8000a22c:	40 24       	mov.aa %a4,%a2
8000a22e:	68 14       	st.w [%a15]4,%d4
8000a230:	3c 0d       	j 8000a24a <_malloc_r+0x200>
8000a232:	99 22 08 00 	ld.a %a2,[%a2]8
8000a236:	7d 42 08 00 	jeq.a %a2,%a4,8000a246 <_malloc_r+0x1fc>
8000a23a:	19 23 04 00 	ld.w %d3,[%a2]4
8000a23e:	8f 33 c0 31 	andn %d3,%d3,3
8000a242:	3f 3f f8 ff 	jlt.u %d15,%d3,8000a232 <_malloc_r+0x1e8>
8000a246:	99 24 0c 00 	ld.a %a4,[%a2]12
8000a24a:	b5 c4 0c 00 	st.a [%a12]12,%a4
8000a24e:	b5 c2 08 00 	st.a [%a12]8,%a2
8000a252:	b5 4c 08 00 	st.a [%a4]8,%a12
8000a256:	b5 2c 0c 00 	st.a [%a2]12,%a12
8000a25a:	8f e2 3f 30 	sha %d3,%d2,-2
8000a25e:	82 1f       	mov %d15,1
8000a260:	0f 3f 00 f0 	sh %d15,%d15,%d3
8000a264:	48 13       	ld.w %d3,[%a15]4
8000a266:	3f f3 73 80 	jlt.u %d3,%d15,8000a34c <_malloc_r+0x302>
8000a26a:	0f 3f 80 40 	and %d4,%d15,%d3
8000a26e:	f6 49       	jnz %d4,8000a280 <_malloc_r+0x236>
8000a270:	8f 32 c0 21 	andn %d2,%d2,3
8000a274:	06 1f       	sh %d15,1
8000a276:	0f 3f 80 40 	and %d4,%d15,%d3
8000a27a:	c2 42       	add %d2,4
8000a27c:	df 04 fc 7f 	jeq %d4,0,8000a274 <_malloc_r+0x22a>
8000a280:	01 f2 03 26 	addsc.a %a2,%a15,%d2,3
8000a284:	02 24       	mov %d4,%d2
8000a286:	40 24       	mov.aa %a4,%a2
8000a288:	99 4c 0c 00 	ld.a %a12,[%a4]12
8000a28c:	7d 4c 3c 00 	jeq.a %a12,%a4,8000a304 <_malloc_r+0x2ba>
8000a290:	19 c6 04 00 	ld.w %d6,[%a12]4
8000a294:	8f 36 c0 61 	andn %d6,%d6,3
8000a298:	0b 86 80 30 	sub %d3,%d6,%d8
8000a29c:	8b 03 41 52 	lt %d5,%d3,16
8000a2a0:	df 05 1d 80 	jne %d5,0,8000a2da <_malloc_r+0x290>
8000a2a4:	01 c8 00 26 	addsc.a %a2,%a12,%d8,0
8000a2a8:	8f 18 40 81 	or %d8,%d8,1
8000a2ac:	59 c8 04 00 	st.w [%a12]4,%d8
8000a2b0:	99 c4 0c 00 	ld.a %a4,[%a12]12
8000a2b4:	09 c5 88 05 	ld.a %a5,[+%a12]8
8000a2b8:	8f 13 40 f1 	or %d15,%d3,1
8000a2bc:	b5 54 0c 00 	st.a [%a5]12,%a4
8000a2c0:	b5 45 08 00 	st.a [%a4]8,%a5
8000a2c4:	e8 52       	st.a [%a15]20,%a2
8000a2c6:	e8 42       	st.a [%a15]16,%a2
8000a2c8:	b5 23 0c 00 	st.a [%a2]12,%a3
8000a2cc:	b5 23 08 00 	st.a [%a2]8,%a3
8000a2d0:	6c 21       	st.w [%a2]4,%d15
8000a2d2:	01 23 00 26 	addsc.a %a2,%a2,%d3,0
8000a2d6:	74 23       	st.w [%a2],%d3
8000a2d8:	3c 0e       	j 8000a2f4 <_malloc_r+0x2aa>
8000a2da:	bf 03 12 00 	jlt %d3,0,8000a2fe <_malloc_r+0x2b4>
8000a2de:	01 c6 00 f6 	addsc.a %a15,%a12,%d6,0
8000a2e2:	b7 10 21 20 	imask %e2,1,0,1
8000a2e6:	49 f2 44 08 	ldmst [%a15]4,%e2
8000a2ea:	cc c3       	ld.a %a15,[%a12]12
8000a2ec:	09 c2 88 05 	ld.a %a2,[+%a12]8
8000a2f0:	ec 23       	st.a [%a2]12,%a15
8000a2f2:	e8 22       	st.a [%a15]8,%a2
8000a2f4:	40 d4       	mov.aa %a4,%a13
8000a2f6:	6d 00 12 01 	call 8000a51a <__malloc_unlock>
8000a2fa:	1d 00 f3 00 	j 8000a4e0 <_malloc_r+0x496>
8000a2fe:	99 cc 0c 00 	ld.a %a12,[%a12]12
8000a302:	3c c5       	j 8000a28c <_malloc_r+0x242>
8000a304:	c2 14       	add %d4,1
8000a306:	8f 34 00 31 	and %d3,%d4,3
8000a30a:	d9 44 08 00 	lea %a4,[%a4]8
8000a30e:	df 03 bd ff 	jne %d3,0,8000a288 <_malloc_r+0x23e>
8000a312:	8f 32 00 31 	and %d3,%d2,3
8000a316:	f6 36       	jnz %d3,8000a322 <_malloc_r+0x2d8>
8000a318:	48 12       	ld.w %d2,[%a15]4
8000a31a:	0f f2 e0 20 	andn %d2,%d2,%d15
8000a31e:	68 12       	st.w [%a15]4,%d2
8000a320:	3c 07       	j 8000a32e <_malloc_r+0x2e4>
8000a322:	d9 24 f8 ff 	lea %a4,[%a2]-8
8000a326:	d4 22       	ld.a %a2,[%a2]
8000a328:	c2 f2       	add %d2,-1
8000a32a:	7d 42 f4 7f 	jeq.a %a2,%a4,8000a312 <_malloc_r+0x2c8>
8000a32e:	06 1f       	sh %d15,1
8000a330:	48 12       	ld.w %d2,[%a15]4
8000a332:	8b 0f 20 32 	ne %d3,%d15,0
8000a336:	0b f2 50 32 	and.ge.u %d3,%d2,%d15
8000a33a:	76 39       	jz %d3,8000a34c <_malloc_r+0x302>
8000a33c:	0f 2f 80 30 	and %d3,%d15,%d2
8000a340:	f6 34       	jnz %d3,8000a348 <_malloc_r+0x2fe>
8000a342:	c2 44       	add %d4,4
8000a344:	06 1f       	sh %d15,1
8000a346:	3c fb       	j 8000a33c <_malloc_r+0x2f2>
8000a348:	02 42       	mov %d2,%d4
8000a34a:	3c 9b       	j 8000a280 <_malloc_r+0x236>
8000a34c:	c8 2c       	ld.a %a12,[%a15]8
8000a34e:	19 ca 04 00 	ld.w %d10,[%a12]4
8000a352:	8f 3a c0 a1 	andn %d10,%d10,3
8000a356:	5a 8a       	sub %d15,%d10,%d8
8000a358:	8b 0f 41 22 	lt %d2,%d15,16
8000a35c:	0b 8a a0 22 	or.lt.u %d2,%d10,%d8
8000a360:	df 02 b1 00 	jeq %d2,0,8000a4c2 <_malloc_r+0x478>
8000a364:	91 00 00 27 	movh.a %a2,28672
8000a368:	19 2b 18 c3 	ld.w %d11,[%a2]13080 <70003318 <__malloc_top_pad>>
8000a36c:	91 00 00 27 	movh.a %a2,28672
8000a370:	42 8b       	add %d11,%d8
8000a372:	19 23 68 70 	ld.w %d3,[%a2]1512 <700005e8 <__malloc_sbrk_base>>
8000a376:	1b fb 00 f1 	addi %d15,%d11,4111
8000a37a:	b7 0f 0c f0 	insert %d15,%d15,0,0,12
8000a37e:	1b 0b 01 20 	addi %d2,%d11,16
8000a382:	8b f3 3f b2 	ne %d11,%d3,-1
8000a386:	2b 2f 40 bb 	sel %d11,%d11,%d15,%d2
8000a38a:	40 d4       	mov.aa %a4,%a13
8000a38c:	02 b4       	mov %d4,%d11
8000a38e:	80 2c       	mov.d %d12,%a2
8000a390:	6d 00 ba 03 	call 8000ab04 <_sbrk_r>
8000a394:	80 29       	mov.d %d9,%a2
8000a396:	df f9 86 00 	jeq %d9,-1,8000a4a2 <_malloc_r+0x458>
8000a39a:	80 c2       	mov.d %d2,%a12
8000a39c:	80 c3       	mov.d %d3,%a12
8000a39e:	42 a2       	add %d2,%d10
8000a3a0:	80 f4       	mov.d %d4,%a15
8000a3a2:	0b 29 30 f1 	lt.u %d15,%d9,%d2
8000a3a6:	0b 43 10 f2 	and.ne %d15,%d3,%d4
8000a3aa:	01 fc 10 d4 	ne.a %d13,%a12,%a15
8000a3ae:	ee 7a       	jnz %d15,8000a4a2 <_malloc_r+0x458>
8000a3b0:	91 00 00 e7 	movh.a %a14,28672
8000a3b4:	19 e3 28 b3 	ld.w %d3,[%a14]13032 <700032e8 <__malloc_current_mallinfo>>
8000a3b8:	42 b3       	add %d3,%d11
8000a3ba:	59 e3 28 b3 	st.w [%a14]13032 <700032e8 <__malloc_current_mallinfo>>,%d3
8000a3be:	5f 29 0c 80 	jne %d9,%d2,8000a3d6 <_malloc_r+0x38c>
8000a3c2:	b7 09 14 f6 	insert %d15,%d9,0,12,20
8000a3c6:	ee 08       	jnz %d15,8000a3d6 <_malloc_r+0x38c>
8000a3c8:	c8 22       	ld.a %a2,[%a15]8
8000a3ca:	42 ba       	add %d10,%d11
8000a3cc:	8f 1a 40 a1 	or %d10,%d10,1
8000a3d0:	59 2a 04 00 	st.w [%a2]4,%d10
8000a3d4:	3c 55       	j 8000a47e <_malloc_r+0x434>
8000a3d6:	60 c2       	mov.a %a2,%d12
8000a3d8:	19 2f 68 70 	ld.w %d15,[%a2]1512
8000a3dc:	5e f6       	jne %d15,-1,8000a3e8 <_malloc_r+0x39e>
8000a3de:	91 00 00 27 	movh.a %a2,28672
8000a3e2:	59 29 68 70 	st.w [%a2]1512 <700005e8 <__malloc_sbrk_base>>,%d9
8000a3e6:	3c 06       	j 8000a3f2 <_malloc_r+0x3a8>
8000a3e8:	0b 29 80 20 	sub %d2,%d9,%d2
8000a3ec:	42 23       	add %d3,%d2
8000a3ee:	59 e3 28 b3 	st.w [%a14]13032 <700032e8 <__malloc_current_mallinfo>>,%d3
8000a3f2:	8f 79 00 21 	and %d2,%d9,7
8000a3f6:	82 0f       	mov %d15,0
8000a3f8:	76 24       	jz %d2,8000a400 <_malloc_r+0x3b6>
8000a3fa:	8b 82 00 f1 	rsub %d15,%d2,8
8000a3fe:	42 f9       	add %d9,%d15
8000a400:	42 9b       	add %d11,%d9
8000a402:	b7 0b 14 b6 	insert %d11,%d11,0,12,20
8000a406:	1b 0f 00 21 	addi %d2,%d15,4096
8000a40a:	5a b2       	sub %d15,%d2,%d11
8000a40c:	40 d4       	mov.aa %a4,%a13
8000a40e:	02 f4       	mov %d4,%d15
8000a410:	6d 00 7a 03 	call 8000ab04 <_sbrk_r>
8000a414:	80 22       	mov.d %d2,%a2
8000a416:	df f2 04 80 	jne %d2,-1,8000a41e <_malloc_r+0x3d4>
8000a41a:	60 92       	mov.a %a2,%d9
8000a41c:	82 0f       	mov %d15,0
8000a41e:	80 2b       	mov.d %d11,%a2
8000a420:	19 e2 28 b3 	ld.w %d2,[%a14]13032 <700032e8 <__malloc_current_mallinfo>>
8000a424:	a2 9b       	sub %d11,%d9
8000a426:	42 f2       	add %d2,%d15
8000a428:	60 92       	mov.a %a2,%d9
8000a42a:	42 bf       	add %d15,%d11
8000a42c:	68 29       	st.w [%a15]8,%d9
8000a42e:	8f 1f 40 31 	or %d3,%d15,1
8000a432:	59 e2 28 b3 	st.w [%a14]13032 <700032e8 <__malloc_current_mallinfo>>,%d2
8000a436:	59 23 04 00 	st.w [%a2]4 <700032e8 <__malloc_current_mallinfo>>,%d3
8000a43a:	df 0d 22 00 	jeq %d13,0,8000a47e <_malloc_r+0x434>
8000a43e:	8b 0a a1 f2 	ge.u %d15,%d10,16
8000a442:	ee 05       	jnz %d15,8000a44c <_malloc_r+0x402>
8000a444:	82 12       	mov %d2,1
8000a446:	59 22 04 00 	st.w [%a2]4,%d2
8000a44a:	3c 2c       	j 8000a4a2 <_malloc_r+0x458>
8000a44c:	1b 4a ff af 	addi %d10,%d10,-12
8000a450:	8f 7a c0 f1 	andn %d15,%d10,7
8000a454:	10 c2       	addsc.a %a2,%a12,%d15,0
8000a456:	82 52       	mov %d2,5
8000a458:	59 22 04 00 	st.w [%a2]4,%d2
8000a45c:	59 22 08 00 	st.w [%a2]8,%d2
8000a460:	19 c2 04 00 	ld.w %d2,[%a12]4
8000a464:	8f 12 00 21 	and %d2,%d2,1
8000a468:	a6 f2       	or %d2,%d15
8000a46a:	59 c2 04 00 	st.w [%a12]4,%d2
8000a46e:	8b 0f 61 f2 	lt.u %d15,%d15,16
8000a472:	ee 06       	jnz %d15,8000a47e <_malloc_r+0x434>
8000a474:	40 d4       	mov.aa %a4,%a13
8000a476:	d9 c5 08 00 	lea %a5,[%a12]8
8000a47a:	6d 00 5a 04 	call 8000ad2e <_free_r>
8000a47e:	91 00 00 27 	movh.a %a2,28672
8000a482:	19 ef 28 b3 	ld.w %d15,[%a14]13032 <700032e8 <__malloc_current_mallinfo>>
8000a486:	19 22 14 c3 	ld.w %d2,[%a2]13076 <70003314 <__malloc_max_sbrked_mem>>
8000a48a:	7f f2 04 80 	jge.u %d2,%d15,8000a492 <_malloc_r+0x448>
8000a48e:	59 2f 14 c3 	st.w [%a2]13076 <70003314 <__malloc_max_sbrked_mem>>,%d15
8000a492:	91 00 00 27 	movh.a %a2,28672
8000a496:	19 22 10 c3 	ld.w %d2,[%a2]13072 <70003310 <__malloc_max_total_mem>>
8000a49a:	7f f2 04 80 	jge.u %d2,%d15,8000a4a2 <_malloc_r+0x458>
8000a49e:	59 2f 10 c3 	st.w [%a2]13072 <70003310 <__malloc_max_total_mem>>,%d15
8000a4a2:	c8 22       	ld.a %a2,[%a15]8
8000a4a4:	19 22 04 00 	ld.w %d2,[%a2]4 <70003310 <__malloc_max_total_mem>>
8000a4a8:	8f 32 c0 21 	andn %d2,%d2,3
8000a4ac:	5a 82       	sub %d15,%d2,%d8
8000a4ae:	8b 0f 41 32 	lt %d3,%d15,16
8000a4b2:	0b 82 a0 32 	or.lt.u %d3,%d2,%d8
8000a4b6:	76 36       	jz %d3,8000a4c2 <_malloc_r+0x478>
8000a4b8:	40 d4       	mov.aa %a4,%a13
8000a4ba:	6d 00 30 00 	call 8000a51a <__malloc_unlock>
8000a4be:	a0 0c       	mov.a %a12,0
8000a4c0:	3c 10       	j 8000a4e0 <_malloc_r+0x496>
8000a4c2:	c8 2c       	ld.a %a12,[%a15]8
8000a4c4:	8f 18 40 21 	or %d2,%d8,1
8000a4c8:	96 01       	or %d15,1
8000a4ca:	01 c8 00 26 	addsc.a %a2,%a12,%d8,0
8000a4ce:	59 c2 04 00 	st.w [%a12]4,%d2
8000a4d2:	e8 22       	st.a [%a15]8,%a2
8000a4d4:	6c 21       	st.w [%a2]4,%d15
8000a4d6:	40 d4       	mov.aa %a4,%a13
8000a4d8:	6d 00 21 00 	call 8000a51a <__malloc_unlock>
8000a4dc:	d9 cc 08 00 	lea %a12,[%a12]8
8000a4e0:	40 c2       	mov.aa %a2,%a12
8000a4e2:	00 90       	ret 

8000a4e4 <memchr>:
8000a4e4:	8f f4 0f 41 	and %d4,%d4,255
8000a4e8:	9f 05 04 80 	jned %d5,0,8000a4f0 <memchr+0xc>
8000a4ec:	a0 02       	mov.a %a2,0
8000a4ee:	00 90       	ret 
8000a4f0:	0c 40       	ld.bu %d15,[%a4]0
8000a4f2:	3e 43       	jeq %d15,%d4,8000a4f8 <memchr+0x14>
8000a4f4:	b0 14       	add.a %a4,1
8000a4f6:	3c f9       	j 8000a4e8 <memchr+0x4>
8000a4f8:	40 42       	mov.aa %a2,%a4
8000a4fa:	00 90       	ret 

8000a4fc <memcpy>:
8000a4fc:	40 42       	mov.aa %a2,%a4
8000a4fe:	a0 0f       	mov.a %a15,0
8000a500:	01 f2 10 40 	add.a %a4,%a2,%a15
8000a504:	01 f5 10 30 	add.a %a3,%a5,%a15
8000a508:	9f 04 03 80 	jned %d4,0,8000a50e <memcpy+0x12>
8000a50c:	00 90       	ret 
8000a50e:	79 3f 00 00 	ld.b %d15,[%a3]0
8000a512:	b0 1f       	add.a %a15,1
8000a514:	2c 40       	st.b [%a4]0,%d15
8000a516:	3c f5       	j 8000a500 <memcpy+0x4>

8000a518 <__malloc_lock>:
8000a518:	00 90       	ret 

8000a51a <__malloc_unlock>:
8000a51a:	00 90       	ret 

8000a51c <_Balloc>:
8000a51c:	19 42 0c 10 	ld.w %d2,[%a4]76
8000a520:	40 4f       	mov.aa %a15,%a4
8000a522:	02 4f       	mov %d15,%d4
8000a524:	76 29       	jz %d2,8000a536 <_Balloc+0x1a>
8000a526:	99 f3 0c 10 	ld.a %a3,[%a15]76
8000a52a:	90 33       	addsc.a %a3,%a3,%d15,2
8000a52c:	d4 32       	ld.a %a2,[%a3]
8000a52e:	bc 2f       	jz.a %a2,8000a54c <_Balloc+0x30>
8000a530:	4c 20       	ld.w %d15,[%a2]0
8000a532:	6c 30       	st.w [%a3]0,%d15
8000a534:	3c 1b       	j 8000a56a <_Balloc+0x4e>
8000a536:	82 44       	mov %d4,4
8000a538:	3b 10 02 50 	mov %d5,33
8000a53c:	6d 00 6b 03 	call 8000ac12 <_calloc_r>
8000a540:	b5 f2 0c 10 	st.a [%a15]76,%a2
8000a544:	bd 02 f1 ff 	jnz.a %a2,8000a526 <_Balloc+0xa>
8000a548:	a0 02       	mov.a %a2,0
8000a54a:	00 90       	ret 
8000a54c:	82 18       	mov %d8,1
8000a54e:	0f f8 00 80 	sh %d8,%d8,%d15
8000a552:	1b 58 00 50 	addi %d5,%d8,5
8000a556:	40 f4       	mov.aa %a4,%a15
8000a558:	82 14       	mov %d4,1
8000a55a:	06 25       	sh %d5,2
8000a55c:	6d 00 5b 03 	call 8000ac12 <_calloc_r>
8000a560:	bd 02 f4 7f 	jz.a %a2,8000a548 <_Balloc+0x2c>
8000a564:	6c 21       	st.w [%a2]4,%d15
8000a566:	59 28 08 00 	st.w [%a2]8,%d8
8000a56a:	82 0f       	mov %d15,0
8000a56c:	6c 24       	st.w [%a2]16,%d15
8000a56e:	6c 23       	st.w [%a2]12,%d15
8000a570:	00 90       	ret 

8000a572 <_Bfree>:
8000a572:	bc 58       	jz.a %a5,8000a582 <_Bfree+0x10>
8000a574:	99 4f 0c 10 	ld.a %a15,[%a4]76
8000a578:	4c 51       	ld.w %d15,[%a5]4
8000a57a:	90 ff       	addsc.a %a15,%a15,%d15,2
8000a57c:	4c f0       	ld.w %d15,[%a15]0
8000a57e:	6c 50       	st.w [%a5]0,%d15
8000a580:	e8 05       	st.a [%a15]0,%a5
8000a582:	00 90       	ret 

8000a584 <__multadd>:
8000a584:	19 59 10 00 	ld.w %d9,[%a5]16
8000a588:	40 4c       	mov.aa %a12,%a4
8000a58a:	9a f9       	add %d15,%d9,-1
8000a58c:	8b 19 80 22 	ge %d2,%d9,1
8000a590:	40 5f       	mov.aa %a15,%a5
8000a592:	02 58       	mov %d8,%d5
8000a594:	d9 53 14 00 	lea %a3,[%a5]20
8000a598:	ab 0f 80 22 	sel %d2,%d2,%d15,0
8000a59c:	40 32       	mov.aa %a2,%a3
8000a59e:	44 25       	ld.w %d5,[%a2+]
8000a5a0:	b7 05 10 38 	insert %d3,%d5,0,16,16
8000a5a4:	8f 05 1f f0 	sh %d15,%d5,-16
8000a5a8:	03 43 0a 38 	madd %d3,%d8,%d3,%d4
8000a5ac:	8f 03 1f 60 	sh %d6,%d3,-16
8000a5b0:	03 4f 0a f6 	madd %d15,%d6,%d15,%d4
8000a5b4:	37 f3 10 38 	insert %d3,%d3,%d15,16,16
8000a5b8:	8f 0f 1f 80 	sh %d8,%d15,-16
8000a5bc:	74 33       	st.w [%a3],%d3
8000a5be:	40 23       	mov.aa %a3,%a2
8000a5c0:	9f 02 ee ff 	jned %d2,0,8000a59c <__multadd+0x18>
8000a5c4:	df 08 1f 00 	jeq %d8,0,8000a602 <__multadd+0x7e>
8000a5c8:	4c f2       	ld.w %d15,[%a15]8
8000a5ca:	3f f9 16 00 	jlt %d9,%d15,8000a5f6 <__multadd+0x72>
8000a5ce:	48 14       	ld.w %d4,[%a15]4
8000a5d0:	40 c4       	mov.aa %a4,%a12
8000a5d2:	c2 14       	add %d4,1
8000a5d4:	6d ff a4 ff 	call 8000a51c <_Balloc>
8000a5d8:	48 44       	ld.w %d4,[%a15]16
8000a5da:	d9 f5 0c 00 	lea %a5,[%a15]12
8000a5de:	c2 24       	add %d4,2
8000a5e0:	d9 24 0c 00 	lea %a4,[%a2]12
8000a5e4:	06 24       	sh %d4,2
8000a5e6:	40 2d       	mov.aa %a13,%a2
8000a5e8:	6d ff 8a ff 	call 8000a4fc <memcpy>
8000a5ec:	40 f5       	mov.aa %a5,%a15
8000a5ee:	40 c4       	mov.aa %a4,%a12
8000a5f0:	6d ff c1 ff 	call 8000a572 <_Bfree>
8000a5f4:	40 df       	mov.aa %a15,%a13
8000a5f6:	01 f9 02 26 	addsc.a %a2,%a15,%d9,2
8000a5fa:	c2 19       	add %d9,1
8000a5fc:	59 28 14 00 	st.w [%a2]20,%d8
8000a600:	68 49       	st.w [%a15]16,%d9
8000a602:	40 f2       	mov.aa %a2,%a15
8000a604:	00 90       	ret 

8000a606 <__hi0bits>:
8000a606:	b7 04 10 f0 	insert %d15,%d4,0,0,16
8000a60a:	82 02       	mov %d2,0
8000a60c:	ee 05       	jnz %d15,8000a616 <__hi0bits+0x10>
8000a60e:	8f 04 01 40 	sh %d4,%d4,16
8000a612:	3b 00 01 20 	mov %d2,16
8000a616:	b7 04 18 f0 	insert %d15,%d4,0,0,24
8000a61a:	ee 05       	jnz %d15,8000a624 <__hi0bits+0x1e>
8000a61c:	1b 82 00 20 	addi %d2,%d2,8
8000a620:	8f 84 00 40 	sh %d4,%d4,8
8000a624:	b7 04 1c f0 	insert %d15,%d4,0,0,28
8000a628:	ee 03       	jnz %d15,8000a62e <__hi0bits+0x28>
8000a62a:	c2 42       	add %d2,4
8000a62c:	06 44       	sh %d4,4
8000a62e:	b7 04 1e f0 	insert %d15,%d4,0,0,30
8000a632:	ee 03       	jnz %d15,8000a638 <__hi0bits+0x32>
8000a634:	c2 22       	add %d2,2
8000a636:	06 24       	sh %d4,2
8000a638:	0e 47       	jltz %d4,8000a646 <__hi0bits+0x40>
8000a63a:	7b 00 00 f4 	movh %d15,16384
8000a63e:	26 f4       	and %d4,%d15
8000a640:	c2 12       	add %d2,1
8000a642:	ab 02 82 24 	sel %d2,%d4,%d2,32
8000a646:	00 90       	ret 

8000a648 <__lo0bits>:
8000a648:	54 43       	ld.w %d3,[%a4]
8000a64a:	8f 73 00 f1 	and %d15,%d3,7
8000a64e:	6e 0e       	jz %d15,8000a66a <__lo0bits+0x22>
8000a650:	82 02       	mov %d2,0
8000a652:	6f 03 2d 80 	jnz.t %d3,0,8000a6ac <__lo0bits+0x64>
8000a656:	6f 13 06 00 	jz.t %d3,1,8000a662 <__lo0bits+0x1a>
8000a65a:	06 f3       	sh %d3,-1
8000a65c:	74 43       	st.w [%a4],%d3
8000a65e:	82 12       	mov %d2,1
8000a660:	00 90       	ret 
8000a662:	06 e3       	sh %d3,-2
8000a664:	74 43       	st.w [%a4],%d3
8000a666:	82 22       	mov %d2,2
8000a668:	00 90       	ret 
8000a66a:	b7 03 10 f8 	insert %d15,%d3,0,16,16
8000a66e:	82 04       	mov %d4,0
8000a670:	ee 05       	jnz %d15,8000a67a <__lo0bits+0x32>
8000a672:	8f 03 1f 30 	sh %d3,%d3,-16
8000a676:	3b 00 01 40 	mov %d4,16
8000a67a:	02 3f       	mov %d15,%d3
8000a67c:	16 ff       	and %d15,255
8000a67e:	ee 04       	jnz %d15,8000a686 <__lo0bits+0x3e>
8000a680:	1b 84 00 40 	addi %d4,%d4,8
8000a684:	06 83       	sh %d3,-8
8000a686:	8f f3 00 f1 	and %d15,%d3,15
8000a68a:	ee 03       	jnz %d15,8000a690 <__lo0bits+0x48>
8000a68c:	c2 44       	add %d4,4
8000a68e:	06 c3       	sh %d3,-4
8000a690:	8f 33 00 f1 	and %d15,%d3,3
8000a694:	ee 03       	jnz %d15,8000a69a <__lo0bits+0x52>
8000a696:	c2 24       	add %d4,2
8000a698:	06 e3       	sh %d3,-2
8000a69a:	6f 03 07 80 	jnz.t %d3,0,8000a6a8 <__lo0bits+0x60>
8000a69e:	06 f3       	sh %d3,-1
8000a6a0:	3b 00 02 20 	mov %d2,32
8000a6a4:	76 34       	jz %d3,8000a6ac <__lo0bits+0x64>
8000a6a6:	c2 14       	add %d4,1
8000a6a8:	74 43       	st.w [%a4],%d3
8000a6aa:	02 42       	mov %d2,%d4
8000a6ac:	00 90       	ret 

8000a6ae <__i2b>:
8000a6ae:	02 4f       	mov %d15,%d4
8000a6b0:	82 14       	mov %d4,1
8000a6b2:	6d ff 35 ff 	call 8000a51c <_Balloc>
8000a6b6:	6c 25       	st.w [%a2]20,%d15
8000a6b8:	82 1f       	mov %d15,1
8000a6ba:	6c 24       	st.w [%a2]16,%d15
8000a6bc:	00 90       	ret 

8000a6be <__multiply>:
8000a6be:	19 52 10 00 	ld.w %d2,[%a5]16
8000a6c2:	4c 64       	ld.w %d15,[%a6]16
8000a6c4:	40 5f       	mov.aa %a15,%a5
8000a6c6:	40 6c       	mov.aa %a12,%a6
8000a6c8:	7f f2 04 00 	jge %d2,%d15,8000a6d0 <__multiply+0x12>
8000a6cc:	40 6f       	mov.aa %a15,%a6
8000a6ce:	40 5c       	mov.aa %a12,%a5
8000a6d0:	48 4a       	ld.w %d10,[%a15]16
8000a6d2:	19 c9 10 00 	ld.w %d9,[%a12]16
8000a6d6:	4c f2       	ld.w %d15,[%a15]8
8000a6d8:	0b 9a 00 80 	add %d8,%d10,%d9
8000a6dc:	48 12       	ld.w %d2,[%a15]4
8000a6de:	0b 8f 20 41 	lt %d4,%d15,%d8
8000a6e2:	42 24       	add %d4,%d2
8000a6e4:	6d ff 1c ff 	call 8000a51c <_Balloc>
8000a6e8:	d9 23 14 00 	lea %a3,[%a2]20
8000a6ec:	01 38 02 d6 	addsc.a %a13,%a3,%d8,2
8000a6f0:	40 34       	mov.aa %a4,%a3
8000a6f2:	82 0f       	mov %d15,0
8000a6f4:	80 43       	mov.d %d3,%a4
8000a6f6:	80 d2       	mov.d %d2,%a13
8000a6f8:	7f 23 04 80 	jge.u %d3,%d2,8000a700 <__multiply+0x42>
8000a6fc:	64 4f       	st.w [%a4+],%d15
8000a6fe:	3c fb       	j 8000a6f4 <__multiply+0x36>
8000a700:	d9 ff 14 00 	lea %a15,[%a15]20
8000a704:	d9 cc 14 00 	lea %a12,[%a12]20
8000a708:	80 f3       	mov.d %d3,%a15
8000a70a:	80 cf       	mov.d %d15,%a12
8000a70c:	13 4a 20 43 	madd %d4,%d3,%d10,4
8000a710:	13 49 20 0f 	madd %d0,%d15,%d9,4
8000a714:	80 c2       	mov.d %d2,%a12
8000a716:	7f 02 54 80 	jge.u %d2,%d0,8000a7be <__multiply+0x100>
8000a71a:	b9 c2 00 00 	ld.hu %d2,[%a12]0
8000a71e:	40 34       	mov.aa %a4,%a3
8000a720:	40 f6       	mov.aa %a6,%a15
8000a722:	82 03       	mov %d3,0
8000a724:	df 02 21 00 	jeq %d2,0,8000a766 <__multiply+0xa8>
8000a728:	40 45       	mov.aa %a5,%a4
8000a72a:	44 67       	ld.w %d7,[%a6+]
8000a72c:	44 56       	ld.w %d6,[%a5+]
8000a72e:	b7 07 10 18 	insert %d1,%d7,0,16,16
8000a732:	b7 06 10 58 	insert %d5,%d6,0,16,16
8000a736:	8f 07 1f 70 	sh %d7,%d7,-16
8000a73a:	03 21 0a 55 	madd %d5,%d5,%d1,%d2
8000a73e:	8f 06 1f 60 	sh %d6,%d6,-16
8000a742:	03 27 0a 66 	madd %d6,%d6,%d7,%d2
8000a746:	42 35       	add %d5,%d3
8000a748:	8f 05 1f 30 	sh %d3,%d5,-16
8000a74c:	1a 36       	add %d15,%d6,%d3
8000a74e:	37 f5 10 58 	insert %d5,%d5,%d15,16,16
8000a752:	8f 0f 1f 30 	sh %d3,%d15,-16
8000a756:	80 6f       	mov.d %d15,%a6
8000a758:	74 45       	st.w [%a4],%d5
8000a75a:	7f 4f 04 80 	jge.u %d15,%d4,8000a762 <__multiply+0xa4>
8000a75e:	40 54       	mov.aa %a4,%a5
8000a760:	3c e4       	j 8000a728 <__multiply+0x6a>
8000a762:	59 43 04 00 	st.w [%a4]4,%d3
8000a766:	b9 c2 02 00 	ld.hu %d2,[%a12]2
8000a76a:	df 02 27 00 	jeq %d2,0,8000a7b8 <__multiply+0xfa>
8000a76e:	54 33       	ld.w %d3,[%a3]
8000a770:	40 34       	mov.aa %a4,%a3
8000a772:	40 f5       	mov.aa %a5,%a15
8000a774:	82 07       	mov %d7,0
8000a776:	40 56       	mov.aa %a6,%a5
8000a778:	44 66       	ld.w %d6,[%a6+]
8000a77a:	40 47       	mov.aa %a7,%a4
8000a77c:	44 75       	ld.w %d5,[%a7+]
8000a77e:	b7 06 10 68 	insert %d6,%d6,0,16,16
8000a782:	8f 05 1f 50 	sh %d5,%d5,-16
8000a786:	03 26 0a f5 	madd %d15,%d5,%d6,%d2
8000a78a:	42 7f       	add %d15,%d7
8000a78c:	37 f3 10 38 	insert %d3,%d3,%d15,16,16
8000a790:	8f 0f 1f f0 	sh %d15,%d15,-16
8000a794:	74 43       	st.w [%a4],%d3
8000a796:	b9 55 02 00 	ld.hu %d5,[%a5]2
8000a79a:	b9 43 04 00 	ld.hu %d3,[%a4]4
8000a79e:	40 65       	mov.aa %a5,%a6
8000a7a0:	03 25 0a 33 	madd %d3,%d3,%d5,%d2
8000a7a4:	42 f3       	add %d3,%d15
8000a7a6:	80 6f       	mov.d %d15,%a6
8000a7a8:	8f 03 1f 70 	sh %d7,%d3,-16
8000a7ac:	7f 4f 04 80 	jge.u %d15,%d4,8000a7b4 <__multiply+0xf6>
8000a7b0:	40 74       	mov.aa %a4,%a7
8000a7b2:	3c e2       	j 8000a776 <__multiply+0xb8>
8000a7b4:	59 43 04 00 	st.w [%a4]4,%d3
8000a7b8:	b0 4c       	add.a %a12,4
8000a7ba:	b0 43       	add.a %a3,4
8000a7bc:	3c ac       	j 8000a714 <__multiply+0x56>
8000a7be:	8b 08 40 f3 	max %d15,%d8,0
8000a7c2:	9f 0f 05 80 	jned %d15,0,8000a7cc <__multiply+0x10e>
8000a7c6:	59 28 10 00 	st.w [%a2]16,%d8
8000a7ca:	00 90       	ret 
8000a7cc:	09 d2 3c f5 	ld.w %d2,[+%a13]-4
8000a7d0:	df 02 fb ff 	jne %d2,0,8000a7c6 <__multiply+0x108>
8000a7d4:	c2 f8       	add %d8,-1
8000a7d6:	3c f6       	j 8000a7c2 <__multiply+0x104>

8000a7d8 <__pow5mult>:
8000a7d8:	8f 34 00 21 	and %d2,%d4,3
8000a7dc:	40 4c       	mov.aa %a12,%a4
8000a7de:	40 5d       	mov.aa %a13,%a5
8000a7e0:	02 4f       	mov %d15,%d4
8000a7e2:	76 2d       	jz %d2,8000a7fc <__pow5mult+0x24>
8000a7e4:	91 00 00 f8 	movh.a %a15,32768
8000a7e8:	d9 ff 78 a0 	lea %a15,[%a15]1720 <800006b8 <p05.2553>>
8000a7ec:	01 f2 02 f6 	addsc.a %a15,%a15,%d2,2
8000a7f0:	82 05       	mov %d5,0
8000a7f2:	19 f4 fc ff 	ld.w %d4,[%a15]-4
8000a7f6:	6d ff c7 fe 	call 8000a584 <__multadd>
8000a7fa:	40 2d       	mov.aa %a13,%a2
8000a7fc:	86 ef       	sha %d15,-2
8000a7fe:	6e 29       	jz %d15,8000a850 <__pow5mult+0x78>
8000a800:	99 cf 08 10 	ld.a %a15,[%a12]72
8000a804:	7c fb       	jnz.a %a15,8000a81a <__pow5mult+0x42>
8000a806:	40 c4       	mov.aa %a4,%a12
8000a808:	3b 10 27 40 	mov %d4,625
8000a80c:	6d ff 51 ff 	call 8000a6ae <__i2b>
8000a810:	82 02       	mov %d2,0
8000a812:	b5 c2 08 10 	st.a [%a12]72,%a2
8000a816:	40 2f       	mov.aa %a15,%a2
8000a818:	74 22       	st.w [%a2],%d2
8000a81a:	82 08       	mov %d8,0
8000a81c:	2e 0c       	jz.t %d15,0,8000a834 <__pow5mult+0x5c>
8000a81e:	40 d5       	mov.aa %a5,%a13
8000a820:	40 c4       	mov.aa %a4,%a12
8000a822:	40 f6       	mov.aa %a6,%a15
8000a824:	6d ff 4d ff 	call 8000a6be <__multiply>
8000a828:	40 d5       	mov.aa %a5,%a13
8000a82a:	40 2e       	mov.aa %a14,%a2
8000a82c:	40 c4       	mov.aa %a4,%a12
8000a82e:	6d ff a2 fe 	call 8000a572 <_Bfree>
8000a832:	40 ed       	mov.aa %a13,%a14
8000a834:	86 ff       	sha %d15,-1
8000a836:	6e 0d       	jz %d15,8000a850 <__pow5mult+0x78>
8000a838:	c8 02       	ld.a %a2,[%a15]0
8000a83a:	bc 23       	jz.a %a2,8000a840 <__pow5mult+0x68>
8000a83c:	40 2f       	mov.aa %a15,%a2
8000a83e:	3c ef       	j 8000a81c <__pow5mult+0x44>
8000a840:	40 c4       	mov.aa %a4,%a12
8000a842:	40 f5       	mov.aa %a5,%a15
8000a844:	40 f6       	mov.aa %a6,%a15
8000a846:	6d ff 3c ff 	call 8000a6be <__multiply>
8000a84a:	e8 02       	st.a [%a15]0,%a2
8000a84c:	74 28       	st.w [%a2],%d8
8000a84e:	3c f7       	j 8000a83c <__pow5mult+0x64>
8000a850:	40 d2       	mov.aa %a2,%a13
8000a852:	00 90       	ret 

8000a854 <__lshift>:
8000a854:	19 5b 10 00 	ld.w %d11,[%a5]16
8000a858:	8f b4 3f 80 	sha %d8,%d4,-5
8000a85c:	02 4a       	mov %d10,%d4
8000a85e:	42 8b       	add %d11,%d8
8000a860:	19 54 04 00 	ld.w %d4,[%a5]4
8000a864:	4c 52       	ld.w %d15,[%a5]8
8000a866:	40 4e       	mov.aa %a14,%a4
8000a868:	40 5c       	mov.aa %a12,%a5
8000a86a:	1b 1b 00 90 	addi %d9,%d11,1
8000a86e:	7f 9f 05 00 	jge %d15,%d9,8000a878 <__lshift+0x24>
8000a872:	c2 14       	add %d4,1
8000a874:	06 1f       	sh %d15,1
8000a876:	3c fc       	j 8000a86e <__lshift+0x1a>
8000a878:	40 e4       	mov.aa %a4,%a14
8000a87a:	6d ff 51 fe 	call 8000a51c <_Balloc>
8000a87e:	8b 08 40 f3 	max %d15,%d8,0
8000a882:	40 2d       	mov.aa %a13,%a2
8000a884:	d9 2f 14 00 	lea %a15,[%a2]20
8000a888:	d2 02       	mov %e2,0
8000a88a:	01 f2 02 26 	addsc.a %a2,%a15,%d2,2
8000a88e:	9f 0f 03 80 	jned %d15,0,8000a894 <__lshift+0x40>
8000a892:	3c 04       	j 8000a89a <__lshift+0x46>
8000a894:	74 23       	st.w [%a2],%d3
8000a896:	c2 12       	add %d2,1
8000a898:	3c f9       	j 8000a88a <__lshift+0x36>
8000a89a:	8b 08 40 83 	max %d8,%d8,0
8000a89e:	01 f8 02 36 	addsc.a %a3,%a15,%d8,2
8000a8a2:	d9 cf 14 00 	lea %a15,[%a12]20
8000a8a6:	19 c2 10 00 	ld.w %d2,[%a12]16
8000a8aa:	80 f3       	mov.d %d3,%a15
8000a8ac:	8f fa 01 41 	and %d4,%d10,31
8000a8b0:	13 42 20 23 	madd %d2,%d3,%d2,4
8000a8b4:	8b 04 02 51 	rsub %d5,%d4,32
8000a8b8:	82 0f       	mov %d15,0
8000a8ba:	df 04 1a 00 	jeq %d4,0,8000a8ee <__lshift+0x9a>
8000a8be:	40 f5       	mov.aa %a5,%a15
8000a8c0:	44 53       	ld.w %d3,[%a5+]
8000a8c2:	d9 32 04 00 	lea %a2,[%a3]4
8000a8c6:	0f 43 00 30 	sh %d3,%d3,%d4
8000a8ca:	a6 3f       	or %d15,%d3
8000a8cc:	6c 30       	st.w [%a3]0,%d15
8000a8ce:	4c f0       	ld.w %d15,[%a15]0
8000a8d0:	8b 05 00 31 	rsub %d3,%d5,0
8000a8d4:	0f 3f 00 30 	sh %d3,%d15,%d3
8000a8d8:	02 3f       	mov %d15,%d3
8000a8da:	80 53       	mov.d %d3,%a5
8000a8dc:	40 5f       	mov.aa %a15,%a5
8000a8de:	7f 23 04 80 	jge.u %d3,%d2,8000a8e6 <__lshift+0x92>
8000a8e2:	40 23       	mov.aa %a3,%a2
8000a8e4:	3c ed       	j 8000a8be <__lshift+0x6a>
8000a8e6:	c2 2b       	add %d11,2
8000a8e8:	6c 31       	st.w [%a3]4,%d15
8000a8ea:	2a b9       	cmov %d9,%d15,%d11
8000a8ec:	3c 08       	j 8000a8fc <__lshift+0xa8>
8000a8ee:	4c f0       	ld.w %d15,[%a15]0
8000a8f0:	b0 4f       	add.a %a15,4
8000a8f2:	80 f3       	mov.d %d3,%a15
8000a8f4:	6c 30       	st.w [%a3]0,%d15
8000a8f6:	b0 43       	add.a %a3,4
8000a8f8:	3f 23 fb ff 	jlt.u %d3,%d2,8000a8ee <__lshift+0x9a>
8000a8fc:	c2 f9       	add %d9,-1
8000a8fe:	59 d9 10 00 	st.w [%a13]16,%d9
8000a902:	40 e4       	mov.aa %a4,%a14
8000a904:	40 c5       	mov.aa %a5,%a12
8000a906:	6d ff 36 fe 	call 8000a572 <_Bfree>
8000a90a:	40 d2       	mov.aa %a2,%a13
8000a90c:	00 90       	ret 

8000a90e <__mcmp>:
8000a90e:	4c 54       	ld.w %d15,[%a5]16
8000a910:	19 42 10 00 	ld.w %d2,[%a4]16
8000a914:	a2 f2       	sub %d2,%d15
8000a916:	df 02 1c 80 	jne %d2,0,8000a94e <__mcmp+0x40>
8000a91a:	80 42       	mov.d %d2,%a4
8000a91c:	06 2f       	sh %d15,2
8000a91e:	60 f2       	mov.a %a2,%d15
8000a920:	1b 42 01 30 	addi %d3,%d2,20
8000a924:	d9 55 14 00 	lea %a5,[%a5]20
8000a928:	01 23 00 f6 	addsc.a %a15,%a2,%d3,0
8000a92c:	30 25       	add.a %a5,%a2
8000a92e:	09 f2 3c f5 	ld.w %d2,[+%a15]-4
8000a932:	09 5f 3c f5 	ld.w %d15,[+%a5]-4
8000a936:	5f f2 08 00 	jeq %d2,%d15,8000a946 <__mcmp+0x38>
8000a93a:	0b f2 30 21 	lt.u %d2,%d2,%d15
8000a93e:	82 f3       	mov %d3,-1
8000a940:	ab 13 80 22 	sel %d2,%d2,%d3,1
8000a944:	00 90       	ret 
8000a946:	80 ff       	mov.d %d15,%a15
8000a948:	3f f3 f3 ff 	jlt.u %d3,%d15,8000a92e <__mcmp+0x20>
8000a94c:	82 02       	mov %d2,0
8000a94e:	00 90       	ret 

8000a950 <__mdiff>:
8000a950:	40 4d       	mov.aa %a13,%a4
8000a952:	40 5f       	mov.aa %a15,%a5
8000a954:	40 54       	mov.aa %a4,%a5
8000a956:	40 65       	mov.aa %a5,%a6
8000a958:	40 6c       	mov.aa %a12,%a6
8000a95a:	6d ff da ff 	call 8000a90e <__mcmp>
8000a95e:	02 2f       	mov %d15,%d2
8000a960:	f6 2a       	jnz %d2,8000a974 <__mdiff+0x24>
8000a962:	40 d4       	mov.aa %a4,%a13
8000a964:	82 04       	mov %d4,0
8000a966:	6d ff db fd 	call 8000a51c <_Balloc>
8000a96a:	82 12       	mov %d2,1
8000a96c:	59 22 10 00 	st.w [%a2]16,%d2
8000a970:	6c 25       	st.w [%a2]20,%d15
8000a972:	00 90       	ret 
8000a974:	82 08       	mov %d8,0
8000a976:	ce 25       	jgez %d2,8000a980 <__mdiff+0x30>
8000a978:	40 f2       	mov.aa %a2,%a15
8000a97a:	82 18       	mov %d8,1
8000a97c:	40 cf       	mov.aa %a15,%a12
8000a97e:	40 2c       	mov.aa %a12,%a2
8000a980:	40 d4       	mov.aa %a4,%a13
8000a982:	48 14       	ld.w %d4,[%a15]4
8000a984:	6d ff cc fd 	call 8000a51c <_Balloc>
8000a988:	48 42       	ld.w %d2,[%a15]16
8000a98a:	d9 ff 14 00 	lea %a15,[%a15]20
8000a98e:	80 ff       	mov.d %d15,%a15
8000a990:	d9 c4 14 00 	lea %a4,[%a12]20
8000a994:	13 42 20 7f 	madd %d7,%d15,%d2,4
8000a998:	19 c0 10 00 	ld.w %d0,[%a12]16
8000a99c:	80 4f       	mov.d %d15,%a4
8000a99e:	59 28 0c 00 	st.w [%a2]12,%d8
8000a9a2:	13 40 20 0f 	madd %d0,%d15,%d0,4
8000a9a6:	d9 25 14 00 	lea %a5,[%a2]20
8000a9aa:	82 03       	mov %d3,0
8000a9ac:	44 f6       	ld.w %d6,[%a15+]
8000a9ae:	44 45       	ld.w %d5,[%a4+]
8000a9b0:	b7 06 10 48 	insert %d4,%d6,0,16,16
8000a9b4:	b7 05 10 18 	insert %d1,%d5,0,16,16
8000a9b8:	42 34       	add %d4,%d3
8000a9ba:	a2 14       	sub %d4,%d1
8000a9bc:	8f 06 1f 60 	sh %d6,%d6,-16
8000a9c0:	8f 05 1f 50 	sh %d5,%d5,-16
8000a9c4:	8f 04 3f 30 	sha %d3,%d4,-16
8000a9c8:	0b 56 80 50 	sub %d5,%d6,%d5
8000a9cc:	1a 35       	add %d15,%d5,%d3
8000a9ce:	37 f4 10 48 	insert %d4,%d4,%d15,16,16
8000a9d2:	8f 0f 3f 30 	sha %d3,%d15,-16
8000a9d6:	80 4f       	mov.d %d15,%a4
8000a9d8:	d9 53 04 00 	lea %a3,[%a5]4
8000a9dc:	74 54       	st.w [%a5],%d4
8000a9de:	40 35       	mov.aa %a5,%a3
8000a9e0:	3f 0f e6 ff 	jlt.u %d15,%d0,8000a9ac <__mdiff+0x5c>
8000a9e4:	80 ff       	mov.d %d15,%a15
8000a9e6:	7f 7f 12 80 	jge.u %d15,%d7,8000aa0a <__mdiff+0xba>
8000a9ea:	44 f5       	ld.w %d5,[%a15+]
8000a9ec:	b7 05 10 48 	insert %d4,%d5,0,16,16
8000a9f0:	8f 05 1f 50 	sh %d5,%d5,-16
8000a9f4:	42 34       	add %d4,%d3
8000a9f6:	8f 04 3f f0 	sha %d15,%d4,-16
8000a9fa:	42 5f       	add %d15,%d5
8000a9fc:	37 f4 10 48 	insert %d4,%d4,%d15,16,16
8000aa00:	8f 0f 3f 30 	sha %d3,%d15,-16
8000aa04:	74 34       	st.w [%a3],%d4
8000aa06:	b0 43       	add.a %a3,4
8000aa08:	3c ee       	j 8000a9e4 <__mdiff+0x94>
8000aa0a:	09 3f 3c f5 	ld.w %d15,[+%a3]-4
8000aa0e:	ee 03       	jnz %d15,8000aa14 <__mdiff+0xc4>
8000aa10:	c2 f2       	add %d2,-1
8000aa12:	3c fc       	j 8000aa0a <__mdiff+0xba>
8000aa14:	59 22 10 00 	st.w [%a2]16,%d2
8000aa18:	00 90       	ret 

8000aa1a <__d2b>:
8000aa1a:	20 08       	sub.a %sp,8
8000aa1c:	02 48       	mov %d8,%d4
8000aa1e:	82 14       	mov %d4,1
8000aa20:	02 59       	mov %d9,%d5
8000aa22:	40 5d       	mov.aa %a13,%a5
8000aa24:	40 6c       	mov.aa %a12,%a6
8000aa26:	6d ff 7b fd 	call 8000a51c <_Balloc>
8000aa2a:	b7 09 0c 2a 	insert %d2,%d9,0,20,12
8000aa2e:	37 09 6b 9a 	extr.u %d9,%d9,20,11
8000aa32:	40 2f       	mov.aa %a15,%a2
8000aa34:	76 93       	jz %d9,8000aa3a <__d2b+0x20>
8000aa36:	b7 f2 01 2a 	insert %d2,%d2,15,20,1
8000aa3a:	59 a2 04 00 	st.w [%sp]4,%d2
8000aa3e:	df 08 20 00 	jeq %d8,0,8000aa7e <__d2b+0x64>
8000aa42:	d9 a4 08 00 	lea %a4,[%sp]8
8000aa46:	89 48 38 f5 	st.w [+%a4]-8,%d8
8000aa4a:	40 a4       	mov.aa %a4,%sp
8000aa4c:	6d ff fe fd 	call 8000a648 <__lo0bits>
8000aa50:	58 00       	ld.w %d15,[%sp]0
8000aa52:	76 2f       	jz %d2,8000aa70 <__d2b+0x56>
8000aa54:	19 a4 04 00 	ld.w %d4,[%sp]4
8000aa58:	8b 02 02 31 	rsub %d3,%d2,32
8000aa5c:	0f 34 00 30 	sh %d3,%d4,%d3
8000aa60:	a6 3f       	or %d15,%d3
8000aa62:	68 5f       	st.w [%a15]20,%d15
8000aa64:	8b 02 00 f1 	rsub %d15,%d2,0
8000aa68:	0f f4 00 f0 	sh %d15,%d4,%d15
8000aa6c:	78 01       	st.w [%sp]4,%d15
8000aa6e:	3c 02       	j 8000aa72 <__d2b+0x58>
8000aa70:	68 5f       	st.w [%a15]20,%d15
8000aa72:	58 01       	ld.w %d15,[%sp]4
8000aa74:	82 28       	mov %d8,2
8000aa76:	ea 18       	cmovn %d8,%d15,1
8000aa78:	68 6f       	st.w [%a15]24,%d15
8000aa7a:	68 48       	st.w [%a15]16,%d8
8000aa7c:	3c 0c       	j 8000aa94 <__d2b+0x7a>
8000aa7e:	d9 a4 04 00 	lea %a4,[%sp]4
8000aa82:	6d ff e3 fd 	call 8000a648 <__lo0bits>
8000aa86:	58 01       	ld.w %d15,[%sp]4
8000aa88:	1b 02 02 20 	addi %d2,%d2,32
8000aa8c:	68 5f       	st.w [%a15]20,%d15
8000aa8e:	82 1f       	mov %d15,1
8000aa90:	68 4f       	st.w [%a15]16,%d15
8000aa92:	82 18       	mov %d8,1
8000aa94:	76 98       	jz %d9,8000aaa4 <__d2b+0x8a>
8000aa96:	1b d9 bc 9f 	addi %d9,%d9,-1075
8000aa9a:	42 29       	add %d9,%d2
8000aa9c:	74 d9       	st.w [%a13],%d9
8000aa9e:	8b 52 03 21 	rsub %d2,%d2,53
8000aaa2:	3c 0d       	j 8000aabc <__d2b+0xa2>
8000aaa4:	01 f8 02 26 	addsc.a %a2,%a15,%d8,2
8000aaa8:	1b e2 bc 2f 	addi %d2,%d2,-1074
8000aaac:	74 d2       	st.w [%a13],%d2
8000aaae:	19 24 10 00 	ld.w %d4,[%a2]16
8000aab2:	6d ff aa fd 	call 8000a606 <__hi0bits>
8000aab6:	06 58       	sh %d8,5
8000aab8:	0b 28 80 20 	sub %d2,%d8,%d2
8000aabc:	74 c2       	st.w [%a12],%d2
8000aabe:	40 f2       	mov.aa %a2,%a15
8000aac0:	00 90       	ret 

8000aac2 <__fpclassifyd>:
8000aac2:	0f 45 a0 f0 	or %d15,%d5,%d4
8000aac6:	82 22       	mov %d2,2
8000aac8:	6e 1d       	jz %d15,8000ab02 <__fpclassifyd+0x40>
8000aaca:	7b 00 00 38 	movh %d3,32768
8000aace:	3a 53       	eq %d15,%d3,%d5
8000aad0:	8b 04 00 f4 	and.eq %d15,%d4,0
8000aad4:	8b 04 00 62 	eq %d6,%d4,0
8000aad8:	ee 15       	jnz %d15,8000ab02 <__fpclassifyd+0x40>
8000aada:	b7 05 81 5f 	insert %d5,%d5,0,31,1
8000aade:	7b 00 fe f7 	movh %d15,32736
8000aae2:	9b 05 ff 3f 	addih %d3,%d5,65520
8000aae6:	82 42       	mov %d2,4
8000aae8:	3f f3 0d 80 	jlt.u %d3,%d15,8000ab02 <__fpclassifyd+0x40>
8000aaec:	7b 00 01 f0 	movh %d15,16
8000aaf0:	82 32       	mov %d2,3
8000aaf2:	3f f5 08 80 	jlt.u %d5,%d15,8000ab02 <__fpclassifyd+0x40>
8000aaf6:	7b 00 ff 27 	movh %d2,32752
8000aafa:	0b 25 00 51 	eq %d5,%d5,%d2
8000aafe:	0f 56 80 20 	and %d2,%d6,%d5
8000ab02:	00 90       	ret 

8000ab04 <_sbrk_r>:
8000ab04:	82 0f       	mov %d15,0
8000ab06:	91 00 00 c7 	movh.a %a12,28672
8000ab0a:	59 cf 20 c3 	st.w [%a12]13088 <70003320 <errno>>,%d15
8000ab0e:	40 4f       	mov.aa %a15,%a4
8000ab10:	6d 00 02 05 	call 8000b514 <sbrk>
8000ab14:	80 2f       	mov.d %d15,%a2
8000ab16:	5e f5       	jne %d15,-1,8000ab20 <_sbrk_r+0x1c>
8000ab18:	19 cf 20 c3 	ld.w %d15,[%a12]13088 <70003320 <errno>>
8000ab1c:	6e 02       	jz %d15,8000ab20 <_sbrk_r+0x1c>
8000ab1e:	68 0f       	st.w [%a15]0,%d15
8000ab20:	00 90       	ret 

8000ab22 <__ssprint_r>:
8000ab22:	4c 62       	ld.w %d15,[%a6]8
8000ab24:	20 08       	sub.a %sp,8
8000ab26:	40 4e       	mov.aa %a14,%a4
8000ab28:	40 5f       	mov.aa %a15,%a5
8000ab2a:	40 6c       	mov.aa %a12,%a6
8000ab2c:	54 6c       	ld.w %d12,[%a6]
8000ab2e:	6e 30       	jz %d15,8000ab8e <__ssprint_r+0x6c>
8000ab30:	a0 02       	mov.a %a2,0
8000ab32:	b5 a2 04 00 	st.a [%sp]4,%a2
8000ab36:	82 09       	mov %d9,0
8000ab38:	3b 00 48 e0 	mov %d14,1152
8000ab3c:	3b f0 b7 df 	mov %d13,-1153
8000ab40:	3c 0a       	j 8000ab54 <__ssprint_r+0x32>
8000ab42:	60 c2       	mov.a %a2,%d12
8000ab44:	d4 22       	ld.a %a2,[%a2]
8000ab46:	b5 a2 04 00 	st.a [%sp]4,%a2
8000ab4a:	60 c2       	mov.a %a2,%d12
8000ab4c:	1b 8c 00 c0 	addi %d12,%d12,8
8000ab50:	19 29 04 00 	ld.w %d9,[%a2]4
8000ab54:	df 09 f7 7f 	jeq %d9,0,8000ab42 <__ssprint_r+0x20>
8000ab58:	48 28       	ld.w %d8,[%a15]8
8000ab5a:	3f 89 5a 80 	jlt.u %d9,%d8,8000ac0e <__ssprint_r+0xec>
8000ab5e:	88 62       	ld.h %d2,[%a15]12
8000ab60:	0f e2 80 f0 	and %d15,%d2,%d14
8000ab64:	ee 19       	jnz %d15,8000ab96 <__ssprint_r+0x74>
8000ab66:	3f 89 54 80 	jlt.u %d9,%d8,8000ac0e <__ssprint_r+0xec>
8000ab6a:	c8 04       	ld.a %a4,[%a15]0
8000ab6c:	99 a5 04 00 	ld.a %a5,[%sp]4 <0 <NULL>>
8000ab70:	02 84       	mov %d4,%d8
8000ab72:	6d 00 b4 01 	call 8000aeda <memmove>
8000ab76:	4c f2       	ld.w %d15,[%a15]8
8000ab78:	a2 8f       	sub %d15,%d8
8000ab7a:	68 2f       	st.w [%a15]8,%d15
8000ab7c:	4c f0       	ld.w %d15,[%a15]0
8000ab7e:	42 f8       	add %d8,%d15
8000ab80:	4c c2       	ld.w %d15,[%a12]8
8000ab82:	68 08       	st.w [%a15]0,%d8
8000ab84:	52 99       	sub %d9,%d15,%d9
8000ab86:	59 c9 08 00 	st.w [%a12]8,%d9
8000ab8a:	df 09 dc ff 	jne %d9,0,8000ab42 <__ssprint_r+0x20>
8000ab8e:	82 0f       	mov %d15,0
8000ab90:	6c c1       	st.w [%a12]4,%d15
8000ab92:	82 02       	mov %d2,0
8000ab94:	00 90       	ret 
8000ab96:	c8 45       	ld.a %a5,[%a15]16
8000ab98:	48 5a       	ld.w %d10,[%a15]20
8000ab9a:	4c f0       	ld.w %d15,[%a15]0
8000ab9c:	80 53       	mov.d %d3,%a5
8000ab9e:	53 3a 20 a0 	mul %d10,%d10,3
8000aba2:	a2 3f       	sub %d15,%d3
8000aba4:	82 23       	mov %d3,2
8000aba6:	4b 3a 01 a2 	div %e10,%d10,%d3
8000abaa:	92 13       	add %d3,%d15,1
8000abac:	42 93       	add %d3,%d9
8000abae:	0b 3a b0 a1 	max.u %d10,%d10,%d3
8000abb2:	40 e4       	mov.aa %a4,%a14
8000abb4:	02 a4       	mov %d4,%d10
8000abb6:	6f a2 12 00 	jz.t %d2,10,8000abda <__ssprint_r+0xb8>
8000abba:	6d ff 48 fa 	call 8000a04a <_malloc_r>
8000abbe:	40 2d       	mov.aa %a13,%a2
8000abc0:	bd 02 15 00 	jz.a %a2,8000abea <__ssprint_r+0xc8>
8000abc4:	c8 45       	ld.a %a5,[%a15]16
8000abc6:	40 24       	mov.aa %a4,%a2
8000abc8:	02 f4       	mov %d4,%d15
8000abca:	6d ff 99 fc 	call 8000a4fc <memcpy>
8000abce:	88 62       	ld.h %d2,[%a15]12
8000abd0:	26 d2       	and %d2,%d13
8000abd2:	8f 02 48 21 	or %d2,%d2,128
8000abd6:	a8 62       	st.h [%a15]12,%d2
8000abd8:	3c 13       	j 8000abfe <__ssprint_r+0xdc>
8000abda:	6d 00 b0 01 	call 8000af3a <_realloc_r>
8000abde:	40 2d       	mov.aa %a13,%a2
8000abe0:	7c 2f       	jnz.a %a2,8000abfe <__ssprint_r+0xdc>
8000abe2:	c8 45       	ld.a %a5,[%a15]16
8000abe4:	40 e4       	mov.aa %a4,%a14
8000abe6:	6d 00 a4 00 	call 8000ad2e <_free_r>
8000abea:	da 0c       	mov %d15,12
8000abec:	6c e0       	st.w [%a14]0,%d15
8000abee:	8c f6       	ld.h %d15,[%a15]12
8000abf0:	82 f2       	mov %d2,-1
8000abf2:	96 40       	or %d15,64
8000abf4:	a8 6f       	st.h [%a15]12,%d15
8000abf6:	82 0f       	mov %d15,0
8000abf8:	6c c2       	st.w [%a12]8,%d15
8000abfa:	6c c1       	st.w [%a12]4,%d15
8000abfc:	00 90       	ret 
8000abfe:	e8 4d       	st.a [%a15]16,%a13
8000ac00:	10 dd       	addsc.a %a13,%a13,%d15,0
8000ac02:	68 5a       	st.w [%a15]20,%d10
8000ac04:	a2 fa       	sub %d10,%d15
8000ac06:	e8 0d       	st.a [%a15]0,%a13
8000ac08:	02 98       	mov %d8,%d9
8000ac0a:	68 2a       	st.w [%a15]8,%d10
8000ac0c:	3c ad       	j 8000ab66 <__ssprint_r+0x44>
8000ac0e:	02 98       	mov %d8,%d9
8000ac10:	3c ad       	j 8000ab6a <__ssprint_r+0x48>

8000ac12 <_calloc_r>:
8000ac12:	e2 54       	mul %d4,%d5
8000ac14:	6d ff 1b fa 	call 8000a04a <_malloc_r>
8000ac18:	40 2f       	mov.aa %a15,%a2
8000ac1a:	a0 02       	mov.a %a2,0
8000ac1c:	bd 0f 2b 00 	jz.a %a15,8000ac72 <_calloc_r+0x60>
8000ac20:	19 f5 fc ff 	ld.w %d5,[%a15]-4
8000ac24:	8f 35 c0 51 	andn %d5,%d5,3
8000ac28:	c2 c5       	add %d5,-4
8000ac2a:	8b 55 a2 f2 	ge.u %d15,%d5,37
8000ac2e:	ee 1d       	jnz %d15,8000ac68 <_calloc_r+0x56>
8000ac30:	8b 45 61 f2 	lt.u %d15,%d5,20
8000ac34:	40 f2       	mov.aa %a2,%a15
8000ac36:	ee 14       	jnz %d15,8000ac5e <_calloc_r+0x4c>
8000ac38:	82 0f       	mov %d15,0
8000ac3a:	68 0f       	st.w [%a15]0,%d15
8000ac3c:	68 1f       	st.w [%a15]4,%d15
8000ac3e:	8b c5 a1 22 	ge.u %d2,%d5,28
8000ac42:	d9 f2 08 00 	lea %a2,[%a15]8
8000ac46:	76 2c       	jz %d2,8000ac5e <_calloc_r+0x4c>
8000ac48:	68 2f       	st.w [%a15]8,%d15
8000ac4a:	68 3f       	st.w [%a15]12,%d15
8000ac4c:	8b 45 02 52 	eq %d5,%d5,36
8000ac50:	d9 f2 10 00 	lea %a2,[%a15]16
8000ac54:	76 55       	jz %d5,8000ac5e <_calloc_r+0x4c>
8000ac56:	68 4f       	st.w [%a15]16,%d15
8000ac58:	d9 f2 18 00 	lea %a2,[%a15]24
8000ac5c:	68 5f       	st.w [%a15]20,%d15
8000ac5e:	82 0f       	mov %d15,0
8000ac60:	6c 20       	st.w [%a2]0,%d15
8000ac62:	6c 21       	st.w [%a2]4,%d15
8000ac64:	6c 22       	st.w [%a2]8,%d15
8000ac66:	3c 05       	j 8000ac70 <_calloc_r+0x5e>
8000ac68:	40 f4       	mov.aa %a4,%a15
8000ac6a:	82 04       	mov %d4,0
8000ac6c:	6d 00 5f 01 	call 8000af2a <memset>
8000ac70:	40 f2       	mov.aa %a2,%a15
8000ac72:	00 90       	ret 

8000ac74 <_malloc_trim_r>:
8000ac74:	02 4f       	mov %d15,%d4
8000ac76:	40 4f       	mov.aa %a15,%a4
8000ac78:	6d ff 50 fc 	call 8000a518 <__malloc_lock>
8000ac7c:	91 00 00 c7 	movh.a %a12,28672
8000ac80:	d9 cc 70 70 	lea %a12,[%a12]1520 <700005f0 <__malloc_av_>>
8000ac84:	99 c2 08 00 	ld.a %a2,[%a12]8 <70000008 <osEE_ccb_var>>
8000ac88:	3b 00 00 21 	mov %d2,4096
8000ac8c:	19 28 04 00 	ld.w %d8,[%a2]4
8000ac90:	8f 38 c0 81 	andn %d8,%d8,3
8000ac94:	5a f8       	sub %d15,%d8,%d15
8000ac96:	1b ff fe f0 	addi %d15,%d15,4079
8000ac9a:	b7 0f 0c f0 	insert %d15,%d15,0,0,12
8000ac9e:	1b 0f 00 ff 	addi %d15,%d15,-4096
8000aca2:	7f 2f 07 00 	jge %d15,%d2,8000acb0 <_malloc_trim_r+0x3c>
8000aca6:	40 f4       	mov.aa %a4,%a15
8000aca8:	6d ff 39 fc 	call 8000a51a <__malloc_unlock>
8000acac:	82 02       	mov %d2,0
8000acae:	00 90       	ret 
8000acb0:	40 f4       	mov.aa %a4,%a15
8000acb2:	82 04       	mov %d4,0
8000acb4:	6d ff 28 ff 	call 8000ab04 <_sbrk_r>
8000acb8:	99 c3 08 00 	ld.a %a3,[%a12]8
8000acbc:	60 84       	mov.a %a4,%d8
8000acbe:	30 43       	add.a %a3,%a4
8000acc0:	7d 32 f3 ff 	jne.a %a2,%a3,8000aca6 <_malloc_trim_r+0x32>
8000acc4:	40 f4       	mov.aa %a4,%a15
8000acc6:	8b 0f 00 41 	rsub %d4,%d15,0
8000acca:	6d ff 1d ff 	call 8000ab04 <_sbrk_r>
8000acce:	80 22       	mov.d %d2,%a2
8000acd0:	df f2 1c 80 	jne %d2,-1,8000ad08 <_malloc_trim_r+0x94>
8000acd4:	40 f4       	mov.aa %a4,%a15
8000acd6:	82 04       	mov %d4,0
8000acd8:	6d ff 16 ff 	call 8000ab04 <_sbrk_r>
8000acdc:	99 c3 08 00 	ld.a %a3,[%a12]8
8000ace0:	01 32 20 40 	sub.a %a4,%a2,%a3
8000ace4:	80 4f       	mov.d %d15,%a4
8000ace6:	8b 0f 41 22 	lt %d2,%d15,16
8000acea:	df 02 de ff 	jne %d2,0,8000aca6 <_malloc_trim_r+0x32>
8000acee:	91 00 00 47 	movh.a %a4,28672
8000acf2:	99 44 68 70 	ld.a %a4,[%a4]1512 <700005e8 <__malloc_sbrk_base>>
8000acf6:	96 01       	or %d15,1
8000acf8:	6c 31       	st.w [%a3]4,%d15
8000acfa:	01 42 20 20 	sub.a %a2,%a2,%a4
8000acfe:	91 00 00 47 	movh.a %a4,28672
8000ad02:	b5 42 28 b3 	st.a [%a4]13032 <700032e8 <__malloc_current_mallinfo>>,%a2
8000ad06:	3c d0       	j 8000aca6 <_malloc_trim_r+0x32>
8000ad08:	99 c2 08 00 	ld.a %a2,[%a12]8
8000ad0c:	a2 f8       	sub %d8,%d15
8000ad0e:	8f 18 40 81 	or %d8,%d8,1
8000ad12:	59 28 04 00 	st.w [%a2]4,%d8
8000ad16:	91 00 00 27 	movh.a %a2,28672
8000ad1a:	19 22 28 b3 	ld.w %d2,[%a2]13032 <700032e8 <__malloc_current_mallinfo>>
8000ad1e:	40 f4       	mov.aa %a4,%a15
8000ad20:	5a f2       	sub %d15,%d2,%d15
8000ad22:	59 2f 28 b3 	st.w [%a2]13032 <700032e8 <__malloc_current_mallinfo>>,%d15
8000ad26:	6d ff fa fb 	call 8000a51a <__malloc_unlock>
8000ad2a:	82 12       	mov %d2,1
8000ad2c:	00 90       	ret 

8000ad2e <_free_r>:
8000ad2e:	40 4d       	mov.aa %a13,%a4
8000ad30:	bd 05 d4 00 	jz.a %a5,8000aed8 <_free_r+0x1aa>
8000ad34:	40 5c       	mov.aa %a12,%a5
8000ad36:	6d ff f1 fb 	call 8000a518 <__malloc_lock>
8000ad3a:	19 c4 fc ff 	ld.w %d4,[%a12]-4
8000ad3e:	d9 cf f8 ff 	lea %a15,[%a12]-8
8000ad42:	8f 14 c0 f1 	andn %d15,%d4,1
8000ad46:	91 00 00 27 	movh.a %a2,28672
8000ad4a:	10 f3       	addsc.a %a3,%a15,%d15,0
8000ad4c:	d9 22 70 70 	lea %a2,[%a2]1520 <700005f0 <__malloc_av_>>
8000ad50:	99 24 08 00 	ld.a %a4,[%a2]8 <70000008 <osEE_ccb_var>>
8000ad54:	19 33 04 00 	ld.w %d3,[%a3]4 <70000008 <osEE_ccb_var>>
8000ad58:	8f 14 00 41 	and %d4,%d4,1
8000ad5c:	8f 33 c0 31 	andn %d3,%d3,3
8000ad60:	7d 43 24 80 	jne.a %a3,%a4,8000ada8 <_free_r+0x7a>
8000ad64:	42 3f       	add %d15,%d3
8000ad66:	f6 4d       	jnz %d4,8000ad80 <_free_r+0x52>
8000ad68:	19 c2 f8 ff 	ld.w %d2,[%a12]-8
8000ad6c:	60 23       	mov.a %a3,%d2
8000ad6e:	42 2f       	add %d15,%d2
8000ad70:	01 3f 20 f0 	sub.a %a15,%a15,%a3
8000ad74:	c8 33       	ld.a %a3,[%a15]12
8000ad76:	c8 24       	ld.a %a4,[%a15]8
8000ad78:	b5 43 0c 00 	st.a [%a4]12,%a3
8000ad7c:	b5 34 08 00 	st.a [%a3]8,%a4
8000ad80:	8f 1f 40 21 	or %d2,%d15,1
8000ad84:	68 12       	st.w [%a15]4,%d2
8000ad86:	ec 22       	st.a [%a2]8,%a15
8000ad88:	91 00 00 f7 	movh.a %a15,28672
8000ad8c:	19 f2 6c 70 	ld.w %d2,[%a15]1516 <700005ec <__malloc_trim_threshold>>
8000ad90:	3f 2f 09 80 	jlt.u %d15,%d2,8000ada2 <_free_r+0x74>
8000ad94:	91 00 00 f7 	movh.a %a15,28672
8000ad98:	40 d4       	mov.aa %a4,%a13
8000ad9a:	19 f4 18 c3 	ld.w %d4,[%a15]13080 <70003318 <__malloc_top_pad>>
8000ad9e:	6d ff 6b ff 	call 8000ac74 <_malloc_trim_r>
8000ada2:	40 d4       	mov.aa %a4,%a13
8000ada4:	1d ff bb fb 	j 8000a51a <__malloc_unlock>
8000ada8:	59 33 04 00 	st.w [%a3]4,%d3
8000adac:	82 02       	mov %d2,0
8000adae:	df 04 16 80 	jne %d4,0,8000adda <_free_r+0xac>
8000adb2:	19 c2 f8 ff 	ld.w %d2,[%a12]-8
8000adb6:	60 24       	mov.a %a4,%d2
8000adb8:	42 2f       	add %d15,%d2
8000adba:	01 4f 20 f0 	sub.a %a15,%a15,%a4
8000adbe:	c8 25       	ld.a %a5,[%a15]8
8000adc0:	91 00 00 47 	movh.a %a4,28672
8000adc4:	d9 44 78 70 	lea %a4,[%a4]1528 <700005f8 <__malloc_av_+0x8>>
8000adc8:	82 12       	mov %d2,1
8000adca:	7d 45 08 00 	jeq.a %a5,%a4,8000adda <_free_r+0xac>
8000adce:	c8 34       	ld.a %a4,[%a15]12
8000add0:	82 02       	mov %d2,0
8000add2:	b5 54 0c 00 	st.a [%a5]12,%a4
8000add6:	b5 45 08 00 	st.a [%a4]8,%a5
8000adda:	01 33 00 46 	addsc.a %a4,%a3,%d3,0
8000adde:	19 44 04 00 	ld.w %d4,[%a4]4
8000ade2:	6f 04 18 80 	jnz.t %d4,0,8000ae12 <_free_r+0xe4>
8000ade6:	42 3f       	add %d15,%d3
8000ade8:	99 35 08 00 	ld.a %a5,[%a3]8
8000adec:	f6 2d       	jnz %d2,8000ae06 <_free_r+0xd8>
8000adee:	91 00 00 47 	movh.a %a4,28672
8000adf2:	d9 44 78 70 	lea %a4,[%a4]1528 <700005f8 <__malloc_av_+0x8>>
8000adf6:	7d 45 08 80 	jne.a %a5,%a4,8000ae06 <_free_r+0xd8>
8000adfa:	ec 25       	st.a [%a2]20,%a15
8000adfc:	ec 24       	st.a [%a2]16,%a15
8000adfe:	e8 35       	st.a [%a15]12,%a5
8000ae00:	e8 25       	st.a [%a15]8,%a5
8000ae02:	82 12       	mov %d2,1
8000ae04:	3c 07       	j 8000ae12 <_free_r+0xe4>
8000ae06:	99 33 0c 00 	ld.a %a3,[%a3]12
8000ae0a:	b5 53 0c 00 	st.a [%a5]12,%a3
8000ae0e:	b5 35 08 00 	st.a [%a3]8,%a5
8000ae12:	8f 1f 40 31 	or %d3,%d15,1
8000ae16:	10 f3       	addsc.a %a3,%a15,%d15,0
8000ae18:	68 13       	st.w [%a15]4,%d3
8000ae1a:	6c 30       	st.w [%a3]0,%d15
8000ae1c:	df 02 c3 ff 	jne %d2,0,8000ada2 <_free_r+0x74>
8000ae20:	3b 00 20 20 	mov %d2,512
8000ae24:	7f 2f 12 80 	jge.u %d15,%d2,8000ae48 <_free_r+0x11a>
8000ae28:	19 23 04 00 	ld.w %d3,[%a2]4
8000ae2c:	06 df       	sh %d15,-3
8000ae2e:	8f ef 3f 20 	sha %d2,%d15,-2
8000ae32:	d7 13 01 22 	insert %d2,%d3,1,%d2,1
8000ae36:	59 22 04 00 	st.w [%a2]4,%d2
8000ae3a:	d0 22       	addsc.a %a2,%a2,%d15,3
8000ae3c:	99 23 08 00 	ld.a %a3,[%a2]8
8000ae40:	e8 32       	st.a [%a15]12,%a2
8000ae42:	e8 23       	st.a [%a15]8,%a3
8000ae44:	ec 22       	st.a [%a2]8,%a15
8000ae46:	3c 46       	j 8000aed2 <_free_r+0x1a4>
8000ae48:	8f af 1f 30 	sh %d3,%d15,-6
8000ae4c:	8f 7f 1f 20 	sh %d2,%d15,-9
8000ae50:	1b 83 03 30 	addi %d3,%d3,56
8000ae54:	bf 52 22 80 	jlt.u %d2,5,8000ae98 <_free_r+0x16a>
8000ae58:	8b 52 a1 32 	ge.u %d3,%d2,21
8000ae5c:	f6 34       	jnz %d3,8000ae64 <_free_r+0x136>
8000ae5e:	1b b2 05 30 	addi %d3,%d2,91
8000ae62:	3c 1b       	j 8000ae98 <_free_r+0x16a>
8000ae64:	8b 52 a5 32 	ge.u %d3,%d2,85
8000ae68:	f6 36       	jnz %d3,8000ae74 <_free_r+0x146>
8000ae6a:	8f 4f 1f 30 	sh %d3,%d15,-12
8000ae6e:	1b e3 06 30 	addi %d3,%d3,110
8000ae72:	3c 13       	j 8000ae98 <_free_r+0x16a>
8000ae74:	8b 52 b5 32 	ge.u %d3,%d2,341
8000ae78:	f6 36       	jnz %d3,8000ae84 <_free_r+0x156>
8000ae7a:	8f 1f 1f 30 	sh %d3,%d15,-15
8000ae7e:	1b 73 07 30 	addi %d3,%d3,119
8000ae82:	3c 0b       	j 8000ae98 <_free_r+0x16a>
8000ae84:	3b 50 55 40 	mov %d4,1365
8000ae88:	3b e0 07 30 	mov %d3,126
8000ae8c:	7f 42 06 80 	jge.u %d2,%d4,8000ae98 <_free_r+0x16a>
8000ae90:	8f ef 1e 30 	sh %d3,%d15,-18
8000ae94:	1b c3 07 30 	addi %d3,%d3,124
8000ae98:	01 23 03 66 	addsc.a %a6,%a2,%d3,3
8000ae9c:	99 65 08 00 	ld.a %a5,[%a6]8
8000aea0:	40 53       	mov.aa %a3,%a5
8000aea2:	7d 65 0d 80 	jne.a %a5,%a6,8000aebc <_free_r+0x18e>
8000aea6:	4c 21       	ld.w %d15,[%a2]4
8000aea8:	86 e3       	sha %d3,-2
8000aeaa:	d7 1f 01 33 	insert %d3,%d15,1,%d3,1
8000aeae:	59 23 04 00 	st.w [%a2]4,%d3
8000aeb2:	3c 0d       	j 8000aecc <_free_r+0x19e>
8000aeb4:	99 33 08 00 	ld.a %a3,[%a3]8
8000aeb8:	7d 63 08 00 	jeq.a %a3,%a6,8000aec8 <_free_r+0x19a>
8000aebc:	19 32 04 00 	ld.w %d2,[%a3]4
8000aec0:	8f 32 c0 21 	andn %d2,%d2,3
8000aec4:	3f 2f f8 ff 	jlt.u %d15,%d2,8000aeb4 <_free_r+0x186>
8000aec8:	99 35 0c 00 	ld.a %a5,[%a3]12
8000aecc:	e8 35       	st.a [%a15]12,%a5
8000aece:	e8 23       	st.a [%a15]8,%a3
8000aed0:	ec 52       	st.a [%a5]8,%a15
8000aed2:	ec 33       	st.a [%a3]12,%a15
8000aed4:	1d ff 67 ff 	j 8000ada2 <_free_r+0x74>
8000aed8:	00 90       	ret 

8000aeda <memmove>:
8000aeda:	80 46       	mov.d %d6,%a4
8000aedc:	80 52       	mov.d %d2,%a5
8000aede:	7f 62 16 80 	jge.u %d2,%d6,8000af0a <memmove+0x30>
8000aee2:	0b 42 00 50 	add %d5,%d2,%d4
8000aee6:	7f 56 12 80 	jge.u %d6,%d5,8000af0a <memmove+0x30>
8000aeea:	60 4f       	mov.a %a15,%d4
8000aeec:	02 42       	mov %d2,%d4
8000aeee:	c2 f2       	add %d2,-1
8000aef0:	fd f0 03 00 	loop %a15,8000aef6 <memmove+0x1c>
8000aef4:	3c 19       	j 8000af26 <memmove+0x4c>
8000aef6:	5a 42       	sub %d15,%d2,%d4
8000aef8:	60 f2       	mov.a %a2,%d15
8000aefa:	01 25 00 26 	addsc.a %a2,%a2,%d5,0
8000aefe:	1a 62       	add %d15,%d2,%d6
8000af00:	79 23 00 00 	ld.b %d3,[%a2]0
8000af04:	60 f2       	mov.a %a2,%d15
8000af06:	34 23       	st.b [%a2],%d3
8000af08:	3c f3       	j 8000aeee <memmove+0x14>
8000af0a:	60 4f       	mov.a %a15,%d4
8000af0c:	a0 02       	mov.a %a2,0
8000af0e:	01 26 00 46 	addsc.a %a4,%a2,%d6,0
8000af12:	01 22 00 36 	addsc.a %a3,%a2,%d2,0
8000af16:	fd f0 03 00 	loop %a15,8000af1c <memmove+0x42>
8000af1a:	3c 06       	j 8000af26 <memmove+0x4c>
8000af1c:	79 33 00 00 	ld.b %d3,[%a3]0
8000af20:	b0 12       	add.a %a2,1
8000af22:	34 43       	st.b [%a4],%d3
8000af24:	3c f5       	j 8000af0e <memmove+0x34>
8000af26:	60 62       	mov.a %a2,%d6
8000af28:	00 90       	ret 

8000af2a <memset>:
8000af2a:	40 42       	mov.aa %a2,%a4
8000af2c:	40 4f       	mov.aa %a15,%a4
8000af2e:	9f 05 03 80 	jned %d5,0,8000af34 <memset+0xa>
8000af32:	00 90       	ret 
8000af34:	28 04       	st.b [%a15]0,%d4
8000af36:	b0 1f       	add.a %a15,1
8000af38:	3c fb       	j 8000af2e <memset+0x4>

8000af3a <_realloc_r>:
8000af3a:	40 4d       	mov.aa %a13,%a4
8000af3c:	40 5f       	mov.aa %a15,%a5
8000af3e:	02 49       	mov %d9,%d4
8000af40:	7c 53       	jnz.a %a5,8000af46 <_realloc_r+0xc>
8000af42:	1d ff 84 f8 	j 8000a04a <_malloc_r>
8000af46:	6d ff e9 fa 	call 8000a518 <__malloc_lock>
8000af4a:	1b b9 00 20 	addi %d2,%d9,11
8000af4e:	8b 72 61 f2 	lt.u %d15,%d2,23
8000af52:	8f 72 c0 21 	andn %d2,%d2,7
8000af56:	ab 02 a1 ff 	seln %d15,%d15,%d2,16
8000af5a:	19 f3 fc ff 	ld.w %d3,[%a15]-4
8000af5e:	0b 9f 30 21 	lt.u %d2,%d15,%d9
8000af62:	8b 0f 20 25 	or.lt %d2,%d15,0
8000af66:	d9 fe f8 ff 	lea %a14,[%a15]-8
8000af6a:	8f 33 c0 81 	andn %d8,%d3,3
8000af6e:	76 25       	jz %d2,8000af78 <_realloc_r+0x3e>
8000af70:	da 0c       	mov %d15,12
8000af72:	6c d0       	st.w [%a13]0,%d15
8000af74:	1d 00 56 01 	j 8000b220 <_realloc_r+0x2e6>
8000af78:	7f f8 ac 01 	jge %d8,%d15,8000b2d0 <_realloc_r+0x396>
8000af7c:	7b 00 00 c7 	movh %d12,28672
8000af80:	60 c3       	mov.a %a3,%d12
8000af82:	01 e8 00 26 	addsc.a %a2,%a14,%d8,0
8000af86:	d9 34 70 70 	lea %a4,[%a3]1520
8000af8a:	99 43 08 00 	ld.a %a3,[%a4]8
8000af8e:	80 4c       	mov.d %d12,%a4
8000af90:	19 2b 04 00 	ld.w %d11,[%a2]4
8000af94:	7d 32 0a 00 	jeq.a %a2,%a3,8000afa8 <_realloc_r+0x6e>
8000af98:	8f 1b c0 21 	andn %d2,%d11,1
8000af9c:	01 22 00 46 	addsc.a %a4,%a2,%d2,0
8000afa0:	19 42 04 00 	ld.w %d2,[%a4]4
8000afa4:	6f 02 2b 80 	jnz.t %d2,0,8000affa <_realloc_r+0xc0>
8000afa8:	8f 3b c0 b1 	andn %d11,%d11,3
8000afac:	0b 8b 00 20 	add %d2,%d11,%d8
8000afb0:	7d 32 1b 80 	jne.a %a2,%a3,8000afe6 <_realloc_r+0xac>
8000afb4:	1b 0f 01 40 	addi %d4,%d15,16
8000afb8:	3f 42 23 00 	jlt %d2,%d4,8000affe <_realloc_r+0xc4>
8000afbc:	10 ee       	addsc.a %a14,%a14,%d15,0
8000afbe:	60 c2       	mov.a %a2,%d12
8000afc0:	a2 f2       	sub %d2,%d15
8000afc2:	b5 2e 08 00 	st.a [%a2]8,%a14
8000afc6:	8f 12 40 21 	or %d2,%d2,1
8000afca:	59 e2 04 00 	st.w [%a14]4,%d2
8000afce:	19 f2 fc ff 	ld.w %d2,[%a15]-4
8000afd2:	40 d4       	mov.aa %a4,%a13
8000afd4:	8f 12 00 21 	and %d2,%d2,1
8000afd8:	a6 2f       	or %d15,%d2
8000afda:	59 ff fc ff 	st.w [%a15]-4,%d15
8000afde:	6d ff 9e fa 	call 8000a51a <__malloc_unlock>
8000afe2:	40 f2       	mov.aa %a2,%a15
8000afe4:	00 90       	ret 
8000afe6:	3f f2 0c 00 	jlt %d2,%d15,8000affe <_realloc_r+0xc4>
8000afea:	cc 23       	ld.a %a15,[%a2]12
8000afec:	99 22 08 00 	ld.a %a2,[%a2]8
8000aff0:	02 28       	mov %d8,%d2
8000aff2:	ec 23       	st.a [%a2]12,%a15
8000aff4:	e8 22       	st.a [%a15]8,%a2
8000aff6:	1d 00 6d 01 	j 8000b2d0 <_realloc_r+0x396>
8000affa:	82 0b       	mov %d11,0
8000affc:	a0 02       	mov.a %a2,0
8000affe:	6f 03 08 81 	jnz.t %d3,0,8000b20e <_realloc_r+0x2d4>
8000b002:	99 fc f8 ff 	ld.a %a12,[%a15]-8
8000b006:	01 ce 20 c0 	sub.a %a12,%a14,%a12
8000b00a:	19 ca 04 00 	ld.w %d10,[%a12]4
8000b00e:	8f 3a c0 a1 	andn %d10,%d10,3
8000b012:	42 8a       	add %d10,%d8
8000b014:	bd 02 b3 00 	jz.a %a2,8000b17a <_realloc_r+0x240>
8000b018:	42 ab       	add %d11,%d10
8000b01a:	7d 32 5f 80 	jne.a %a2,%a3,8000b0d8 <_realloc_r+0x19e>
8000b01e:	1b 0f 01 20 	addi %d2,%d15,16
8000b022:	3f 2b ac 00 	jlt %d11,%d2,8000b17a <_realloc_r+0x240>
8000b026:	40 ce       	mov.aa %a14,%a12
8000b028:	99 c2 0c 00 	ld.a %a2,[%a12]12
8000b02c:	09 e3 88 05 	ld.a %a3,[+%a14]8
8000b030:	1b c8 ff 4f 	addi %d4,%d8,-4
8000b034:	8b 54 a2 22 	ge.u %d2,%d4,37
8000b038:	b5 32 0c 00 	st.a [%a3]12,%a2
8000b03c:	b5 23 08 00 	st.a [%a2]8,%a3
8000b040:	df 02 36 80 	jne %d2,0,8000b0ac <_realloc_r+0x172>
8000b044:	8b 44 61 22 	lt.u %d2,%d4,20
8000b048:	40 e3       	mov.aa %a3,%a14
8000b04a:	df 02 28 80 	jne %d2,0,8000b09a <_realloc_r+0x160>
8000b04e:	48 02       	ld.w %d2,[%a15]0
8000b050:	59 c2 08 00 	st.w [%a12]8,%d2
8000b054:	48 13       	ld.w %d3,[%a15]4
8000b056:	8b c4 a1 22 	ge.u %d2,%d4,28
8000b05a:	59 c3 0c 00 	st.w [%a12]12,%d3
8000b05e:	f6 26       	jnz %d2,8000b06a <_realloc_r+0x130>
8000b060:	d9 c3 10 00 	lea %a3,[%a12]16
8000b064:	d9 ff 08 00 	lea %a15,[%a15]8
8000b068:	3c 19       	j 8000b09a <_realloc_r+0x160>
8000b06a:	48 22       	ld.w %d2,[%a15]8
8000b06c:	8b 44 02 82 	eq %d8,%d4,36
8000b070:	59 c2 10 00 	st.w [%a12]16,%d2
8000b074:	48 33       	ld.w %d3,[%a15]12
8000b076:	59 c3 14 00 	st.w [%a12]20,%d3
8000b07a:	f6 86       	jnz %d8,8000b086 <_realloc_r+0x14c>
8000b07c:	d9 c3 18 00 	lea %a3,[%a12]24
8000b080:	d9 ff 10 00 	lea %a15,[%a15]16
8000b084:	3c 0b       	j 8000b09a <_realloc_r+0x160>
8000b086:	48 42       	ld.w %d2,[%a15]16
8000b088:	d9 c3 20 00 	lea %a3,[%a12]32
8000b08c:	59 c2 18 00 	st.w [%a12]24,%d2
8000b090:	48 53       	ld.w %d3,[%a15]20
8000b092:	d9 ff 18 00 	lea %a15,[%a15]24
8000b096:	59 c3 1c 00 	st.w [%a12]28,%d3
8000b09a:	48 02       	ld.w %d2,[%a15]0
8000b09c:	74 32       	st.w [%a3],%d2
8000b09e:	48 13       	ld.w %d3,[%a15]4
8000b0a0:	59 33 04 00 	st.w [%a3]4,%d3
8000b0a4:	48 22       	ld.w %d2,[%a15]8
8000b0a6:	59 32 08 00 	st.w [%a3]8,%d2
8000b0aa:	3c 05       	j 8000b0b4 <_realloc_r+0x17a>
8000b0ac:	40 e4       	mov.aa %a4,%a14
8000b0ae:	40 f5       	mov.aa %a5,%a15
8000b0b0:	6d ff 15 ff 	call 8000aeda <memmove>
8000b0b4:	10 cf       	addsc.a %a15,%a12,%d15,0
8000b0b6:	60 c2       	mov.a %a2,%d12
8000b0b8:	a2 fb       	sub %d11,%d15
8000b0ba:	ec 22       	st.a [%a2]8,%a15
8000b0bc:	8f 1b 40 b1 	or %d11,%d11,1
8000b0c0:	68 1b       	st.w [%a15]4,%d11
8000b0c2:	19 c2 04 00 	ld.w %d2,[%a12]4
8000b0c6:	40 d4       	mov.aa %a4,%a13
8000b0c8:	8f 12 00 21 	and %d2,%d2,1
8000b0cc:	a6 2f       	or %d15,%d2
8000b0ce:	6c c1       	st.w [%a12]4,%d15
8000b0d0:	6d ff 25 fa 	call 8000a51a <__malloc_unlock>
8000b0d4:	40 e2       	mov.aa %a2,%a14
8000b0d6:	00 90       	ret 
8000b0d8:	3f fb 51 00 	jlt %d11,%d15,8000b17a <_realloc_r+0x240>
8000b0dc:	99 23 0c 00 	ld.a %a3,[%a2]12
8000b0e0:	99 22 08 00 	ld.a %a2,[%a2]8
8000b0e4:	40 c4       	mov.aa %a4,%a12
8000b0e6:	1b c8 ff 4f 	addi %d4,%d8,-4
8000b0ea:	b5 23 0c 00 	st.a [%a2]12,%a3
8000b0ee:	b5 32 08 00 	st.a [%a3]8,%a2
8000b0f2:	09 43 88 05 	ld.a %a3,[+%a4]8
8000b0f6:	99 c2 0c 00 	ld.a %a2,[%a12]12
8000b0fa:	8b 54 a2 22 	ge.u %d2,%d4,37
8000b0fe:	b5 32 0c 00 	st.a [%a3]12,%a2
8000b102:	b5 23 08 00 	st.a [%a2]8,%a3
8000b106:	df 02 35 80 	jne %d2,0,8000b170 <_realloc_r+0x236>
8000b10a:	8b 44 61 22 	lt.u %d2,%d4,20
8000b10e:	df 02 28 80 	jne %d2,0,8000b15e <_realloc_r+0x224>
8000b112:	48 02       	ld.w %d2,[%a15]0
8000b114:	59 c2 08 00 	st.w [%a12]8,%d2
8000b118:	48 13       	ld.w %d3,[%a15]4
8000b11a:	8b c4 a1 22 	ge.u %d2,%d4,28
8000b11e:	59 c3 0c 00 	st.w [%a12]12,%d3
8000b122:	f6 26       	jnz %d2,8000b12e <_realloc_r+0x1f4>
8000b124:	d9 c4 10 00 	lea %a4,[%a12]16
8000b128:	d9 ff 08 00 	lea %a15,[%a15]8
8000b12c:	3c 19       	j 8000b15e <_realloc_r+0x224>
8000b12e:	48 22       	ld.w %d2,[%a15]8
8000b130:	8b 44 02 82 	eq %d8,%d4,36
8000b134:	59 c2 10 00 	st.w [%a12]16,%d2
8000b138:	48 33       	ld.w %d3,[%a15]12
8000b13a:	59 c3 14 00 	st.w [%a12]20,%d3
8000b13e:	f6 86       	jnz %d8,8000b14a <_realloc_r+0x210>
8000b140:	d9 c4 18 00 	lea %a4,[%a12]24
8000b144:	d9 ff 10 00 	lea %a15,[%a15]16
8000b148:	3c 0b       	j 8000b15e <_realloc_r+0x224>
8000b14a:	48 42       	ld.w %d2,[%a15]16
8000b14c:	d9 c4 20 00 	lea %a4,[%a12]32
8000b150:	59 c2 18 00 	st.w [%a12]24,%d2
8000b154:	48 53       	ld.w %d3,[%a15]20
8000b156:	d9 ff 18 00 	lea %a15,[%a15]24
8000b15a:	59 c3 1c 00 	st.w [%a12]28,%d3
8000b15e:	48 02       	ld.w %d2,[%a15]0
8000b160:	74 42       	st.w [%a4],%d2
8000b162:	48 13       	ld.w %d3,[%a15]4
8000b164:	59 43 04 00 	st.w [%a4]4,%d3
8000b168:	48 22       	ld.w %d2,[%a15]8
8000b16a:	59 42 08 00 	st.w [%a4]8,%d2
8000b16e:	3c 04       	j 8000b176 <_realloc_r+0x23c>
8000b170:	40 f5       	mov.aa %a5,%a15
8000b172:	6d ff b4 fe 	call 8000aeda <memmove>
8000b176:	02 b8       	mov %d8,%d11
8000b178:	3c 45       	j 8000b202 <_realloc_r+0x2c8>
8000b17a:	3f fa 4a 00 	jlt %d10,%d15,8000b20e <_realloc_r+0x2d4>
8000b17e:	40 c4       	mov.aa %a4,%a12
8000b180:	99 c2 0c 00 	ld.a %a2,[%a12]12
8000b184:	09 43 88 05 	ld.a %a3,[+%a4]8
8000b188:	1b c8 ff 4f 	addi %d4,%d8,-4
8000b18c:	8b 54 a2 22 	ge.u %d2,%d4,37
8000b190:	b5 32 0c 00 	st.a [%a3]12,%a2
8000b194:	b5 23 08 00 	st.a [%a2]8,%a3
8000b198:	df 02 37 80 	jne %d2,0,8000b206 <_realloc_r+0x2cc>
8000b19c:	8b 44 61 22 	lt.u %d2,%d4,20
8000b1a0:	df 02 28 80 	jne %d2,0,8000b1f0 <_realloc_r+0x2b6>
8000b1a4:	48 03       	ld.w %d3,[%a15]0
8000b1a6:	59 c3 08 00 	st.w [%a12]8,%d3
8000b1aa:	48 12       	ld.w %d2,[%a15]4
8000b1ac:	59 c2 0c 00 	st.w [%a12]12,%d2
8000b1b0:	8b c4 a1 22 	ge.u %d2,%d4,28
8000b1b4:	f6 26       	jnz %d2,8000b1c0 <_realloc_r+0x286>
8000b1b6:	d9 c4 10 00 	lea %a4,[%a12]16
8000b1ba:	d9 ff 08 00 	lea %a15,[%a15]8
8000b1be:	3c 19       	j 8000b1f0 <_realloc_r+0x2b6>
8000b1c0:	48 23       	ld.w %d3,[%a15]8
8000b1c2:	8b 44 02 82 	eq %d8,%d4,36
8000b1c6:	59 c3 10 00 	st.w [%a12]16,%d3
8000b1ca:	48 32       	ld.w %d2,[%a15]12
8000b1cc:	59 c2 14 00 	st.w [%a12]20,%d2
8000b1d0:	f6 86       	jnz %d8,8000b1dc <_realloc_r+0x2a2>
8000b1d2:	d9 c4 18 00 	lea %a4,[%a12]24
8000b1d6:	d9 ff 10 00 	lea %a15,[%a15]16
8000b1da:	3c 0b       	j 8000b1f0 <_realloc_r+0x2b6>
8000b1dc:	48 43       	ld.w %d3,[%a15]16
8000b1de:	d9 c4 20 00 	lea %a4,[%a12]32
8000b1e2:	59 c3 18 00 	st.w [%a12]24,%d3
8000b1e6:	48 52       	ld.w %d2,[%a15]20
8000b1e8:	d9 ff 18 00 	lea %a15,[%a15]24
8000b1ec:	59 c2 1c 00 	st.w [%a12]28,%d2
8000b1f0:	48 03       	ld.w %d3,[%a15]0
8000b1f2:	74 43       	st.w [%a4],%d3
8000b1f4:	48 12       	ld.w %d2,[%a15]4
8000b1f6:	59 42 04 00 	st.w [%a4]4,%d2
8000b1fa:	48 23       	ld.w %d3,[%a15]8
8000b1fc:	59 43 08 00 	st.w [%a4]8,%d3
8000b200:	02 a8       	mov %d8,%d10
8000b202:	40 ce       	mov.aa %a14,%a12
8000b204:	3c 66       	j 8000b2d0 <_realloc_r+0x396>
8000b206:	40 f5       	mov.aa %a5,%a15
8000b208:	6d ff 69 fe 	call 8000aeda <memmove>
8000b20c:	3c fa       	j 8000b200 <_realloc_r+0x2c6>
8000b20e:	40 d4       	mov.aa %a4,%a13
8000b210:	02 94       	mov %d4,%d9
8000b212:	6d ff 1c f7 	call 8000a04a <_malloc_r>
8000b216:	40 2c       	mov.aa %a12,%a2
8000b218:	7c 26       	jnz.a %a2,8000b224 <_realloc_r+0x2ea>
8000b21a:	40 d4       	mov.aa %a4,%a13
8000b21c:	6d ff 7f f9 	call 8000a51a <__malloc_unlock>
8000b220:	a0 02       	mov.a %a2,0
8000b222:	00 90       	ret 
8000b224:	19 f2 fc ff 	ld.w %d2,[%a15]-4
8000b228:	d9 23 f8 ff 	lea %a3,[%a2]-8
8000b22c:	8f 12 c0 21 	andn %d2,%d2,1
8000b230:	01 e2 00 26 	addsc.a %a2,%a14,%d2,0
8000b234:	80 32       	mov.d %d2,%a3
8000b236:	80 23       	mov.d %d3,%a2
8000b238:	5f 32 08 80 	jne %d2,%d3,8000b248 <_realloc_r+0x30e>
8000b23c:	19 c2 fc ff 	ld.w %d2,[%a12]-4
8000b240:	8f 32 c0 21 	andn %d2,%d2,3
8000b244:	42 28       	add %d8,%d2
8000b246:	3c 45       	j 8000b2d0 <_realloc_r+0x396>
8000b248:	1b c8 ff 4f 	addi %d4,%d8,-4
8000b24c:	8b 54 a2 f2 	ge.u %d15,%d4,37
8000b250:	ee 33       	jnz %d15,8000b2b6 <_realloc_r+0x37c>
8000b252:	8b 44 61 f2 	lt.u %d15,%d4,20
8000b256:	40 c3       	mov.aa %a3,%a12
8000b258:	40 f2       	mov.aa %a2,%a15
8000b25a:	ee 23       	jnz %d15,8000b2a0 <_realloc_r+0x366>
8000b25c:	4c f0       	ld.w %d15,[%a15]0
8000b25e:	d9 c3 08 00 	lea %a3,[%a12]8
8000b262:	6c c0       	st.w [%a12]0,%d15
8000b264:	48 12       	ld.w %d2,[%a15]4
8000b266:	8b c4 a1 f2 	ge.u %d15,%d4,28
8000b26a:	59 c2 04 00 	st.w [%a12]4,%d2
8000b26e:	d9 f2 08 00 	lea %a2,[%a15]8
8000b272:	6e 17       	jz %d15,8000b2a0 <_realloc_r+0x366>
8000b274:	48 23       	ld.w %d3,[%a15]8
8000b276:	8b 44 02 82 	eq %d8,%d4,36
8000b27a:	59 c3 08 00 	st.w [%a12]8,%d3
8000b27e:	4c f3       	ld.w %d15,[%a15]12
8000b280:	d9 c3 10 00 	lea %a3,[%a12]16
8000b284:	6c c3       	st.w [%a12]12,%d15
8000b286:	d9 f2 10 00 	lea %a2,[%a15]16
8000b28a:	76 8b       	jz %d8,8000b2a0 <_realloc_r+0x366>
8000b28c:	48 42       	ld.w %d2,[%a15]16
8000b28e:	d9 c3 18 00 	lea %a3,[%a12]24
8000b292:	59 c2 10 00 	st.w [%a12]16,%d2
8000b296:	48 53       	ld.w %d3,[%a15]20
8000b298:	d9 f2 18 00 	lea %a2,[%a15]24
8000b29c:	59 c3 14 00 	st.w [%a12]20,%d3
8000b2a0:	4c 20       	ld.w %d15,[%a2]0
8000b2a2:	6c 30       	st.w [%a3]0,%d15
8000b2a4:	19 22 04 00 	ld.w %d2,[%a2]4
8000b2a8:	59 32 04 00 	st.w [%a3]4,%d2
8000b2ac:	19 23 08 00 	ld.w %d3,[%a2]8
8000b2b0:	59 33 08 00 	st.w [%a3]8,%d3
8000b2b4:	3c 05       	j 8000b2be <_realloc_r+0x384>
8000b2b6:	40 c4       	mov.aa %a4,%a12
8000b2b8:	40 f5       	mov.aa %a5,%a15
8000b2ba:	6d ff 10 fe 	call 8000aeda <memmove>
8000b2be:	40 d4       	mov.aa %a4,%a13
8000b2c0:	40 f5       	mov.aa %a5,%a15
8000b2c2:	6d ff 36 fd 	call 8000ad2e <_free_r>
8000b2c6:	40 d4       	mov.aa %a4,%a13
8000b2c8:	6d ff 29 f9 	call 8000a51a <__malloc_unlock>
8000b2cc:	40 c2       	mov.aa %a2,%a12
8000b2ce:	00 90       	ret 
8000b2d0:	0b f8 80 20 	sub %d2,%d8,%d15
8000b2d4:	8b 02 61 42 	lt.u %d4,%d2,16
8000b2d8:	19 e3 04 00 	ld.w %d3,[%a14]4
8000b2dc:	df 04 16 80 	jne %d4,0,8000b308 <_realloc_r+0x3ce>
8000b2e0:	8f 13 00 31 	and %d3,%d3,1
8000b2e4:	10 e5       	addsc.a %a5,%a14,%d15,0
8000b2e6:	a6 3f       	or %d15,%d3
8000b2e8:	6c e1       	st.w [%a14]4,%d15
8000b2ea:	01 52 00 f6 	addsc.a %a15,%a5,%d2,0
8000b2ee:	8f 12 40 f1 	or %d15,%d2,1
8000b2f2:	b7 10 21 20 	imask %e2,1,0,1
8000b2f6:	6c 51       	st.w [%a5]4,%d15
8000b2f8:	49 f2 44 08 	ldmst [%a15]4,%e2
8000b2fc:	40 d4       	mov.aa %a4,%a13
8000b2fe:	d9 55 08 00 	lea %a5,[%a5]8
8000b302:	6d ff 16 fd 	call 8000ad2e <_free_r>
8000b306:	3c 0c       	j 8000b31e <_realloc_r+0x3e4>
8000b308:	8f 13 00 31 	and %d3,%d3,1
8000b30c:	a6 83       	or %d3,%d8
8000b30e:	59 e3 04 00 	st.w [%a14]4,%d3
8000b312:	01 e8 00 f6 	addsc.a %a15,%a14,%d8,0
8000b316:	b7 10 21 20 	imask %e2,1,0,1
8000b31a:	49 f2 44 08 	ldmst [%a15]4,%e2
8000b31e:	40 d4       	mov.aa %a4,%a13
8000b320:	6d ff fd f8 	call 8000a51a <__malloc_unlock>
8000b324:	d9 e2 08 00 	lea %a2,[%a14]8
8000b328:	00 90       	ret 

8000b32a <__int_handler>:
8000b32a:	00 90       	ret 

8000b32c <__class_0_trap_handler>:
8000b32c:	00 a0       	debug 
8000b32e:	7b d0 ea fd 	movh %d15,57005
8000b332:	60 fe       	mov.a %a14,%d15
8000b334:	1d 00 e8 00 	j 8000b504 <_exit>
8000b338:	00 90       	ret 

8000b33a <tsim_abort>:
8000b33a:	8f 84 00 40 	sh %d4,%d4,8
8000b33e:	8f f5 0f 51 	and %d5,%d5,255
8000b342:	b7 04 10 48 	insert %d4,%d4,0,16,16
8000b346:	9b d5 ea 5d 	addih %d5,%d5,57005
8000b34a:	42 54       	add %d4,%d5
8000b34c:	60 4e       	mov.a %a14,%d4
8000b34e:	1d 00 db 00 	j 8000b504 <_exit>
8000b352:	00 90       	ret 

8000b354 <__class_7_trap_handler>:
8000b354:	02 45       	mov %d5,%d4
8000b356:	00 a0       	debug 
8000b358:	82 74       	mov %d4,7
8000b35a:	1d ff f0 ff 	j 8000b33a <tsim_abort>

8000b35e <__class_6_trap_handler>:
8000b35e:	02 45       	mov %d5,%d4
8000b360:	00 a0       	debug 
8000b362:	82 64       	mov %d4,6
8000b364:	1d ff eb ff 	j 8000b33a <tsim_abort>

8000b368 <__class_5_trap_handler>:
8000b368:	02 45       	mov %d5,%d4
8000b36a:	00 a0       	debug 
8000b36c:	82 54       	mov %d4,5
8000b36e:	1d ff e6 ff 	j 8000b33a <tsim_abort>

8000b372 <__class_4_trap_handler>:
8000b372:	02 45       	mov %d5,%d4
8000b374:	00 a0       	debug 
8000b376:	82 44       	mov %d4,4
8000b378:	1d ff e1 ff 	j 8000b33a <tsim_abort>

8000b37c <__class_3_trap_handler>:
8000b37c:	02 45       	mov %d5,%d4
8000b37e:	00 a0       	debug 
8000b380:	82 34       	mov %d4,3
8000b382:	1d ff dc ff 	j 8000b33a <tsim_abort>

8000b386 <__class_2_trap_handler>:
8000b386:	02 45       	mov %d5,%d4
8000b388:	00 a0       	debug 
8000b38a:	82 24       	mov %d4,2
8000b38c:	1d ff d7 ff 	j 8000b33a <tsim_abort>

8000b390 <__class_1_trap_handler>:
8000b390:	02 45       	mov %d5,%d4
8000b392:	00 a0       	debug 
8000b394:	82 14       	mov %d4,1
8000b396:	1d ff d2 ff 	j 8000b33a <tsim_abort>

8000b39a <_install_int_handler>:
8000b39a:	8b 04 b0 f2 	ge.u %d15,%d4,256
8000b39e:	82 02       	mov %d2,0
8000b3a0:	ee 0f       	jnz %d15,8000b3be <_install_int_handler+0x24>
8000b3a2:	91 00 00 f7 	movh.a %a15,28672
8000b3a6:	19 f2 88 d3 	ld.w %d2,[%a15]15176 <70003b48 <_init_vectab_initialized>>
8000b3aa:	76 2a       	jz %d2,8000b3be <_install_int_handler+0x24>
8000b3ac:	91 00 00 f7 	movh.a %a15,28672
8000b3b0:	d9 ff 28 c3 	lea %a15,[%a15]13096 <70003328 <Cdisptab>>
8000b3b4:	01 f4 03 f6 	addsc.a %a15,%a15,%d4,3
8000b3b8:	82 12       	mov %d2,1
8000b3ba:	e8 04       	st.a [%a15]0,%a4
8000b3bc:	68 15       	st.w [%a15]4,%d5
8000b3be:	00 90       	ret 

8000b3c0 <_init_vectab>:
8000b3c0:	91 00 00 c7 	movh.a %a12,28672
8000b3c4:	19 cf 88 d3 	ld.w %d15,[%a12]15176 <70003b48 <_init_vectab_initialized>>
8000b3c8:	ee 51       	jnz %d15,8000b46a <_init_vectab+0xaa>
8000b3ca:	7b 00 00 f8 	movh %d15,32768
8000b3ce:	6d 00 4f 00 	call 8000b46c <unlock_wdtcon>
8000b3d2:	1b 0f a0 f0 	addi %d15,%d15,2560
8000b3d6:	cd 4f e2 0f 	mtcr $btv,%d15
8000b3da:	7b 00 01 f5 	movh %d15,20496
8000b3de:	1b 0f 00 f0 	addi %d15,%d15,0
8000b3e2:	cd 0f e2 0f 	mtcr $biv,%d15
8000b3e6:	6d 00 59 00 	call 8000b498 <lock_wdtcon>
8000b3ea:	7b 10 00 f8 	movh %d15,32769
8000b3ee:	91 00 00 27 	movh.a %a2,28672
8000b3f2:	1b cf 32 fb 	addi %d15,%d15,-19668
8000b3f6:	59 2f a8 c3 	st.w [%a2]15144 <70003b28 <Tdisptab>>,%d15
8000b3fa:	7b 10 00 f8 	movh %d15,32769
8000b3fe:	d9 2f a8 c3 	lea %a15,[%a2]15144 <70003b28 <Tdisptab>>
8000b402:	1b 0f 39 fb 	addi %d15,%d15,-19568
8000b406:	68 1f       	st.w [%a15]4,%d15
8000b408:	7b 10 00 f8 	movh %d15,32769
8000b40c:	1b 6f 38 fb 	addi %d15,%d15,-19578
8000b410:	68 2f       	st.w [%a15]8,%d15
8000b412:	7b 10 00 f8 	movh %d15,32769
8000b416:	1b cf 37 fb 	addi %d15,%d15,-19588
8000b41a:	68 3f       	st.w [%a15]12,%d15
8000b41c:	7b 10 00 f8 	movh %d15,32769
8000b420:	1b 2f 37 fb 	addi %d15,%d15,-19598
8000b424:	68 4f       	st.w [%a15]16,%d15
8000b426:	7b 10 00 f8 	movh %d15,32769
8000b42a:	1b 8f 36 fb 	addi %d15,%d15,-19608
8000b42e:	68 5f       	st.w [%a15]20,%d15
8000b430:	7b 10 00 f8 	movh %d15,32769
8000b434:	1b ef 35 fb 	addi %d15,%d15,-19618
8000b438:	68 6f       	st.w [%a15]24,%d15
8000b43a:	7b 10 00 f8 	movh %d15,32769
8000b43e:	1b 4f 35 fb 	addi %d15,%d15,-19628
8000b442:	91 00 00 37 	movh.a %a3,28672
8000b446:	7b 10 00 28 	movh %d2,32769
8000b44a:	68 7f       	st.w [%a15]28,%d15
8000b44c:	d9 33 28 c3 	lea %a3,[%a3]13096 <70003328 <Cdisptab>>
8000b450:	82 0f       	mov %d15,0
8000b452:	1b a2 32 2b 	addi %d2,%d2,-19670
8000b456:	c5 0f 3f 30 	lea %a15,ff <_.+0xfe>
8000b45a:	d0 32       	addsc.a %a2,%a3,%d15,3
8000b45c:	6c 21       	st.w [%a2]4,%d15
8000b45e:	74 22       	st.w [%a2],%d2
8000b460:	c2 1f       	add %d15,1
8000b462:	fc fc       	loop %a15,8000b45a <_init_vectab+0x9a>
8000b464:	82 1f       	mov %d15,1
8000b466:	59 cf 88 d3 	st.w [%a12]15176 <70003b48 <_init_vectab_initialized>>,%d15
8000b46a:	00 90       	ret 

8000b46c <unlock_wdtcon>:
8000b46c:	4d c0 e1 ff 	mfcr %d15,$core_id
8000b470:	16 07       	and %d15,7
8000b472:	53 cf 20 f0 	mul %d15,%d15,12
8000b476:	60 f2       	mov.a %a2,%d15
8000b478:	d9 2f 00 46 	lea %a15,[%a2]24832
8000b47c:	11 3f 00 ff 	addih.a %a15,%a15,61443
8000b480:	4c f0       	ld.w %d15,[%a15]0
8000b482:	8f ff cf f1 	andn %d15,%d15,255
8000b486:	8f 1f 4f 21 	or %d2,%d15,241
8000b48a:	68 02       	st.w [%a15]0,%d2
8000b48c:	0d 00 80 04 	dsync 
8000b490:	96 f2       	or %d15,242
8000b492:	68 0f       	st.w [%a15]0,%d15
8000b494:	4c f0       	ld.w %d15,[%a15]0
8000b496:	00 90       	ret 

8000b498 <lock_wdtcon>:
8000b498:	4d c0 e1 ff 	mfcr %d15,$core_id
8000b49c:	16 07       	and %d15,7
8000b49e:	53 cf 20 f0 	mul %d15,%d15,12
8000b4a2:	60 f2       	mov.a %a2,%d15
8000b4a4:	d9 2f 00 46 	lea %a15,[%a2]24832
8000b4a8:	11 3f 00 ff 	addih.a %a15,%a15,61443
8000b4ac:	4c f0       	ld.w %d15,[%a15]0
8000b4ae:	8f ff cf f1 	andn %d15,%d15,255
8000b4b2:	8f 1f 4f 21 	or %d2,%d15,241
8000b4b6:	68 02       	st.w [%a15]0,%d2
8000b4b8:	0d 00 80 04 	dsync 
8000b4bc:	96 f3       	or %d15,243
8000b4be:	68 0f       	st.w [%a15]0,%d15
8000b4c0:	4c f0       	ld.w %d15,[%a15]0
8000b4c2:	00 90       	ret 

8000b4c4 <unlock_safety_wdtcon>:
8000b4c4:	91 30 00 ff 	movh.a %a15,61443
8000b4c8:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000b4cc:	4c f0       	ld.w %d15,[%a15]0
8000b4ce:	8f ff cf f1 	andn %d15,%d15,255
8000b4d2:	8f 1f 4f 21 	or %d2,%d15,241
8000b4d6:	68 02       	st.w [%a15]0,%d2
8000b4d8:	0d 00 80 04 	dsync 
8000b4dc:	96 f2       	or %d15,242
8000b4de:	68 0f       	st.w [%a15]0,%d15
8000b4e0:	4c f0       	ld.w %d15,[%a15]0
8000b4e2:	00 90       	ret 

8000b4e4 <lock_safety_wdtcon>:
8000b4e4:	91 30 00 ff 	movh.a %a15,61443
8000b4e8:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000b4ec:	4c f0       	ld.w %d15,[%a15]0
8000b4ee:	8f ff cf f1 	andn %d15,%d15,255
8000b4f2:	8f 1f 4f 21 	or %d2,%d15,241
8000b4f6:	68 02       	st.w [%a15]0,%d2
8000b4f8:	0d 00 80 04 	dsync 
8000b4fc:	96 f3       	or %d15,243
8000b4fe:	68 0f       	st.w [%a15]0,%d15
8000b500:	4c f0       	ld.w %d15,[%a15]0
8000b502:	00 90       	ret 

8000b504 <_exit>:
8000b504:	76 43       	jz %d4,8000b50a <_exit+0x6>
8000b506:	60 4e       	mov.a %a14,%d4
8000b508:	3c 04       	j 8000b510 <_exit+0xc>
8000b50a:	bb d0 00 f9 	mov.u %d15,36877
8000b50e:	60 fe       	mov.a %a14,%d15
8000b510:	00 a0       	debug 
8000b512:	3c 00       	j 8000b512 <_exit+0xe>

8000b514 <sbrk>:
8000b514:	91 00 00 f7 	movh.a %a15,28672
8000b518:	19 ff b8 70 	ld.w %d15,[%a15]2552 <700009f8 <heap_top.2289>>
8000b51c:	7b 00 00 27 	movh %d2,28672
8000b520:	42 f4       	add %d4,%d15
8000b522:	1b 82 b5 23 	addi %d2,%d2,15192
8000b526:	7f 42 09 80 	jge.u %d2,%d4,8000b538 <sbrk+0x24>
8000b52a:	6d 00 13 00 	call 8000b550 <__errno>
8000b52e:	da 0c       	mov %d15,12
8000b530:	6c 20       	st.w [%a2]0,%d15
8000b532:	a0 02       	mov.a %a2,0
8000b534:	b0 f2       	add.a %a2,-1
8000b536:	00 90       	ret 
8000b538:	7b 00 00 27 	movh %d2,28672
8000b53c:	1b 82 b5 23 	addi %d2,%d2,15192
8000b540:	7f 24 04 80 	jge.u %d4,%d2,8000b548 <sbrk+0x34>
8000b544:	6d 00 0b 00 	call 8000b55a <abort>
8000b548:	59 f4 b8 70 	st.w [%a15]2552,%d4
8000b54c:	60 f2       	mov.a %a2,%d15
8000b54e:	00 90       	ret 

8000b550 <__errno>:
8000b550:	91 00 00 27 	movh.a %a2,28672
8000b554:	d9 22 90 d3 	lea %a2,[%a2]15184 <70003b50 <_my_errno>>
8000b558:	00 90       	ret 

8000b55a <abort>:
8000b55a:	00 a0       	debug 
8000b55c:	7b e0 ea fd 	movh %d15,57006
8000b560:	1b ff ee fb 	addi %d15,%d15,-16657
8000b564:	60 fe       	mov.a %a14,%d15
8000b566:	1d ff cf ff 	j 8000b504 <_exit>
8000b56a:	3c 00       	j 8000b56a <abort+0x10>

8000b56c <_fpadd_parts>:
8000b56c:	0c 40       	ld.bu %d15,[%a4]0
8000b56e:	40 42       	mov.aa %a2,%a4
8000b570:	bf 2f cb 80 	jlt.u %d15,2,8000b706 <_fpadd_parts+0x19a>
8000b574:	14 52       	ld.bu %d2,[%a5]
8000b576:	40 52       	mov.aa %a2,%a5
8000b578:	bf 22 c7 80 	jlt.u %d2,2,8000b706 <_fpadd_parts+0x19a>
8000b57c:	5e 4e       	jne %d15,4,8000b598 <_fpadd_parts+0x2c>
8000b57e:	40 42       	mov.aa %a2,%a4
8000b580:	df 42 c3 80 	jne %d2,4,8000b706 <_fpadd_parts+0x19a>
8000b584:	19 42 04 00 	ld.w %d2,[%a4]4
8000b588:	4c 51       	ld.w %d15,[%a5]4
8000b58a:	5f f2 be 00 	jeq %d2,%d15,8000b706 <_fpadd_parts+0x19a>
8000b58e:	91 00 00 f8 	movh.a %a15,32768
8000b592:	d9 f2 5c f0 	lea %a2,[%a15]2012 <800007dc <__thenan_df>>
8000b596:	00 90       	ret 
8000b598:	40 52       	mov.aa %a2,%a5
8000b59a:	df 42 b6 00 	jeq %d2,4,8000b706 <_fpadd_parts+0x19a>
8000b59e:	df 22 11 80 	jne %d2,2,8000b5c0 <_fpadd_parts+0x54>
8000b5a2:	40 42       	mov.aa %a2,%a4
8000b5a4:	df 2f b1 80 	jne %d15,2,8000b706 <_fpadd_parts+0x19a>
8000b5a8:	40 63       	mov.aa %a3,%a6
8000b5aa:	a0 4f       	mov.a %a15,4
8000b5ac:	44 4f       	ld.w %d15,[%a4+]
8000b5ae:	64 3f       	st.w [%a3+],%d15
8000b5b0:	fc fe       	loop %a15,8000b5ac <_fpadd_parts+0x40>
8000b5b2:	4c 21       	ld.w %d15,[%a2]4
8000b5b4:	19 52 04 00 	ld.w %d2,[%a5]4
8000b5b8:	40 62       	mov.aa %a2,%a6
8000b5ba:	26 2f       	and %d15,%d2
8000b5bc:	6c 61       	st.w [%a6]4,%d15
8000b5be:	00 90       	ret 
8000b5c0:	40 52       	mov.aa %a2,%a5
8000b5c2:	df 2f a2 00 	jeq %d15,2,8000b706 <_fpadd_parts+0x19a>
8000b5c6:	4c 42       	ld.w %d15,[%a4]8
8000b5c8:	19 52 08 00 	ld.w %d2,[%a5]8
8000b5cc:	40 6f       	mov.aa %a15,%a6
8000b5ce:	52 23       	sub %d3,%d15,%d2
8000b5d0:	0b 30 c0 c1 	abs %d12,%d3
8000b5d4:	8b 0c 84 42 	ge %d4,%d12,64
8000b5d8:	40 5c       	mov.aa %a12,%a5
8000b5da:	40 4d       	mov.aa %a13,%a4
8000b5dc:	09 4a 4c 09 	ld.d %e10,[%a4]12
8000b5e0:	09 58 4c 09 	ld.d %e8,[%a5]12
8000b5e4:	df 04 35 80 	jne %d4,0,8000b64e <_fpadd_parts+0xe2>
8000b5e8:	bf 13 19 00 	jlt %d3,1,8000b61a <_fpadd_parts+0xae>
8000b5ec:	0b 89 10 48 	mov %e4,%d9,%d8
8000b5f0:	02 c6       	mov %d6,%d12
8000b5f2:	6d 00 99 03 	call 8000bd24 <__lshrdi3>
8000b5f6:	d2 14       	mov %e4,1
8000b5f8:	02 c6       	mov %d6,%d12
8000b5fa:	02 2e       	mov %d14,%d2
8000b5fc:	02 3d       	mov %d13,%d3
8000b5fe:	6d 00 86 03 	call 8000bd0a <__ashldi3>
8000b602:	8b f2 9f 20 	addx %d2,%d2,-1
8000b606:	8b f3 bf 30 	addc %d3,%d3,-1
8000b60a:	26 82       	and %d2,%d8
8000b60c:	26 93       	and %d3,%d9
8000b60e:	a6 23       	or %d3,%d2
8000b610:	02 e8       	mov %d8,%d14
8000b612:	8b 03 00 85 	or.ne %d8,%d3,0
8000b616:	02 d9       	mov %d9,%d13
8000b618:	3c 21       	j 8000b65a <_fpadd_parts+0xee>
8000b61a:	df 03 20 00 	jeq %d3,0,8000b65a <_fpadd_parts+0xee>
8000b61e:	0b ab 10 48 	mov %e4,%d11,%d10
8000b622:	02 c6       	mov %d6,%d12
8000b624:	6d 00 80 03 	call 8000bd24 <__lshrdi3>
8000b628:	d2 14       	mov %e4,1
8000b62a:	02 c6       	mov %d6,%d12
8000b62c:	02 2e       	mov %d14,%d2
8000b62e:	02 3d       	mov %d13,%d3
8000b630:	6d 00 6d 03 	call 8000bd0a <__ashldi3>
8000b634:	8b f2 9f 20 	addx %d2,%d2,-1
8000b638:	8b f3 bf 30 	addc %d3,%d3,-1
8000b63c:	26 a2       	and %d2,%d10
8000b63e:	26 b3       	and %d3,%d11
8000b640:	a6 23       	or %d3,%d2
8000b642:	02 ea       	mov %d10,%d14
8000b644:	42 cf       	add %d15,%d12
8000b646:	8b 03 00 a5 	or.ne %d10,%d3,0
8000b64a:	02 db       	mov %d11,%d13
8000b64c:	3c 07       	j 8000b65a <_fpadd_parts+0xee>
8000b64e:	3f f2 05 00 	jlt %d2,%d15,8000b658 <_fpadd_parts+0xec>
8000b652:	02 2f       	mov %d15,%d2
8000b654:	d2 0a       	mov %e10,0
8000b656:	3c 02       	j 8000b65a <_fpadd_parts+0xee>
8000b658:	d2 08       	mov %e8,0
8000b65a:	19 d4 04 00 	ld.w %d4,[%a13]4
8000b65e:	19 c2 04 00 	ld.w %d2,[%a12]4
8000b662:	5f 24 34 00 	jeq %d4,%d2,8000b6ca <_fpadd_parts+0x15e>
8000b666:	0b 8a c0 20 	subx %d2,%d10,%d8
8000b66a:	0b 9b d0 30 	subc %d3,%d11,%d9
8000b66e:	76 45       	jz %d4,8000b678 <_fpadd_parts+0x10c>
8000b670:	0b a8 c0 20 	subx %d2,%d8,%d10
8000b674:	0b b9 d0 30 	subc %d3,%d9,%d11
8000b678:	0e 37       	jltz %d3,8000b686 <_fpadd_parts+0x11a>
8000b67a:	82 04       	mov %d4,0
8000b67c:	68 14       	st.w [%a15]4,%d4
8000b67e:	68 2f       	st.w [%a15]8,%d15
8000b680:	89 f2 4c 09 	st.d [%a15]12,%e2
8000b684:	3c 0c       	j 8000b69c <_fpadd_parts+0x130>
8000b686:	68 2f       	st.w [%a15]8,%d15
8000b688:	8b 03 00 f1 	rsub %d15,%d3,0
8000b68c:	82 14       	mov %d4,1
8000b68e:	8b 02 00 31 	rsub %d3,%d2,0
8000b692:	ab ff 1f f2 	cadd %d15,%d2,%d15,-1
8000b696:	68 14       	st.w [%a15]4,%d4
8000b698:	68 33       	st.w [%a15]12,%d3
8000b69a:	68 4f       	st.w [%a15]16,%d15
8000b69c:	82 f5       	mov %d5,-1
8000b69e:	06 c5       	sh %d5,-4
8000b6a0:	48 32       	ld.w %d2,[%a15]12
8000b6a2:	48 43       	ld.w %d3,[%a15]16
8000b6a4:	8b f2 9f 60 	addx %d6,%d2,-1
8000b6a8:	8b f3 bf 40 	addc %d4,%d3,-1
8000b6ac:	3a 54       	eq %d15,%d4,%d5
8000b6ae:	8b f6 3f f4 	and.ne %d15,%d6,-1
8000b6b2:	0b 54 a0 f2 	or.lt.u %d15,%d4,%d5
8000b6b6:	6e 12       	jz %d15,8000b6da <_fpadd_parts+0x16e>
8000b6b8:	4c f2       	ld.w %d15,[%a15]8
8000b6ba:	77 23 80 30 	dextr %d3,%d3,%d2,1
8000b6be:	c2 ff       	add %d15,-1
8000b6c0:	06 12       	sh %d2,1
8000b6c2:	68 32       	st.w [%a15]12,%d2
8000b6c4:	68 43       	st.w [%a15]16,%d3
8000b6c6:	68 2f       	st.w [%a15]8,%d15
8000b6c8:	3c ec       	j 8000b6a0 <_fpadd_parts+0x134>
8000b6ca:	0b a8 40 20 	addx %d2,%d8,%d10
8000b6ce:	68 2f       	st.w [%a15]8,%d15
8000b6d0:	0b b9 50 f0 	addc %d15,%d9,%d11
8000b6d4:	68 14       	st.w [%a15]4,%d4
8000b6d6:	68 32       	st.w [%a15]12,%d2
8000b6d8:	68 4f       	st.w [%a15]16,%d15
8000b6da:	82 3f       	mov %d15,3
8000b6dc:	28 0f       	st.b [%a15]0,%d15
8000b6de:	4c f4       	ld.w %d15,[%a15]16
8000b6e0:	7b 00 00 42 	movh %d4,8192
8000b6e4:	0b 4f 30 31 	lt.u %d3,%d15,%d4
8000b6e8:	48 32       	ld.w %d2,[%a15]12
8000b6ea:	40 f2       	mov.aa %a2,%a15
8000b6ec:	f6 3d       	jnz %d3,8000b706 <_fpadd_parts+0x19a>
8000b6ee:	8f 12 00 31 	and %d3,%d2,1
8000b6f2:	77 2f 80 2f 	dextr %d2,%d15,%d2,31
8000b6f6:	06 ff       	sh %d15,-1
8000b6f8:	96 00       	or %d15,0
8000b6fa:	68 4f       	st.w [%a15]16,%d15
8000b6fc:	4c f2       	ld.w %d15,[%a15]8
8000b6fe:	a6 32       	or %d2,%d3
8000b700:	c2 1f       	add %d15,1
8000b702:	68 32       	st.w [%a15]12,%d2
8000b704:	68 2f       	st.w [%a15]8,%d15
8000b706:	00 90       	ret 

8000b708 <__adddf3>:
8000b708:	20 50       	sub.a %sp,80
8000b70a:	d9 a4 04 00 	lea %a4,[%sp]4
8000b70e:	d9 a5 14 00 	lea %a5,[%sp]20
8000b712:	89 a4 44 09 	st.d [%sp]4,%e4
8000b716:	89 a6 4c 09 	st.d [%sp]12,%e6
8000b71a:	6d 00 a1 03 	call 8000be5c <__unpack_d>
8000b71e:	d9 a4 0c 00 	lea %a4,[%sp]12
8000b722:	d9 a5 28 00 	lea %a5,[%sp]40
8000b726:	6d 00 9b 03 	call 8000be5c <__unpack_d>
8000b72a:	d9 a4 14 00 	lea %a4,[%sp]20
8000b72e:	d9 a5 28 00 	lea %a5,[%sp]40
8000b732:	d9 a6 3c 00 	lea %a6,[%sp]60
8000b736:	6d ff 1b ff 	call 8000b56c <_fpadd_parts>
8000b73a:	40 24       	mov.aa %a4,%a2
8000b73c:	1d 00 07 03 	j 8000bd4a <__pack_d>

8000b740 <__subdf3>:
8000b740:	20 50       	sub.a %sp,80
8000b742:	d9 a4 04 00 	lea %a4,[%sp]4
8000b746:	d9 a5 14 00 	lea %a5,[%sp]20
8000b74a:	89 a4 44 09 	st.d [%sp]4,%e4
8000b74e:	89 a6 4c 09 	st.d [%sp]12,%e6
8000b752:	6d 00 85 03 	call 8000be5c <__unpack_d>
8000b756:	d9 a4 0c 00 	lea %a4,[%sp]12
8000b75a:	d9 a5 28 00 	lea %a5,[%sp]40
8000b75e:	6d 00 7f 03 	call 8000be5c <__unpack_d>
8000b762:	58 0b       	ld.w %d15,[%sp]44
8000b764:	d9 a4 14 00 	lea %a4,[%sp]20
8000b768:	8f 1f 80 f1 	xor %d15,%d15,1
8000b76c:	d9 a5 28 00 	lea %a5,[%sp]40
8000b770:	d9 a6 3c 00 	lea %a6,[%sp]60
8000b774:	78 0b       	st.w [%sp]44,%d15
8000b776:	6d ff fb fe 	call 8000b56c <_fpadd_parts>
8000b77a:	40 24       	mov.aa %a4,%a2
8000b77c:	1d 00 e7 02 	j 8000bd4a <__pack_d>

8000b780 <__muldf3>:
8000b780:	20 50       	sub.a %sp,80
8000b782:	d9 a4 04 00 	lea %a4,[%sp]4
8000b786:	d9 a5 14 00 	lea %a5,[%sp]20
8000b78a:	89 a4 44 09 	st.d [%sp]4,%e4
8000b78e:	89 a6 4c 09 	st.d [%sp]12,%e6
8000b792:	6d 00 65 03 	call 8000be5c <__unpack_d>
8000b796:	d9 a4 0c 00 	lea %a4,[%sp]12
8000b79a:	d9 a5 28 00 	lea %a5,[%sp]40
8000b79e:	6d 00 5f 03 	call 8000be5c <__unpack_d>
8000b7a2:	39 a3 14 00 	ld.bu %d3,[%sp]20
8000b7a6:	ff 23 0c 80 	jge.u %d3,2,8000b7be <__muldf3+0x3e>
8000b7aa:	19 a2 18 00 	ld.w %d2,[%sp]24
8000b7ae:	58 0b       	ld.w %d15,[%sp]44
8000b7b0:	d9 a4 14 00 	lea %a4,[%sp]20
8000b7b4:	0b f2 10 f1 	ne %d15,%d2,%d15
8000b7b8:	78 06       	st.w [%sp]24,%d15
8000b7ba:	1d 00 b3 00 	j 8000b920 <__muldf3+0x1a0>
8000b7be:	39 af 28 00 	ld.bu %d15,[%sp]40
8000b7c2:	ff 2f 0c 80 	jge.u %d15,2,8000b7da <__muldf3+0x5a>
8000b7c6:	58 0b       	ld.w %d15,[%sp]44
8000b7c8:	19 a2 18 00 	ld.w %d2,[%sp]24
8000b7cc:	d9 a4 28 00 	lea %a4,[%sp]40
8000b7d0:	0b f2 10 f1 	ne %d15,%d2,%d15
8000b7d4:	78 0b       	st.w [%sp]44,%d15
8000b7d6:	1d 00 a5 00 	j 8000b920 <__muldf3+0x1a0>
8000b7da:	df 43 09 80 	jne %d3,4,8000b7ec <__muldf3+0x6c>
8000b7de:	91 00 00 48 	movh.a %a4,32768
8000b7e2:	d9 44 5c f0 	lea %a4,[%a4]2012 <800007dc <__thenan_df>>
8000b7e6:	df 2f 9d 00 	jeq %d15,2,8000b920 <__muldf3+0x1a0>
8000b7ea:	3c e0       	j 8000b7aa <__muldf3+0x2a>
8000b7ec:	5e 48       	jne %d15,4,8000b7fc <__muldf3+0x7c>
8000b7ee:	91 00 00 48 	movh.a %a4,32768
8000b7f2:	d9 44 5c f0 	lea %a4,[%a4]2012 <800007dc <__thenan_df>>
8000b7f6:	df 23 95 00 	jeq %d3,2,8000b920 <__muldf3+0x1a0>
8000b7fa:	3c e6       	j 8000b7c6 <__muldf3+0x46>
8000b7fc:	df 23 d7 7f 	jeq %d3,2,8000b7aa <__muldf3+0x2a>
8000b800:	df 2f e3 7f 	jeq %d15,2,8000b7c6 <__muldf3+0x46>
8000b804:	58 08       	ld.w %d15,[%sp]32
8000b806:	19 ab 38 00 	ld.w %d11,[%sp]56 <80000008 <BootModeHeader0+0x8>>
8000b80a:	d2 00       	mov %e0,0
8000b80c:	19 a0 34 00 	ld.w %d0,[%sp]52
8000b810:	73 bf 68 60 	mul.u %e6,%d15,%d11
8000b814:	82 0c       	mov %d12,0
8000b816:	73 0f 68 40 	mul.u %e4,%d15,%d0
8000b81a:	19 aa 24 00 	ld.w %d10,[%sp]36
8000b81e:	82 02       	mov %d2,0
8000b820:	03 cf 0a 77 	madd %d7,%d7,%d15,%d12
8000b824:	03 b2 0a 77 	madd %d7,%d7,%d2,%d11
8000b828:	03 1f 0a 55 	madd %d5,%d5,%d15,%d1
8000b82c:	03 02 0a 55 	madd %d5,%d5,%d2,%d0
8000b830:	82 0d       	mov %d13,0
8000b832:	03 a0 68 26 	madd.u %e2,%e6,%d0,%d10
8000b836:	03 d0 0a 33 	madd %d3,%d3,%d0,%d13
8000b83a:	03 a1 0a 33 	madd %d3,%d3,%d1,%d10
8000b83e:	0b 54 10 08 	mov %e0,%d4,%d5
8000b842:	42 20       	add %d0,%d2
8000b844:	3a 73       	eq %d15,%d3,%d7
8000b846:	0b 62 50 f2 	and.ge.u %d15,%d2,%d6
8000b84a:	0b 37 a0 f2 	or.lt.u %d15,%d7,%d3
8000b84e:	8b 0f 00 62 	eq %d6,%d15,0
8000b852:	3a 50       	eq %d15,%d0,%d5
8000b854:	0b 41 50 f2 	and.ge.u %d15,%d1,%d4
8000b858:	0b 05 a0 f2 	or.lt.u %d15,%d5,%d0
8000b85c:	ba 0f       	eq %d15,%d15,0
8000b85e:	53 1f 40 40 	mul.u %e4,%d15,1
8000b862:	02 38       	mov %d8,%d3
8000b864:	82 09       	mov %d9,0
8000b866:	03 ab 68 28 	madd.u %e2,%e8,%d11,%d10
8000b86a:	02 5f       	mov %d15,%d5
8000b86c:	03 db 0a 33 	madd %d3,%d3,%d11,%d13
8000b870:	42 6f       	add %d15,%d6
8000b872:	03 ac 0a 33 	madd %d3,%d3,%d12,%d10
8000b876:	0b 4f 10 68 	mov %e6,%d15,%d4
8000b87a:	0b 62 40 40 	addx %d4,%d2,%d6
8000b87e:	0b 73 50 20 	addc %d2,%d3,%d7
8000b882:	58 07       	ld.w %d15,[%sp]28
8000b884:	19 a3 30 00 	ld.w %d3,[%sp]48
8000b888:	19 a5 18 00 	ld.w %d5,[%sp]24
8000b88c:	42 3f       	add %d15,%d3
8000b88e:	19 a3 2c 00 	ld.w %d3,[%sp]44
8000b892:	c2 4f       	add %d15,4
8000b894:	0b 35 10 31 	ne %d3,%d5,%d3
8000b898:	59 a3 00 10 	st.w [%sp]64,%d3
8000b89c:	7b 00 00 52 	movh %d5,8192
8000b8a0:	0b 52 50 31 	ge.u %d3,%d2,%d5
8000b8a4:	df 03 1b 00 	jeq %d3,0,8000b8da <__muldf3+0x15a>
8000b8a8:	8f 14 00 31 	and %d3,%d4,1
8000b8ac:	76 37       	jz %d3,8000b8ba <__muldf3+0x13a>
8000b8ae:	8f f0 1f 30 	sh %d3,%d0,-1
8000b8b2:	77 10 80 1f 	dextr %d1,%d0,%d1,31
8000b8b6:	b7 f3 81 0f 	insert %d0,%d3,15,31,1
8000b8ba:	77 42 80 4f 	dextr %d4,%d2,%d4,31
8000b8be:	c2 1f       	add %d15,1
8000b8c0:	06 f2       	sh %d2,-1
8000b8c2:	3c ed       	j 8000b89c <__muldf3+0x11c>
8000b8c4:	77 42 80 20 	dextr %d2,%d2,%d4,1
8000b8c8:	06 14       	sh %d4,1
8000b8ca:	ce 04       	jgez %d0,8000b8d2 <__muldf3+0x152>
8000b8cc:	8f 14 40 51 	or %d5,%d4,1
8000b8d0:	02 54       	mov %d4,%d5
8000b8d2:	77 10 80 00 	dextr %d0,%d0,%d1,1
8000b8d6:	c2 ff       	add %d15,-1
8000b8d8:	06 11       	sh %d1,1
8000b8da:	7b 00 00 51 	movh %d5,4096
8000b8de:	0b 52 30 31 	lt.u %d3,%d2,%d5
8000b8e2:	df 03 f1 ff 	jne %d3,0,8000b8c4 <__muldf3+0x144>
8000b8e6:	78 11       	st.w [%sp]68,%d15
8000b8e8:	02 4f       	mov %d15,%d4
8000b8ea:	16 ff       	and %d15,255
8000b8ec:	8b 0f 28 f2 	ne %d15,%d15,128
8000b8f0:	ee 0f       	jnz %d15,8000b90e <__muldf3+0x18e>
8000b8f2:	a6 10       	or %d0,%d1
8000b8f4:	77 42 00 fc 	dextr %d15,%d2,%d4,24
8000b8f8:	8b 00 20 02 	ne %d0,%d0,0
8000b8fc:	0f f0 e0 00 	andn %d0,%d0,%d15
8000b900:	76 07       	jz %d0,8000b90e <__muldf3+0x18e>
8000b902:	8b 04 88 40 	addx %d4,%d4,128
8000b906:	8b 02 a0 20 	addc %d2,%d2,0
8000b90a:	8f f4 cf 41 	andn %d4,%d4,255
8000b90e:	d9 a4 10 10 	lea %a4,[%sp]80
8000b912:	82 3f       	mov %d15,3
8000b914:	59 a4 08 10 	st.w [%sp]72,%d4
8000b918:	59 a2 0c 10 	st.w [%sp]76,%d2
8000b91c:	89 4f 2c f4 	st.b [+%a4]-20 <800003ec <_ctype_+0x66>>,%d15
8000b920:	1d 00 15 02 	j 8000bd4a <__pack_d>

8000b924 <__divdf3>:
8000b924:	20 38       	sub.a %sp,56
8000b926:	40 a4       	mov.aa %a4,%sp
8000b928:	d9 a5 10 00 	lea %a5,[%sp]16
8000b92c:	89 a4 40 09 	st.d [%sp],%e4
8000b930:	89 a6 48 09 	st.d [%sp]8,%e6
8000b934:	6d 00 94 02 	call 8000be5c <__unpack_d>
8000b938:	d9 a4 08 00 	lea %a4,[%sp]8
8000b93c:	d9 a5 24 00 	lea %a5,[%sp]36
8000b940:	6d 00 8e 02 	call 8000be5c <__unpack_d>
8000b944:	39 a2 10 00 	ld.bu %d2,[%sp]16
8000b948:	bf 22 76 80 	jlt.u %d2,2,8000ba34 <__divdf3+0x110>
8000b94c:	39 af 24 00 	ld.bu %d15,[%sp]36
8000b950:	d9 a4 24 00 	lea %a4,[%sp]36
8000b954:	bf 2f 72 80 	jlt.u %d15,2,8000ba38 <__divdf3+0x114>
8000b958:	19 a4 14 00 	ld.w %d4,[%sp]20
8000b95c:	19 a3 28 00 	ld.w %d3,[%sp]40
8000b960:	c6 43       	xor %d3,%d4
8000b962:	59 a3 14 00 	st.w [%sp]20,%d3
8000b966:	1b e2 ff 3f 	addi %d3,%d2,-2
8000b96a:	8f d3 0f 31 	and %d3,%d3,253
8000b96e:	f6 38       	jnz %d3,8000b97e <__divdf3+0x5a>
8000b970:	91 00 00 48 	movh.a %a4,32768
8000b974:	d9 44 5c f0 	lea %a4,[%a4]2012 <800007dc <__thenan_df>>
8000b978:	5f f2 5e 80 	jne %d2,%d15,8000ba34 <__divdf3+0x110>
8000b97c:	3c 5e       	j 8000ba38 <__divdf3+0x114>
8000b97e:	5e 47       	jne %d15,4,8000b98c <__divdf3+0x68>
8000b980:	d2 02       	mov %e2,0
8000b982:	82 0f       	mov %d15,0
8000b984:	89 a2 5c 09 	st.d [%sp]28,%e2
8000b988:	78 06       	st.w [%sp]24,%d15
8000b98a:	3c 55       	j 8000ba34 <__divdf3+0x110>
8000b98c:	5e 25       	jne %d15,2,8000b996 <__divdf3+0x72>
8000b98e:	82 4f       	mov %d15,4
8000b990:	e9 af 10 00 	st.b [%sp]16,%d15
8000b994:	3c 50       	j 8000ba34 <__divdf3+0x110>
8000b996:	58 06       	ld.w %d15,[%sp]24
8000b998:	09 a2 5c 09 	ld.d %e2,[%sp]28
8000b99c:	09 a4 70 09 	ld.d %e4,[%sp]48
8000b9a0:	19 a6 2c 00 	ld.w %d6,[%sp]44
8000b9a4:	52 66       	sub %d6,%d15,%d6
8000b9a6:	3a 53       	eq %d15,%d3,%d5
8000b9a8:	0b 42 50 f2 	and.ge.u %d15,%d2,%d4
8000b9ac:	59 a6 18 00 	st.w [%sp]24,%d6
8000b9b0:	0b 35 a0 f2 	or.lt.u %d15,%d5,%d3
8000b9b4:	ee 07       	jnz %d15,8000b9c2 <__divdf3+0x9e>
8000b9b6:	c2 f6       	add %d6,-1
8000b9b8:	77 23 80 30 	dextr %d3,%d3,%d2,1
8000b9bc:	59 a6 18 00 	st.w [%sp]24,%d6
8000b9c0:	06 12       	sh %d2,1
8000b9c2:	82 01       	mov %d1,0
8000b9c4:	7b 00 00 f1 	movh %d15,4096
8000b9c8:	82 00       	mov %d0,0
8000b9ca:	82 07       	mov %d7,0
8000b9cc:	c5 0f 3c 00 	lea %a15,3c <_.+0x3b>
8000b9d0:	0b 53 00 61 	eq %d6,%d3,%d5
8000b9d4:	0b 42 30 62 	and.lt.u %d6,%d2,%d4
8000b9d8:	0b 53 a0 62 	or.lt.u %d6,%d3,%d5
8000b9dc:	f6 6b       	jnz %d6,8000b9f2 <__divdf3+0xce>
8000b9de:	0f 10 a0 80 	or %d8,%d0,%d1
8000b9e2:	0f f7 a0 60 	or %d6,%d7,%d15
8000b9e6:	0b 42 c0 20 	subx %d2,%d2,%d4
8000b9ea:	02 80       	mov %d0,%d8
8000b9ec:	02 67       	mov %d7,%d6
8000b9ee:	0b 53 d0 30 	subc %d3,%d3,%d5
8000b9f2:	77 1f 80 1f 	dextr %d1,%d15,%d1,31
8000b9f6:	77 23 80 30 	dextr %d3,%d3,%d2,1
8000b9fa:	06 ff       	sh %d15,-1
8000b9fc:	06 12       	sh %d2,1
8000b9fe:	fd f0 e9 7f 	loop %a15,8000b9d0 <__divdf3+0xac>
8000ba02:	02 0f       	mov %d15,%d0
8000ba04:	16 ff       	and %d15,255
8000ba06:	8b 0f 28 f2 	ne %d15,%d15,128
8000ba0a:	0b 70 10 48 	mov %e4,%d0,%d7
8000ba0e:	ee 0f       	jnz %d15,8000ba2c <__divdf3+0x108>
8000ba10:	a6 32       	or %d2,%d3
8000ba12:	77 07 00 fc 	dextr %d15,%d7,%d0,24
8000ba16:	8b 02 20 22 	ne %d2,%d2,0
8000ba1a:	0f f2 e0 20 	andn %d2,%d2,%d15
8000ba1e:	76 27       	jz %d2,8000ba2c <__divdf3+0x108>
8000ba20:	8b 00 88 00 	addx %d0,%d0,128
8000ba24:	8b 07 a0 40 	addc %d4,%d7,0
8000ba28:	8f f0 cf 51 	andn %d5,%d0,255
8000ba2c:	59 a5 1c 00 	st.w [%sp]28,%d5
8000ba30:	59 a4 20 00 	st.w [%sp]32,%d4
8000ba34:	d9 a4 10 00 	lea %a4,[%sp]16
8000ba38:	1d 00 89 01 	j 8000bd4a <__pack_d>

8000ba3c <__eqdf2>:
8000ba3c:	20 38       	sub.a %sp,56
8000ba3e:	40 a4       	mov.aa %a4,%sp
8000ba40:	d9 a5 10 00 	lea %a5,[%sp]16
8000ba44:	89 a4 40 09 	st.d [%sp],%e4
8000ba48:	89 a6 48 09 	st.d [%sp]8,%e6
8000ba4c:	6d 00 08 02 	call 8000be5c <__unpack_d>
8000ba50:	d9 a4 08 00 	lea %a4,[%sp]8
8000ba54:	d9 a5 24 00 	lea %a5,[%sp]36
8000ba58:	6d 00 02 02 	call 8000be5c <__unpack_d>
8000ba5c:	39 af 10 00 	ld.bu %d15,[%sp]16
8000ba60:	82 12       	mov %d2,1
8000ba62:	bf 2f 0c 80 	jlt.u %d15,2,8000ba7a <__eqdf2+0x3e>
8000ba66:	39 af 24 00 	ld.bu %d15,[%sp]36
8000ba6a:	bf 2f 08 80 	jlt.u %d15,2,8000ba7a <__eqdf2+0x3e>
8000ba6e:	d9 a4 10 00 	lea %a4,[%sp]16
8000ba72:	d9 a5 24 00 	lea %a5,[%sp]36
8000ba76:	6d 00 49 02 	call 8000bf08 <__fpcmp_parts_d>
8000ba7a:	00 90       	ret 

8000ba7c <__nedf2>:
8000ba7c:	20 38       	sub.a %sp,56
8000ba7e:	40 a4       	mov.aa %a4,%sp
8000ba80:	d9 a5 10 00 	lea %a5,[%sp]16
8000ba84:	89 a4 40 09 	st.d [%sp],%e4
8000ba88:	89 a6 48 09 	st.d [%sp]8,%e6
8000ba8c:	6d 00 e8 01 	call 8000be5c <__unpack_d>
8000ba90:	d9 a4 08 00 	lea %a4,[%sp]8
8000ba94:	d9 a5 24 00 	lea %a5,[%sp]36
8000ba98:	6d 00 e2 01 	call 8000be5c <__unpack_d>
8000ba9c:	39 af 10 00 	ld.bu %d15,[%sp]16
8000baa0:	82 12       	mov %d2,1
8000baa2:	bf 2f 0c 80 	jlt.u %d15,2,8000baba <__nedf2+0x3e>
8000baa6:	39 af 24 00 	ld.bu %d15,[%sp]36
8000baaa:	bf 2f 08 80 	jlt.u %d15,2,8000baba <__nedf2+0x3e>
8000baae:	d9 a4 10 00 	lea %a4,[%sp]16
8000bab2:	d9 a5 24 00 	lea %a5,[%sp]36
8000bab6:	6d 00 29 02 	call 8000bf08 <__fpcmp_parts_d>
8000baba:	00 90       	ret 

8000babc <__gtdf2>:
8000babc:	20 38       	sub.a %sp,56
8000babe:	40 a4       	mov.aa %a4,%sp
8000bac0:	d9 a5 10 00 	lea %a5,[%sp]16
8000bac4:	89 a4 40 09 	st.d [%sp],%e4
8000bac8:	89 a6 48 09 	st.d [%sp]8,%e6
8000bacc:	6d 00 c8 01 	call 8000be5c <__unpack_d>
8000bad0:	d9 a4 08 00 	lea %a4,[%sp]8
8000bad4:	d9 a5 24 00 	lea %a5,[%sp]36
8000bad8:	6d 00 c2 01 	call 8000be5c <__unpack_d>
8000badc:	39 af 10 00 	ld.bu %d15,[%sp]16
8000bae0:	82 f2       	mov %d2,-1
8000bae2:	bf 2f 0c 80 	jlt.u %d15,2,8000bafa <__gtdf2+0x3e>
8000bae6:	39 af 24 00 	ld.bu %d15,[%sp]36
8000baea:	bf 2f 08 80 	jlt.u %d15,2,8000bafa <__gtdf2+0x3e>
8000baee:	d9 a4 10 00 	lea %a4,[%sp]16
8000baf2:	d9 a5 24 00 	lea %a5,[%sp]36
8000baf6:	6d 00 09 02 	call 8000bf08 <__fpcmp_parts_d>
8000bafa:	00 90       	ret 

8000bafc <__gedf2>:
8000bafc:	20 38       	sub.a %sp,56
8000bafe:	40 a4       	mov.aa %a4,%sp
8000bb00:	d9 a5 10 00 	lea %a5,[%sp]16
8000bb04:	89 a4 40 09 	st.d [%sp],%e4
8000bb08:	89 a6 48 09 	st.d [%sp]8,%e6
8000bb0c:	6d 00 a8 01 	call 8000be5c <__unpack_d>
8000bb10:	d9 a4 08 00 	lea %a4,[%sp]8
8000bb14:	d9 a5 24 00 	lea %a5,[%sp]36
8000bb18:	6d 00 a2 01 	call 8000be5c <__unpack_d>
8000bb1c:	39 af 10 00 	ld.bu %d15,[%sp]16
8000bb20:	82 f2       	mov %d2,-1
8000bb22:	bf 2f 0c 80 	jlt.u %d15,2,8000bb3a <__gedf2+0x3e>
8000bb26:	39 af 24 00 	ld.bu %d15,[%sp]36
8000bb2a:	bf 2f 08 80 	jlt.u %d15,2,8000bb3a <__gedf2+0x3e>
8000bb2e:	d9 a4 10 00 	lea %a4,[%sp]16
8000bb32:	d9 a5 24 00 	lea %a5,[%sp]36
8000bb36:	6d 00 e9 01 	call 8000bf08 <__fpcmp_parts_d>
8000bb3a:	00 90       	ret 

8000bb3c <__ltdf2>:
8000bb3c:	20 38       	sub.a %sp,56
8000bb3e:	40 a4       	mov.aa %a4,%sp
8000bb40:	d9 a5 10 00 	lea %a5,[%sp]16
8000bb44:	89 a4 40 09 	st.d [%sp],%e4
8000bb48:	89 a6 48 09 	st.d [%sp]8,%e6
8000bb4c:	6d 00 88 01 	call 8000be5c <__unpack_d>
8000bb50:	d9 a4 08 00 	lea %a4,[%sp]8
8000bb54:	d9 a5 24 00 	lea %a5,[%sp]36
8000bb58:	6d 00 82 01 	call 8000be5c <__unpack_d>
8000bb5c:	39 af 10 00 	ld.bu %d15,[%sp]16
8000bb60:	82 12       	mov %d2,1
8000bb62:	bf 2f 0c 80 	jlt.u %d15,2,8000bb7a <__ltdf2+0x3e>
8000bb66:	39 af 24 00 	ld.bu %d15,[%sp]36
8000bb6a:	bf 2f 08 80 	jlt.u %d15,2,8000bb7a <__ltdf2+0x3e>
8000bb6e:	d9 a4 10 00 	lea %a4,[%sp]16
8000bb72:	d9 a5 24 00 	lea %a5,[%sp]36
8000bb76:	6d 00 c9 01 	call 8000bf08 <__fpcmp_parts_d>
8000bb7a:	00 90       	ret 

8000bb7c <__floatsidf>:
8000bb7c:	20 18       	sub.a %sp,24
8000bb7e:	82 3f       	mov %d15,3
8000bb80:	2c a4       	st.b [%sp]4,%d15
8000bb82:	8f 14 1e f0 	sh %d15,%d4,-31
8000bb86:	78 02       	st.w [%sp]8,%d15
8000bb88:	f6 44       	jnz %d4,8000bb90 <__floatsidf+0x14>
8000bb8a:	82 2f       	mov %d15,2
8000bb8c:	2c a4       	st.b [%sp]4,%d15
8000bb8e:	3c 16       	j 8000bbba <__floatsidf+0x3e>
8000bb90:	6e 09       	jz %d15,8000bba2 <__floatsidf+0x26>
8000bb92:	7b 00 00 f8 	movh %d15,32768
8000bb96:	82 02       	mov %d2,0
8000bb98:	7b 00 1e 3c 	movh %d3,49632
8000bb9c:	5f f4 13 00 	jeq %d4,%d15,8000bbc2 <__floatsidf+0x46>
8000bba0:	32 54       	rsub %d4
8000bba2:	0f 04 b0 f1 	clz %d15,%d4
8000bba6:	1b df 01 60 	addi %d6,%d15,29
8000bbaa:	82 05       	mov %d5,0
8000bbac:	6d 00 af 00 	call 8000bd0a <__ashldi3>
8000bbb0:	8b ff 01 f1 	rsub %d15,%d15,31
8000bbb4:	89 a2 50 09 	st.d [%sp]16,%e2
8000bbb8:	78 03       	st.w [%sp]12,%d15
8000bbba:	d9 a4 04 00 	lea %a4,[%sp]4
8000bbbe:	6d 00 c6 00 	call 8000bd4a <__pack_d>
8000bbc2:	00 90       	ret 

8000bbc4 <__fixdfsi>:
8000bbc4:	20 20       	sub.a %sp,32
8000bbc6:	d9 a4 20 00 	lea %a4,[%sp]32
8000bbca:	89 44 64 f5 	st.d [+%a4]-28,%e4
8000bbce:	d9 a5 0c 00 	lea %a5,[%sp]12
8000bbd2:	6d 00 45 01 	call 8000be5c <__unpack_d>
8000bbd6:	0c ac       	ld.bu %d15,[%sp]12
8000bbd8:	82 02       	mov %d2,0
8000bbda:	bf 3f 1b 80 	jlt.u %d15,3,8000bc10 <__fixdfsi+0x4c>
8000bbde:	5e 48       	jne %d15,4,8000bbee <__fixdfsi+0x2a>
8000bbe0:	7b 00 00 28 	movh %d2,32768
8000bbe4:	58 04       	ld.w %d15,[%sp]16
8000bbe6:	1b f2 ff 3f 	addi %d3,%d2,-1
8000bbea:	6a 32       	cmovn %d2,%d15,%d3
8000bbec:	00 90       	ret 
8000bbee:	19 a6 14 00 	ld.w %d6,[%sp]20
8000bbf2:	82 02       	mov %d2,0
8000bbf4:	0e 6e       	jltz %d6,8000bc10 <__fixdfsi+0x4c>
8000bbf6:	8b f6 81 f2 	ge %d15,%d6,31
8000bbfa:	ee f3       	jnz %d15,8000bbe0 <__fixdfsi+0x1c>
8000bbfc:	09 a4 58 09 	ld.d %e4,[%sp]24
8000bc00:	8b c6 03 61 	rsub %d6,%d6,60
8000bc04:	6d 00 90 00 	call 8000bd24 <__lshrdi3>
8000bc08:	58 04       	ld.w %d15,[%sp]16
8000bc0a:	8b 02 00 41 	rsub %d4,%d2,0
8000bc0e:	2a 42       	cmov %d2,%d15,%d4
8000bc10:	00 90       	ret 

8000bc12 <__floatunsidf>:
8000bc12:	20 18       	sub.a %sp,24
8000bc14:	82 0f       	mov %d15,0
8000bc16:	78 02       	st.w [%sp]8,%d15
8000bc18:	f6 44       	jnz %d4,8000bc20 <__floatunsidf+0xe>
8000bc1a:	82 2f       	mov %d15,2
8000bc1c:	2c a4       	st.b [%sp]4,%d15
8000bc1e:	3c 0f       	j 8000bc3c <__floatunsidf+0x2a>
8000bc20:	82 3f       	mov %d15,3
8000bc22:	2c a4       	st.b [%sp]4,%d15
8000bc24:	0f 04 b0 f1 	clz %d15,%d4
8000bc28:	1b df 01 60 	addi %d6,%d15,29
8000bc2c:	82 05       	mov %d5,0
8000bc2e:	6d 00 6e 00 	call 8000bd0a <__ashldi3>
8000bc32:	8b ff 01 f1 	rsub %d15,%d15,31
8000bc36:	89 a2 50 09 	st.d [%sp]16,%e2
8000bc3a:	78 03       	st.w [%sp]12,%d15
8000bc3c:	d9 a4 04 00 	lea %a4,[%sp]4
8000bc40:	1d 00 85 00 	j 8000bd4a <__pack_d>

8000bc44 <__udivdi3>:
8000bc44:	0f 67 a0 20 	or %d2,%d7,%d6
8000bc48:	0b 45 10 a8 	mov %e10,%d5,%d4
8000bc4c:	02 6f       	mov %d15,%d6
8000bc4e:	02 7c       	mov %d12,%d7
8000bc50:	d2 f8       	mov %e8,-1
8000bc52:	df 02 46 00 	jeq %d2,0,8000bcde <__udivdi3+0x9a>
8000bc56:	8f 07 40 21 	or %d2,%d7,0
8000bc5a:	f6 2d       	jnz %d2,8000bc74 <__udivdi3+0x30>
8000bc5c:	4b 6b 11 82 	div.u %e8,%d11,%d6
8000bc60:	d2 04       	mov %e4,0
8000bc62:	02 a4       	mov %d4,%d10
8000bc64:	42 95       	add %d5,%d9
8000bc66:	6d 00 a4 01 	call 8000bfae <__udiv6432>
8000bc6a:	82 04       	mov %d4,0
8000bc6c:	02 85       	mov %d5,%d8
8000bc6e:	13 12 40 84 	madd.u %e8,%e4,%d2,1
8000bc72:	3c 36       	j 8000bcde <__udivdi3+0x9a>
8000bc74:	0b 7b 00 21 	eq %d2,%d11,%d7
8000bc78:	0b 64 30 22 	and.lt.u %d2,%d4,%d6
8000bc7c:	0b 7b a0 22 	or.lt.u %d2,%d11,%d7
8000bc80:	d2 08       	mov %e8,0
8000bc82:	df 02 2e 80 	jne %d2,0,8000bcde <__udivdi3+0x9a>
8000bc86:	77 4b 80 5f 	dextr %d5,%d11,%d4,31
8000bc8a:	0f 07 b0 d1 	clz %d13,%d7
8000bc8e:	60 5f       	mov.a %a15,%d5
8000bc90:	0b 67 10 48 	mov %e4,%d7,%d6
8000bc94:	02 d6       	mov %d6,%d13
8000bc96:	6d 00 3a 00 	call 8000bd0a <__ashldi3>
8000bc9a:	8f fb 1f e0 	sh %d14,%d11,-1
8000bc9e:	80 f4       	mov.d %d4,%a15
8000bca0:	02 36       	mov %d6,%d3
8000bca2:	02 e5       	mov %d5,%d14
8000bca4:	6d 00 85 01 	call 8000bfae <__udiv6432>
8000bca8:	8b fd 01 d1 	rsub %d13,%d13,31
8000bcac:	8b 0d 00 31 	rsub %d3,%d13,0
8000bcb0:	0f 32 00 30 	sh %d3,%d2,%d3
8000bcb4:	02 32       	mov %d2,%d3
8000bcb6:	8b f2 9f 80 	addx %d8,%d2,-1
8000bcba:	23 f8 68 aa 	msub.u %e10,%e10,%d8,%d15
8000bcbe:	82 03       	mov %d3,0
8000bcc0:	8b f3 bf 90 	addc %d9,%d3,-1
8000bcc4:	23 c8 0a bb 	msub %d11,%d11,%d8,%d12
8000bcc8:	23 f9 0a bb 	msub %d11,%d11,%d9,%d15
8000bccc:	0b cb 00 41 	eq %d4,%d11,%d12
8000bcd0:	0b fa 30 42 	and.lt.u %d4,%d10,%d15
8000bcd4:	0b cb a0 42 	or.lt.u %d4,%d11,%d12
8000bcd8:	f6 43       	jnz %d4,8000bcde <__udivdi3+0x9a>
8000bcda:	0b 23 10 88 	mov %e8,%d3,%d2
8000bcde:	0b 89 10 28 	mov %e2,%d9,%d8
8000bce2:	00 90       	ret 

8000bce4 <__umoddi3>:
8000bce4:	0f 67 a0 90 	or %d9,%d7,%d6
8000bce8:	02 6f       	mov %d15,%d6
8000bcea:	d2 00       	mov %e0,0
8000bcec:	76 9c       	jz %d9,8000bd04 <__umoddi3+0x20>
8000bcee:	02 7a       	mov %d10,%d7
8000bcf0:	0b 45 10 88 	mov %e8,%d5,%d4
8000bcf4:	6d ff a8 ff 	call 8000bc44 <__udivdi3>
8000bcf8:	23 f2 68 08 	msub.u %e0,%e8,%d2,%d15
8000bcfc:	23 a2 0a 11 	msub %d1,%d1,%d2,%d10
8000bd00:	23 f3 0a 11 	msub %d1,%d1,%d3,%d15
8000bd04:	0b 01 10 28 	mov %e2,%d1,%d0
8000bd08:	00 90       	ret 

8000bd0a <__ashldi3>:
8000bd0a:	6f 56 07 80 	jnz.t %d6,5,8000bd18 <__ashldi3+0xe>
8000bd0e:	0f 64 00 20 	sh %d2,%d4,%d6
8000bd12:	17 45 80 36 	dextr %d3,%d5,%d4,%d6
8000bd16:	00 90       	ret 
8000bd18:	8b 06 1e 60 	add %d6,%d6,-32
8000bd1c:	82 02       	mov %d2,0
8000bd1e:	0f 64 00 30 	sh %d3,%d4,%d6
8000bd22:	00 90       	ret 

8000bd24 <__lshrdi3>:
8000bd24:	6f 56 0c 80 	jnz.t %d6,5,8000bd3c <__lshrdi3+0x18>
8000bd28:	8b 06 02 71 	rsub %d7,%d6,32
8000bd2c:	32 56       	rsub %d6
8000bd2e:	17 45 80 27 	dextr %d2,%d5,%d4,%d7
8000bd32:	0f 65 00 30 	sh %d3,%d5,%d6
8000bd36:	2b 42 40 26 	sel %d2,%d6,%d2,%d4
8000bd3a:	00 90       	ret 
8000bd3c:	8b 06 02 60 	add %d6,%d6,32
8000bd40:	32 56       	rsub %d6
8000bd42:	0f 65 00 20 	sh %d2,%d5,%d6
8000bd46:	82 03       	mov %d3,0
8000bd48:	00 90       	ret 

8000bd4a <__pack_d>:
8000bd4a:	14 42       	ld.bu %d2,[%a4]
8000bd4c:	19 49 0c 00 	ld.w %d9,[%a4]12
8000bd50:	19 48 10 00 	ld.w %d8,[%a4]16
8000bd54:	19 4c 04 00 	ld.w %d12,[%a4]4
8000bd58:	ff 22 0b 80 	jge.u %d2,2,8000bd6e <__pack_d+0x24>
8000bd5c:	77 98 00 9c 	dextr %d9,%d8,%d9,24
8000bd60:	06 88       	sh %d8,-8
8000bd62:	02 95       	mov %d5,%d9
8000bd64:	b7 18 8d 49 	insert %d4,%d8,1,19,13
8000bd68:	3b f0 7f f0 	mov %d15,2047
8000bd6c:	3c 6f       	j 8000be4a <__pack_d+0x100>
8000bd6e:	3b f0 7f f0 	mov %d15,2047
8000bd72:	d2 04       	mov %e4,0
8000bd74:	df 42 6b 00 	jeq %d2,4,8000be4a <__pack_d+0x100>
8000bd78:	0f 89 a0 f0 	or %d15,%d9,%d8
8000bd7c:	8b 22 00 32 	eq %d3,%d2,2
8000bd80:	8b 0f e0 34 	or.eq %d3,%d15,0
8000bd84:	82 0f       	mov %d15,0
8000bd86:	df 03 62 80 	jne %d3,0,8000be4a <__pack_d+0x100>
8000bd8a:	19 42 08 00 	ld.w %d2,[%a4]8
8000bd8e:	3b 20 c0 ff 	mov %d15,-1022
8000bd92:	7f f2 36 00 	jge %d2,%d15,8000bdfe <__pack_d+0xb4>
8000bd96:	a2 2f       	sub %d15,%d2
8000bd98:	8b 9f 83 42 	ge %d4,%d15,57
8000bd9c:	82 02       	mov %d2,0
8000bd9e:	df 04 18 80 	jne %d4,0,8000bdce <__pack_d+0x84>
8000bda2:	0b 98 10 48 	mov %e4,%d8,%d9
8000bda6:	02 f6       	mov %d6,%d15
8000bda8:	6d ff be ff 	call 8000bd24 <__lshrdi3>
8000bdac:	d2 14       	mov %e4,1
8000bdae:	02 f6       	mov %d6,%d15
8000bdb0:	0b 32 10 a8 	mov %e10,%d2,%d3
8000bdb4:	6d ff ab ff 	call 8000bd0a <__ashldi3>
8000bdb8:	8b f2 9f 20 	addx %d2,%d2,-1
8000bdbc:	8b f3 bf 30 	addc %d3,%d3,-1
8000bdc0:	26 29       	and %d9,%d2
8000bdc2:	26 38       	and %d8,%d3
8000bdc4:	a6 98       	or %d8,%d9
8000bdc6:	02 b2       	mov %d2,%d11
8000bdc8:	8b 08 00 25 	or.ne %d2,%d8,0
8000bdcc:	02 a3       	mov %d3,%d10
8000bdce:	02 2f       	mov %d15,%d2
8000bdd0:	16 ff       	and %d15,255
8000bdd2:	8b 0f 28 f2 	ne %d15,%d15,128
8000bdd6:	ee 07       	jnz %d15,8000bde4 <__pack_d+0x9a>
8000bdd8:	8f 02 10 f1 	and %d15,%d2,256
8000bddc:	6e 08       	jz %d15,8000bdec <__pack_d+0xa2>
8000bdde:	8b 02 88 20 	addx %d2,%d2,128
8000bde2:	3c 03       	j 8000bde8 <__pack_d+0x9e>
8000bde4:	8b f2 87 20 	addx %d2,%d2,127
8000bde8:	8b 03 a0 30 	addc %d3,%d3,0
8000bdec:	7b 00 00 41 	movh %d4,4096
8000bdf0:	0b 43 50 f1 	ge.u %d15,%d3,%d4
8000bdf4:	77 23 00 5c 	dextr %d5,%d3,%d2,24
8000bdf8:	8f 83 1f 40 	sh %d4,%d3,-8
8000bdfc:	3c 27       	j 8000be4a <__pack_d+0x100>
8000bdfe:	3b 00 40 30 	mov %d3,1024
8000be02:	3b f0 7f f0 	mov %d15,2047
8000be06:	7f 32 22 00 	jge %d2,%d3,8000be4a <__pack_d+0x100>
8000be0a:	02 9f       	mov %d15,%d9
8000be0c:	16 ff       	and %d15,255
8000be0e:	8b 0f 28 f2 	ne %d15,%d15,128
8000be12:	ee 07       	jnz %d15,8000be20 <__pack_d+0xd6>
8000be14:	8f 09 10 f1 	and %d15,%d9,256
8000be18:	6e 08       	jz %d15,8000be28 <__pack_d+0xde>
8000be1a:	8b 09 88 90 	addx %d9,%d9,128
8000be1e:	3c 03       	j 8000be24 <__pack_d+0xda>
8000be20:	8b f9 87 90 	addx %d9,%d9,127
8000be24:	8b 08 a0 80 	addc %d8,%d8,0
8000be28:	7b 00 00 32 	movh %d3,8192
8000be2c:	0b 38 50 f1 	ge.u %d15,%d8,%d3
8000be30:	ee 04       	jnz %d15,8000be38 <__pack_d+0xee>
8000be32:	1b f2 3f f0 	addi %d15,%d2,1023
8000be36:	3c 06       	j 8000be42 <__pack_d+0xf8>
8000be38:	77 98 80 9f 	dextr %d9,%d8,%d9,31
8000be3c:	1b 02 40 f0 	addi %d15,%d2,1024
8000be40:	06 f8       	sh %d8,-1
8000be42:	77 98 00 5c 	dextr %d5,%d8,%d9,24
8000be46:	8f 88 1f 40 	sh %d4,%d8,-8
8000be4a:	d2 02       	mov %e2,0
8000be4c:	37 43 14 40 	insert %d4,%d3,%d4,0,20
8000be50:	37 f4 0b fa 	insert %d15,%d4,%d15,20,11
8000be54:	02 52       	mov %d2,%d5
8000be56:	37 cf 81 3f 	insert %d3,%d15,%d12,31,1
8000be5a:	00 90       	ret 

8000be5c <__unpack_d>:
8000be5c:	19 44 04 00 	ld.w %d4,[%a4]4
8000be60:	54 42       	ld.w %d2,[%a4]
8000be62:	37 04 74 50 	extr.u %d5,%d4,0,20
8000be66:	37 04 6b fa 	extr.u %d15,%d4,20,11
8000be6a:	8f 14 1e 40 	sh %d4,%d4,-31
8000be6e:	59 54 04 00 	st.w [%a5]4,%d4
8000be72:	02 53       	mov %d3,%d5
8000be74:	ee 21       	jnz %d15,8000beb6 <__unpack_d+0x5a>
8000be76:	0f 25 a0 f0 	or %d15,%d5,%d2
8000be7a:	ee 03       	jnz %d15,8000be80 <__unpack_d+0x24>
8000be7c:	82 2f       	mov %d15,2
8000be7e:	3c 23       	j 8000bec4 <__unpack_d+0x68>
8000be80:	3b 20 c0 ff 	mov %d15,-1022
8000be84:	6c 52       	st.w [%a5]8,%d15
8000be86:	82 3f       	mov %d15,3
8000be88:	77 25 00 34 	dextr %d3,%d5,%d2,8
8000be8c:	2c 50       	st.b [%a5]0,%d15
8000be8e:	8f 82 00 20 	sh %d2,%d2,8
8000be92:	3b 10 c0 ff 	mov %d15,-1023
8000be96:	77 23 80 30 	dextr %d3,%d3,%d2,1
8000be9a:	7b 00 00 61 	movh %d6,4096
8000be9e:	0b 63 30 51 	lt.u %d5,%d3,%d6
8000bea2:	02 f4       	mov %d4,%d15
8000bea4:	06 12       	sh %d2,1
8000bea6:	c2 ff       	add %d15,-1
8000bea8:	df 05 f7 ff 	jne %d5,0,8000be96 <__unpack_d+0x3a>
8000beac:	59 54 08 00 	st.w [%a5]8,%d4
8000beb0:	59 52 0c 00 	st.w [%a5]12,%d2
8000beb4:	3c 27       	j 8000bf02 <__unpack_d+0xa6>
8000beb6:	3b f0 7f 40 	mov %d4,2047
8000beba:	fe 47       	jne %d15,%d4,8000bee8 <__unpack_d+0x8c>
8000bebc:	0f 25 a0 f0 	or %d15,%d5,%d2
8000bec0:	ee 04       	jnz %d15,8000bec8 <__unpack_d+0x6c>
8000bec2:	82 4f       	mov %d15,4
8000bec4:	2c 50       	st.b [%a5]0,%d15
8000bec6:	00 90       	ret 
8000bec8:	7b 80 00 f0 	movh %d15,8
8000becc:	26 5f       	and %d15,%d5
8000bece:	6e 02       	jz %d15,8000bed2 <__unpack_d+0x76>
8000bed0:	82 1f       	mov %d15,1
8000bed2:	2c 50       	st.b [%a5]0,%d15
8000bed4:	b7 03 81 f9 	insert %d15,%d3,0,19,1
8000bed8:	77 2f 00 f4 	dextr %d15,%d15,%d2,8
8000bedc:	8f 82 00 40 	sh %d4,%d2,8
8000bee0:	59 54 0c 00 	st.w [%a5]12,%d4
8000bee4:	6c 54       	st.w [%a5]16,%d15
8000bee6:	00 90       	ret 
8000bee8:	1b 1f c0 ff 	addi %d15,%d15,-1023
8000beec:	77 25 00 34 	dextr %d3,%d5,%d2,8
8000bef0:	6c 52       	st.w [%a5]8,%d15
8000bef2:	8f 82 00 20 	sh %d2,%d2,8
8000bef6:	82 3f       	mov %d15,3
8000bef8:	b7 f3 01 3e 	insert %d3,%d3,15,28,1
8000befc:	2c 50       	st.b [%a5]0,%d15
8000befe:	59 52 0c 00 	st.w [%a5]12,%d2
8000bf02:	59 53 10 00 	st.w [%a5]16,%d3
8000bf06:	00 90       	ret 

8000bf08 <__fpcmp_parts_d>:
8000bf08:	14 43       	ld.bu %d3,[%a4]
8000bf0a:	82 12       	mov %d2,1
8000bf0c:	bf 23 50 80 	jlt.u %d3,2,8000bfac <__fpcmp_parts_d+0xa4>
8000bf10:	0c 50       	ld.bu %d15,[%a5]0
8000bf12:	bf 2f 4d 80 	jlt.u %d15,2,8000bfac <__fpcmp_parts_d+0xa4>
8000bf16:	8b 43 00 42 	eq %d4,%d3,4
8000bf1a:	8b 4f 00 22 	eq %d2,%d15,4
8000bf1e:	0f 24 80 50 	and %d5,%d4,%d2
8000bf22:	76 56       	jz %d5,8000bf2e <__fpcmp_parts_d+0x26>
8000bf24:	19 52 04 00 	ld.w %d2,[%a5]4
8000bf28:	4c 41       	ld.w %d15,[%a4]4
8000bf2a:	a2 f2       	sub %d2,%d15
8000bf2c:	00 90       	ret 
8000bf2e:	76 47       	jz %d4,8000bf3c <__fpcmp_parts_d+0x34>
8000bf30:	19 42 04 00 	ld.w %d2,[%a4]4
8000bf34:	82 1f       	mov %d15,1
8000bf36:	ab ff bf 22 	seln %d2,%d2,%d15,-1
8000bf3a:	00 90       	ret 
8000bf3c:	76 27       	jz %d2,8000bf4a <__fpcmp_parts_d+0x42>
8000bf3e:	19 52 04 00 	ld.w %d2,[%a5]4
8000bf42:	82 ff       	mov %d15,-1
8000bf44:	ab 1f a0 22 	seln %d2,%d2,%d15,1
8000bf48:	00 90       	ret 
8000bf4a:	df 23 06 80 	jne %d3,2,8000bf56 <__fpcmp_parts_d+0x4e>
8000bf4e:	82 02       	mov %d2,0
8000bf50:	df 2f f7 ff 	jne %d15,2,8000bf3e <__fpcmp_parts_d+0x36>
8000bf54:	00 90       	ret 
8000bf56:	df 2f ed 7f 	jeq %d15,2,8000bf30 <__fpcmp_parts_d+0x28>
8000bf5a:	19 45 04 00 	ld.w %d5,[%a4]4
8000bf5e:	4c 51       	ld.w %d15,[%a5]4
8000bf60:	5f f5 19 80 	jne %d5,%d15,8000bf92 <__fpcmp_parts_d+0x8a>
8000bf64:	19 42 08 00 	ld.w %d2,[%a4]8
8000bf68:	4c 52       	ld.w %d15,[%a5]8
8000bf6a:	3f 2f 14 00 	jlt %d15,%d2,8000bf92 <__fpcmp_parts_d+0x8a>
8000bf6e:	3f f2 1c 00 	jlt %d2,%d15,8000bfa6 <__fpcmp_parts_d+0x9e>
8000bf72:	19 43 10 00 	ld.w %d3,[%a4]16
8000bf76:	19 54 10 00 	ld.w %d4,[%a5]16
8000bf7a:	19 47 0c 00 	ld.w %d7,[%a4]12
8000bf7e:	19 56 0c 00 	ld.w %d6,[%a5]12
8000bf82:	0b 43 00 21 	eq %d2,%d3,%d4
8000bf86:	0b 76 50 22 	and.ge.u %d2,%d6,%d7
8000bf8a:	0b 43 a0 22 	or.lt.u %d2,%d3,%d4
8000bf8e:	3a 43       	eq %d15,%d3,%d4
8000bf90:	f6 25       	jnz %d2,8000bf9a <__fpcmp_parts_d+0x92>
8000bf92:	82 12       	mov %d2,1
8000bf94:	ab f2 bf 25 	seln %d2,%d5,%d2,-1
8000bf98:	00 90       	ret 
8000bf9a:	0b 67 50 f2 	and.ge.u %d15,%d7,%d6
8000bf9e:	0b 34 a0 f2 	or.lt.u %d15,%d4,%d3
8000bfa2:	82 02       	mov %d2,0
8000bfa4:	ee 04       	jnz %d15,8000bfac <__fpcmp_parts_d+0xa4>
8000bfa6:	82 f2       	mov %d2,-1
8000bfa8:	ab 12 a0 25 	seln %d2,%d5,%d2,1
8000bfac:	00 90       	ret 

8000bfae <__udiv6432>:
8000bfae:	02 53       	mov %d3,%d5
8000bfb0:	82 f2       	mov %d2,-1
8000bfb2:	7f 65 4b 80 	jge.u %d5,%d6,8000c048 <__udiv6432+0x9a>
8000bfb6:	0f 06 b0 21 	clz %d2,%d6
8000bfba:	0f 26 00 60 	sh %d6,%d6,%d2
8000bfbe:	17 45 80 52 	dextr %d5,%d5,%d4,%d2
8000bfc2:	2b 35 40 32 	sel %d3,%d2,%d5,%d3
8000bfc6:	8f 06 1f 70 	sh %d7,%d6,-16
8000bfca:	4b 73 11 02 	div.u %e0,%d3,%d7
8000bfce:	b7 06 10 88 	insert %d8,%d6,0,16,16
8000bfd2:	0f 24 00 20 	sh %d2,%d4,%d2
8000bfd6:	02 05       	mov %d5,%d0
8000bfd8:	23 07 0a 13 	msub %d1,%d3,%d7,%d0
8000bfdc:	e2 80       	mul %d0,%d8
8000bfde:	8f 02 1f b0 	sh %d11,%d2,-16
8000bfe2:	b7 02 10 28 	insert %d2,%d2,0,16,16
8000bfe6:	82 0c       	mov %d12,0
8000bfe8:	7b 10 00 90 	movh %d9,1
8000bfec:	7f 95 09 80 	jge.u %d5,%d9,8000bffe <__udiv6432+0x50>
8000bff0:	8f 01 01 f0 	sh %d15,%d1,16
8000bff4:	0b 0c 00 a0 	add %d10,%d12,%d0
8000bff8:	42 bf       	add %d15,%d11
8000bffa:	7f af 07 80 	jge.u %d15,%d10,8000c008 <__udiv6432+0x5a>
8000bffe:	42 71       	add %d1,%d7
8000c000:	c2 f5       	add %d5,-1
8000c002:	a2 8c       	sub %d12,%d8
8000c004:	3f 91 f4 ff 	jlt.u %d1,%d9,8000bfec <__udiv6432+0x3e>
8000c008:	8f 03 01 30 	sh %d3,%d3,16
8000c00c:	42 3b       	add %d11,%d3
8000c00e:	23 65 0a 6b 	msub %d6,%d11,%d5,%d6
8000c012:	82 0a       	mov %d10,0
8000c014:	4b 76 11 02 	div.u %e0,%d6,%d7
8000c018:	7b 10 00 10 	movh %d1,1
8000c01c:	02 03       	mov %d3,%d0
8000c01e:	23 07 0a 66 	msub %d6,%d6,%d7,%d0
8000c022:	e2 80       	mul %d0,%d8
8000c024:	7f 13 09 80 	jge.u %d3,%d1,8000c036 <__udiv6432+0x88>
8000c028:	8f 06 01 f0 	sh %d15,%d6,16
8000c02c:	0b 0a 00 90 	add %d9,%d10,%d0
8000c030:	42 2f       	add %d15,%d2
8000c032:	7f 9f 07 80 	jge.u %d15,%d9,8000c040 <__udiv6432+0x92>
8000c036:	42 76       	add %d6,%d7
8000c038:	c2 f3       	add %d3,-1
8000c03a:	a2 8a       	sub %d10,%d8
8000c03c:	3f 16 f4 ff 	jlt.u %d6,%d1,8000c024 <__udiv6432+0x76>
8000c040:	8f 05 01 50 	sh %d5,%d5,16
8000c044:	0b 53 00 20 	add %d2,%d3,%d5
8000c048:	00 90       	ret 
8000c04a:	00 00       	nop 
8000c04c:	00 00       	nop 
	...

Disassembly of section .inttab:

50100000 <TriCore_int_table>:
50100000:	00 a0       	debug 
	...

50100020 <___interrupt_1>:
50100020:	9d 80 6a 3f 	ja 80007ed4 <__interrupt_1>
	...

50100040 <__interrupt_2>:
50100040:	e0 02       	bisr 2
50100042:	91 00 00 f7 	movh.a %a15,28672
50100046:	d9 ff 38 c3 	lea %a15,[%a15]13112 <70003338 <Cdisptab+0x10>>
5010004a:	c4 fe       	ld.a %a14,[%a15+]
5010004c:	54 f4       	ld.w %d4,[%a15]
5010004e:	2d 0e 00 00 	calli %a14
50100052:	0d 00 40 02 	rslcx 
50100056:	00 80       	rfe 
	...

50100060 <__interrupt_3>:
50100060:	e0 03       	bisr 3
50100062:	91 00 00 f7 	movh.a %a15,28672
50100066:	d9 ff 00 d3 	lea %a15,[%a15]13120 <70003340 <Cdisptab+0x18>>
5010006a:	c4 fe       	ld.a %a14,[%a15+]
5010006c:	54 f4       	ld.w %d4,[%a15]
5010006e:	2d 0e 00 00 	calli %a14
50100072:	0d 00 40 02 	rslcx 
50100076:	00 80       	rfe 
	...

50100080 <__interrupt_4>:
50100080:	e0 04       	bisr 4
50100082:	91 00 00 f7 	movh.a %a15,28672
50100086:	d9 ff 08 d3 	lea %a15,[%a15]13128 <70003348 <Cdisptab+0x20>>
5010008a:	c4 fe       	ld.a %a14,[%a15+]
5010008c:	54 f4       	ld.w %d4,[%a15]
5010008e:	2d 0e 00 00 	calli %a14
50100092:	0d 00 40 02 	rslcx 
50100096:	00 80       	rfe 
	...

501000a0 <__interrupt_5>:
501000a0:	e0 05       	bisr 5
501000a2:	91 00 00 f7 	movh.a %a15,28672
501000a6:	d9 ff 10 d3 	lea %a15,[%a15]13136 <70003350 <Cdisptab+0x28>>
501000aa:	c4 fe       	ld.a %a14,[%a15+]
501000ac:	54 f4       	ld.w %d4,[%a15]
501000ae:	2d 0e 00 00 	calli %a14
501000b2:	0d 00 40 02 	rslcx 
501000b6:	00 80       	rfe 
	...

501000c0 <__interrupt_6>:
501000c0:	e0 06       	bisr 6
501000c2:	91 00 00 f7 	movh.a %a15,28672
501000c6:	d9 ff 18 d3 	lea %a15,[%a15]13144 <70003358 <Cdisptab+0x30>>
501000ca:	c4 fe       	ld.a %a14,[%a15+]
501000cc:	54 f4       	ld.w %d4,[%a15]
501000ce:	2d 0e 00 00 	calli %a14
501000d2:	0d 00 40 02 	rslcx 
501000d6:	00 80       	rfe 
	...

501000e0 <__interrupt_7>:
501000e0:	e0 07       	bisr 7
501000e2:	91 00 00 f7 	movh.a %a15,28672
501000e6:	d9 ff 20 d3 	lea %a15,[%a15]13152 <70003360 <Cdisptab+0x38>>
501000ea:	c4 fe       	ld.a %a14,[%a15+]
501000ec:	54 f4       	ld.w %d4,[%a15]
501000ee:	2d 0e 00 00 	calli %a14
501000f2:	0d 00 40 02 	rslcx 
501000f6:	00 80       	rfe 
	...

50100100 <__interrupt_8>:
50100100:	e0 08       	bisr 8
50100102:	91 00 00 f7 	movh.a %a15,28672
50100106:	d9 ff 28 d3 	lea %a15,[%a15]13160 <70003368 <Cdisptab+0x40>>
5010010a:	c4 fe       	ld.a %a14,[%a15+]
5010010c:	54 f4       	ld.w %d4,[%a15]
5010010e:	2d 0e 00 00 	calli %a14
50100112:	0d 00 40 02 	rslcx 
50100116:	00 80       	rfe 
	...

50100120 <__interrupt_9>:
50100120:	e0 09       	bisr 9
50100122:	91 00 00 f7 	movh.a %a15,28672
50100126:	d9 ff 30 d3 	lea %a15,[%a15]13168 <70003370 <Cdisptab+0x48>>
5010012a:	c4 fe       	ld.a %a14,[%a15+]
5010012c:	54 f4       	ld.w %d4,[%a15]
5010012e:	2d 0e 00 00 	calli %a14
50100132:	0d 00 40 02 	rslcx 
50100136:	00 80       	rfe 
	...

50100140 <__interrupt_10>:
50100140:	e0 0a       	bisr 10
50100142:	91 00 00 f7 	movh.a %a15,28672
50100146:	d9 ff 38 d3 	lea %a15,[%a15]13176 <70003378 <Cdisptab+0x50>>
5010014a:	c4 fe       	ld.a %a14,[%a15+]
5010014c:	54 f4       	ld.w %d4,[%a15]
5010014e:	2d 0e 00 00 	calli %a14
50100152:	0d 00 40 02 	rslcx 
50100156:	00 80       	rfe 
	...

50100160 <__interrupt_11>:
50100160:	e0 0b       	bisr 11
50100162:	91 00 00 f7 	movh.a %a15,28672
50100166:	d9 ff 00 e3 	lea %a15,[%a15]13184 <70003380 <Cdisptab+0x58>>
5010016a:	c4 fe       	ld.a %a14,[%a15+]
5010016c:	54 f4       	ld.w %d4,[%a15]
5010016e:	2d 0e 00 00 	calli %a14
50100172:	0d 00 40 02 	rslcx 
50100176:	00 80       	rfe 
	...

50100180 <__interrupt_12>:
50100180:	e0 0c       	bisr 12
50100182:	91 00 00 f7 	movh.a %a15,28672
50100186:	d9 ff 08 e3 	lea %a15,[%a15]13192 <70003388 <Cdisptab+0x60>>
5010018a:	c4 fe       	ld.a %a14,[%a15+]
5010018c:	54 f4       	ld.w %d4,[%a15]
5010018e:	2d 0e 00 00 	calli %a14
50100192:	0d 00 40 02 	rslcx 
50100196:	00 80       	rfe 
	...

501001a0 <__interrupt_13>:
501001a0:	e0 0d       	bisr 13
501001a2:	91 00 00 f7 	movh.a %a15,28672
501001a6:	d9 ff 10 e3 	lea %a15,[%a15]13200 <70003390 <Cdisptab+0x68>>
501001aa:	c4 fe       	ld.a %a14,[%a15+]
501001ac:	54 f4       	ld.w %d4,[%a15]
501001ae:	2d 0e 00 00 	calli %a14
501001b2:	0d 00 40 02 	rslcx 
501001b6:	00 80       	rfe 
	...

501001c0 <__interrupt_14>:
501001c0:	e0 0e       	bisr 14
501001c2:	91 00 00 f7 	movh.a %a15,28672
501001c6:	d9 ff 18 e3 	lea %a15,[%a15]13208 <70003398 <Cdisptab+0x70>>
501001ca:	c4 fe       	ld.a %a14,[%a15+]
501001cc:	54 f4       	ld.w %d4,[%a15]
501001ce:	2d 0e 00 00 	calli %a14
501001d2:	0d 00 40 02 	rslcx 
501001d6:	00 80       	rfe 
	...

501001e0 <__interrupt_15>:
501001e0:	e0 0f       	bisr 15
501001e2:	91 00 00 f7 	movh.a %a15,28672
501001e6:	d9 ff 20 e3 	lea %a15,[%a15]13216 <700033a0 <Cdisptab+0x78>>
501001ea:	c4 fe       	ld.a %a14,[%a15+]
501001ec:	54 f4       	ld.w %d4,[%a15]
501001ee:	2d 0e 00 00 	calli %a14
501001f2:	0d 00 40 02 	rslcx 
501001f6:	00 80       	rfe 
	...

50100200 <__interrupt_16>:
50100200:	e0 10       	bisr 16
50100202:	91 00 00 f7 	movh.a %a15,28672
50100206:	d9 ff 28 e3 	lea %a15,[%a15]13224 <700033a8 <Cdisptab+0x80>>
5010020a:	c4 fe       	ld.a %a14,[%a15+]
5010020c:	54 f4       	ld.w %d4,[%a15]
5010020e:	2d 0e 00 00 	calli %a14
50100212:	0d 00 40 02 	rslcx 
50100216:	00 80       	rfe 
	...

50100220 <__interrupt_17>:
50100220:	e0 11       	bisr 17
50100222:	91 00 00 f7 	movh.a %a15,28672
50100226:	d9 ff 30 e3 	lea %a15,[%a15]13232 <700033b0 <Cdisptab+0x88>>
5010022a:	c4 fe       	ld.a %a14,[%a15+]
5010022c:	54 f4       	ld.w %d4,[%a15]
5010022e:	2d 0e 00 00 	calli %a14
50100232:	0d 00 40 02 	rslcx 
50100236:	00 80       	rfe 
	...

50100240 <__interrupt_18>:
50100240:	e0 12       	bisr 18
50100242:	91 00 00 f7 	movh.a %a15,28672
50100246:	d9 ff 38 e3 	lea %a15,[%a15]13240 <700033b8 <Cdisptab+0x90>>
5010024a:	c4 fe       	ld.a %a14,[%a15+]
5010024c:	54 f4       	ld.w %d4,[%a15]
5010024e:	2d 0e 00 00 	calli %a14
50100252:	0d 00 40 02 	rslcx 
50100256:	00 80       	rfe 
	...

50100260 <__interrupt_19>:
50100260:	e0 13       	bisr 19
50100262:	91 00 00 f7 	movh.a %a15,28672
50100266:	d9 ff 00 f3 	lea %a15,[%a15]13248 <700033c0 <Cdisptab+0x98>>
5010026a:	c4 fe       	ld.a %a14,[%a15+]
5010026c:	54 f4       	ld.w %d4,[%a15]
5010026e:	2d 0e 00 00 	calli %a14
50100272:	0d 00 40 02 	rslcx 
50100276:	00 80       	rfe 
	...

50100280 <__interrupt_20>:
50100280:	e0 14       	bisr 20
50100282:	91 00 00 f7 	movh.a %a15,28672
50100286:	d9 ff 08 f3 	lea %a15,[%a15]13256 <700033c8 <Cdisptab+0xa0>>
5010028a:	c4 fe       	ld.a %a14,[%a15+]
5010028c:	54 f4       	ld.w %d4,[%a15]
5010028e:	2d 0e 00 00 	calli %a14
50100292:	0d 00 40 02 	rslcx 
50100296:	00 80       	rfe 
	...

501002a0 <__interrupt_21>:
501002a0:	e0 15       	bisr 21
501002a2:	91 00 00 f7 	movh.a %a15,28672
501002a6:	d9 ff 10 f3 	lea %a15,[%a15]13264 <700033d0 <Cdisptab+0xa8>>
501002aa:	c4 fe       	ld.a %a14,[%a15+]
501002ac:	54 f4       	ld.w %d4,[%a15]
501002ae:	2d 0e 00 00 	calli %a14
501002b2:	0d 00 40 02 	rslcx 
501002b6:	00 80       	rfe 
	...

501002c0 <__interrupt_22>:
501002c0:	e0 16       	bisr 22
501002c2:	91 00 00 f7 	movh.a %a15,28672
501002c6:	d9 ff 18 f3 	lea %a15,[%a15]13272 <700033d8 <Cdisptab+0xb0>>
501002ca:	c4 fe       	ld.a %a14,[%a15+]
501002cc:	54 f4       	ld.w %d4,[%a15]
501002ce:	2d 0e 00 00 	calli %a14
501002d2:	0d 00 40 02 	rslcx 
501002d6:	00 80       	rfe 
	...

501002e0 <__interrupt_23>:
501002e0:	e0 17       	bisr 23
501002e2:	91 00 00 f7 	movh.a %a15,28672
501002e6:	d9 ff 20 f3 	lea %a15,[%a15]13280 <700033e0 <Cdisptab+0xb8>>
501002ea:	c4 fe       	ld.a %a14,[%a15+]
501002ec:	54 f4       	ld.w %d4,[%a15]
501002ee:	2d 0e 00 00 	calli %a14
501002f2:	0d 00 40 02 	rslcx 
501002f6:	00 80       	rfe 
	...

50100300 <__interrupt_24>:
50100300:	e0 18       	bisr 24
50100302:	91 00 00 f7 	movh.a %a15,28672
50100306:	d9 ff 28 f3 	lea %a15,[%a15]13288 <700033e8 <Cdisptab+0xc0>>
5010030a:	c4 fe       	ld.a %a14,[%a15+]
5010030c:	54 f4       	ld.w %d4,[%a15]
5010030e:	2d 0e 00 00 	calli %a14
50100312:	0d 00 40 02 	rslcx 
50100316:	00 80       	rfe 
	...

50100320 <__interrupt_25>:
50100320:	e0 19       	bisr 25
50100322:	91 00 00 f7 	movh.a %a15,28672
50100326:	d9 ff 30 f3 	lea %a15,[%a15]13296 <700033f0 <Cdisptab+0xc8>>
5010032a:	c4 fe       	ld.a %a14,[%a15+]
5010032c:	54 f4       	ld.w %d4,[%a15]
5010032e:	2d 0e 00 00 	calli %a14
50100332:	0d 00 40 02 	rslcx 
50100336:	00 80       	rfe 
	...

50100340 <__interrupt_26>:
50100340:	e0 1a       	bisr 26
50100342:	91 00 00 f7 	movh.a %a15,28672
50100346:	d9 ff 38 f3 	lea %a15,[%a15]13304 <700033f8 <Cdisptab+0xd0>>
5010034a:	c4 fe       	ld.a %a14,[%a15+]
5010034c:	54 f4       	ld.w %d4,[%a15]
5010034e:	2d 0e 00 00 	calli %a14
50100352:	0d 00 40 02 	rslcx 
50100356:	00 80       	rfe 
	...

50100360 <__interrupt_27>:
50100360:	e0 1b       	bisr 27
50100362:	91 00 00 f7 	movh.a %a15,28672
50100366:	d9 ff 40 03 	lea %a15,[%a15]13312 <70003400 <Cdisptab+0xd8>>
5010036a:	c4 fe       	ld.a %a14,[%a15+]
5010036c:	54 f4       	ld.w %d4,[%a15]
5010036e:	2d 0e 00 00 	calli %a14
50100372:	0d 00 40 02 	rslcx 
50100376:	00 80       	rfe 
	...

50100380 <__interrupt_28>:
50100380:	e0 1c       	bisr 28
50100382:	91 00 00 f7 	movh.a %a15,28672
50100386:	d9 ff 48 03 	lea %a15,[%a15]13320 <70003408 <Cdisptab+0xe0>>
5010038a:	c4 fe       	ld.a %a14,[%a15+]
5010038c:	54 f4       	ld.w %d4,[%a15]
5010038e:	2d 0e 00 00 	calli %a14
50100392:	0d 00 40 02 	rslcx 
50100396:	00 80       	rfe 
	...

501003a0 <__interrupt_29>:
501003a0:	e0 1d       	bisr 29
501003a2:	91 00 00 f7 	movh.a %a15,28672
501003a6:	d9 ff 50 03 	lea %a15,[%a15]13328 <70003410 <Cdisptab+0xe8>>
501003aa:	c4 fe       	ld.a %a14,[%a15+]
501003ac:	54 f4       	ld.w %d4,[%a15]
501003ae:	2d 0e 00 00 	calli %a14
501003b2:	0d 00 40 02 	rslcx 
501003b6:	00 80       	rfe 
	...

501003c0 <__interrupt_30>:
501003c0:	e0 1e       	bisr 30
501003c2:	91 00 00 f7 	movh.a %a15,28672
501003c6:	d9 ff 58 03 	lea %a15,[%a15]13336 <70003418 <Cdisptab+0xf0>>
501003ca:	c4 fe       	ld.a %a14,[%a15+]
501003cc:	54 f4       	ld.w %d4,[%a15]
501003ce:	2d 0e 00 00 	calli %a14
501003d2:	0d 00 40 02 	rslcx 
501003d6:	00 80       	rfe 
	...

501003e0 <__interrupt_31>:
501003e0:	e0 1f       	bisr 31
501003e2:	91 00 00 f7 	movh.a %a15,28672
501003e6:	d9 ff 60 03 	lea %a15,[%a15]13344 <70003420 <Cdisptab+0xf8>>
501003ea:	c4 fe       	ld.a %a14,[%a15+]
501003ec:	54 f4       	ld.w %d4,[%a15]
501003ee:	2d 0e 00 00 	calli %a14
501003f2:	0d 00 40 02 	rslcx 
501003f6:	00 80       	rfe 
	...

50100400 <__interrupt_32>:
50100400:	e0 20       	bisr 32
50100402:	91 00 00 f7 	movh.a %a15,28672
50100406:	d9 ff 68 03 	lea %a15,[%a15]13352 <70003428 <Cdisptab+0x100>>
5010040a:	c4 fe       	ld.a %a14,[%a15+]
5010040c:	54 f4       	ld.w %d4,[%a15]
5010040e:	2d 0e 00 00 	calli %a14
50100412:	0d 00 40 02 	rslcx 
50100416:	00 80       	rfe 
	...

50100420 <__interrupt_33>:
50100420:	e0 21       	bisr 33
50100422:	91 00 00 f7 	movh.a %a15,28672
50100426:	d9 ff 70 03 	lea %a15,[%a15]13360 <70003430 <Cdisptab+0x108>>
5010042a:	c4 fe       	ld.a %a14,[%a15+]
5010042c:	54 f4       	ld.w %d4,[%a15]
5010042e:	2d 0e 00 00 	calli %a14
50100432:	0d 00 40 02 	rslcx 
50100436:	00 80       	rfe 
	...

50100440 <__interrupt_34>:
50100440:	e0 22       	bisr 34
50100442:	91 00 00 f7 	movh.a %a15,28672
50100446:	d9 ff 78 03 	lea %a15,[%a15]13368 <70003438 <Cdisptab+0x110>>
5010044a:	c4 fe       	ld.a %a14,[%a15+]
5010044c:	54 f4       	ld.w %d4,[%a15]
5010044e:	2d 0e 00 00 	calli %a14
50100452:	0d 00 40 02 	rslcx 
50100456:	00 80       	rfe 
	...

50100460 <__interrupt_35>:
50100460:	e0 23       	bisr 35
50100462:	91 00 00 f7 	movh.a %a15,28672
50100466:	d9 ff 40 13 	lea %a15,[%a15]13376 <70003440 <Cdisptab+0x118>>
5010046a:	c4 fe       	ld.a %a14,[%a15+]
5010046c:	54 f4       	ld.w %d4,[%a15]
5010046e:	2d 0e 00 00 	calli %a14
50100472:	0d 00 40 02 	rslcx 
50100476:	00 80       	rfe 
	...

50100480 <__interrupt_36>:
50100480:	e0 24       	bisr 36
50100482:	91 00 00 f7 	movh.a %a15,28672
50100486:	d9 ff 48 13 	lea %a15,[%a15]13384 <70003448 <Cdisptab+0x120>>
5010048a:	c4 fe       	ld.a %a14,[%a15+]
5010048c:	54 f4       	ld.w %d4,[%a15]
5010048e:	2d 0e 00 00 	calli %a14
50100492:	0d 00 40 02 	rslcx 
50100496:	00 80       	rfe 
	...

501004a0 <__interrupt_37>:
501004a0:	e0 25       	bisr 37
501004a2:	91 00 00 f7 	movh.a %a15,28672
501004a6:	d9 ff 50 13 	lea %a15,[%a15]13392 <70003450 <Cdisptab+0x128>>
501004aa:	c4 fe       	ld.a %a14,[%a15+]
501004ac:	54 f4       	ld.w %d4,[%a15]
501004ae:	2d 0e 00 00 	calli %a14
501004b2:	0d 00 40 02 	rslcx 
501004b6:	00 80       	rfe 
	...

501004c0 <__interrupt_38>:
501004c0:	e0 26       	bisr 38
501004c2:	91 00 00 f7 	movh.a %a15,28672
501004c6:	d9 ff 58 13 	lea %a15,[%a15]13400 <70003458 <Cdisptab+0x130>>
501004ca:	c4 fe       	ld.a %a14,[%a15+]
501004cc:	54 f4       	ld.w %d4,[%a15]
501004ce:	2d 0e 00 00 	calli %a14
501004d2:	0d 00 40 02 	rslcx 
501004d6:	00 80       	rfe 
	...

501004e0 <__interrupt_39>:
501004e0:	e0 27       	bisr 39
501004e2:	91 00 00 f7 	movh.a %a15,28672
501004e6:	d9 ff 60 13 	lea %a15,[%a15]13408 <70003460 <Cdisptab+0x138>>
501004ea:	c4 fe       	ld.a %a14,[%a15+]
501004ec:	54 f4       	ld.w %d4,[%a15]
501004ee:	2d 0e 00 00 	calli %a14
501004f2:	0d 00 40 02 	rslcx 
501004f6:	00 80       	rfe 
	...

50100500 <__interrupt_40>:
50100500:	e0 28       	bisr 40
50100502:	91 00 00 f7 	movh.a %a15,28672
50100506:	d9 ff 68 13 	lea %a15,[%a15]13416 <70003468 <Cdisptab+0x140>>
5010050a:	c4 fe       	ld.a %a14,[%a15+]
5010050c:	54 f4       	ld.w %d4,[%a15]
5010050e:	2d 0e 00 00 	calli %a14
50100512:	0d 00 40 02 	rslcx 
50100516:	00 80       	rfe 
	...

50100520 <__interrupt_41>:
50100520:	e0 29       	bisr 41
50100522:	91 00 00 f7 	movh.a %a15,28672
50100526:	d9 ff 70 13 	lea %a15,[%a15]13424 <70003470 <Cdisptab+0x148>>
5010052a:	c4 fe       	ld.a %a14,[%a15+]
5010052c:	54 f4       	ld.w %d4,[%a15]
5010052e:	2d 0e 00 00 	calli %a14
50100532:	0d 00 40 02 	rslcx 
50100536:	00 80       	rfe 
	...

50100540 <__interrupt_42>:
50100540:	e0 2a       	bisr 42
50100542:	91 00 00 f7 	movh.a %a15,28672
50100546:	d9 ff 78 13 	lea %a15,[%a15]13432 <70003478 <Cdisptab+0x150>>
5010054a:	c4 fe       	ld.a %a14,[%a15+]
5010054c:	54 f4       	ld.w %d4,[%a15]
5010054e:	2d 0e 00 00 	calli %a14
50100552:	0d 00 40 02 	rslcx 
50100556:	00 80       	rfe 
	...

50100560 <__interrupt_43>:
50100560:	e0 2b       	bisr 43
50100562:	91 00 00 f7 	movh.a %a15,28672
50100566:	d9 ff 40 23 	lea %a15,[%a15]13440 <70003480 <Cdisptab+0x158>>
5010056a:	c4 fe       	ld.a %a14,[%a15+]
5010056c:	54 f4       	ld.w %d4,[%a15]
5010056e:	2d 0e 00 00 	calli %a14
50100572:	0d 00 40 02 	rslcx 
50100576:	00 80       	rfe 
	...

50100580 <__interrupt_44>:
50100580:	e0 2c       	bisr 44
50100582:	91 00 00 f7 	movh.a %a15,28672
50100586:	d9 ff 48 23 	lea %a15,[%a15]13448 <70003488 <Cdisptab+0x160>>
5010058a:	c4 fe       	ld.a %a14,[%a15+]
5010058c:	54 f4       	ld.w %d4,[%a15]
5010058e:	2d 0e 00 00 	calli %a14
50100592:	0d 00 40 02 	rslcx 
50100596:	00 80       	rfe 
	...

501005a0 <__interrupt_45>:
501005a0:	e0 2d       	bisr 45
501005a2:	91 00 00 f7 	movh.a %a15,28672
501005a6:	d9 ff 50 23 	lea %a15,[%a15]13456 <70003490 <Cdisptab+0x168>>
501005aa:	c4 fe       	ld.a %a14,[%a15+]
501005ac:	54 f4       	ld.w %d4,[%a15]
501005ae:	2d 0e 00 00 	calli %a14
501005b2:	0d 00 40 02 	rslcx 
501005b6:	00 80       	rfe 
	...

501005c0 <__interrupt_46>:
501005c0:	e0 2e       	bisr 46
501005c2:	91 00 00 f7 	movh.a %a15,28672
501005c6:	d9 ff 58 23 	lea %a15,[%a15]13464 <70003498 <Cdisptab+0x170>>
501005ca:	c4 fe       	ld.a %a14,[%a15+]
501005cc:	54 f4       	ld.w %d4,[%a15]
501005ce:	2d 0e 00 00 	calli %a14
501005d2:	0d 00 40 02 	rslcx 
501005d6:	00 80       	rfe 
	...

501005e0 <__interrupt_47>:
501005e0:	e0 2f       	bisr 47
501005e2:	91 00 00 f7 	movh.a %a15,28672
501005e6:	d9 ff 60 23 	lea %a15,[%a15]13472 <700034a0 <Cdisptab+0x178>>
501005ea:	c4 fe       	ld.a %a14,[%a15+]
501005ec:	54 f4       	ld.w %d4,[%a15]
501005ee:	2d 0e 00 00 	calli %a14
501005f2:	0d 00 40 02 	rslcx 
501005f6:	00 80       	rfe 
	...

50100600 <__interrupt_48>:
50100600:	e0 30       	bisr 48
50100602:	91 00 00 f7 	movh.a %a15,28672
50100606:	d9 ff 68 23 	lea %a15,[%a15]13480 <700034a8 <Cdisptab+0x180>>
5010060a:	c4 fe       	ld.a %a14,[%a15+]
5010060c:	54 f4       	ld.w %d4,[%a15]
5010060e:	2d 0e 00 00 	calli %a14
50100612:	0d 00 40 02 	rslcx 
50100616:	00 80       	rfe 
	...

50100620 <__interrupt_49>:
50100620:	e0 31       	bisr 49
50100622:	91 00 00 f7 	movh.a %a15,28672
50100626:	d9 ff 70 23 	lea %a15,[%a15]13488 <700034b0 <Cdisptab+0x188>>
5010062a:	c4 fe       	ld.a %a14,[%a15+]
5010062c:	54 f4       	ld.w %d4,[%a15]
5010062e:	2d 0e 00 00 	calli %a14
50100632:	0d 00 40 02 	rslcx 
50100636:	00 80       	rfe 
	...

50100640 <__interrupt_50>:
50100640:	e0 32       	bisr 50
50100642:	91 00 00 f7 	movh.a %a15,28672
50100646:	d9 ff 78 23 	lea %a15,[%a15]13496 <700034b8 <Cdisptab+0x190>>
5010064a:	c4 fe       	ld.a %a14,[%a15+]
5010064c:	54 f4       	ld.w %d4,[%a15]
5010064e:	2d 0e 00 00 	calli %a14
50100652:	0d 00 40 02 	rslcx 
50100656:	00 80       	rfe 
	...

50100660 <__interrupt_51>:
50100660:	e0 33       	bisr 51
50100662:	91 00 00 f7 	movh.a %a15,28672
50100666:	d9 ff 40 33 	lea %a15,[%a15]13504 <700034c0 <Cdisptab+0x198>>
5010066a:	c4 fe       	ld.a %a14,[%a15+]
5010066c:	54 f4       	ld.w %d4,[%a15]
5010066e:	2d 0e 00 00 	calli %a14
50100672:	0d 00 40 02 	rslcx 
50100676:	00 80       	rfe 
	...

50100680 <__interrupt_52>:
50100680:	e0 34       	bisr 52
50100682:	91 00 00 f7 	movh.a %a15,28672
50100686:	d9 ff 48 33 	lea %a15,[%a15]13512 <700034c8 <Cdisptab+0x1a0>>
5010068a:	c4 fe       	ld.a %a14,[%a15+]
5010068c:	54 f4       	ld.w %d4,[%a15]
5010068e:	2d 0e 00 00 	calli %a14
50100692:	0d 00 40 02 	rslcx 
50100696:	00 80       	rfe 
	...

501006a0 <__interrupt_53>:
501006a0:	e0 35       	bisr 53
501006a2:	91 00 00 f7 	movh.a %a15,28672
501006a6:	d9 ff 50 33 	lea %a15,[%a15]13520 <700034d0 <Cdisptab+0x1a8>>
501006aa:	c4 fe       	ld.a %a14,[%a15+]
501006ac:	54 f4       	ld.w %d4,[%a15]
501006ae:	2d 0e 00 00 	calli %a14
501006b2:	0d 00 40 02 	rslcx 
501006b6:	00 80       	rfe 
	...

501006c0 <__interrupt_54>:
501006c0:	e0 36       	bisr 54
501006c2:	91 00 00 f7 	movh.a %a15,28672
501006c6:	d9 ff 58 33 	lea %a15,[%a15]13528 <700034d8 <Cdisptab+0x1b0>>
501006ca:	c4 fe       	ld.a %a14,[%a15+]
501006cc:	54 f4       	ld.w %d4,[%a15]
501006ce:	2d 0e 00 00 	calli %a14
501006d2:	0d 00 40 02 	rslcx 
501006d6:	00 80       	rfe 
	...

501006e0 <__interrupt_55>:
501006e0:	e0 37       	bisr 55
501006e2:	91 00 00 f7 	movh.a %a15,28672
501006e6:	d9 ff 60 33 	lea %a15,[%a15]13536 <700034e0 <Cdisptab+0x1b8>>
501006ea:	c4 fe       	ld.a %a14,[%a15+]
501006ec:	54 f4       	ld.w %d4,[%a15]
501006ee:	2d 0e 00 00 	calli %a14
501006f2:	0d 00 40 02 	rslcx 
501006f6:	00 80       	rfe 
	...

50100700 <__interrupt_56>:
50100700:	e0 38       	bisr 56
50100702:	91 00 00 f7 	movh.a %a15,28672
50100706:	d9 ff 68 33 	lea %a15,[%a15]13544 <700034e8 <Cdisptab+0x1c0>>
5010070a:	c4 fe       	ld.a %a14,[%a15+]
5010070c:	54 f4       	ld.w %d4,[%a15]
5010070e:	2d 0e 00 00 	calli %a14
50100712:	0d 00 40 02 	rslcx 
50100716:	00 80       	rfe 
	...

50100720 <__interrupt_57>:
50100720:	e0 39       	bisr 57
50100722:	91 00 00 f7 	movh.a %a15,28672
50100726:	d9 ff 70 33 	lea %a15,[%a15]13552 <700034f0 <Cdisptab+0x1c8>>
5010072a:	c4 fe       	ld.a %a14,[%a15+]
5010072c:	54 f4       	ld.w %d4,[%a15]
5010072e:	2d 0e 00 00 	calli %a14
50100732:	0d 00 40 02 	rslcx 
50100736:	00 80       	rfe 
	...

50100740 <__interrupt_58>:
50100740:	e0 3a       	bisr 58
50100742:	91 00 00 f7 	movh.a %a15,28672
50100746:	d9 ff 78 33 	lea %a15,[%a15]13560 <700034f8 <Cdisptab+0x1d0>>
5010074a:	c4 fe       	ld.a %a14,[%a15+]
5010074c:	54 f4       	ld.w %d4,[%a15]
5010074e:	2d 0e 00 00 	calli %a14
50100752:	0d 00 40 02 	rslcx 
50100756:	00 80       	rfe 
	...

50100760 <__interrupt_59>:
50100760:	e0 3b       	bisr 59
50100762:	91 00 00 f7 	movh.a %a15,28672
50100766:	d9 ff 40 43 	lea %a15,[%a15]13568 <70003500 <Cdisptab+0x1d8>>
5010076a:	c4 fe       	ld.a %a14,[%a15+]
5010076c:	54 f4       	ld.w %d4,[%a15]
5010076e:	2d 0e 00 00 	calli %a14
50100772:	0d 00 40 02 	rslcx 
50100776:	00 80       	rfe 
	...

50100780 <__interrupt_60>:
50100780:	e0 3c       	bisr 60
50100782:	91 00 00 f7 	movh.a %a15,28672
50100786:	d9 ff 48 43 	lea %a15,[%a15]13576 <70003508 <Cdisptab+0x1e0>>
5010078a:	c4 fe       	ld.a %a14,[%a15+]
5010078c:	54 f4       	ld.w %d4,[%a15]
5010078e:	2d 0e 00 00 	calli %a14
50100792:	0d 00 40 02 	rslcx 
50100796:	00 80       	rfe 
	...

501007a0 <__interrupt_61>:
501007a0:	e0 3d       	bisr 61
501007a2:	91 00 00 f7 	movh.a %a15,28672
501007a6:	d9 ff 50 43 	lea %a15,[%a15]13584 <70003510 <Cdisptab+0x1e8>>
501007aa:	c4 fe       	ld.a %a14,[%a15+]
501007ac:	54 f4       	ld.w %d4,[%a15]
501007ae:	2d 0e 00 00 	calli %a14
501007b2:	0d 00 40 02 	rslcx 
501007b6:	00 80       	rfe 
	...

501007c0 <__interrupt_62>:
501007c0:	e0 3e       	bisr 62
501007c2:	91 00 00 f7 	movh.a %a15,28672
501007c6:	d9 ff 58 43 	lea %a15,[%a15]13592 <70003518 <Cdisptab+0x1f0>>
501007ca:	c4 fe       	ld.a %a14,[%a15+]
501007cc:	54 f4       	ld.w %d4,[%a15]
501007ce:	2d 0e 00 00 	calli %a14
501007d2:	0d 00 40 02 	rslcx 
501007d6:	00 80       	rfe 
	...

501007e0 <__interrupt_63>:
501007e0:	e0 3f       	bisr 63
501007e2:	91 00 00 f7 	movh.a %a15,28672
501007e6:	d9 ff 60 43 	lea %a15,[%a15]13600 <70003520 <Cdisptab+0x1f8>>
501007ea:	c4 fe       	ld.a %a14,[%a15+]
501007ec:	54 f4       	ld.w %d4,[%a15]
501007ee:	2d 0e 00 00 	calli %a14
501007f2:	0d 00 40 02 	rslcx 
501007f6:	00 80       	rfe 
	...

50100800 <__interrupt_64>:
50100800:	e0 40       	bisr 64
50100802:	91 00 00 f7 	movh.a %a15,28672
50100806:	d9 ff 68 43 	lea %a15,[%a15]13608 <70003528 <Cdisptab+0x200>>
5010080a:	c4 fe       	ld.a %a14,[%a15+]
5010080c:	54 f4       	ld.w %d4,[%a15]
5010080e:	2d 0e 00 00 	calli %a14
50100812:	0d 00 40 02 	rslcx 
50100816:	00 80       	rfe 
	...

50100820 <__interrupt_65>:
50100820:	e0 41       	bisr 65
50100822:	91 00 00 f7 	movh.a %a15,28672
50100826:	d9 ff 70 43 	lea %a15,[%a15]13616 <70003530 <Cdisptab+0x208>>
5010082a:	c4 fe       	ld.a %a14,[%a15+]
5010082c:	54 f4       	ld.w %d4,[%a15]
5010082e:	2d 0e 00 00 	calli %a14
50100832:	0d 00 40 02 	rslcx 
50100836:	00 80       	rfe 
	...

50100840 <__interrupt_66>:
50100840:	e0 42       	bisr 66
50100842:	91 00 00 f7 	movh.a %a15,28672
50100846:	d9 ff 78 43 	lea %a15,[%a15]13624 <70003538 <Cdisptab+0x210>>
5010084a:	c4 fe       	ld.a %a14,[%a15+]
5010084c:	54 f4       	ld.w %d4,[%a15]
5010084e:	2d 0e 00 00 	calli %a14
50100852:	0d 00 40 02 	rslcx 
50100856:	00 80       	rfe 
	...

50100860 <__interrupt_67>:
50100860:	e0 43       	bisr 67
50100862:	91 00 00 f7 	movh.a %a15,28672
50100866:	d9 ff 40 53 	lea %a15,[%a15]13632 <70003540 <Cdisptab+0x218>>
5010086a:	c4 fe       	ld.a %a14,[%a15+]
5010086c:	54 f4       	ld.w %d4,[%a15]
5010086e:	2d 0e 00 00 	calli %a14
50100872:	0d 00 40 02 	rslcx 
50100876:	00 80       	rfe 
	...

50100880 <__interrupt_68>:
50100880:	e0 44       	bisr 68
50100882:	91 00 00 f7 	movh.a %a15,28672
50100886:	d9 ff 48 53 	lea %a15,[%a15]13640 <70003548 <Cdisptab+0x220>>
5010088a:	c4 fe       	ld.a %a14,[%a15+]
5010088c:	54 f4       	ld.w %d4,[%a15]
5010088e:	2d 0e 00 00 	calli %a14
50100892:	0d 00 40 02 	rslcx 
50100896:	00 80       	rfe 
	...

501008a0 <__interrupt_69>:
501008a0:	e0 45       	bisr 69
501008a2:	91 00 00 f7 	movh.a %a15,28672
501008a6:	d9 ff 50 53 	lea %a15,[%a15]13648 <70003550 <Cdisptab+0x228>>
501008aa:	c4 fe       	ld.a %a14,[%a15+]
501008ac:	54 f4       	ld.w %d4,[%a15]
501008ae:	2d 0e 00 00 	calli %a14
501008b2:	0d 00 40 02 	rslcx 
501008b6:	00 80       	rfe 
	...

501008c0 <__interrupt_70>:
501008c0:	e0 46       	bisr 70
501008c2:	91 00 00 f7 	movh.a %a15,28672
501008c6:	d9 ff 58 53 	lea %a15,[%a15]13656 <70003558 <Cdisptab+0x230>>
501008ca:	c4 fe       	ld.a %a14,[%a15+]
501008cc:	54 f4       	ld.w %d4,[%a15]
501008ce:	2d 0e 00 00 	calli %a14
501008d2:	0d 00 40 02 	rslcx 
501008d6:	00 80       	rfe 
	...

501008e0 <__interrupt_71>:
501008e0:	e0 47       	bisr 71
501008e2:	91 00 00 f7 	movh.a %a15,28672
501008e6:	d9 ff 60 53 	lea %a15,[%a15]13664 <70003560 <Cdisptab+0x238>>
501008ea:	c4 fe       	ld.a %a14,[%a15+]
501008ec:	54 f4       	ld.w %d4,[%a15]
501008ee:	2d 0e 00 00 	calli %a14
501008f2:	0d 00 40 02 	rslcx 
501008f6:	00 80       	rfe 
	...

50100900 <__interrupt_72>:
50100900:	e0 48       	bisr 72
50100902:	91 00 00 f7 	movh.a %a15,28672
50100906:	d9 ff 68 53 	lea %a15,[%a15]13672 <70003568 <Cdisptab+0x240>>
5010090a:	c4 fe       	ld.a %a14,[%a15+]
5010090c:	54 f4       	ld.w %d4,[%a15]
5010090e:	2d 0e 00 00 	calli %a14
50100912:	0d 00 40 02 	rslcx 
50100916:	00 80       	rfe 
	...

50100920 <__interrupt_73>:
50100920:	e0 49       	bisr 73
50100922:	91 00 00 f7 	movh.a %a15,28672
50100926:	d9 ff 70 53 	lea %a15,[%a15]13680 <70003570 <Cdisptab+0x248>>
5010092a:	c4 fe       	ld.a %a14,[%a15+]
5010092c:	54 f4       	ld.w %d4,[%a15]
5010092e:	2d 0e 00 00 	calli %a14
50100932:	0d 00 40 02 	rslcx 
50100936:	00 80       	rfe 
	...

50100940 <__interrupt_74>:
50100940:	e0 4a       	bisr 74
50100942:	91 00 00 f7 	movh.a %a15,28672
50100946:	d9 ff 78 53 	lea %a15,[%a15]13688 <70003578 <Cdisptab+0x250>>
5010094a:	c4 fe       	ld.a %a14,[%a15+]
5010094c:	54 f4       	ld.w %d4,[%a15]
5010094e:	2d 0e 00 00 	calli %a14
50100952:	0d 00 40 02 	rslcx 
50100956:	00 80       	rfe 
	...

50100960 <__interrupt_75>:
50100960:	e0 4b       	bisr 75
50100962:	91 00 00 f7 	movh.a %a15,28672
50100966:	d9 ff 40 63 	lea %a15,[%a15]13696 <70003580 <Cdisptab+0x258>>
5010096a:	c4 fe       	ld.a %a14,[%a15+]
5010096c:	54 f4       	ld.w %d4,[%a15]
5010096e:	2d 0e 00 00 	calli %a14
50100972:	0d 00 40 02 	rslcx 
50100976:	00 80       	rfe 
	...

50100980 <__interrupt_76>:
50100980:	e0 4c       	bisr 76
50100982:	91 00 00 f7 	movh.a %a15,28672
50100986:	d9 ff 48 63 	lea %a15,[%a15]13704 <70003588 <Cdisptab+0x260>>
5010098a:	c4 fe       	ld.a %a14,[%a15+]
5010098c:	54 f4       	ld.w %d4,[%a15]
5010098e:	2d 0e 00 00 	calli %a14
50100992:	0d 00 40 02 	rslcx 
50100996:	00 80       	rfe 
	...

501009a0 <__interrupt_77>:
501009a0:	e0 4d       	bisr 77
501009a2:	91 00 00 f7 	movh.a %a15,28672
501009a6:	d9 ff 50 63 	lea %a15,[%a15]13712 <70003590 <Cdisptab+0x268>>
501009aa:	c4 fe       	ld.a %a14,[%a15+]
501009ac:	54 f4       	ld.w %d4,[%a15]
501009ae:	2d 0e 00 00 	calli %a14
501009b2:	0d 00 40 02 	rslcx 
501009b6:	00 80       	rfe 
	...

501009c0 <__interrupt_78>:
501009c0:	e0 4e       	bisr 78
501009c2:	91 00 00 f7 	movh.a %a15,28672
501009c6:	d9 ff 58 63 	lea %a15,[%a15]13720 <70003598 <Cdisptab+0x270>>
501009ca:	c4 fe       	ld.a %a14,[%a15+]
501009cc:	54 f4       	ld.w %d4,[%a15]
501009ce:	2d 0e 00 00 	calli %a14
501009d2:	0d 00 40 02 	rslcx 
501009d6:	00 80       	rfe 
	...

501009e0 <__interrupt_79>:
501009e0:	e0 4f       	bisr 79
501009e2:	91 00 00 f7 	movh.a %a15,28672
501009e6:	d9 ff 60 63 	lea %a15,[%a15]13728 <700035a0 <Cdisptab+0x278>>
501009ea:	c4 fe       	ld.a %a14,[%a15+]
501009ec:	54 f4       	ld.w %d4,[%a15]
501009ee:	2d 0e 00 00 	calli %a14
501009f2:	0d 00 40 02 	rslcx 
501009f6:	00 80       	rfe 
	...

50100a00 <__interrupt_80>:
50100a00:	e0 50       	bisr 80
50100a02:	91 00 00 f7 	movh.a %a15,28672
50100a06:	d9 ff 68 63 	lea %a15,[%a15]13736 <700035a8 <Cdisptab+0x280>>
50100a0a:	c4 fe       	ld.a %a14,[%a15+]
50100a0c:	54 f4       	ld.w %d4,[%a15]
50100a0e:	2d 0e 00 00 	calli %a14
50100a12:	0d 00 40 02 	rslcx 
50100a16:	00 80       	rfe 
	...

50100a20 <__interrupt_81>:
50100a20:	e0 51       	bisr 81
50100a22:	91 00 00 f7 	movh.a %a15,28672
50100a26:	d9 ff 70 63 	lea %a15,[%a15]13744 <700035b0 <Cdisptab+0x288>>
50100a2a:	c4 fe       	ld.a %a14,[%a15+]
50100a2c:	54 f4       	ld.w %d4,[%a15]
50100a2e:	2d 0e 00 00 	calli %a14
50100a32:	0d 00 40 02 	rslcx 
50100a36:	00 80       	rfe 
	...

50100a40 <__interrupt_82>:
50100a40:	e0 52       	bisr 82
50100a42:	91 00 00 f7 	movh.a %a15,28672
50100a46:	d9 ff 78 63 	lea %a15,[%a15]13752 <700035b8 <Cdisptab+0x290>>
50100a4a:	c4 fe       	ld.a %a14,[%a15+]
50100a4c:	54 f4       	ld.w %d4,[%a15]
50100a4e:	2d 0e 00 00 	calli %a14
50100a52:	0d 00 40 02 	rslcx 
50100a56:	00 80       	rfe 
	...

50100a60 <__interrupt_83>:
50100a60:	e0 53       	bisr 83
50100a62:	91 00 00 f7 	movh.a %a15,28672
50100a66:	d9 ff 40 73 	lea %a15,[%a15]13760 <700035c0 <Cdisptab+0x298>>
50100a6a:	c4 fe       	ld.a %a14,[%a15+]
50100a6c:	54 f4       	ld.w %d4,[%a15]
50100a6e:	2d 0e 00 00 	calli %a14
50100a72:	0d 00 40 02 	rslcx 
50100a76:	00 80       	rfe 
	...

50100a80 <__interrupt_84>:
50100a80:	e0 54       	bisr 84
50100a82:	91 00 00 f7 	movh.a %a15,28672
50100a86:	d9 ff 48 73 	lea %a15,[%a15]13768 <700035c8 <Cdisptab+0x2a0>>
50100a8a:	c4 fe       	ld.a %a14,[%a15+]
50100a8c:	54 f4       	ld.w %d4,[%a15]
50100a8e:	2d 0e 00 00 	calli %a14
50100a92:	0d 00 40 02 	rslcx 
50100a96:	00 80       	rfe 
	...

50100aa0 <__interrupt_85>:
50100aa0:	e0 55       	bisr 85
50100aa2:	91 00 00 f7 	movh.a %a15,28672
50100aa6:	d9 ff 50 73 	lea %a15,[%a15]13776 <700035d0 <Cdisptab+0x2a8>>
50100aaa:	c4 fe       	ld.a %a14,[%a15+]
50100aac:	54 f4       	ld.w %d4,[%a15]
50100aae:	2d 0e 00 00 	calli %a14
50100ab2:	0d 00 40 02 	rslcx 
50100ab6:	00 80       	rfe 
	...

50100ac0 <__interrupt_86>:
50100ac0:	e0 56       	bisr 86
50100ac2:	91 00 00 f7 	movh.a %a15,28672
50100ac6:	d9 ff 58 73 	lea %a15,[%a15]13784 <700035d8 <Cdisptab+0x2b0>>
50100aca:	c4 fe       	ld.a %a14,[%a15+]
50100acc:	54 f4       	ld.w %d4,[%a15]
50100ace:	2d 0e 00 00 	calli %a14
50100ad2:	0d 00 40 02 	rslcx 
50100ad6:	00 80       	rfe 
	...

50100ae0 <__interrupt_87>:
50100ae0:	e0 57       	bisr 87
50100ae2:	91 00 00 f7 	movh.a %a15,28672
50100ae6:	d9 ff 60 73 	lea %a15,[%a15]13792 <700035e0 <Cdisptab+0x2b8>>
50100aea:	c4 fe       	ld.a %a14,[%a15+]
50100aec:	54 f4       	ld.w %d4,[%a15]
50100aee:	2d 0e 00 00 	calli %a14
50100af2:	0d 00 40 02 	rslcx 
50100af6:	00 80       	rfe 
	...

50100b00 <__interrupt_88>:
50100b00:	e0 58       	bisr 88
50100b02:	91 00 00 f7 	movh.a %a15,28672
50100b06:	d9 ff 68 73 	lea %a15,[%a15]13800 <700035e8 <Cdisptab+0x2c0>>
50100b0a:	c4 fe       	ld.a %a14,[%a15+]
50100b0c:	54 f4       	ld.w %d4,[%a15]
50100b0e:	2d 0e 00 00 	calli %a14
50100b12:	0d 00 40 02 	rslcx 
50100b16:	00 80       	rfe 
	...

50100b20 <__interrupt_89>:
50100b20:	e0 59       	bisr 89
50100b22:	91 00 00 f7 	movh.a %a15,28672
50100b26:	d9 ff 70 73 	lea %a15,[%a15]13808 <700035f0 <Cdisptab+0x2c8>>
50100b2a:	c4 fe       	ld.a %a14,[%a15+]
50100b2c:	54 f4       	ld.w %d4,[%a15]
50100b2e:	2d 0e 00 00 	calli %a14
50100b32:	0d 00 40 02 	rslcx 
50100b36:	00 80       	rfe 
	...

50100b40 <__interrupt_90>:
50100b40:	e0 5a       	bisr 90
50100b42:	91 00 00 f7 	movh.a %a15,28672
50100b46:	d9 ff 78 73 	lea %a15,[%a15]13816 <700035f8 <Cdisptab+0x2d0>>
50100b4a:	c4 fe       	ld.a %a14,[%a15+]
50100b4c:	54 f4       	ld.w %d4,[%a15]
50100b4e:	2d 0e 00 00 	calli %a14
50100b52:	0d 00 40 02 	rslcx 
50100b56:	00 80       	rfe 
	...

50100b60 <__interrupt_91>:
50100b60:	e0 5b       	bisr 91
50100b62:	91 00 00 f7 	movh.a %a15,28672
50100b66:	d9 ff 40 83 	lea %a15,[%a15]13824 <70003600 <Cdisptab+0x2d8>>
50100b6a:	c4 fe       	ld.a %a14,[%a15+]
50100b6c:	54 f4       	ld.w %d4,[%a15]
50100b6e:	2d 0e 00 00 	calli %a14
50100b72:	0d 00 40 02 	rslcx 
50100b76:	00 80       	rfe 
	...

50100b80 <__interrupt_92>:
50100b80:	e0 5c       	bisr 92
50100b82:	91 00 00 f7 	movh.a %a15,28672
50100b86:	d9 ff 48 83 	lea %a15,[%a15]13832 <70003608 <Cdisptab+0x2e0>>
50100b8a:	c4 fe       	ld.a %a14,[%a15+]
50100b8c:	54 f4       	ld.w %d4,[%a15]
50100b8e:	2d 0e 00 00 	calli %a14
50100b92:	0d 00 40 02 	rslcx 
50100b96:	00 80       	rfe 
	...

50100ba0 <__interrupt_93>:
50100ba0:	e0 5d       	bisr 93
50100ba2:	91 00 00 f7 	movh.a %a15,28672
50100ba6:	d9 ff 50 83 	lea %a15,[%a15]13840 <70003610 <Cdisptab+0x2e8>>
50100baa:	c4 fe       	ld.a %a14,[%a15+]
50100bac:	54 f4       	ld.w %d4,[%a15]
50100bae:	2d 0e 00 00 	calli %a14
50100bb2:	0d 00 40 02 	rslcx 
50100bb6:	00 80       	rfe 
	...

50100bc0 <__interrupt_94>:
50100bc0:	e0 5e       	bisr 94
50100bc2:	91 00 00 f7 	movh.a %a15,28672
50100bc6:	d9 ff 58 83 	lea %a15,[%a15]13848 <70003618 <Cdisptab+0x2f0>>
50100bca:	c4 fe       	ld.a %a14,[%a15+]
50100bcc:	54 f4       	ld.w %d4,[%a15]
50100bce:	2d 0e 00 00 	calli %a14
50100bd2:	0d 00 40 02 	rslcx 
50100bd6:	00 80       	rfe 
	...

50100be0 <__interrupt_95>:
50100be0:	e0 5f       	bisr 95
50100be2:	91 00 00 f7 	movh.a %a15,28672
50100be6:	d9 ff 60 83 	lea %a15,[%a15]13856 <70003620 <Cdisptab+0x2f8>>
50100bea:	c4 fe       	ld.a %a14,[%a15+]
50100bec:	54 f4       	ld.w %d4,[%a15]
50100bee:	2d 0e 00 00 	calli %a14
50100bf2:	0d 00 40 02 	rslcx 
50100bf6:	00 80       	rfe 
	...

50100c00 <__interrupt_96>:
50100c00:	e0 60       	bisr 96
50100c02:	91 00 00 f7 	movh.a %a15,28672
50100c06:	d9 ff 68 83 	lea %a15,[%a15]13864 <70003628 <Cdisptab+0x300>>
50100c0a:	c4 fe       	ld.a %a14,[%a15+]
50100c0c:	54 f4       	ld.w %d4,[%a15]
50100c0e:	2d 0e 00 00 	calli %a14
50100c12:	0d 00 40 02 	rslcx 
50100c16:	00 80       	rfe 
	...

50100c20 <__interrupt_97>:
50100c20:	e0 61       	bisr 97
50100c22:	91 00 00 f7 	movh.a %a15,28672
50100c26:	d9 ff 70 83 	lea %a15,[%a15]13872 <70003630 <Cdisptab+0x308>>
50100c2a:	c4 fe       	ld.a %a14,[%a15+]
50100c2c:	54 f4       	ld.w %d4,[%a15]
50100c2e:	2d 0e 00 00 	calli %a14
50100c32:	0d 00 40 02 	rslcx 
50100c36:	00 80       	rfe 
	...

50100c40 <__interrupt_98>:
50100c40:	e0 62       	bisr 98
50100c42:	91 00 00 f7 	movh.a %a15,28672
50100c46:	d9 ff 78 83 	lea %a15,[%a15]13880 <70003638 <Cdisptab+0x310>>
50100c4a:	c4 fe       	ld.a %a14,[%a15+]
50100c4c:	54 f4       	ld.w %d4,[%a15]
50100c4e:	2d 0e 00 00 	calli %a14
50100c52:	0d 00 40 02 	rslcx 
50100c56:	00 80       	rfe 
	...

50100c60 <__interrupt_99>:
50100c60:	e0 63       	bisr 99
50100c62:	91 00 00 f7 	movh.a %a15,28672
50100c66:	d9 ff 40 93 	lea %a15,[%a15]13888 <70003640 <Cdisptab+0x318>>
50100c6a:	c4 fe       	ld.a %a14,[%a15+]
50100c6c:	54 f4       	ld.w %d4,[%a15]
50100c6e:	2d 0e 00 00 	calli %a14
50100c72:	0d 00 40 02 	rslcx 
50100c76:	00 80       	rfe 
	...

50100c80 <__interrupt_100>:
50100c80:	e0 64       	bisr 100
50100c82:	91 00 00 f7 	movh.a %a15,28672
50100c86:	d9 ff 48 93 	lea %a15,[%a15]13896 <70003648 <Cdisptab+0x320>>
50100c8a:	c4 fe       	ld.a %a14,[%a15+]
50100c8c:	54 f4       	ld.w %d4,[%a15]
50100c8e:	2d 0e 00 00 	calli %a14
50100c92:	0d 00 40 02 	rslcx 
50100c96:	00 80       	rfe 
	...

50100ca0 <__interrupt_101>:
50100ca0:	e0 65       	bisr 101
50100ca2:	91 00 00 f7 	movh.a %a15,28672
50100ca6:	d9 ff 50 93 	lea %a15,[%a15]13904 <70003650 <Cdisptab+0x328>>
50100caa:	c4 fe       	ld.a %a14,[%a15+]
50100cac:	54 f4       	ld.w %d4,[%a15]
50100cae:	2d 0e 00 00 	calli %a14
50100cb2:	0d 00 40 02 	rslcx 
50100cb6:	00 80       	rfe 
	...

50100cc0 <__interrupt_102>:
50100cc0:	e0 66       	bisr 102
50100cc2:	91 00 00 f7 	movh.a %a15,28672
50100cc6:	d9 ff 58 93 	lea %a15,[%a15]13912 <70003658 <Cdisptab+0x330>>
50100cca:	c4 fe       	ld.a %a14,[%a15+]
50100ccc:	54 f4       	ld.w %d4,[%a15]
50100cce:	2d 0e 00 00 	calli %a14
50100cd2:	0d 00 40 02 	rslcx 
50100cd6:	00 80       	rfe 
	...

50100ce0 <__interrupt_103>:
50100ce0:	e0 67       	bisr 103
50100ce2:	91 00 00 f7 	movh.a %a15,28672
50100ce6:	d9 ff 60 93 	lea %a15,[%a15]13920 <70003660 <Cdisptab+0x338>>
50100cea:	c4 fe       	ld.a %a14,[%a15+]
50100cec:	54 f4       	ld.w %d4,[%a15]
50100cee:	2d 0e 00 00 	calli %a14
50100cf2:	0d 00 40 02 	rslcx 
50100cf6:	00 80       	rfe 
	...

50100d00 <__interrupt_104>:
50100d00:	e0 68       	bisr 104
50100d02:	91 00 00 f7 	movh.a %a15,28672
50100d06:	d9 ff 68 93 	lea %a15,[%a15]13928 <70003668 <Cdisptab+0x340>>
50100d0a:	c4 fe       	ld.a %a14,[%a15+]
50100d0c:	54 f4       	ld.w %d4,[%a15]
50100d0e:	2d 0e 00 00 	calli %a14
50100d12:	0d 00 40 02 	rslcx 
50100d16:	00 80       	rfe 
	...

50100d20 <__interrupt_105>:
50100d20:	e0 69       	bisr 105
50100d22:	91 00 00 f7 	movh.a %a15,28672
50100d26:	d9 ff 70 93 	lea %a15,[%a15]13936 <70003670 <Cdisptab+0x348>>
50100d2a:	c4 fe       	ld.a %a14,[%a15+]
50100d2c:	54 f4       	ld.w %d4,[%a15]
50100d2e:	2d 0e 00 00 	calli %a14
50100d32:	0d 00 40 02 	rslcx 
50100d36:	00 80       	rfe 
	...

50100d40 <__interrupt_106>:
50100d40:	e0 6a       	bisr 106
50100d42:	91 00 00 f7 	movh.a %a15,28672
50100d46:	d9 ff 78 93 	lea %a15,[%a15]13944 <70003678 <Cdisptab+0x350>>
50100d4a:	c4 fe       	ld.a %a14,[%a15+]
50100d4c:	54 f4       	ld.w %d4,[%a15]
50100d4e:	2d 0e 00 00 	calli %a14
50100d52:	0d 00 40 02 	rslcx 
50100d56:	00 80       	rfe 
	...

50100d60 <__interrupt_107>:
50100d60:	e0 6b       	bisr 107
50100d62:	91 00 00 f7 	movh.a %a15,28672
50100d66:	d9 ff 40 a3 	lea %a15,[%a15]13952 <70003680 <Cdisptab+0x358>>
50100d6a:	c4 fe       	ld.a %a14,[%a15+]
50100d6c:	54 f4       	ld.w %d4,[%a15]
50100d6e:	2d 0e 00 00 	calli %a14
50100d72:	0d 00 40 02 	rslcx 
50100d76:	00 80       	rfe 
	...

50100d80 <__interrupt_108>:
50100d80:	e0 6c       	bisr 108
50100d82:	91 00 00 f7 	movh.a %a15,28672
50100d86:	d9 ff 48 a3 	lea %a15,[%a15]13960 <70003688 <Cdisptab+0x360>>
50100d8a:	c4 fe       	ld.a %a14,[%a15+]
50100d8c:	54 f4       	ld.w %d4,[%a15]
50100d8e:	2d 0e 00 00 	calli %a14
50100d92:	0d 00 40 02 	rslcx 
50100d96:	00 80       	rfe 
	...

50100da0 <__interrupt_109>:
50100da0:	e0 6d       	bisr 109
50100da2:	91 00 00 f7 	movh.a %a15,28672
50100da6:	d9 ff 50 a3 	lea %a15,[%a15]13968 <70003690 <Cdisptab+0x368>>
50100daa:	c4 fe       	ld.a %a14,[%a15+]
50100dac:	54 f4       	ld.w %d4,[%a15]
50100dae:	2d 0e 00 00 	calli %a14
50100db2:	0d 00 40 02 	rslcx 
50100db6:	00 80       	rfe 
	...

50100dc0 <__interrupt_110>:
50100dc0:	e0 6e       	bisr 110
50100dc2:	91 00 00 f7 	movh.a %a15,28672
50100dc6:	d9 ff 58 a3 	lea %a15,[%a15]13976 <70003698 <Cdisptab+0x370>>
50100dca:	c4 fe       	ld.a %a14,[%a15+]
50100dcc:	54 f4       	ld.w %d4,[%a15]
50100dce:	2d 0e 00 00 	calli %a14
50100dd2:	0d 00 40 02 	rslcx 
50100dd6:	00 80       	rfe 
	...

50100de0 <__interrupt_111>:
50100de0:	e0 6f       	bisr 111
50100de2:	91 00 00 f7 	movh.a %a15,28672
50100de6:	d9 ff 60 a3 	lea %a15,[%a15]13984 <700036a0 <Cdisptab+0x378>>
50100dea:	c4 fe       	ld.a %a14,[%a15+]
50100dec:	54 f4       	ld.w %d4,[%a15]
50100dee:	2d 0e 00 00 	calli %a14
50100df2:	0d 00 40 02 	rslcx 
50100df6:	00 80       	rfe 
	...

50100e00 <__interrupt_112>:
50100e00:	e0 70       	bisr 112
50100e02:	91 00 00 f7 	movh.a %a15,28672
50100e06:	d9 ff 68 a3 	lea %a15,[%a15]13992 <700036a8 <Cdisptab+0x380>>
50100e0a:	c4 fe       	ld.a %a14,[%a15+]
50100e0c:	54 f4       	ld.w %d4,[%a15]
50100e0e:	2d 0e 00 00 	calli %a14
50100e12:	0d 00 40 02 	rslcx 
50100e16:	00 80       	rfe 
	...

50100e20 <__interrupt_113>:
50100e20:	e0 71       	bisr 113
50100e22:	91 00 00 f7 	movh.a %a15,28672
50100e26:	d9 ff 70 a3 	lea %a15,[%a15]14000 <700036b0 <Cdisptab+0x388>>
50100e2a:	c4 fe       	ld.a %a14,[%a15+]
50100e2c:	54 f4       	ld.w %d4,[%a15]
50100e2e:	2d 0e 00 00 	calli %a14
50100e32:	0d 00 40 02 	rslcx 
50100e36:	00 80       	rfe 
	...

50100e40 <__interrupt_114>:
50100e40:	e0 72       	bisr 114
50100e42:	91 00 00 f7 	movh.a %a15,28672
50100e46:	d9 ff 78 a3 	lea %a15,[%a15]14008 <700036b8 <Cdisptab+0x390>>
50100e4a:	c4 fe       	ld.a %a14,[%a15+]
50100e4c:	54 f4       	ld.w %d4,[%a15]
50100e4e:	2d 0e 00 00 	calli %a14
50100e52:	0d 00 40 02 	rslcx 
50100e56:	00 80       	rfe 
	...

50100e60 <__interrupt_115>:
50100e60:	e0 73       	bisr 115
50100e62:	91 00 00 f7 	movh.a %a15,28672
50100e66:	d9 ff 40 b3 	lea %a15,[%a15]14016 <700036c0 <Cdisptab+0x398>>
50100e6a:	c4 fe       	ld.a %a14,[%a15+]
50100e6c:	54 f4       	ld.w %d4,[%a15]
50100e6e:	2d 0e 00 00 	calli %a14
50100e72:	0d 00 40 02 	rslcx 
50100e76:	00 80       	rfe 
	...

50100e80 <__interrupt_116>:
50100e80:	e0 74       	bisr 116
50100e82:	91 00 00 f7 	movh.a %a15,28672
50100e86:	d9 ff 48 b3 	lea %a15,[%a15]14024 <700036c8 <Cdisptab+0x3a0>>
50100e8a:	c4 fe       	ld.a %a14,[%a15+]
50100e8c:	54 f4       	ld.w %d4,[%a15]
50100e8e:	2d 0e 00 00 	calli %a14
50100e92:	0d 00 40 02 	rslcx 
50100e96:	00 80       	rfe 
	...

50100ea0 <__interrupt_117>:
50100ea0:	e0 75       	bisr 117
50100ea2:	91 00 00 f7 	movh.a %a15,28672
50100ea6:	d9 ff 50 b3 	lea %a15,[%a15]14032 <700036d0 <Cdisptab+0x3a8>>
50100eaa:	c4 fe       	ld.a %a14,[%a15+]
50100eac:	54 f4       	ld.w %d4,[%a15]
50100eae:	2d 0e 00 00 	calli %a14
50100eb2:	0d 00 40 02 	rslcx 
50100eb6:	00 80       	rfe 
	...

50100ec0 <__interrupt_118>:
50100ec0:	e0 76       	bisr 118
50100ec2:	91 00 00 f7 	movh.a %a15,28672
50100ec6:	d9 ff 58 b3 	lea %a15,[%a15]14040 <700036d8 <Cdisptab+0x3b0>>
50100eca:	c4 fe       	ld.a %a14,[%a15+]
50100ecc:	54 f4       	ld.w %d4,[%a15]
50100ece:	2d 0e 00 00 	calli %a14
50100ed2:	0d 00 40 02 	rslcx 
50100ed6:	00 80       	rfe 
	...

50100ee0 <__interrupt_119>:
50100ee0:	e0 77       	bisr 119
50100ee2:	91 00 00 f7 	movh.a %a15,28672
50100ee6:	d9 ff 60 b3 	lea %a15,[%a15]14048 <700036e0 <Cdisptab+0x3b8>>
50100eea:	c4 fe       	ld.a %a14,[%a15+]
50100eec:	54 f4       	ld.w %d4,[%a15]
50100eee:	2d 0e 00 00 	calli %a14
50100ef2:	0d 00 40 02 	rslcx 
50100ef6:	00 80       	rfe 
	...

50100f00 <__interrupt_120>:
50100f00:	e0 78       	bisr 120
50100f02:	91 00 00 f7 	movh.a %a15,28672
50100f06:	d9 ff 68 b3 	lea %a15,[%a15]14056 <700036e8 <Cdisptab+0x3c0>>
50100f0a:	c4 fe       	ld.a %a14,[%a15+]
50100f0c:	54 f4       	ld.w %d4,[%a15]
50100f0e:	2d 0e 00 00 	calli %a14
50100f12:	0d 00 40 02 	rslcx 
50100f16:	00 80       	rfe 
	...

50100f20 <__interrupt_121>:
50100f20:	e0 79       	bisr 121
50100f22:	91 00 00 f7 	movh.a %a15,28672
50100f26:	d9 ff 70 b3 	lea %a15,[%a15]14064 <700036f0 <Cdisptab+0x3c8>>
50100f2a:	c4 fe       	ld.a %a14,[%a15+]
50100f2c:	54 f4       	ld.w %d4,[%a15]
50100f2e:	2d 0e 00 00 	calli %a14
50100f32:	0d 00 40 02 	rslcx 
50100f36:	00 80       	rfe 
	...

50100f40 <__interrupt_122>:
50100f40:	e0 7a       	bisr 122
50100f42:	91 00 00 f7 	movh.a %a15,28672
50100f46:	d9 ff 78 b3 	lea %a15,[%a15]14072 <700036f8 <Cdisptab+0x3d0>>
50100f4a:	c4 fe       	ld.a %a14,[%a15+]
50100f4c:	54 f4       	ld.w %d4,[%a15]
50100f4e:	2d 0e 00 00 	calli %a14
50100f52:	0d 00 40 02 	rslcx 
50100f56:	00 80       	rfe 
	...

50100f60 <__interrupt_123>:
50100f60:	e0 7b       	bisr 123
50100f62:	91 00 00 f7 	movh.a %a15,28672
50100f66:	d9 ff 40 c3 	lea %a15,[%a15]14080 <70003700 <Cdisptab+0x3d8>>
50100f6a:	c4 fe       	ld.a %a14,[%a15+]
50100f6c:	54 f4       	ld.w %d4,[%a15]
50100f6e:	2d 0e 00 00 	calli %a14
50100f72:	0d 00 40 02 	rslcx 
50100f76:	00 80       	rfe 
	...

50100f80 <__interrupt_124>:
50100f80:	e0 7c       	bisr 124
50100f82:	91 00 00 f7 	movh.a %a15,28672
50100f86:	d9 ff 48 c3 	lea %a15,[%a15]14088 <70003708 <Cdisptab+0x3e0>>
50100f8a:	c4 fe       	ld.a %a14,[%a15+]
50100f8c:	54 f4       	ld.w %d4,[%a15]
50100f8e:	2d 0e 00 00 	calli %a14
50100f92:	0d 00 40 02 	rslcx 
50100f96:	00 80       	rfe 
	...

50100fa0 <__interrupt_125>:
50100fa0:	e0 7d       	bisr 125
50100fa2:	91 00 00 f7 	movh.a %a15,28672
50100fa6:	d9 ff 50 c3 	lea %a15,[%a15]14096 <70003710 <Cdisptab+0x3e8>>
50100faa:	c4 fe       	ld.a %a14,[%a15+]
50100fac:	54 f4       	ld.w %d4,[%a15]
50100fae:	2d 0e 00 00 	calli %a14
50100fb2:	0d 00 40 02 	rslcx 
50100fb6:	00 80       	rfe 
	...

50100fc0 <__interrupt_126>:
50100fc0:	e0 7e       	bisr 126
50100fc2:	91 00 00 f7 	movh.a %a15,28672
50100fc6:	d9 ff 58 c3 	lea %a15,[%a15]14104 <70003718 <Cdisptab+0x3f0>>
50100fca:	c4 fe       	ld.a %a14,[%a15+]
50100fcc:	54 f4       	ld.w %d4,[%a15]
50100fce:	2d 0e 00 00 	calli %a14
50100fd2:	0d 00 40 02 	rslcx 
50100fd6:	00 80       	rfe 
	...

50100fe0 <__interrupt_127>:
50100fe0:	e0 7f       	bisr 127
50100fe2:	91 00 00 f7 	movh.a %a15,28672
50100fe6:	d9 ff 60 c3 	lea %a15,[%a15]14112 <70003720 <Cdisptab+0x3f8>>
50100fea:	c4 fe       	ld.a %a14,[%a15+]
50100fec:	54 f4       	ld.w %d4,[%a15]
50100fee:	2d 0e 00 00 	calli %a14
50100ff2:	0d 00 40 02 	rslcx 
50100ff6:	00 80       	rfe 
	...

50101000 <__interrupt_128>:
50101000:	e0 80       	bisr 128
50101002:	91 00 00 f7 	movh.a %a15,28672
50101006:	d9 ff 68 c3 	lea %a15,[%a15]14120 <70003728 <Cdisptab+0x400>>
5010100a:	c4 fe       	ld.a %a14,[%a15+]
5010100c:	54 f4       	ld.w %d4,[%a15]
5010100e:	2d 0e 00 00 	calli %a14
50101012:	0d 00 40 02 	rslcx 
50101016:	00 80       	rfe 
	...

50101020 <__interrupt_129>:
50101020:	e0 81       	bisr 129
50101022:	91 00 00 f7 	movh.a %a15,28672
50101026:	d9 ff 70 c3 	lea %a15,[%a15]14128 <70003730 <Cdisptab+0x408>>
5010102a:	c4 fe       	ld.a %a14,[%a15+]
5010102c:	54 f4       	ld.w %d4,[%a15]
5010102e:	2d 0e 00 00 	calli %a14
50101032:	0d 00 40 02 	rslcx 
50101036:	00 80       	rfe 
	...

50101040 <__interrupt_130>:
50101040:	e0 82       	bisr 130
50101042:	91 00 00 f7 	movh.a %a15,28672
50101046:	d9 ff 78 c3 	lea %a15,[%a15]14136 <70003738 <Cdisptab+0x410>>
5010104a:	c4 fe       	ld.a %a14,[%a15+]
5010104c:	54 f4       	ld.w %d4,[%a15]
5010104e:	2d 0e 00 00 	calli %a14
50101052:	0d 00 40 02 	rslcx 
50101056:	00 80       	rfe 
	...

50101060 <__interrupt_131>:
50101060:	e0 83       	bisr 131
50101062:	91 00 00 f7 	movh.a %a15,28672
50101066:	d9 ff 40 d3 	lea %a15,[%a15]14144 <70003740 <Cdisptab+0x418>>
5010106a:	c4 fe       	ld.a %a14,[%a15+]
5010106c:	54 f4       	ld.w %d4,[%a15]
5010106e:	2d 0e 00 00 	calli %a14
50101072:	0d 00 40 02 	rslcx 
50101076:	00 80       	rfe 
	...

50101080 <__interrupt_132>:
50101080:	e0 84       	bisr 132
50101082:	91 00 00 f7 	movh.a %a15,28672
50101086:	d9 ff 48 d3 	lea %a15,[%a15]14152 <70003748 <Cdisptab+0x420>>
5010108a:	c4 fe       	ld.a %a14,[%a15+]
5010108c:	54 f4       	ld.w %d4,[%a15]
5010108e:	2d 0e 00 00 	calli %a14
50101092:	0d 00 40 02 	rslcx 
50101096:	00 80       	rfe 
	...

501010a0 <__interrupt_133>:
501010a0:	e0 85       	bisr 133
501010a2:	91 00 00 f7 	movh.a %a15,28672
501010a6:	d9 ff 50 d3 	lea %a15,[%a15]14160 <70003750 <Cdisptab+0x428>>
501010aa:	c4 fe       	ld.a %a14,[%a15+]
501010ac:	54 f4       	ld.w %d4,[%a15]
501010ae:	2d 0e 00 00 	calli %a14
501010b2:	0d 00 40 02 	rslcx 
501010b6:	00 80       	rfe 
	...

501010c0 <__interrupt_134>:
501010c0:	e0 86       	bisr 134
501010c2:	91 00 00 f7 	movh.a %a15,28672
501010c6:	d9 ff 58 d3 	lea %a15,[%a15]14168 <70003758 <Cdisptab+0x430>>
501010ca:	c4 fe       	ld.a %a14,[%a15+]
501010cc:	54 f4       	ld.w %d4,[%a15]
501010ce:	2d 0e 00 00 	calli %a14
501010d2:	0d 00 40 02 	rslcx 
501010d6:	00 80       	rfe 
	...

501010e0 <__interrupt_135>:
501010e0:	e0 87       	bisr 135
501010e2:	91 00 00 f7 	movh.a %a15,28672
501010e6:	d9 ff 60 d3 	lea %a15,[%a15]14176 <70003760 <Cdisptab+0x438>>
501010ea:	c4 fe       	ld.a %a14,[%a15+]
501010ec:	54 f4       	ld.w %d4,[%a15]
501010ee:	2d 0e 00 00 	calli %a14
501010f2:	0d 00 40 02 	rslcx 
501010f6:	00 80       	rfe 
	...

50101100 <__interrupt_136>:
50101100:	e0 88       	bisr 136
50101102:	91 00 00 f7 	movh.a %a15,28672
50101106:	d9 ff 68 d3 	lea %a15,[%a15]14184 <70003768 <Cdisptab+0x440>>
5010110a:	c4 fe       	ld.a %a14,[%a15+]
5010110c:	54 f4       	ld.w %d4,[%a15]
5010110e:	2d 0e 00 00 	calli %a14
50101112:	0d 00 40 02 	rslcx 
50101116:	00 80       	rfe 
	...

50101120 <__interrupt_137>:
50101120:	e0 89       	bisr 137
50101122:	91 00 00 f7 	movh.a %a15,28672
50101126:	d9 ff 70 d3 	lea %a15,[%a15]14192 <70003770 <Cdisptab+0x448>>
5010112a:	c4 fe       	ld.a %a14,[%a15+]
5010112c:	54 f4       	ld.w %d4,[%a15]
5010112e:	2d 0e 00 00 	calli %a14
50101132:	0d 00 40 02 	rslcx 
50101136:	00 80       	rfe 
	...

50101140 <__interrupt_138>:
50101140:	e0 8a       	bisr 138
50101142:	91 00 00 f7 	movh.a %a15,28672
50101146:	d9 ff 78 d3 	lea %a15,[%a15]14200 <70003778 <Cdisptab+0x450>>
5010114a:	c4 fe       	ld.a %a14,[%a15+]
5010114c:	54 f4       	ld.w %d4,[%a15]
5010114e:	2d 0e 00 00 	calli %a14
50101152:	0d 00 40 02 	rslcx 
50101156:	00 80       	rfe 
	...

50101160 <__interrupt_139>:
50101160:	e0 8b       	bisr 139
50101162:	91 00 00 f7 	movh.a %a15,28672
50101166:	d9 ff 40 e3 	lea %a15,[%a15]14208 <70003780 <Cdisptab+0x458>>
5010116a:	c4 fe       	ld.a %a14,[%a15+]
5010116c:	54 f4       	ld.w %d4,[%a15]
5010116e:	2d 0e 00 00 	calli %a14
50101172:	0d 00 40 02 	rslcx 
50101176:	00 80       	rfe 
	...

50101180 <__interrupt_140>:
50101180:	e0 8c       	bisr 140
50101182:	91 00 00 f7 	movh.a %a15,28672
50101186:	d9 ff 48 e3 	lea %a15,[%a15]14216 <70003788 <Cdisptab+0x460>>
5010118a:	c4 fe       	ld.a %a14,[%a15+]
5010118c:	54 f4       	ld.w %d4,[%a15]
5010118e:	2d 0e 00 00 	calli %a14
50101192:	0d 00 40 02 	rslcx 
50101196:	00 80       	rfe 
	...

501011a0 <__interrupt_141>:
501011a0:	e0 8d       	bisr 141
501011a2:	91 00 00 f7 	movh.a %a15,28672
501011a6:	d9 ff 50 e3 	lea %a15,[%a15]14224 <70003790 <Cdisptab+0x468>>
501011aa:	c4 fe       	ld.a %a14,[%a15+]
501011ac:	54 f4       	ld.w %d4,[%a15]
501011ae:	2d 0e 00 00 	calli %a14
501011b2:	0d 00 40 02 	rslcx 
501011b6:	00 80       	rfe 
	...

501011c0 <__interrupt_142>:
501011c0:	e0 8e       	bisr 142
501011c2:	91 00 00 f7 	movh.a %a15,28672
501011c6:	d9 ff 58 e3 	lea %a15,[%a15]14232 <70003798 <Cdisptab+0x470>>
501011ca:	c4 fe       	ld.a %a14,[%a15+]
501011cc:	54 f4       	ld.w %d4,[%a15]
501011ce:	2d 0e 00 00 	calli %a14
501011d2:	0d 00 40 02 	rslcx 
501011d6:	00 80       	rfe 
	...

501011e0 <__interrupt_143>:
501011e0:	e0 8f       	bisr 143
501011e2:	91 00 00 f7 	movh.a %a15,28672
501011e6:	d9 ff 60 e3 	lea %a15,[%a15]14240 <700037a0 <Cdisptab+0x478>>
501011ea:	c4 fe       	ld.a %a14,[%a15+]
501011ec:	54 f4       	ld.w %d4,[%a15]
501011ee:	2d 0e 00 00 	calli %a14
501011f2:	0d 00 40 02 	rslcx 
501011f6:	00 80       	rfe 
	...

50101200 <__interrupt_144>:
50101200:	e0 90       	bisr 144
50101202:	91 00 00 f7 	movh.a %a15,28672
50101206:	d9 ff 68 e3 	lea %a15,[%a15]14248 <700037a8 <Cdisptab+0x480>>
5010120a:	c4 fe       	ld.a %a14,[%a15+]
5010120c:	54 f4       	ld.w %d4,[%a15]
5010120e:	2d 0e 00 00 	calli %a14
50101212:	0d 00 40 02 	rslcx 
50101216:	00 80       	rfe 
	...

50101220 <__interrupt_145>:
50101220:	e0 91       	bisr 145
50101222:	91 00 00 f7 	movh.a %a15,28672
50101226:	d9 ff 70 e3 	lea %a15,[%a15]14256 <700037b0 <Cdisptab+0x488>>
5010122a:	c4 fe       	ld.a %a14,[%a15+]
5010122c:	54 f4       	ld.w %d4,[%a15]
5010122e:	2d 0e 00 00 	calli %a14
50101232:	0d 00 40 02 	rslcx 
50101236:	00 80       	rfe 
	...

50101240 <__interrupt_146>:
50101240:	e0 92       	bisr 146
50101242:	91 00 00 f7 	movh.a %a15,28672
50101246:	d9 ff 78 e3 	lea %a15,[%a15]14264 <700037b8 <Cdisptab+0x490>>
5010124a:	c4 fe       	ld.a %a14,[%a15+]
5010124c:	54 f4       	ld.w %d4,[%a15]
5010124e:	2d 0e 00 00 	calli %a14
50101252:	0d 00 40 02 	rslcx 
50101256:	00 80       	rfe 
	...

50101260 <__interrupt_147>:
50101260:	e0 93       	bisr 147
50101262:	91 00 00 f7 	movh.a %a15,28672
50101266:	d9 ff 40 f3 	lea %a15,[%a15]14272 <700037c0 <Cdisptab+0x498>>
5010126a:	c4 fe       	ld.a %a14,[%a15+]
5010126c:	54 f4       	ld.w %d4,[%a15]
5010126e:	2d 0e 00 00 	calli %a14
50101272:	0d 00 40 02 	rslcx 
50101276:	00 80       	rfe 
	...

50101280 <__interrupt_148>:
50101280:	e0 94       	bisr 148
50101282:	91 00 00 f7 	movh.a %a15,28672
50101286:	d9 ff 48 f3 	lea %a15,[%a15]14280 <700037c8 <Cdisptab+0x4a0>>
5010128a:	c4 fe       	ld.a %a14,[%a15+]
5010128c:	54 f4       	ld.w %d4,[%a15]
5010128e:	2d 0e 00 00 	calli %a14
50101292:	0d 00 40 02 	rslcx 
50101296:	00 80       	rfe 
	...

501012a0 <__interrupt_149>:
501012a0:	e0 95       	bisr 149
501012a2:	91 00 00 f7 	movh.a %a15,28672
501012a6:	d9 ff 50 f3 	lea %a15,[%a15]14288 <700037d0 <Cdisptab+0x4a8>>
501012aa:	c4 fe       	ld.a %a14,[%a15+]
501012ac:	54 f4       	ld.w %d4,[%a15]
501012ae:	2d 0e 00 00 	calli %a14
501012b2:	0d 00 40 02 	rslcx 
501012b6:	00 80       	rfe 
	...

501012c0 <__interrupt_150>:
501012c0:	e0 96       	bisr 150
501012c2:	91 00 00 f7 	movh.a %a15,28672
501012c6:	d9 ff 58 f3 	lea %a15,[%a15]14296 <700037d8 <Cdisptab+0x4b0>>
501012ca:	c4 fe       	ld.a %a14,[%a15+]
501012cc:	54 f4       	ld.w %d4,[%a15]
501012ce:	2d 0e 00 00 	calli %a14
501012d2:	0d 00 40 02 	rslcx 
501012d6:	00 80       	rfe 
	...

501012e0 <__interrupt_151>:
501012e0:	e0 97       	bisr 151
501012e2:	91 00 00 f7 	movh.a %a15,28672
501012e6:	d9 ff 60 f3 	lea %a15,[%a15]14304 <700037e0 <Cdisptab+0x4b8>>
501012ea:	c4 fe       	ld.a %a14,[%a15+]
501012ec:	54 f4       	ld.w %d4,[%a15]
501012ee:	2d 0e 00 00 	calli %a14
501012f2:	0d 00 40 02 	rslcx 
501012f6:	00 80       	rfe 
	...

50101300 <__interrupt_152>:
50101300:	e0 98       	bisr 152
50101302:	91 00 00 f7 	movh.a %a15,28672
50101306:	d9 ff 68 f3 	lea %a15,[%a15]14312 <700037e8 <Cdisptab+0x4c0>>
5010130a:	c4 fe       	ld.a %a14,[%a15+]
5010130c:	54 f4       	ld.w %d4,[%a15]
5010130e:	2d 0e 00 00 	calli %a14
50101312:	0d 00 40 02 	rslcx 
50101316:	00 80       	rfe 
	...

50101320 <__interrupt_153>:
50101320:	e0 99       	bisr 153
50101322:	91 00 00 f7 	movh.a %a15,28672
50101326:	d9 ff 70 f3 	lea %a15,[%a15]14320 <700037f0 <Cdisptab+0x4c8>>
5010132a:	c4 fe       	ld.a %a14,[%a15+]
5010132c:	54 f4       	ld.w %d4,[%a15]
5010132e:	2d 0e 00 00 	calli %a14
50101332:	0d 00 40 02 	rslcx 
50101336:	00 80       	rfe 
	...

50101340 <__interrupt_154>:
50101340:	e0 9a       	bisr 154
50101342:	91 00 00 f7 	movh.a %a15,28672
50101346:	d9 ff 78 f3 	lea %a15,[%a15]14328 <700037f8 <Cdisptab+0x4d0>>
5010134a:	c4 fe       	ld.a %a14,[%a15+]
5010134c:	54 f4       	ld.w %d4,[%a15]
5010134e:	2d 0e 00 00 	calli %a14
50101352:	0d 00 40 02 	rslcx 
50101356:	00 80       	rfe 
	...

50101360 <__interrupt_155>:
50101360:	e0 9b       	bisr 155
50101362:	91 00 00 f7 	movh.a %a15,28672
50101366:	d9 ff 80 03 	lea %a15,[%a15]14336 <70003800 <Cdisptab+0x4d8>>
5010136a:	c4 fe       	ld.a %a14,[%a15+]
5010136c:	54 f4       	ld.w %d4,[%a15]
5010136e:	2d 0e 00 00 	calli %a14
50101372:	0d 00 40 02 	rslcx 
50101376:	00 80       	rfe 
	...

50101380 <__interrupt_156>:
50101380:	e0 9c       	bisr 156
50101382:	91 00 00 f7 	movh.a %a15,28672
50101386:	d9 ff 88 03 	lea %a15,[%a15]14344 <70003808 <Cdisptab+0x4e0>>
5010138a:	c4 fe       	ld.a %a14,[%a15+]
5010138c:	54 f4       	ld.w %d4,[%a15]
5010138e:	2d 0e 00 00 	calli %a14
50101392:	0d 00 40 02 	rslcx 
50101396:	00 80       	rfe 
	...

501013a0 <__interrupt_157>:
501013a0:	e0 9d       	bisr 157
501013a2:	91 00 00 f7 	movh.a %a15,28672
501013a6:	d9 ff 90 03 	lea %a15,[%a15]14352 <70003810 <Cdisptab+0x4e8>>
501013aa:	c4 fe       	ld.a %a14,[%a15+]
501013ac:	54 f4       	ld.w %d4,[%a15]
501013ae:	2d 0e 00 00 	calli %a14
501013b2:	0d 00 40 02 	rslcx 
501013b6:	00 80       	rfe 
	...

501013c0 <__interrupt_158>:
501013c0:	e0 9e       	bisr 158
501013c2:	91 00 00 f7 	movh.a %a15,28672
501013c6:	d9 ff 98 03 	lea %a15,[%a15]14360 <70003818 <Cdisptab+0x4f0>>
501013ca:	c4 fe       	ld.a %a14,[%a15+]
501013cc:	54 f4       	ld.w %d4,[%a15]
501013ce:	2d 0e 00 00 	calli %a14
501013d2:	0d 00 40 02 	rslcx 
501013d6:	00 80       	rfe 
	...

501013e0 <__interrupt_159>:
501013e0:	e0 9f       	bisr 159
501013e2:	91 00 00 f7 	movh.a %a15,28672
501013e6:	d9 ff a0 03 	lea %a15,[%a15]14368 <70003820 <Cdisptab+0x4f8>>
501013ea:	c4 fe       	ld.a %a14,[%a15+]
501013ec:	54 f4       	ld.w %d4,[%a15]
501013ee:	2d 0e 00 00 	calli %a14
501013f2:	0d 00 40 02 	rslcx 
501013f6:	00 80       	rfe 
	...

50101400 <__interrupt_160>:
50101400:	e0 a0       	bisr 160
50101402:	91 00 00 f7 	movh.a %a15,28672
50101406:	d9 ff a8 03 	lea %a15,[%a15]14376 <70003828 <Cdisptab+0x500>>
5010140a:	c4 fe       	ld.a %a14,[%a15+]
5010140c:	54 f4       	ld.w %d4,[%a15]
5010140e:	2d 0e 00 00 	calli %a14
50101412:	0d 00 40 02 	rslcx 
50101416:	00 80       	rfe 
	...

50101420 <__interrupt_161>:
50101420:	e0 a1       	bisr 161
50101422:	91 00 00 f7 	movh.a %a15,28672
50101426:	d9 ff b0 03 	lea %a15,[%a15]14384 <70003830 <Cdisptab+0x508>>
5010142a:	c4 fe       	ld.a %a14,[%a15+]
5010142c:	54 f4       	ld.w %d4,[%a15]
5010142e:	2d 0e 00 00 	calli %a14
50101432:	0d 00 40 02 	rslcx 
50101436:	00 80       	rfe 
	...

50101440 <__interrupt_162>:
50101440:	e0 a2       	bisr 162
50101442:	91 00 00 f7 	movh.a %a15,28672
50101446:	d9 ff b8 03 	lea %a15,[%a15]14392 <70003838 <Cdisptab+0x510>>
5010144a:	c4 fe       	ld.a %a14,[%a15+]
5010144c:	54 f4       	ld.w %d4,[%a15]
5010144e:	2d 0e 00 00 	calli %a14
50101452:	0d 00 40 02 	rslcx 
50101456:	00 80       	rfe 
	...

50101460 <__interrupt_163>:
50101460:	e0 a3       	bisr 163
50101462:	91 00 00 f7 	movh.a %a15,28672
50101466:	d9 ff 80 13 	lea %a15,[%a15]14400 <70003840 <Cdisptab+0x518>>
5010146a:	c4 fe       	ld.a %a14,[%a15+]
5010146c:	54 f4       	ld.w %d4,[%a15]
5010146e:	2d 0e 00 00 	calli %a14
50101472:	0d 00 40 02 	rslcx 
50101476:	00 80       	rfe 
	...

50101480 <__interrupt_164>:
50101480:	e0 a4       	bisr 164
50101482:	91 00 00 f7 	movh.a %a15,28672
50101486:	d9 ff 88 13 	lea %a15,[%a15]14408 <70003848 <Cdisptab+0x520>>
5010148a:	c4 fe       	ld.a %a14,[%a15+]
5010148c:	54 f4       	ld.w %d4,[%a15]
5010148e:	2d 0e 00 00 	calli %a14
50101492:	0d 00 40 02 	rslcx 
50101496:	00 80       	rfe 
	...

501014a0 <__interrupt_165>:
501014a0:	e0 a5       	bisr 165
501014a2:	91 00 00 f7 	movh.a %a15,28672
501014a6:	d9 ff 90 13 	lea %a15,[%a15]14416 <70003850 <Cdisptab+0x528>>
501014aa:	c4 fe       	ld.a %a14,[%a15+]
501014ac:	54 f4       	ld.w %d4,[%a15]
501014ae:	2d 0e 00 00 	calli %a14
501014b2:	0d 00 40 02 	rslcx 
501014b6:	00 80       	rfe 
	...

501014c0 <__interrupt_166>:
501014c0:	e0 a6       	bisr 166
501014c2:	91 00 00 f7 	movh.a %a15,28672
501014c6:	d9 ff 98 13 	lea %a15,[%a15]14424 <70003858 <Cdisptab+0x530>>
501014ca:	c4 fe       	ld.a %a14,[%a15+]
501014cc:	54 f4       	ld.w %d4,[%a15]
501014ce:	2d 0e 00 00 	calli %a14
501014d2:	0d 00 40 02 	rslcx 
501014d6:	00 80       	rfe 
	...

501014e0 <__interrupt_167>:
501014e0:	e0 a7       	bisr 167
501014e2:	91 00 00 f7 	movh.a %a15,28672
501014e6:	d9 ff a0 13 	lea %a15,[%a15]14432 <70003860 <Cdisptab+0x538>>
501014ea:	c4 fe       	ld.a %a14,[%a15+]
501014ec:	54 f4       	ld.w %d4,[%a15]
501014ee:	2d 0e 00 00 	calli %a14
501014f2:	0d 00 40 02 	rslcx 
501014f6:	00 80       	rfe 
	...

50101500 <__interrupt_168>:
50101500:	e0 a8       	bisr 168
50101502:	91 00 00 f7 	movh.a %a15,28672
50101506:	d9 ff a8 13 	lea %a15,[%a15]14440 <70003868 <Cdisptab+0x540>>
5010150a:	c4 fe       	ld.a %a14,[%a15+]
5010150c:	54 f4       	ld.w %d4,[%a15]
5010150e:	2d 0e 00 00 	calli %a14
50101512:	0d 00 40 02 	rslcx 
50101516:	00 80       	rfe 
	...

50101520 <__interrupt_169>:
50101520:	e0 a9       	bisr 169
50101522:	91 00 00 f7 	movh.a %a15,28672
50101526:	d9 ff b0 13 	lea %a15,[%a15]14448 <70003870 <Cdisptab+0x548>>
5010152a:	c4 fe       	ld.a %a14,[%a15+]
5010152c:	54 f4       	ld.w %d4,[%a15]
5010152e:	2d 0e 00 00 	calli %a14
50101532:	0d 00 40 02 	rslcx 
50101536:	00 80       	rfe 
	...

50101540 <__interrupt_170>:
50101540:	e0 aa       	bisr 170
50101542:	91 00 00 f7 	movh.a %a15,28672
50101546:	d9 ff b8 13 	lea %a15,[%a15]14456 <70003878 <Cdisptab+0x550>>
5010154a:	c4 fe       	ld.a %a14,[%a15+]
5010154c:	54 f4       	ld.w %d4,[%a15]
5010154e:	2d 0e 00 00 	calli %a14
50101552:	0d 00 40 02 	rslcx 
50101556:	00 80       	rfe 
	...

50101560 <__interrupt_171>:
50101560:	e0 ab       	bisr 171
50101562:	91 00 00 f7 	movh.a %a15,28672
50101566:	d9 ff 80 23 	lea %a15,[%a15]14464 <70003880 <Cdisptab+0x558>>
5010156a:	c4 fe       	ld.a %a14,[%a15+]
5010156c:	54 f4       	ld.w %d4,[%a15]
5010156e:	2d 0e 00 00 	calli %a14
50101572:	0d 00 40 02 	rslcx 
50101576:	00 80       	rfe 
	...

50101580 <__interrupt_172>:
50101580:	e0 ac       	bisr 172
50101582:	91 00 00 f7 	movh.a %a15,28672
50101586:	d9 ff 88 23 	lea %a15,[%a15]14472 <70003888 <Cdisptab+0x560>>
5010158a:	c4 fe       	ld.a %a14,[%a15+]
5010158c:	54 f4       	ld.w %d4,[%a15]
5010158e:	2d 0e 00 00 	calli %a14
50101592:	0d 00 40 02 	rslcx 
50101596:	00 80       	rfe 
	...

501015a0 <__interrupt_173>:
501015a0:	e0 ad       	bisr 173
501015a2:	91 00 00 f7 	movh.a %a15,28672
501015a6:	d9 ff 90 23 	lea %a15,[%a15]14480 <70003890 <Cdisptab+0x568>>
501015aa:	c4 fe       	ld.a %a14,[%a15+]
501015ac:	54 f4       	ld.w %d4,[%a15]
501015ae:	2d 0e 00 00 	calli %a14
501015b2:	0d 00 40 02 	rslcx 
501015b6:	00 80       	rfe 
	...

501015c0 <__interrupt_174>:
501015c0:	e0 ae       	bisr 174
501015c2:	91 00 00 f7 	movh.a %a15,28672
501015c6:	d9 ff 98 23 	lea %a15,[%a15]14488 <70003898 <Cdisptab+0x570>>
501015ca:	c4 fe       	ld.a %a14,[%a15+]
501015cc:	54 f4       	ld.w %d4,[%a15]
501015ce:	2d 0e 00 00 	calli %a14
501015d2:	0d 00 40 02 	rslcx 
501015d6:	00 80       	rfe 
	...

501015e0 <__interrupt_175>:
501015e0:	e0 af       	bisr 175
501015e2:	91 00 00 f7 	movh.a %a15,28672
501015e6:	d9 ff a0 23 	lea %a15,[%a15]14496 <700038a0 <Cdisptab+0x578>>
501015ea:	c4 fe       	ld.a %a14,[%a15+]
501015ec:	54 f4       	ld.w %d4,[%a15]
501015ee:	2d 0e 00 00 	calli %a14
501015f2:	0d 00 40 02 	rslcx 
501015f6:	00 80       	rfe 
	...

50101600 <__interrupt_176>:
50101600:	e0 b0       	bisr 176
50101602:	91 00 00 f7 	movh.a %a15,28672
50101606:	d9 ff a8 23 	lea %a15,[%a15]14504 <700038a8 <Cdisptab+0x580>>
5010160a:	c4 fe       	ld.a %a14,[%a15+]
5010160c:	54 f4       	ld.w %d4,[%a15]
5010160e:	2d 0e 00 00 	calli %a14
50101612:	0d 00 40 02 	rslcx 
50101616:	00 80       	rfe 
	...

50101620 <__interrupt_177>:
50101620:	e0 b1       	bisr 177
50101622:	91 00 00 f7 	movh.a %a15,28672
50101626:	d9 ff b0 23 	lea %a15,[%a15]14512 <700038b0 <Cdisptab+0x588>>
5010162a:	c4 fe       	ld.a %a14,[%a15+]
5010162c:	54 f4       	ld.w %d4,[%a15]
5010162e:	2d 0e 00 00 	calli %a14
50101632:	0d 00 40 02 	rslcx 
50101636:	00 80       	rfe 
	...

50101640 <__interrupt_178>:
50101640:	e0 b2       	bisr 178
50101642:	91 00 00 f7 	movh.a %a15,28672
50101646:	d9 ff b8 23 	lea %a15,[%a15]14520 <700038b8 <Cdisptab+0x590>>
5010164a:	c4 fe       	ld.a %a14,[%a15+]
5010164c:	54 f4       	ld.w %d4,[%a15]
5010164e:	2d 0e 00 00 	calli %a14
50101652:	0d 00 40 02 	rslcx 
50101656:	00 80       	rfe 
	...

50101660 <__interrupt_179>:
50101660:	e0 b3       	bisr 179
50101662:	91 00 00 f7 	movh.a %a15,28672
50101666:	d9 ff 80 33 	lea %a15,[%a15]14528 <700038c0 <Cdisptab+0x598>>
5010166a:	c4 fe       	ld.a %a14,[%a15+]
5010166c:	54 f4       	ld.w %d4,[%a15]
5010166e:	2d 0e 00 00 	calli %a14
50101672:	0d 00 40 02 	rslcx 
50101676:	00 80       	rfe 
	...

50101680 <__interrupt_180>:
50101680:	e0 b4       	bisr 180
50101682:	91 00 00 f7 	movh.a %a15,28672
50101686:	d9 ff 88 33 	lea %a15,[%a15]14536 <700038c8 <Cdisptab+0x5a0>>
5010168a:	c4 fe       	ld.a %a14,[%a15+]
5010168c:	54 f4       	ld.w %d4,[%a15]
5010168e:	2d 0e 00 00 	calli %a14
50101692:	0d 00 40 02 	rslcx 
50101696:	00 80       	rfe 
	...

501016a0 <__interrupt_181>:
501016a0:	e0 b5       	bisr 181
501016a2:	91 00 00 f7 	movh.a %a15,28672
501016a6:	d9 ff 90 33 	lea %a15,[%a15]14544 <700038d0 <Cdisptab+0x5a8>>
501016aa:	c4 fe       	ld.a %a14,[%a15+]
501016ac:	54 f4       	ld.w %d4,[%a15]
501016ae:	2d 0e 00 00 	calli %a14
501016b2:	0d 00 40 02 	rslcx 
501016b6:	00 80       	rfe 
	...

501016c0 <__interrupt_182>:
501016c0:	e0 b6       	bisr 182
501016c2:	91 00 00 f7 	movh.a %a15,28672
501016c6:	d9 ff 98 33 	lea %a15,[%a15]14552 <700038d8 <Cdisptab+0x5b0>>
501016ca:	c4 fe       	ld.a %a14,[%a15+]
501016cc:	54 f4       	ld.w %d4,[%a15]
501016ce:	2d 0e 00 00 	calli %a14
501016d2:	0d 00 40 02 	rslcx 
501016d6:	00 80       	rfe 
	...

501016e0 <__interrupt_183>:
501016e0:	e0 b7       	bisr 183
501016e2:	91 00 00 f7 	movh.a %a15,28672
501016e6:	d9 ff a0 33 	lea %a15,[%a15]14560 <700038e0 <Cdisptab+0x5b8>>
501016ea:	c4 fe       	ld.a %a14,[%a15+]
501016ec:	54 f4       	ld.w %d4,[%a15]
501016ee:	2d 0e 00 00 	calli %a14
501016f2:	0d 00 40 02 	rslcx 
501016f6:	00 80       	rfe 
	...

50101700 <__interrupt_184>:
50101700:	e0 b8       	bisr 184
50101702:	91 00 00 f7 	movh.a %a15,28672
50101706:	d9 ff a8 33 	lea %a15,[%a15]14568 <700038e8 <Cdisptab+0x5c0>>
5010170a:	c4 fe       	ld.a %a14,[%a15+]
5010170c:	54 f4       	ld.w %d4,[%a15]
5010170e:	2d 0e 00 00 	calli %a14
50101712:	0d 00 40 02 	rslcx 
50101716:	00 80       	rfe 
	...

50101720 <__interrupt_185>:
50101720:	e0 b9       	bisr 185
50101722:	91 00 00 f7 	movh.a %a15,28672
50101726:	d9 ff b0 33 	lea %a15,[%a15]14576 <700038f0 <Cdisptab+0x5c8>>
5010172a:	c4 fe       	ld.a %a14,[%a15+]
5010172c:	54 f4       	ld.w %d4,[%a15]
5010172e:	2d 0e 00 00 	calli %a14
50101732:	0d 00 40 02 	rslcx 
50101736:	00 80       	rfe 
	...

50101740 <__interrupt_186>:
50101740:	e0 ba       	bisr 186
50101742:	91 00 00 f7 	movh.a %a15,28672
50101746:	d9 ff b8 33 	lea %a15,[%a15]14584 <700038f8 <Cdisptab+0x5d0>>
5010174a:	c4 fe       	ld.a %a14,[%a15+]
5010174c:	54 f4       	ld.w %d4,[%a15]
5010174e:	2d 0e 00 00 	calli %a14
50101752:	0d 00 40 02 	rslcx 
50101756:	00 80       	rfe 
	...

50101760 <__interrupt_187>:
50101760:	e0 bb       	bisr 187
50101762:	91 00 00 f7 	movh.a %a15,28672
50101766:	d9 ff 80 43 	lea %a15,[%a15]14592 <70003900 <Cdisptab+0x5d8>>
5010176a:	c4 fe       	ld.a %a14,[%a15+]
5010176c:	54 f4       	ld.w %d4,[%a15]
5010176e:	2d 0e 00 00 	calli %a14
50101772:	0d 00 40 02 	rslcx 
50101776:	00 80       	rfe 
	...

50101780 <__interrupt_188>:
50101780:	e0 bc       	bisr 188
50101782:	91 00 00 f7 	movh.a %a15,28672
50101786:	d9 ff 88 43 	lea %a15,[%a15]14600 <70003908 <Cdisptab+0x5e0>>
5010178a:	c4 fe       	ld.a %a14,[%a15+]
5010178c:	54 f4       	ld.w %d4,[%a15]
5010178e:	2d 0e 00 00 	calli %a14
50101792:	0d 00 40 02 	rslcx 
50101796:	00 80       	rfe 
	...

501017a0 <__interrupt_189>:
501017a0:	e0 bd       	bisr 189
501017a2:	91 00 00 f7 	movh.a %a15,28672
501017a6:	d9 ff 90 43 	lea %a15,[%a15]14608 <70003910 <Cdisptab+0x5e8>>
501017aa:	c4 fe       	ld.a %a14,[%a15+]
501017ac:	54 f4       	ld.w %d4,[%a15]
501017ae:	2d 0e 00 00 	calli %a14
501017b2:	0d 00 40 02 	rslcx 
501017b6:	00 80       	rfe 
	...

501017c0 <__interrupt_190>:
501017c0:	e0 be       	bisr 190
501017c2:	91 00 00 f7 	movh.a %a15,28672
501017c6:	d9 ff 98 43 	lea %a15,[%a15]14616 <70003918 <Cdisptab+0x5f0>>
501017ca:	c4 fe       	ld.a %a14,[%a15+]
501017cc:	54 f4       	ld.w %d4,[%a15]
501017ce:	2d 0e 00 00 	calli %a14
501017d2:	0d 00 40 02 	rslcx 
501017d6:	00 80       	rfe 
	...

501017e0 <__interrupt_191>:
501017e0:	e0 bf       	bisr 191
501017e2:	91 00 00 f7 	movh.a %a15,28672
501017e6:	d9 ff a0 43 	lea %a15,[%a15]14624 <70003920 <Cdisptab+0x5f8>>
501017ea:	c4 fe       	ld.a %a14,[%a15+]
501017ec:	54 f4       	ld.w %d4,[%a15]
501017ee:	2d 0e 00 00 	calli %a14
501017f2:	0d 00 40 02 	rslcx 
501017f6:	00 80       	rfe 
	...

50101800 <__interrupt_192>:
50101800:	e0 c0       	bisr 192
50101802:	91 00 00 f7 	movh.a %a15,28672
50101806:	d9 ff a8 43 	lea %a15,[%a15]14632 <70003928 <Cdisptab+0x600>>
5010180a:	c4 fe       	ld.a %a14,[%a15+]
5010180c:	54 f4       	ld.w %d4,[%a15]
5010180e:	2d 0e 00 00 	calli %a14
50101812:	0d 00 40 02 	rslcx 
50101816:	00 80       	rfe 
	...

50101820 <__interrupt_193>:
50101820:	e0 c1       	bisr 193
50101822:	91 00 00 f7 	movh.a %a15,28672
50101826:	d9 ff b0 43 	lea %a15,[%a15]14640 <70003930 <Cdisptab+0x608>>
5010182a:	c4 fe       	ld.a %a14,[%a15+]
5010182c:	54 f4       	ld.w %d4,[%a15]
5010182e:	2d 0e 00 00 	calli %a14
50101832:	0d 00 40 02 	rslcx 
50101836:	00 80       	rfe 
	...

50101840 <__interrupt_194>:
50101840:	e0 c2       	bisr 194
50101842:	91 00 00 f7 	movh.a %a15,28672
50101846:	d9 ff b8 43 	lea %a15,[%a15]14648 <70003938 <Cdisptab+0x610>>
5010184a:	c4 fe       	ld.a %a14,[%a15+]
5010184c:	54 f4       	ld.w %d4,[%a15]
5010184e:	2d 0e 00 00 	calli %a14
50101852:	0d 00 40 02 	rslcx 
50101856:	00 80       	rfe 
	...

50101860 <__interrupt_195>:
50101860:	e0 c3       	bisr 195
50101862:	91 00 00 f7 	movh.a %a15,28672
50101866:	d9 ff 80 53 	lea %a15,[%a15]14656 <70003940 <Cdisptab+0x618>>
5010186a:	c4 fe       	ld.a %a14,[%a15+]
5010186c:	54 f4       	ld.w %d4,[%a15]
5010186e:	2d 0e 00 00 	calli %a14
50101872:	0d 00 40 02 	rslcx 
50101876:	00 80       	rfe 
	...

50101880 <__interrupt_196>:
50101880:	e0 c4       	bisr 196
50101882:	91 00 00 f7 	movh.a %a15,28672
50101886:	d9 ff 88 53 	lea %a15,[%a15]14664 <70003948 <Cdisptab+0x620>>
5010188a:	c4 fe       	ld.a %a14,[%a15+]
5010188c:	54 f4       	ld.w %d4,[%a15]
5010188e:	2d 0e 00 00 	calli %a14
50101892:	0d 00 40 02 	rslcx 
50101896:	00 80       	rfe 
	...

501018a0 <__interrupt_197>:
501018a0:	e0 c5       	bisr 197
501018a2:	91 00 00 f7 	movh.a %a15,28672
501018a6:	d9 ff 90 53 	lea %a15,[%a15]14672 <70003950 <Cdisptab+0x628>>
501018aa:	c4 fe       	ld.a %a14,[%a15+]
501018ac:	54 f4       	ld.w %d4,[%a15]
501018ae:	2d 0e 00 00 	calli %a14
501018b2:	0d 00 40 02 	rslcx 
501018b6:	00 80       	rfe 
	...

501018c0 <__interrupt_198>:
501018c0:	e0 c6       	bisr 198
501018c2:	91 00 00 f7 	movh.a %a15,28672
501018c6:	d9 ff 98 53 	lea %a15,[%a15]14680 <70003958 <Cdisptab+0x630>>
501018ca:	c4 fe       	ld.a %a14,[%a15+]
501018cc:	54 f4       	ld.w %d4,[%a15]
501018ce:	2d 0e 00 00 	calli %a14
501018d2:	0d 00 40 02 	rslcx 
501018d6:	00 80       	rfe 
	...

501018e0 <__interrupt_199>:
501018e0:	e0 c7       	bisr 199
501018e2:	91 00 00 f7 	movh.a %a15,28672
501018e6:	d9 ff a0 53 	lea %a15,[%a15]14688 <70003960 <Cdisptab+0x638>>
501018ea:	c4 fe       	ld.a %a14,[%a15+]
501018ec:	54 f4       	ld.w %d4,[%a15]
501018ee:	2d 0e 00 00 	calli %a14
501018f2:	0d 00 40 02 	rslcx 
501018f6:	00 80       	rfe 
	...

50101900 <__interrupt_200>:
50101900:	e0 c8       	bisr 200
50101902:	91 00 00 f7 	movh.a %a15,28672
50101906:	d9 ff a8 53 	lea %a15,[%a15]14696 <70003968 <Cdisptab+0x640>>
5010190a:	c4 fe       	ld.a %a14,[%a15+]
5010190c:	54 f4       	ld.w %d4,[%a15]
5010190e:	2d 0e 00 00 	calli %a14
50101912:	0d 00 40 02 	rslcx 
50101916:	00 80       	rfe 
	...

50101920 <__interrupt_201>:
50101920:	e0 c9       	bisr 201
50101922:	91 00 00 f7 	movh.a %a15,28672
50101926:	d9 ff b0 53 	lea %a15,[%a15]14704 <70003970 <Cdisptab+0x648>>
5010192a:	c4 fe       	ld.a %a14,[%a15+]
5010192c:	54 f4       	ld.w %d4,[%a15]
5010192e:	2d 0e 00 00 	calli %a14
50101932:	0d 00 40 02 	rslcx 
50101936:	00 80       	rfe 
	...

50101940 <__interrupt_202>:
50101940:	e0 ca       	bisr 202
50101942:	91 00 00 f7 	movh.a %a15,28672
50101946:	d9 ff b8 53 	lea %a15,[%a15]14712 <70003978 <Cdisptab+0x650>>
5010194a:	c4 fe       	ld.a %a14,[%a15+]
5010194c:	54 f4       	ld.w %d4,[%a15]
5010194e:	2d 0e 00 00 	calli %a14
50101952:	0d 00 40 02 	rslcx 
50101956:	00 80       	rfe 
	...

50101960 <__interrupt_203>:
50101960:	e0 cb       	bisr 203
50101962:	91 00 00 f7 	movh.a %a15,28672
50101966:	d9 ff 80 63 	lea %a15,[%a15]14720 <70003980 <Cdisptab+0x658>>
5010196a:	c4 fe       	ld.a %a14,[%a15+]
5010196c:	54 f4       	ld.w %d4,[%a15]
5010196e:	2d 0e 00 00 	calli %a14
50101972:	0d 00 40 02 	rslcx 
50101976:	00 80       	rfe 
	...

50101980 <__interrupt_204>:
50101980:	e0 cc       	bisr 204
50101982:	91 00 00 f7 	movh.a %a15,28672
50101986:	d9 ff 88 63 	lea %a15,[%a15]14728 <70003988 <Cdisptab+0x660>>
5010198a:	c4 fe       	ld.a %a14,[%a15+]
5010198c:	54 f4       	ld.w %d4,[%a15]
5010198e:	2d 0e 00 00 	calli %a14
50101992:	0d 00 40 02 	rslcx 
50101996:	00 80       	rfe 
	...

501019a0 <__interrupt_205>:
501019a0:	e0 cd       	bisr 205
501019a2:	91 00 00 f7 	movh.a %a15,28672
501019a6:	d9 ff 90 63 	lea %a15,[%a15]14736 <70003990 <Cdisptab+0x668>>
501019aa:	c4 fe       	ld.a %a14,[%a15+]
501019ac:	54 f4       	ld.w %d4,[%a15]
501019ae:	2d 0e 00 00 	calli %a14
501019b2:	0d 00 40 02 	rslcx 
501019b6:	00 80       	rfe 
	...

501019c0 <__interrupt_206>:
501019c0:	e0 ce       	bisr 206
501019c2:	91 00 00 f7 	movh.a %a15,28672
501019c6:	d9 ff 98 63 	lea %a15,[%a15]14744 <70003998 <Cdisptab+0x670>>
501019ca:	c4 fe       	ld.a %a14,[%a15+]
501019cc:	54 f4       	ld.w %d4,[%a15]
501019ce:	2d 0e 00 00 	calli %a14
501019d2:	0d 00 40 02 	rslcx 
501019d6:	00 80       	rfe 
	...

501019e0 <__interrupt_207>:
501019e0:	e0 cf       	bisr 207
501019e2:	91 00 00 f7 	movh.a %a15,28672
501019e6:	d9 ff a0 63 	lea %a15,[%a15]14752 <700039a0 <Cdisptab+0x678>>
501019ea:	c4 fe       	ld.a %a14,[%a15+]
501019ec:	54 f4       	ld.w %d4,[%a15]
501019ee:	2d 0e 00 00 	calli %a14
501019f2:	0d 00 40 02 	rslcx 
501019f6:	00 80       	rfe 
	...

50101a00 <__interrupt_208>:
50101a00:	e0 d0       	bisr 208
50101a02:	91 00 00 f7 	movh.a %a15,28672
50101a06:	d9 ff a8 63 	lea %a15,[%a15]14760 <700039a8 <Cdisptab+0x680>>
50101a0a:	c4 fe       	ld.a %a14,[%a15+]
50101a0c:	54 f4       	ld.w %d4,[%a15]
50101a0e:	2d 0e 00 00 	calli %a14
50101a12:	0d 00 40 02 	rslcx 
50101a16:	00 80       	rfe 
	...

50101a20 <__interrupt_209>:
50101a20:	e0 d1       	bisr 209
50101a22:	91 00 00 f7 	movh.a %a15,28672
50101a26:	d9 ff b0 63 	lea %a15,[%a15]14768 <700039b0 <Cdisptab+0x688>>
50101a2a:	c4 fe       	ld.a %a14,[%a15+]
50101a2c:	54 f4       	ld.w %d4,[%a15]
50101a2e:	2d 0e 00 00 	calli %a14
50101a32:	0d 00 40 02 	rslcx 
50101a36:	00 80       	rfe 
	...

50101a40 <__interrupt_210>:
50101a40:	e0 d2       	bisr 210
50101a42:	91 00 00 f7 	movh.a %a15,28672
50101a46:	d9 ff b8 63 	lea %a15,[%a15]14776 <700039b8 <Cdisptab+0x690>>
50101a4a:	c4 fe       	ld.a %a14,[%a15+]
50101a4c:	54 f4       	ld.w %d4,[%a15]
50101a4e:	2d 0e 00 00 	calli %a14
50101a52:	0d 00 40 02 	rslcx 
50101a56:	00 80       	rfe 
	...

50101a60 <__interrupt_211>:
50101a60:	e0 d3       	bisr 211
50101a62:	91 00 00 f7 	movh.a %a15,28672
50101a66:	d9 ff 80 73 	lea %a15,[%a15]14784 <700039c0 <Cdisptab+0x698>>
50101a6a:	c4 fe       	ld.a %a14,[%a15+]
50101a6c:	54 f4       	ld.w %d4,[%a15]
50101a6e:	2d 0e 00 00 	calli %a14
50101a72:	0d 00 40 02 	rslcx 
50101a76:	00 80       	rfe 
	...

50101a80 <__interrupt_212>:
50101a80:	e0 d4       	bisr 212
50101a82:	91 00 00 f7 	movh.a %a15,28672
50101a86:	d9 ff 88 73 	lea %a15,[%a15]14792 <700039c8 <Cdisptab+0x6a0>>
50101a8a:	c4 fe       	ld.a %a14,[%a15+]
50101a8c:	54 f4       	ld.w %d4,[%a15]
50101a8e:	2d 0e 00 00 	calli %a14
50101a92:	0d 00 40 02 	rslcx 
50101a96:	00 80       	rfe 
	...

50101aa0 <__interrupt_213>:
50101aa0:	e0 d5       	bisr 213
50101aa2:	91 00 00 f7 	movh.a %a15,28672
50101aa6:	d9 ff 90 73 	lea %a15,[%a15]14800 <700039d0 <Cdisptab+0x6a8>>
50101aaa:	c4 fe       	ld.a %a14,[%a15+]
50101aac:	54 f4       	ld.w %d4,[%a15]
50101aae:	2d 0e 00 00 	calli %a14
50101ab2:	0d 00 40 02 	rslcx 
50101ab6:	00 80       	rfe 
	...

50101ac0 <__interrupt_214>:
50101ac0:	e0 d6       	bisr 214
50101ac2:	91 00 00 f7 	movh.a %a15,28672
50101ac6:	d9 ff 98 73 	lea %a15,[%a15]14808 <700039d8 <Cdisptab+0x6b0>>
50101aca:	c4 fe       	ld.a %a14,[%a15+]
50101acc:	54 f4       	ld.w %d4,[%a15]
50101ace:	2d 0e 00 00 	calli %a14
50101ad2:	0d 00 40 02 	rslcx 
50101ad6:	00 80       	rfe 
	...

50101ae0 <__interrupt_215>:
50101ae0:	e0 d7       	bisr 215
50101ae2:	91 00 00 f7 	movh.a %a15,28672
50101ae6:	d9 ff a0 73 	lea %a15,[%a15]14816 <700039e0 <Cdisptab+0x6b8>>
50101aea:	c4 fe       	ld.a %a14,[%a15+]
50101aec:	54 f4       	ld.w %d4,[%a15]
50101aee:	2d 0e 00 00 	calli %a14
50101af2:	0d 00 40 02 	rslcx 
50101af6:	00 80       	rfe 
	...

50101b00 <__interrupt_216>:
50101b00:	e0 d8       	bisr 216
50101b02:	91 00 00 f7 	movh.a %a15,28672
50101b06:	d9 ff a8 73 	lea %a15,[%a15]14824 <700039e8 <Cdisptab+0x6c0>>
50101b0a:	c4 fe       	ld.a %a14,[%a15+]
50101b0c:	54 f4       	ld.w %d4,[%a15]
50101b0e:	2d 0e 00 00 	calli %a14
50101b12:	0d 00 40 02 	rslcx 
50101b16:	00 80       	rfe 
	...

50101b20 <__interrupt_217>:
50101b20:	e0 d9       	bisr 217
50101b22:	91 00 00 f7 	movh.a %a15,28672
50101b26:	d9 ff b0 73 	lea %a15,[%a15]14832 <700039f0 <Cdisptab+0x6c8>>
50101b2a:	c4 fe       	ld.a %a14,[%a15+]
50101b2c:	54 f4       	ld.w %d4,[%a15]
50101b2e:	2d 0e 00 00 	calli %a14
50101b32:	0d 00 40 02 	rslcx 
50101b36:	00 80       	rfe 
	...

50101b40 <__interrupt_218>:
50101b40:	e0 da       	bisr 218
50101b42:	91 00 00 f7 	movh.a %a15,28672
50101b46:	d9 ff b8 73 	lea %a15,[%a15]14840 <700039f8 <Cdisptab+0x6d0>>
50101b4a:	c4 fe       	ld.a %a14,[%a15+]
50101b4c:	54 f4       	ld.w %d4,[%a15]
50101b4e:	2d 0e 00 00 	calli %a14
50101b52:	0d 00 40 02 	rslcx 
50101b56:	00 80       	rfe 
	...

50101b60 <__interrupt_219>:
50101b60:	e0 db       	bisr 219
50101b62:	91 00 00 f7 	movh.a %a15,28672
50101b66:	d9 ff 80 83 	lea %a15,[%a15]14848 <70003a00 <Cdisptab+0x6d8>>
50101b6a:	c4 fe       	ld.a %a14,[%a15+]
50101b6c:	54 f4       	ld.w %d4,[%a15]
50101b6e:	2d 0e 00 00 	calli %a14
50101b72:	0d 00 40 02 	rslcx 
50101b76:	00 80       	rfe 
	...

50101b80 <__interrupt_220>:
50101b80:	e0 dc       	bisr 220
50101b82:	91 00 00 f7 	movh.a %a15,28672
50101b86:	d9 ff 88 83 	lea %a15,[%a15]14856 <70003a08 <Cdisptab+0x6e0>>
50101b8a:	c4 fe       	ld.a %a14,[%a15+]
50101b8c:	54 f4       	ld.w %d4,[%a15]
50101b8e:	2d 0e 00 00 	calli %a14
50101b92:	0d 00 40 02 	rslcx 
50101b96:	00 80       	rfe 
	...

50101ba0 <__interrupt_221>:
50101ba0:	e0 dd       	bisr 221
50101ba2:	91 00 00 f7 	movh.a %a15,28672
50101ba6:	d9 ff 90 83 	lea %a15,[%a15]14864 <70003a10 <Cdisptab+0x6e8>>
50101baa:	c4 fe       	ld.a %a14,[%a15+]
50101bac:	54 f4       	ld.w %d4,[%a15]
50101bae:	2d 0e 00 00 	calli %a14
50101bb2:	0d 00 40 02 	rslcx 
50101bb6:	00 80       	rfe 
	...

50101bc0 <__interrupt_222>:
50101bc0:	e0 de       	bisr 222
50101bc2:	91 00 00 f7 	movh.a %a15,28672
50101bc6:	d9 ff 98 83 	lea %a15,[%a15]14872 <70003a18 <Cdisptab+0x6f0>>
50101bca:	c4 fe       	ld.a %a14,[%a15+]
50101bcc:	54 f4       	ld.w %d4,[%a15]
50101bce:	2d 0e 00 00 	calli %a14
50101bd2:	0d 00 40 02 	rslcx 
50101bd6:	00 80       	rfe 
	...

50101be0 <__interrupt_223>:
50101be0:	e0 df       	bisr 223
50101be2:	91 00 00 f7 	movh.a %a15,28672
50101be6:	d9 ff a0 83 	lea %a15,[%a15]14880 <70003a20 <Cdisptab+0x6f8>>
50101bea:	c4 fe       	ld.a %a14,[%a15+]
50101bec:	54 f4       	ld.w %d4,[%a15]
50101bee:	2d 0e 00 00 	calli %a14
50101bf2:	0d 00 40 02 	rslcx 
50101bf6:	00 80       	rfe 
	...

50101c00 <__interrupt_224>:
50101c00:	e0 e0       	bisr 224
50101c02:	91 00 00 f7 	movh.a %a15,28672
50101c06:	d9 ff a8 83 	lea %a15,[%a15]14888 <70003a28 <Cdisptab+0x700>>
50101c0a:	c4 fe       	ld.a %a14,[%a15+]
50101c0c:	54 f4       	ld.w %d4,[%a15]
50101c0e:	2d 0e 00 00 	calli %a14
50101c12:	0d 00 40 02 	rslcx 
50101c16:	00 80       	rfe 
	...

50101c20 <__interrupt_225>:
50101c20:	e0 e1       	bisr 225
50101c22:	91 00 00 f7 	movh.a %a15,28672
50101c26:	d9 ff b0 83 	lea %a15,[%a15]14896 <70003a30 <Cdisptab+0x708>>
50101c2a:	c4 fe       	ld.a %a14,[%a15+]
50101c2c:	54 f4       	ld.w %d4,[%a15]
50101c2e:	2d 0e 00 00 	calli %a14
50101c32:	0d 00 40 02 	rslcx 
50101c36:	00 80       	rfe 
	...

50101c40 <__interrupt_226>:
50101c40:	e0 e2       	bisr 226
50101c42:	91 00 00 f7 	movh.a %a15,28672
50101c46:	d9 ff b8 83 	lea %a15,[%a15]14904 <70003a38 <Cdisptab+0x710>>
50101c4a:	c4 fe       	ld.a %a14,[%a15+]
50101c4c:	54 f4       	ld.w %d4,[%a15]
50101c4e:	2d 0e 00 00 	calli %a14
50101c52:	0d 00 40 02 	rslcx 
50101c56:	00 80       	rfe 
	...

50101c60 <__interrupt_227>:
50101c60:	e0 e3       	bisr 227
50101c62:	91 00 00 f7 	movh.a %a15,28672
50101c66:	d9 ff 80 93 	lea %a15,[%a15]14912 <70003a40 <Cdisptab+0x718>>
50101c6a:	c4 fe       	ld.a %a14,[%a15+]
50101c6c:	54 f4       	ld.w %d4,[%a15]
50101c6e:	2d 0e 00 00 	calli %a14
50101c72:	0d 00 40 02 	rslcx 
50101c76:	00 80       	rfe 
	...

50101c80 <__interrupt_228>:
50101c80:	e0 e4       	bisr 228
50101c82:	91 00 00 f7 	movh.a %a15,28672
50101c86:	d9 ff 88 93 	lea %a15,[%a15]14920 <70003a48 <Cdisptab+0x720>>
50101c8a:	c4 fe       	ld.a %a14,[%a15+]
50101c8c:	54 f4       	ld.w %d4,[%a15]
50101c8e:	2d 0e 00 00 	calli %a14
50101c92:	0d 00 40 02 	rslcx 
50101c96:	00 80       	rfe 
	...

50101ca0 <__interrupt_229>:
50101ca0:	e0 e5       	bisr 229
50101ca2:	91 00 00 f7 	movh.a %a15,28672
50101ca6:	d9 ff 90 93 	lea %a15,[%a15]14928 <70003a50 <Cdisptab+0x728>>
50101caa:	c4 fe       	ld.a %a14,[%a15+]
50101cac:	54 f4       	ld.w %d4,[%a15]
50101cae:	2d 0e 00 00 	calli %a14
50101cb2:	0d 00 40 02 	rslcx 
50101cb6:	00 80       	rfe 
	...

50101cc0 <__interrupt_230>:
50101cc0:	e0 e6       	bisr 230
50101cc2:	91 00 00 f7 	movh.a %a15,28672
50101cc6:	d9 ff 98 93 	lea %a15,[%a15]14936 <70003a58 <Cdisptab+0x730>>
50101cca:	c4 fe       	ld.a %a14,[%a15+]
50101ccc:	54 f4       	ld.w %d4,[%a15]
50101cce:	2d 0e 00 00 	calli %a14
50101cd2:	0d 00 40 02 	rslcx 
50101cd6:	00 80       	rfe 
	...

50101ce0 <__interrupt_231>:
50101ce0:	e0 e7       	bisr 231
50101ce2:	91 00 00 f7 	movh.a %a15,28672
50101ce6:	d9 ff a0 93 	lea %a15,[%a15]14944 <70003a60 <Cdisptab+0x738>>
50101cea:	c4 fe       	ld.a %a14,[%a15+]
50101cec:	54 f4       	ld.w %d4,[%a15]
50101cee:	2d 0e 00 00 	calli %a14
50101cf2:	0d 00 40 02 	rslcx 
50101cf6:	00 80       	rfe 
	...

50101d00 <__interrupt_232>:
50101d00:	e0 e8       	bisr 232
50101d02:	91 00 00 f7 	movh.a %a15,28672
50101d06:	d9 ff a8 93 	lea %a15,[%a15]14952 <70003a68 <Cdisptab+0x740>>
50101d0a:	c4 fe       	ld.a %a14,[%a15+]
50101d0c:	54 f4       	ld.w %d4,[%a15]
50101d0e:	2d 0e 00 00 	calli %a14
50101d12:	0d 00 40 02 	rslcx 
50101d16:	00 80       	rfe 
	...

50101d20 <__interrupt_233>:
50101d20:	e0 e9       	bisr 233
50101d22:	91 00 00 f7 	movh.a %a15,28672
50101d26:	d9 ff b0 93 	lea %a15,[%a15]14960 <70003a70 <Cdisptab+0x748>>
50101d2a:	c4 fe       	ld.a %a14,[%a15+]
50101d2c:	54 f4       	ld.w %d4,[%a15]
50101d2e:	2d 0e 00 00 	calli %a14
50101d32:	0d 00 40 02 	rslcx 
50101d36:	00 80       	rfe 
	...

50101d40 <__interrupt_234>:
50101d40:	e0 ea       	bisr 234
50101d42:	91 00 00 f7 	movh.a %a15,28672
50101d46:	d9 ff b8 93 	lea %a15,[%a15]14968 <70003a78 <Cdisptab+0x750>>
50101d4a:	c4 fe       	ld.a %a14,[%a15+]
50101d4c:	54 f4       	ld.w %d4,[%a15]
50101d4e:	2d 0e 00 00 	calli %a14
50101d52:	0d 00 40 02 	rslcx 
50101d56:	00 80       	rfe 
	...

50101d60 <__interrupt_235>:
50101d60:	e0 eb       	bisr 235
50101d62:	91 00 00 f7 	movh.a %a15,28672
50101d66:	d9 ff 80 a3 	lea %a15,[%a15]14976 <70003a80 <Cdisptab+0x758>>
50101d6a:	c4 fe       	ld.a %a14,[%a15+]
50101d6c:	54 f4       	ld.w %d4,[%a15]
50101d6e:	2d 0e 00 00 	calli %a14
50101d72:	0d 00 40 02 	rslcx 
50101d76:	00 80       	rfe 
	...

50101d80 <__interrupt_236>:
50101d80:	e0 ec       	bisr 236
50101d82:	91 00 00 f7 	movh.a %a15,28672
50101d86:	d9 ff 88 a3 	lea %a15,[%a15]14984 <70003a88 <Cdisptab+0x760>>
50101d8a:	c4 fe       	ld.a %a14,[%a15+]
50101d8c:	54 f4       	ld.w %d4,[%a15]
50101d8e:	2d 0e 00 00 	calli %a14
50101d92:	0d 00 40 02 	rslcx 
50101d96:	00 80       	rfe 
	...

50101da0 <__interrupt_237>:
50101da0:	e0 ed       	bisr 237
50101da2:	91 00 00 f7 	movh.a %a15,28672
50101da6:	d9 ff 90 a3 	lea %a15,[%a15]14992 <70003a90 <Cdisptab+0x768>>
50101daa:	c4 fe       	ld.a %a14,[%a15+]
50101dac:	54 f4       	ld.w %d4,[%a15]
50101dae:	2d 0e 00 00 	calli %a14
50101db2:	0d 00 40 02 	rslcx 
50101db6:	00 80       	rfe 
	...

50101dc0 <__interrupt_238>:
50101dc0:	e0 ee       	bisr 238
50101dc2:	91 00 00 f7 	movh.a %a15,28672
50101dc6:	d9 ff 98 a3 	lea %a15,[%a15]15000 <70003a98 <Cdisptab+0x770>>
50101dca:	c4 fe       	ld.a %a14,[%a15+]
50101dcc:	54 f4       	ld.w %d4,[%a15]
50101dce:	2d 0e 00 00 	calli %a14
50101dd2:	0d 00 40 02 	rslcx 
50101dd6:	00 80       	rfe 
	...

50101de0 <__interrupt_239>:
50101de0:	e0 ef       	bisr 239
50101de2:	91 00 00 f7 	movh.a %a15,28672
50101de6:	d9 ff a0 a3 	lea %a15,[%a15]15008 <70003aa0 <Cdisptab+0x778>>
50101dea:	c4 fe       	ld.a %a14,[%a15+]
50101dec:	54 f4       	ld.w %d4,[%a15]
50101dee:	2d 0e 00 00 	calli %a14
50101df2:	0d 00 40 02 	rslcx 
50101df6:	00 80       	rfe 
	...

50101e00 <__interrupt_240>:
50101e00:	e0 f0       	bisr 240
50101e02:	91 00 00 f7 	movh.a %a15,28672
50101e06:	d9 ff a8 a3 	lea %a15,[%a15]15016 <70003aa8 <Cdisptab+0x780>>
50101e0a:	c4 fe       	ld.a %a14,[%a15+]
50101e0c:	54 f4       	ld.w %d4,[%a15]
50101e0e:	2d 0e 00 00 	calli %a14
50101e12:	0d 00 40 02 	rslcx 
50101e16:	00 80       	rfe 
	...

50101e20 <__interrupt_241>:
50101e20:	e0 f1       	bisr 241
50101e22:	91 00 00 f7 	movh.a %a15,28672
50101e26:	d9 ff b0 a3 	lea %a15,[%a15]15024 <70003ab0 <Cdisptab+0x788>>
50101e2a:	c4 fe       	ld.a %a14,[%a15+]
50101e2c:	54 f4       	ld.w %d4,[%a15]
50101e2e:	2d 0e 00 00 	calli %a14
50101e32:	0d 00 40 02 	rslcx 
50101e36:	00 80       	rfe 
	...

50101e40 <__interrupt_242>:
50101e40:	e0 f2       	bisr 242
50101e42:	91 00 00 f7 	movh.a %a15,28672
50101e46:	d9 ff b8 a3 	lea %a15,[%a15]15032 <70003ab8 <Cdisptab+0x790>>
50101e4a:	c4 fe       	ld.a %a14,[%a15+]
50101e4c:	54 f4       	ld.w %d4,[%a15]
50101e4e:	2d 0e 00 00 	calli %a14
50101e52:	0d 00 40 02 	rslcx 
50101e56:	00 80       	rfe 
	...

50101e60 <__interrupt_243>:
50101e60:	e0 f3       	bisr 243
50101e62:	91 00 00 f7 	movh.a %a15,28672
50101e66:	d9 ff 80 b3 	lea %a15,[%a15]15040 <70003ac0 <Cdisptab+0x798>>
50101e6a:	c4 fe       	ld.a %a14,[%a15+]
50101e6c:	54 f4       	ld.w %d4,[%a15]
50101e6e:	2d 0e 00 00 	calli %a14
50101e72:	0d 00 40 02 	rslcx 
50101e76:	00 80       	rfe 
	...

50101e80 <__interrupt_244>:
50101e80:	e0 f4       	bisr 244
50101e82:	91 00 00 f7 	movh.a %a15,28672
50101e86:	d9 ff 88 b3 	lea %a15,[%a15]15048 <70003ac8 <Cdisptab+0x7a0>>
50101e8a:	c4 fe       	ld.a %a14,[%a15+]
50101e8c:	54 f4       	ld.w %d4,[%a15]
50101e8e:	2d 0e 00 00 	calli %a14
50101e92:	0d 00 40 02 	rslcx 
50101e96:	00 80       	rfe 
	...

50101ea0 <__interrupt_245>:
50101ea0:	e0 f5       	bisr 245
50101ea2:	91 00 00 f7 	movh.a %a15,28672
50101ea6:	d9 ff 90 b3 	lea %a15,[%a15]15056 <70003ad0 <Cdisptab+0x7a8>>
50101eaa:	c4 fe       	ld.a %a14,[%a15+]
50101eac:	54 f4       	ld.w %d4,[%a15]
50101eae:	2d 0e 00 00 	calli %a14
50101eb2:	0d 00 40 02 	rslcx 
50101eb6:	00 80       	rfe 
	...

50101ec0 <__interrupt_246>:
50101ec0:	e0 f6       	bisr 246
50101ec2:	91 00 00 f7 	movh.a %a15,28672
50101ec6:	d9 ff 98 b3 	lea %a15,[%a15]15064 <70003ad8 <Cdisptab+0x7b0>>
50101eca:	c4 fe       	ld.a %a14,[%a15+]
50101ecc:	54 f4       	ld.w %d4,[%a15]
50101ece:	2d 0e 00 00 	calli %a14
50101ed2:	0d 00 40 02 	rslcx 
50101ed6:	00 80       	rfe 
	...

50101ee0 <__interrupt_247>:
50101ee0:	e0 f7       	bisr 247
50101ee2:	91 00 00 f7 	movh.a %a15,28672
50101ee6:	d9 ff a0 b3 	lea %a15,[%a15]15072 <70003ae0 <Cdisptab+0x7b8>>
50101eea:	c4 fe       	ld.a %a14,[%a15+]
50101eec:	54 f4       	ld.w %d4,[%a15]
50101eee:	2d 0e 00 00 	calli %a14
50101ef2:	0d 00 40 02 	rslcx 
50101ef6:	00 80       	rfe 
	...

50101f00 <__interrupt_248>:
50101f00:	e0 f8       	bisr 248
50101f02:	91 00 00 f7 	movh.a %a15,28672
50101f06:	d9 ff a8 b3 	lea %a15,[%a15]15080 <70003ae8 <Cdisptab+0x7c0>>
50101f0a:	c4 fe       	ld.a %a14,[%a15+]
50101f0c:	54 f4       	ld.w %d4,[%a15]
50101f0e:	2d 0e 00 00 	calli %a14
50101f12:	0d 00 40 02 	rslcx 
50101f16:	00 80       	rfe 
	...

50101f20 <__interrupt_249>:
50101f20:	e0 f9       	bisr 249
50101f22:	91 00 00 f7 	movh.a %a15,28672
50101f26:	d9 ff b0 b3 	lea %a15,[%a15]15088 <70003af0 <Cdisptab+0x7c8>>
50101f2a:	c4 fe       	ld.a %a14,[%a15+]
50101f2c:	54 f4       	ld.w %d4,[%a15]
50101f2e:	2d 0e 00 00 	calli %a14
50101f32:	0d 00 40 02 	rslcx 
50101f36:	00 80       	rfe 
	...

50101f40 <__interrupt_250>:
50101f40:	e0 fa       	bisr 250
50101f42:	91 00 00 f7 	movh.a %a15,28672
50101f46:	d9 ff b8 b3 	lea %a15,[%a15]15096 <70003af8 <Cdisptab+0x7d0>>
50101f4a:	c4 fe       	ld.a %a14,[%a15+]
50101f4c:	54 f4       	ld.w %d4,[%a15]
50101f4e:	2d 0e 00 00 	calli %a14
50101f52:	0d 00 40 02 	rslcx 
50101f56:	00 80       	rfe 
	...

50101f60 <__interrupt_251>:
50101f60:	e0 fb       	bisr 251
50101f62:	91 00 00 f7 	movh.a %a15,28672
50101f66:	d9 ff 80 c3 	lea %a15,[%a15]15104 <70003b00 <Cdisptab+0x7d8>>
50101f6a:	c4 fe       	ld.a %a14,[%a15+]
50101f6c:	54 f4       	ld.w %d4,[%a15]
50101f6e:	2d 0e 00 00 	calli %a14
50101f72:	0d 00 40 02 	rslcx 
50101f76:	00 80       	rfe 
	...

50101f80 <__interrupt_252>:
50101f80:	e0 fc       	bisr 252
50101f82:	91 00 00 f7 	movh.a %a15,28672
50101f86:	d9 ff 88 c3 	lea %a15,[%a15]15112 <70003b08 <Cdisptab+0x7e0>>
50101f8a:	c4 fe       	ld.a %a14,[%a15+]
50101f8c:	54 f4       	ld.w %d4,[%a15]
50101f8e:	2d 0e 00 00 	calli %a14
50101f92:	0d 00 40 02 	rslcx 
50101f96:	00 80       	rfe 
	...

50101fa0 <__interrupt_253>:
50101fa0:	e0 fd       	bisr 253
50101fa2:	91 00 00 f7 	movh.a %a15,28672
50101fa6:	d9 ff 90 c3 	lea %a15,[%a15]15120 <70003b10 <Cdisptab+0x7e8>>
50101faa:	c4 fe       	ld.a %a14,[%a15+]
50101fac:	54 f4       	ld.w %d4,[%a15]
50101fae:	2d 0e 00 00 	calli %a14
50101fb2:	0d 00 40 02 	rslcx 
50101fb6:	00 80       	rfe 
	...

50101fc0 <__interrupt_254>:
50101fc0:	e0 fe       	bisr 254
50101fc2:	91 00 00 f7 	movh.a %a15,28672
50101fc6:	d9 ff 98 c3 	lea %a15,[%a15]15128 <70003b18 <Cdisptab+0x7f0>>
50101fca:	c4 fe       	ld.a %a14,[%a15+]
50101fcc:	54 f4       	ld.w %d4,[%a15]
50101fce:	2d 0e 00 00 	calli %a14
50101fd2:	0d 00 40 02 	rslcx 
50101fd6:	00 80       	rfe 
	...

50101fe0 <__interrupt_255>:
50101fe0:	e0 ff       	bisr 255
50101fe2:	91 00 00 f7 	movh.a %a15,28672
50101fe6:	d9 ff a0 c3 	lea %a15,[%a15]15136 <70003b20 <Cdisptab+0x7f8>>
50101fea:	c4 fe       	ld.a %a14,[%a15+]
50101fec:	54 f4       	ld.w %d4,[%a15]
50101fee:	2d 0e 00 00 	calli %a14
50101ff2:	0d 00 40 02 	rslcx 
50101ff6:	00 80       	rfe 
	...
