#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 11 22:27:23 2023
# Process ID: 10872
# Current directory: C:/sdup/lab/7/tut7_src
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15980 C:\sdup\lab\7\tut7_src\cordic.xpr
# Log file: C:/sdup/lab/7/tut7_src/vivado.log
# Journal file: C:/sdup/lab/7/tut7_src\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/sdup/lab/7/tut7_src/cordic.xpr
INFO: [Project 1-313] Project file moved from '/home/ej/xilinx/cordic' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/sdup/lab/7/tut7_src/cordic.srcs/sources_1/new/cordic_beh.sv', nor could it be found using path 'C:/home/ej/xilinx/cordic/cordic.srcs/sources_1/new/cordic_beh.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg', nor could it be found using path 'C:/home/ej/xilinx/cordic/cordic_rtl_TB_behav.wcfg'.
ERROR: [Project 1-208] No val for DA Elab Attr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name IPDefaultOutputPath
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/sdup/lab/7/tut7_src/cordic.ip_user_files', nor could it be found using path 'C:/home/ej/xilinx/cordic/cordic.ip_user_files'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
WARNING: [Project 1-231] Project 'cordic.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/MyPrograms/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 671.430 ; gain = 72.148
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
save_project_as cordic C:/sdup/lab/7/cordic -force
set_property top cordic_rtl_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top cordic_rtl [current_fileset]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7
INFO: [VRFC 10-2458] undeclared symbol S1toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:53]
INFO: [VRFC 10-2458] undeclared symbol S3toS4, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:65]
INFO: [VRFC 10-2458] undeclared symbol S4toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:66]
INFO: [VRFC 10-2458] undeclared symbol S4toS12, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5288540fe3714e2ea9e7ec1ba7766ed8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3291] enum literal 'S1' width (4) must match enum width (32) [C:/sdup/lab/7/tut7_src/cordic_rtl2.sv:14]
ERROR: [VRFC 10-3291] enum literal 'S6' width (4) must match enum width (32) [C:/sdup/lab/7/tut7_src/cordic_rtl2.sv:15]
ERROR: [VRFC 10-3291] enum literal 'S11' width (4) must match enum width (32) [C:/sdup/lab/7/tut7_src/cordic_rtl2.sv:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 734.391 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 11 22:37:24 2023...
