

================================================================
== Vivado HLS Report for 'polyveck_freeze'
================================================================
* Date:           Wed Mar 27 17:23:07 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.941|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3851|  3851|  3851|  3851|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  3850|  3850|       770|          -|          -|     5|    no    |
        | + Loop 1.1  |   768|   768|         3|          -|          -|   256|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     223|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      66|
|Register         |        -|      -|      75|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      75|     289|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |a_assign_s_fu_189_p2         |     +    |      0|  0|  39|          32|          32|
    |i_24_fu_89_p2                |     +    |      0|  0|  12|           3|           1|
    |i_25_fu_113_p2               |     +    |      0|  0|  16|           9|           1|
    |tmp_69_fu_123_p2             |     +    |      0|  0|  19|          12|          12|
    |v_vec_coeffs_d0              |     +    |      0|  0|  39|          32|          32|
    |tmp_42_i_i_i_fu_165_p2       |     -    |      0|  0|  31|          24|          24|
    |tmp_fu_83_p2                 |   icmp   |      0|  0|   9|           3|           3|
    |tmp_i_fu_107_p2              |   icmp   |      0|  0|  13|           9|          10|
    |tmp_71_fu_175_p2             |    or    |      0|  0|  22|          22|          13|
    |tmp_i_i_cast_cast_fu_202_p3  |  select  |      0|  0|  23|           1|          23|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 223|         147|         151|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  33|          6|    1|          6|
    |i_i_reg_72             |   9|          2|    9|         18|
    |i_reg_61               |   9|          2|    3|          6|
    |v_vec_coeffs_address0  |  15|          3|   11|         33|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  66|         13|   24|         63|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |a_assign_s_reg_242         |  32|   0|   32|          0|
    |ap_CS_fsm                  |   5|   0|    5|          0|
    |i_24_reg_219               |   3|   0|    3|          0|
    |i_25_reg_232               |   9|   0|    9|          0|
    |i_i_reg_72                 |   9|   0|    9|          0|
    |i_reg_61                   |   3|   0|    3|          0|
    |tmp_71_cast_reg_224        |   3|   0|   12|          9|
    |v_vec_coeffs_addr_reg_237  |  11|   0|   11|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  75|   0|   84|          9|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | polyveck_freeze | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | polyveck_freeze | return value |
|ap_start               |  in |    1| ap_ctrl_hs | polyveck_freeze | return value |
|ap_done                | out |    1| ap_ctrl_hs | polyveck_freeze | return value |
|ap_idle                | out |    1| ap_ctrl_hs | polyveck_freeze | return value |
|ap_ready               | out |    1| ap_ctrl_hs | polyveck_freeze | return value |
|v_vec_coeffs_address0  | out |   11|  ap_memory |   v_vec_coeffs  |     array    |
|v_vec_coeffs_ce0       | out |    1|  ap_memory |   v_vec_coeffs  |     array    |
|v_vec_coeffs_we0       | out |    1|  ap_memory |   v_vec_coeffs  |     array    |
|v_vec_coeffs_d0        | out |   32|  ap_memory |   v_vec_coeffs  |     array    |
|v_vec_coeffs_q0        |  in |   32|  ap_memory |   v_vec_coeffs  |     array    |
+-----------------------+-----+-----+------------+-----------------+--------------+

