module wideexpr_00213(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {4{s0}};
  assign y1 = ((ctrl[7]?+(6'sb000010):(ctrl[7]?4'sb0010:s1)))<<(+($signed(s2)));
  assign y2 = ($unsigned((((3'sb001)!=(s1))>>>($unsigned(u0)))>>($signed((s3)==(s0)))))<<((s7)&((ctrl[6]?((ctrl[4]?6'sb010011:6'sb001010))<<($signed(3'sb011)):(ctrl[0]?s1:(s4)^(s1)))));
  assign y3 = ((s0)>>>((ctrl[7]?3'sb010:s0)))<<<((ctrl[0]?5'sb11101:s2));
  assign y4 = 1'sb1;
  assign y5 = (({(s0)>>((ctrl[1]?+(+((s1)<<(u0))):(-($signed(s5)))<<(((ctrl[7]?5'b10001:u2))<({s6,5'sb00101,2'sb00}))))})<<(!((ctrl[7]?$signed(3'sb001):3'sb010))))&((ctrl[2]?-(((ctrl[4]?2'b01:((ctrl[1]?(ctrl[0]?2'sb10:s2):+(s7)))<=($signed(+(u5)))))<(~&(-($signed(s3))))):(ctrl[4]?6'b010011:(ctrl[2]?(2'sb00)<<<({(s6)^(s2),(ctrl[4]?(5'sb11011)<<<(s1):(s4)^~(5'sb11010))}):u2))));
  assign y6 = (ctrl[0]?($signed(5'sb01111))-(!(-((ctrl[6]?(1'sb1)^~((-(s6))&(+(s2))):(((s5)<<(4'b1100))>>((s1)+(s7)))&($signed((1'sb0)>>(s3))))))):((5'b10010)^~(+(($signed({3{$signed(s7)}}))<(s1))))^~(({2{&(s5)}})^~($unsigned($signed((ctrl[5]?+((5'sb11000)+(s1)):6'sb111101))))));
  assign y7 = 4'b1101;
endmodule
