// Seed: 3091003692
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wand id_2;
  output wire id_1;
  assign id_2 = -1;
  module_2 modCall_1 (
      id_3,
      id_2
  );
  wire id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd43,
    parameter id_4 = 32'd73
) (
    id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  inout wire _id_2;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
  inout wire id_1;
  logic _id_4 = -1'b0 == id_2, id_5 = 1 == -1;
  tri0 [id_4 : id_2] id_6 = -1;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
