

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_array_ap_fixed_8u_config4_s'
================================================================
* Date:           Sat Apr  2 23:58:13 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2052|     2052| 10.260 us | 10.260 us |  2052|  2052|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                               |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                            Instance                           |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206  |shift_line_buffer_array_ap_fixed_8u_config4_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +---------------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     2050|     2050|         5|          2|          1|  1024|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1588|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     513|    256|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    270|    -|
|Register         |        -|      -|    2357|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    2870|   2114|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       2|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+-----+
    |                            Instance                           |                     Module                    | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+-----+
    |call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206  |shift_line_buffer_array_ap_fixed_8u_config4_s  |        0|      0|  513|  256|    0|
    +---------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                          |                                               |        0|      0|  513|  256|    0|
    +---------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln211_fu_802_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln213_fu_814_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln216_fu_758_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln218_fu_770_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln233_fu_256_p2               |     +    |      0|  0|  13|          11|           1|
    |and_ln185_1_fu_644_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln185_2_fu_650_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln185_fu_638_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1972                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1977                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_333                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_451                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_461                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_466                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op187         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op29          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_10_fu_698_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_11_fu_916_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_12_fu_704_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_13_fu_710_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_14_fu_940_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_15_fu_716_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_16_fu_722_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_17_fu_964_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_18_fu_728_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_19_fu_734_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_1_fu_662_p2           |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_20_fu_988_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_21_fu_740_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_22_fu_746_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_23_fu_1012_p2         |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_2_fu_844_p2           |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_3_fu_668_p2           |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_4_fu_674_p2           |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_5_fu_868_p2           |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_6_fu_680_p2           |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_7_fu_686_p2           |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_8_fu_892_p2           |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_9_fu_692_p2           |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_fu_656_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln185_1_fu_612_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln185_2_fu_622_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln185_3_fu_632_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln185_fu_602_p2              |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln203_fu_752_p2              |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln207_fu_796_p2              |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln233_fu_250_p2              |   icmp   |      0|  0|  13|          11|          12|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln213_fu_820_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln218_fu_776_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln86_10_fu_911_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln86_12_fu_930_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln86_13_fu_935_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln86_15_fu_954_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln86_16_fu_959_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln86_18_fu_978_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln86_19_fu_983_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln86_1_fu_839_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln86_21_fu_1002_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln86_22_fu_1007_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln86_3_fu_858_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln86_4_fu_863_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln86_6_fu_882_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln86_7_fu_887_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln86_9_fu_906_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln86_fu_834_p3             |  select  |      0|  0|  32|           1|          32|
    |tmp_data_0_V_32_fu_850_p3         |  select  |      0|  0|  32|           1|          32|
    |tmp_data_1_V_30_fu_874_p3         |  select  |      0|  0|  32|           1|          32|
    |tmp_data_2_V_30_fu_898_p3         |  select  |      0|  0|  32|           1|          32|
    |tmp_data_3_V_30_fu_922_p3         |  select  |      0|  0|  32|           1|          32|
    |tmp_data_4_V_16_fu_946_p3         |  select  |      0|  0|  32|           1|          32|
    |tmp_data_5_V_16_fu_970_p3         |  select  |      0|  0|  32|           1|          32|
    |tmp_data_6_V_16_fu_994_p3         |  select  |      0|  0|  32|           1|          32|
    |tmp_data_7_V_16_fu_1018_p3        |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1588|        1153|        1587|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  27|          5|    1|          5|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                      |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_188_p4      |   9|          2|   11|         22|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_195  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_195  |   9|          2|   32|         64|
    |ap_sig_allocacmp_sY_load                     |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_184                       |   9|          2|   11|         22|
    |pX                                           |   9|          2|   32|         64|
    |pY                                           |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                         |   9|          2|    1|          2|
    |sX                                           |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 270|         59|  234|        471|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln233_reg_1041                                                          |  11|   0|   11|          0|
    |and_ln185_2_reg_1246                                                        |   1|   0|    1|          0|
    |ap_CS_fsm                                                                   |   4|   0|    4|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_195                                 |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_195                                 |  32|   0|   32|          0|
    |call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1496_10_reg_1285                                                     |   1|   0|    1|          0|
    |icmp_ln1496_12_reg_1290                                                     |   1|   0|    1|          0|
    |icmp_ln1496_13_reg_1295                                                     |   1|   0|    1|          0|
    |icmp_ln1496_15_reg_1300                                                     |   1|   0|    1|          0|
    |icmp_ln1496_16_reg_1305                                                     |   1|   0|    1|          0|
    |icmp_ln1496_18_reg_1310                                                     |   1|   0|    1|          0|
    |icmp_ln1496_19_reg_1315                                                     |   1|   0|    1|          0|
    |icmp_ln1496_1_reg_1255                                                      |   1|   0|    1|          0|
    |icmp_ln1496_21_reg_1320                                                     |   1|   0|    1|          0|
    |icmp_ln1496_22_reg_1325                                                     |   1|   0|    1|          0|
    |icmp_ln1496_3_reg_1260                                                      |   1|   0|    1|          0|
    |icmp_ln1496_4_reg_1265                                                      |   1|   0|    1|          0|
    |icmp_ln1496_6_reg_1270                                                      |   1|   0|    1|          0|
    |icmp_ln1496_7_reg_1275                                                      |   1|   0|    1|          0|
    |icmp_ln1496_9_reg_1280                                                      |   1|   0|    1|          0|
    |icmp_ln1496_reg_1250                                                        |   1|   0|    1|          0|
    |icmp_ln203_reg_1330                                                         |   1|   0|    1|          0|
    |icmp_ln207_reg_1339                                                         |   1|   0|    1|          0|
    |icmp_ln233_reg_1037                                                         |   1|   0|    1|          0|
    |icmp_ln233_reg_1037_pp0_iter1_reg                                           |   1|   0|    1|          0|
    |indvar_flatten_reg_184                                                      |  11|   0|   11|          0|
    |kernel_data_V_9_10                                                          |  32|   0|   32|          0|
    |kernel_data_V_9_11                                                          |  32|   0|   32|          0|
    |kernel_data_V_9_12                                                          |  32|   0|   32|          0|
    |kernel_data_V_9_13                                                          |  32|   0|   32|          0|
    |kernel_data_V_9_14                                                          |  32|   0|   32|          0|
    |kernel_data_V_9_15                                                          |  32|   0|   32|          0|
    |kernel_data_V_9_24                                                          |  32|   0|   32|          0|
    |kernel_data_V_9_25                                                          |  32|   0|   32|          0|
    |kernel_data_V_9_26                                                          |  32|   0|   32|          0|
    |kernel_data_V_9_27                                                          |  32|   0|   32|          0|
    |kernel_data_V_9_28                                                          |  32|   0|   32|          0|
    |kernel_data_V_9_29                                                          |  32|   0|   32|          0|
    |kernel_data_V_9_30                                                          |  32|   0|   32|          0|
    |kernel_data_V_9_31                                                          |  32|   0|   32|          0|
    |kernel_data_V_9_8                                                           |  32|   0|   32|          0|
    |kernel_data_V_9_9                                                           |  32|   0|   32|          0|
    |pX                                                                          |  32|   0|   32|          0|
    |pY                                                                          |  32|   0|   32|          0|
    |pool_window_0_V_1_reg_1161                                                  |  32|   0|   32|          0|
    |pool_window_0_V_2_reg_1151                                                  |  32|   0|   32|          0|
    |pool_window_0_V_3_reg_1146                                                  |  32|   0|   32|          0|
    |pool_window_0_V_4_reg_1141                                                  |  32|   0|   32|          0|
    |pool_window_0_V_5_reg_1136                                                  |  32|   0|   32|          0|
    |pool_window_0_V_6_reg_1131                                                  |  32|   0|   32|          0|
    |pool_window_0_V_7_reg_1126                                                  |  32|   0|   32|          0|
    |pool_window_0_V_reg_1156                                                    |  32|   0|   32|          0|
    |pool_window_1_V_1_reg_1166                                                  |  32|   0|   32|          0|
    |pool_window_1_V_2_reg_1176                                                  |  32|   0|   32|          0|
    |pool_window_1_V_3_reg_1181                                                  |  32|   0|   32|          0|
    |pool_window_1_V_4_reg_1186                                                  |  32|   0|   32|          0|
    |pool_window_1_V_5_reg_1191                                                  |  32|   0|   32|          0|
    |pool_window_1_V_6_reg_1196                                                  |  32|   0|   32|          0|
    |pool_window_1_V_7_reg_1201                                                  |  32|   0|   32|          0|
    |pool_window_1_V_reg_1171                                                    |  32|   0|   32|          0|
    |pool_window_2_V_1_reg_1121                                                  |  32|   0|   32|          0|
    |pool_window_2_V_2_reg_1111                                                  |  32|   0|   32|          0|
    |pool_window_2_V_3_reg_1106                                                  |  32|   0|   32|          0|
    |pool_window_2_V_4_reg_1101                                                  |  32|   0|   32|          0|
    |pool_window_2_V_5_reg_1096                                                  |  32|   0|   32|          0|
    |pool_window_2_V_6_reg_1091                                                  |  32|   0|   32|          0|
    |pool_window_2_V_7_reg_1086                                                  |  32|   0|   32|          0|
    |pool_window_2_V_reg_1116                                                    |  32|   0|   32|          0|
    |pool_window_3_V_1_reg_1206                                                  |  32|   0|   32|          0|
    |pool_window_3_V_2_reg_1216                                                  |  32|   0|   32|          0|
    |pool_window_3_V_3_reg_1221                                                  |  32|   0|   32|          0|
    |pool_window_3_V_4_reg_1226                                                  |  32|   0|   32|          0|
    |pool_window_3_V_5_reg_1231                                                  |  32|   0|   32|          0|
    |pool_window_3_V_6_reg_1236                                                  |  32|   0|   32|          0|
    |pool_window_3_V_7_reg_1241                                                  |  32|   0|   32|          0|
    |pool_window_3_V_reg_1211                                                    |  32|   0|   32|          0|
    |sX                                                                          |  32|   0|   32|          0|
    |sY                                                                          |  32|   0|   32|          0|
    |select_ln213_reg_1343                                                       |  32|   0|   32|          0|
    |select_ln218_reg_1334                                                       |  32|   0|   32|          0|
    |start_once_reg                                                              |   1|   0|    1|          0|
    |tmp_data_0_V_32_reg_1348                                                    |  32|   0|   32|          0|
    |tmp_data_0_V_reg_1046                                                       |  32|   0|   32|          0|
    |tmp_data_1_V_30_reg_1353                                                    |  32|   0|   32|          0|
    |tmp_data_1_V_reg_1051                                                       |  32|   0|   32|          0|
    |tmp_data_2_V_30_reg_1358                                                    |  32|   0|   32|          0|
    |tmp_data_2_V_reg_1056                                                       |  32|   0|   32|          0|
    |tmp_data_3_V_30_reg_1363                                                    |  32|   0|   32|          0|
    |tmp_data_3_V_reg_1061                                                       |  32|   0|   32|          0|
    |tmp_data_4_V_16_reg_1368                                                    |  32|   0|   32|          0|
    |tmp_data_4_V_reg_1066                                                       |  32|   0|   32|          0|
    |tmp_data_5_V_16_reg_1373                                                    |  32|   0|   32|          0|
    |tmp_data_5_V_reg_1071                                                       |  32|   0|   32|          0|
    |tmp_data_6_V_16_reg_1378                                                    |  32|   0|   32|          0|
    |tmp_data_6_V_reg_1076                                                       |  32|   0|   32|          0|
    |tmp_data_7_V_16_reg_1383                                                    |  32|   0|   32|          0|
    |tmp_data_7_V_reg_1081                                                       |  32|   0|   32|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       |2357|   0| 2357|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config4> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config4> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config4> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config4> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config4> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config4> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config4> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config4> | return value |
|start_out                | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config4> | return value |
|start_write              | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config4> | return value |
|data_V_data_0_V_dout     |  in |   32|   ap_fifo  |                 data_V_data_0_V                |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_0_V                |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                 data_V_data_0_V                |    pointer   |
|data_V_data_1_V_dout     |  in |   32|   ap_fifo  |                 data_V_data_1_V                |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_1_V                |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                 data_V_data_1_V                |    pointer   |
|data_V_data_2_V_dout     |  in |   32|   ap_fifo  |                 data_V_data_2_V                |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_2_V                |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                 data_V_data_2_V                |    pointer   |
|data_V_data_3_V_dout     |  in |   32|   ap_fifo  |                 data_V_data_3_V                |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_3_V                |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                 data_V_data_3_V                |    pointer   |
|data_V_data_4_V_dout     |  in |   32|   ap_fifo  |                 data_V_data_4_V                |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_4_V                |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                 data_V_data_4_V                |    pointer   |
|data_V_data_5_V_dout     |  in |   32|   ap_fifo  |                 data_V_data_5_V                |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_5_V                |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                 data_V_data_5_V                |    pointer   |
|data_V_data_6_V_dout     |  in |   32|   ap_fifo  |                 data_V_data_6_V                |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_6_V                |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                 data_V_data_6_V                |    pointer   |
|data_V_data_7_V_dout     |  in |   32|   ap_fifo  |                 data_V_data_7_V                |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_7_V                |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                 data_V_data_7_V                |    pointer   |
|res_V_data_0_V_din       | out |   32|   ap_fifo  |                 res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                 res_V_data_0_V                 |    pointer   |
|res_V_data_1_V_din       | out |   32|   ap_fifo  |                 res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                 res_V_data_1_V                 |    pointer   |
|res_V_data_2_V_din       | out |   32|   ap_fifo  |                 res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                 res_V_data_2_V                 |    pointer   |
|res_V_data_3_V_din       | out |   32|   ap_fifo  |                 res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                 res_V_data_3_V                 |    pointer   |
|res_V_data_4_V_din       | out |   32|   ap_fifo  |                 res_V_data_4_V                 |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_4_V                 |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                 res_V_data_4_V                 |    pointer   |
|res_V_data_5_V_din       | out |   32|   ap_fifo  |                 res_V_data_5_V                 |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_5_V                 |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                 res_V_data_5_V                 |    pointer   |
|res_V_data_6_V_din       | out |   32|   ap_fifo  |                 res_V_data_6_V                 |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_6_V                 |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                 res_V_data_6_V                 |    pointer   |
|res_V_data_7_V_din       | out |   32|   ap_fifo  |                 res_V_data_7_V                 |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_7_V                 |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                 res_V_data_7_V                 |    pointer   |
+-------------------------+-----+-----+------------+------------------------------------------------+--------------+

