Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May 27 16:51:49 2020
| Host         : LAPTOP-DMSEF8GG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    60 |
|    Minimum number of control sets                        |    60 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   295 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    60 |
| >= 0 to < 4        |    31 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              78 |           54 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            7 |
| Yes          | No                    | No                     |             112 |           38 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             102 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+------------------------------------+-------------------------------+------------------+----------------+
|          Clock Signal          |            Enable Signal           |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------------------+------------------------------------+-------------------------------+------------------+----------------+
|  kb/s8_out                     |                                    |                               |                1 |              1 |
|  sd/cd/genblk1[16].ff/p_5_out  |                                    |                               |                1 |              1 |
|  sd/cd/genblk1[2].ff/p_19_out  |                                    |                               |                1 |              1 |
|  sd/cd/genblk1[4].ff/p_17_out  |                                    |                               |                1 |              1 |
|  sd/cd/genblk1[3].ff/p_18_out  |                                    |                               |                1 |              1 |
|  sd/cd/genblk1[9].ff/p_12_out  |                                    |                               |                1 |              1 |
|  sd/cd/genblk1[8].ff/p_13_out  |                                    |                               |                1 |              1 |
|  sd/cd/genblk1[15].ff/p_6_out  |                                    |                               |                1 |              1 |
|  CLK50MHZ                      | kb/uut/db_clk/O_i_1_n_0            |                               |                1 |              1 |
|  CLK50MHZ                      | kb/uut/db_data/O_i_1__0_n_0        |                               |                1 |              1 |
|  CLK50MHZ                      | kb/uut/db_data/Iv_i_1__0_n_0       |                               |                1 |              1 |
|  CLK50MHZ                      | kb/uut/db_clk/clear                |                               |                1 |              1 |
|  sd/cd/genblk1[14].ff/p_7_out  |                                    |                               |                1 |              1 |
|  sd/cd/genblk1[5].ff/p_16_out  |                                    |                               |                1 |              1 |
|  sd/cd/genblk1[13].ff/p_8_out  |                                    |                               |                1 |              1 |
|  sd/cd/genblk1[17].ff/p_4_out  |                                    |                               |                1 |              1 |
|  sd/cd/genblk1[18].ff/p_3_out  |                                    |                               |                1 |              1 |
|  sd/cd/genblk1[11].ff/p_10_out |                                    |                               |                1 |              1 |
|  kb/space3_out                 |                                    |                               |                1 |              1 |
|  kb/w9_out                     |                                    |                               |                1 |              1 |
|  sd/cd/genblk1[1].ff/p_20_out  |                                    |                               |                1 |              1 |
|  kb/d4_out                     |                                    |                               |                1 |              1 |
|  kb/a_reg_i_1_n_0              |                                    | kb/a0                         |                1 |              1 |
|  sd/cd/genblk1[10].ff/p_11_out |                                    |                               |                1 |              1 |
|  sd/cd/genblk1[6].ff/p_15_out  |                                    |                               |                1 |              1 |
|  sd/cd/genblk1[7].ff/p_14_out  |                                    |                               |                1 |              1 |
|  sd/cd/genblk1[12].ff/p_9_out  |                                    |                               |                1 |              1 |
|  CLK_IBUF_BUFG                 | display/V_SCAN[9]_i_2_n_0          | display/V_SCAN[9]_i_1_n_0     |                1 |              2 |
|  sd/cd/genblk1[19].ff/f[0]     |                                    |                               |                1 |              2 |
|  kb/d                          |                                    |                               |                1 |              2 |
|  kb/space                      |                                    |                               |                2 |              3 |
| ~kb/uut/db_clk/O_reg_0         | kb/uut/cnt                         | kb/uut/cnt[3]_i_1_n_0         |                1 |              4 |
|  PixCLK_BUFG                   | display/del0                       | BallDisplay/B1X_0             |                1 |              4 |
|  PixCLK_BUFG                   |                                    | BeeDisplay/SS[0]              |                1 |              4 |
|  PixCLK_BUFG                   | display/del0                       | Ball2Display/B1Y_0            |                1 |              4 |
|  CLK_IBUF_BUFG                 | display/V_SCAN[9]_i_2_n_0          |                               |                1 |              5 |
|  CLK50MHZ                      | kb/uut/db_data/count[4]_i_1__0_n_0 | kb/uut/db_data/Iv_i_1__0_n_0  |                2 |              5 |
|  PixCLK_BUFG                   | display/del0                       | PivotDisplay/PX_0             |                2 |              5 |
|  PixCLK_BUFG                   | display/active                     |                               |                5 |              7 |
|  CLK50MHZ                      |                                    |                               |                3 |              7 |
|  PixCLK_BUFG                   |                                    | BeeDisplay/BSpriteOn_reg_6[0] |                5 |              8 |
|  PixCLK_BUFG                   | BeeDisplay/address                 | display/V_SCAN_reg[0]_0[0]    |                2 |              8 |
|  PixCLK_BUFG                   | display/H_SCAN_reg[3]_1[0]         | display/sel_reg[1]_0[0]       |                2 |              8 |
|  PixCLK_BUFG                   | display/E[0]                       | display/SR[0]                 |                2 |              8 |
|  PixCLK_BUFG                   | display/H_SCAN_reg[4]_0[0]         | display/H_SCAN_reg[3]_0[0]    |                2 |              8 |
|  PixCLK_BUFG                   | display/sel_reg[1][0]              | display/H_SCAN_reg[3]_2[0]    |                2 |              8 |
|  CLK_IBUF_BUFG                 |                                    |                               |                5 |              9 |
| ~kb/uut/db_clk/O_reg_0         |                                    |                               |                3 |              9 |
|  PixCLK_BUFG                   | BeeDisplay/BeeY                    |                               |                3 |              9 |
|  PixCLK_BUFG                   | PivotDisplay/PX_0                  |                               |                3 |             10 |
|  PixCLK_BUFG                   | BeeDisplay/BeeX                    |                               |                4 |             10 |
|  PixCLK_BUFG                   | BallDisplay/B1X_0                  |                               |                3 |             10 |
|  PixCLK_BUFG                   | Ball2Display/B1Y_0                 |                               |                3 |             10 |
|  CLK_IBUF_BUFG                 | PixCLK_BUFG                        | display/H_SCAN                |                6 |             10 |
|  PixCLK_BUFG                   | display/address0_0                 | display/V_SCAN_reg[8]_0       |                4 |             13 |
|  PixCLK_BUFG                   | display/del0                       |                               |                6 |             15 |
|  PixCLK_BUFG                   | display/address0                   | display/H_SCAN_reg[3]_3       |                4 |             15 |
|  CLK50MHZ                      | kb/uut/oflag_i_1_n_0               |                               |                2 |             16 |
|  CLK_IBUF_BUFG                 | kb/uut/E[0]                        |                               |                4 |             16 |
|  PixCLK_BUFG                   |                                    |                               |               17 |             24 |
+--------------------------------+------------------------------------+-------------------------------+------------------+----------------+


