Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat May 16 14:46:16 2020
| Host         : Corsacfox running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topmodule_timing_summary_routed.rpt -pb topmodule_timing_summary_routed.pb -rpx topmodule_timing_summary_routed.rpx -warn_on_violation
| Design       : topmodule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.424   -34400.996                  14079                49397        0.025        0.000                      0                49397        3.000        0.000                       0                 24742  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      -14.424   -34400.996                  14079                49397        0.025        0.000                      0                49397        4.500        0.000                       0                 24738  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :        14079  Failing Endpoints,  Worst Slack      -14.424ns,  Total Violation   -34400.997ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.424ns  (required time - arrival time)
  Source:                 vectB_sipo/preg_reg[229][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.010ns  (logic 8.909ns (37.106%)  route 15.101ns (62.894%))
  Logic Levels:           26  (CARRY4=11 LUT3=7 LUT4=6 LUT5=2)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.884    -0.656    vectB_sipo/clk_out1
    SLICE_X4Y21          FDRE                                         r  vectB_sipo/preg_reg[229][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.200 r  vectB_sipo/preg_reg[229][1]/Q
                         net (fo=7, routed)           0.974     0.774    vectB_sipo/preg_reg[229][7]_1[1]
    SLICE_X5Y19          LUT4 (Prop_lut4_I2_O)        0.124     0.898 r  vectB_sipo/preg[1][7]_i_29806/O
                         net (fo=1, routed)           0.000     0.898    vectA_sipo/preg[1][7]_i_13977_0[0]
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.430 r  vectA_sipo/preg_reg[1][7]_i_27074/CO[3]
                         net (fo=7, routed)           1.366     2.797    vectA_sipo/coprocessor/difVector[229]1
    SLICE_X2Y19          LUT3 (Prop_lut3_I2_O)        0.157     2.954 r  vectA_sipo/preg[1][7]_i_13974/O
                         net (fo=1, routed)           0.000     2.954    vectA_sipo/preg[1][7]_i_13974_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.338     3.292 r  vectA_sipo/preg_reg[1][7]_i_10511/CO[3]
                         net (fo=1, routed)           0.000     3.292    vectA_sipo/preg_reg[1][7]_i_10511_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.531 r  vectA_sipo/preg_reg[1][7]_i_10502/O[2]
                         net (fo=2, routed)           1.182     4.713    coprocessor/combo_adder/difVector[229][6]
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.331     5.044 r  coprocessor/combo_adder/preg[1][7]_i_5595/O
                         net (fo=2, routed)           0.648     5.693    coprocessor/combo_adder/preg[1][7]_i_5595_n_0
    SLICE_X4Y26          LUT4 (Prop_lut4_I0_O)        0.327     6.020 r  coprocessor/combo_adder/preg[1][7]_i_5599/O
                         net (fo=1, routed)           0.000     6.020    coprocessor/combo_adder/preg[1][7]_i_5599_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.421 r  coprocessor/combo_adder/preg_reg[1][7]_i_4157/CO[3]
                         net (fo=1, routed)           0.000     6.421    coprocessor/combo_adder/preg_reg[1][7]_i_4157_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.643 r  coprocessor/combo_adder/preg_reg[1][7]_i_4154/O[0]
                         net (fo=2, routed)           1.036     7.679    coprocessor/combo_adder/preg_reg[1][7]_i_4154_n_7
    SLICE_X8Y26          LUT3 (Prop_lut3_I1_O)        0.323     8.002 r  coprocessor/combo_adder/preg[1][7]_i_1931/O
                         net (fo=2, routed)           0.857     8.858    coprocessor/combo_adder/preg[1][7]_i_1931_n_0
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.328     9.186 r  coprocessor/combo_adder/preg[1][7]_i_1934/O
                         net (fo=1, routed)           0.000     9.186    coprocessor/combo_adder/preg[1][7]_i_1934_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.764 r  coprocessor/combo_adder/preg_reg[1][7]_i_1471/O[2]
                         net (fo=2, routed)           0.991    10.756    coprocessor/combo_adder/preg_reg[1][7]_i_1471_n_5
    SLICE_X19Y26         LUT3 (Prop_lut3_I0_O)        0.330    11.086 r  coprocessor/combo_adder/preg[1][7]_i_585/O
                         net (fo=2, routed)           0.690    11.775    coprocessor/combo_adder/preg[1][7]_i_585_n_0
    SLICE_X19Y26         LUT4 (Prop_lut4_I0_O)        0.327    12.102 r  coprocessor/combo_adder/preg[1][7]_i_589/O
                         net (fo=1, routed)           0.000    12.102    coprocessor/combo_adder/preg[1][7]_i_589_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.503 r  coprocessor/combo_adder/preg_reg[1][7]_i_409/CO[3]
                         net (fo=1, routed)           0.000    12.503    coprocessor/combo_adder/preg_reg[1][7]_i_409_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.725 r  coprocessor/combo_adder/preg_reg[1][7]_i_406/O[0]
                         net (fo=2, routed)           1.766    14.491    coprocessor/combo_adder/preg_reg[1][7]_i_406_n_7
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.321    14.812 r  coprocessor/combo_adder/preg[1][7]_i_143/O
                         net (fo=2, routed)           0.857    15.669    coprocessor/combo_adder/preg[1][7]_i_143_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.328    15.997 r  coprocessor/combo_adder/preg[1][7]_i_146/O
                         net (fo=1, routed)           0.000    15.997    coprocessor/combo_adder/preg[1][7]_i_146_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.575 r  coprocessor/combo_adder/preg_reg[1][7]_i_101/O[2]
                         net (fo=2, routed)           1.565    18.140    coprocessor/combo_adder/preg_reg[1][7]_i_101_n_5
    SLICE_X39Y70         LUT3 (Prop_lut3_I1_O)        0.331    18.471 r  coprocessor/combo_adder/preg[1][7]_i_36/O
                         net (fo=2, routed)           0.688    19.159    coprocessor/combo_adder/preg[1][7]_i_36_n_0
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.327    19.486 r  coprocessor/combo_adder/preg[1][7]_i_40/O
                         net (fo=1, routed)           0.000    19.486    coprocessor/combo_adder/preg[1][7]_i_40_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    19.734 r  coprocessor/combo_adder/preg_reg[1][7]_i_18/O[3]
                         net (fo=3, routed)           1.196    20.930    coprocessor/combo_adder/preg_reg[1][7]_i_18_n_4
    SLICE_X45Y77         LUT5 (Prop_lut5_I0_O)        0.306    21.236 r  coprocessor/combo_adder/preg[2][1]_i_5/O
                         net (fo=1, routed)           0.699    21.935    coprocessor/combo_adder/preg[2][1]_i_5_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    22.342 r  coprocessor/combo_adder/preg_reg[2][1]_i_4/O[1]
                         net (fo=1, routed)           0.433    22.776    coprocessor/combo_adder/manDist__0[17]
    SLICE_X47Y83         LUT5 (Prop_lut5_I3_O)        0.303    23.079 r  coprocessor/combo_adder/preg[2][1]_i_2/O
                         net (fo=1, routed)           0.151    23.230    coprocessor/combo_adder/result[2][1]
    SLICE_X47Y83         LUT3 (Prop_lut3_I0_O)        0.124    23.354 r  coprocessor/combo_adder/preg[2][1]_i_1/O
                         net (fo=1, routed)           0.000    23.354    vectC_piso/preg_reg[2][7]_1[1]
    SLICE_X47Y83         FDRE                                         r  vectC_piso/preg_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.506     8.486    vectC_piso/clk_out1
    SLICE_X47Y83         FDRE                                         r  vectC_piso/preg_reg[2][1]/C
                         clock pessimism              0.487     8.973    
                         clock uncertainty           -0.074     8.899    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)        0.031     8.930    vectC_piso/preg_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                         -23.354    
  -------------------------------------------------------------------
                         slack                                -14.424    

Slack (VIOLATED) :        -14.223ns  (required time - arrival time)
  Source:                 vectB_sipo/preg_reg[229][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.854ns  (logic 9.121ns (38.237%)  route 14.733ns (61.763%))
  Logic Levels:           27  (CARRY4=12 LUT3=7 LUT4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.884    -0.656    vectB_sipo/clk_out1
    SLICE_X4Y21          FDRE                                         r  vectB_sipo/preg_reg[229][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.200 r  vectB_sipo/preg_reg[229][1]/Q
                         net (fo=7, routed)           0.974     0.774    vectB_sipo/preg_reg[229][7]_1[1]
    SLICE_X5Y19          LUT4 (Prop_lut4_I2_O)        0.124     0.898 r  vectB_sipo/preg[1][7]_i_29806/O
                         net (fo=1, routed)           0.000     0.898    vectA_sipo/preg[1][7]_i_13977_0[0]
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.430 r  vectA_sipo/preg_reg[1][7]_i_27074/CO[3]
                         net (fo=7, routed)           1.366     2.797    vectA_sipo/coprocessor/difVector[229]1
    SLICE_X2Y19          LUT3 (Prop_lut3_I2_O)        0.157     2.954 r  vectA_sipo/preg[1][7]_i_13974/O
                         net (fo=1, routed)           0.000     2.954    vectA_sipo/preg[1][7]_i_13974_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.338     3.292 r  vectA_sipo/preg_reg[1][7]_i_10511/CO[3]
                         net (fo=1, routed)           0.000     3.292    vectA_sipo/preg_reg[1][7]_i_10511_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.531 r  vectA_sipo/preg_reg[1][7]_i_10502/O[2]
                         net (fo=2, routed)           1.182     4.713    coprocessor/combo_adder/difVector[229][6]
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.331     5.044 r  coprocessor/combo_adder/preg[1][7]_i_5595/O
                         net (fo=2, routed)           0.648     5.693    coprocessor/combo_adder/preg[1][7]_i_5595_n_0
    SLICE_X4Y26          LUT4 (Prop_lut4_I0_O)        0.327     6.020 r  coprocessor/combo_adder/preg[1][7]_i_5599/O
                         net (fo=1, routed)           0.000     6.020    coprocessor/combo_adder/preg[1][7]_i_5599_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.421 r  coprocessor/combo_adder/preg_reg[1][7]_i_4157/CO[3]
                         net (fo=1, routed)           0.000     6.421    coprocessor/combo_adder/preg_reg[1][7]_i_4157_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.643 r  coprocessor/combo_adder/preg_reg[1][7]_i_4154/O[0]
                         net (fo=2, routed)           1.036     7.679    coprocessor/combo_adder/preg_reg[1][7]_i_4154_n_7
    SLICE_X8Y26          LUT3 (Prop_lut3_I1_O)        0.323     8.002 r  coprocessor/combo_adder/preg[1][7]_i_1931/O
                         net (fo=2, routed)           0.857     8.858    coprocessor/combo_adder/preg[1][7]_i_1931_n_0
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.328     9.186 r  coprocessor/combo_adder/preg[1][7]_i_1934/O
                         net (fo=1, routed)           0.000     9.186    coprocessor/combo_adder/preg[1][7]_i_1934_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.764 r  coprocessor/combo_adder/preg_reg[1][7]_i_1471/O[2]
                         net (fo=2, routed)           0.991    10.756    coprocessor/combo_adder/preg_reg[1][7]_i_1471_n_5
    SLICE_X19Y26         LUT3 (Prop_lut3_I0_O)        0.330    11.086 r  coprocessor/combo_adder/preg[1][7]_i_585/O
                         net (fo=2, routed)           0.690    11.775    coprocessor/combo_adder/preg[1][7]_i_585_n_0
    SLICE_X19Y26         LUT4 (Prop_lut4_I0_O)        0.327    12.102 r  coprocessor/combo_adder/preg[1][7]_i_589/O
                         net (fo=1, routed)           0.000    12.102    coprocessor/combo_adder/preg[1][7]_i_589_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.503 r  coprocessor/combo_adder/preg_reg[1][7]_i_409/CO[3]
                         net (fo=1, routed)           0.000    12.503    coprocessor/combo_adder/preg_reg[1][7]_i_409_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.725 r  coprocessor/combo_adder/preg_reg[1][7]_i_406/O[0]
                         net (fo=2, routed)           1.766    14.491    coprocessor/combo_adder/preg_reg[1][7]_i_406_n_7
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.321    14.812 r  coprocessor/combo_adder/preg[1][7]_i_143/O
                         net (fo=2, routed)           0.857    15.669    coprocessor/combo_adder/preg[1][7]_i_143_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.328    15.997 r  coprocessor/combo_adder/preg[1][7]_i_146/O
                         net (fo=1, routed)           0.000    15.997    coprocessor/combo_adder/preg[1][7]_i_146_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.575 r  coprocessor/combo_adder/preg_reg[1][7]_i_101/O[2]
                         net (fo=2, routed)           1.565    18.140    coprocessor/combo_adder/preg_reg[1][7]_i_101_n_5
    SLICE_X39Y70         LUT3 (Prop_lut3_I1_O)        0.331    18.471 r  coprocessor/combo_adder/preg[1][7]_i_36/O
                         net (fo=2, routed)           0.688    19.159    coprocessor/combo_adder/preg[1][7]_i_36_n_0
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.327    19.486 r  coprocessor/combo_adder/preg[1][7]_i_40/O
                         net (fo=1, routed)           0.000    19.486    coprocessor/combo_adder/preg[1][7]_i_40_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    19.734 r  coprocessor/combo_adder/preg_reg[1][7]_i_18/O[3]
                         net (fo=3, routed)           1.486    21.220    coprocessor/combo_adder/preg_reg[1][7]_i_18_n_4
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.306    21.526 r  coprocessor/combo_adder/preg[1][7]_i_10/O
                         net (fo=1, routed)           0.000    21.526    coprocessor/combo_adder/preg[1][7]_i_10_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.927 r  coprocessor/combo_adder/preg_reg[1][7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.927    coprocessor/combo_adder/preg_reg[1][7]_i_4_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.149 r  coprocessor/combo_adder/preg_reg[2][1]_i_4/O[0]
                         net (fo=1, routed)           0.320    22.469    coprocessor/combo_adder/manDist__0[16]
    SLICE_X47Y83         LUT5 (Prop_lut5_I3_O)        0.299    22.768 r  coprocessor/combo_adder/preg[2][0]_i_2/O
                         net (fo=1, routed)           0.306    23.074    coprocessor/combo_adder/result[2][0]
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.124    23.198 r  coprocessor/combo_adder/preg[2][0]_i_1/O
                         net (fo=1, routed)           0.000    23.198    vectC_piso/preg_reg[2][7]_1[0]
    SLICE_X46Y82         FDRE                                         r  vectC_piso/preg_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.505     8.485    vectC_piso/clk_out1
    SLICE_X46Y82         FDRE                                         r  vectC_piso/preg_reg[2][0]/C
                         clock pessimism              0.487     8.972    
                         clock uncertainty           -0.074     8.898    
    SLICE_X46Y82         FDRE (Setup_fdre_C_D)        0.077     8.975    vectC_piso/preg_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.975    
                         arrival time                         -23.198    
  -------------------------------------------------------------------
                         slack                                -14.223    

Slack (VIOLATED) :        -13.571ns  (required time - arrival time)
  Source:                 vectB_sipo/preg_reg[235][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.161ns  (logic 8.709ns (37.602%)  route 14.452ns (62.398%))
  Logic Levels:           24  (CARRY4=10 LUT3=6 LUT4=6 LUT5=2)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.882    -0.658    vectB_sipo/clk_out1
    SLICE_X3Y22          FDRE                                         r  vectB_sipo/preg_reg[235][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.419    -0.239 r  vectB_sipo/preg_reg[235][5]/Q
                         net (fo=7, routed)           0.921     0.682    vectA_sipo/preg_reg[1][7]_i_27069_0[5]
    SLICE_X2Y22          LUT4 (Prop_lut4_I3_O)        0.299     0.981 r  vectA_sipo/preg[1][7]_i_29764/O
                         net (fo=1, routed)           0.000     0.981    vectA_sipo/preg[1][7]_i_29764_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.361 r  vectA_sipo/preg_reg[1][7]_i_27069/CO[3]
                         net (fo=7, routed)           1.066     2.428    vectA_sipo/coprocessor/difVector[235]1
    SLICE_X1Y22          LUT3 (Prop_lut3_I2_O)        0.150     2.578 r  vectA_sipo/preg[1][7]_i_13936/O
                         net (fo=1, routed)           0.000     2.578    vectA_sipo/preg[1][7]_i_13936_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     3.076 r  vectA_sipo/preg_reg[1][7]_i_10506/O[2]
                         net (fo=2, routed)           0.990     4.066    coprocessor/combo_adder/difVector[235][2]
    SLICE_X3Y23          LUT3 (Prop_lut3_I0_O)        0.331     4.397 r  coprocessor/combo_adder/preg[1][7]_i_5827/O
                         net (fo=2, routed)           0.690     5.087    coprocessor/combo_adder/preg[1][7]_i_5827_n_0
    SLICE_X3Y23          LUT4 (Prop_lut4_I3_O)        0.327     5.414 r  coprocessor/combo_adder/preg[1][7]_i_5830/O
                         net (fo=1, routed)           0.000     5.414    coprocessor/combo_adder/preg[1][7]_i_5830_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.815 r  coprocessor/combo_adder/preg_reg[1][7]_i_4207/CO[3]
                         net (fo=1, routed)           0.000     5.815    coprocessor/combo_adder/preg_reg[1][7]_i_4207_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.038 r  coprocessor/combo_adder/preg_reg[1][7]_i_4156/O[0]
                         net (fo=2, routed)           1.291     7.329    coprocessor/combo_adder/preg_reg[1][7]_i_4156_n_7
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.321     7.650 r  coprocessor/combo_adder/preg[1][7]_i_1986/O
                         net (fo=2, routed)           0.857     8.507    coprocessor/combo_adder/preg[1][7]_i_1986_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I3_O)        0.328     8.835 r  coprocessor/combo_adder/preg[1][7]_i_1990/O
                         net (fo=1, routed)           0.000     8.835    coprocessor/combo_adder/preg[1][7]_i_1990_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.368 r  coprocessor/combo_adder/preg_reg[1][7]_i_1480/CO[3]
                         net (fo=1, routed)           0.000     9.368    coprocessor/combo_adder/preg_reg[1][7]_i_1480_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.587 r  coprocessor/combo_adder/preg_reg[1][7]_i_1471/O[0]
                         net (fo=2, routed)           0.907    10.494    coprocessor/combo_adder/preg_reg[1][7]_i_1471_n_7
    SLICE_X19Y26         LUT3 (Prop_lut3_I0_O)        0.321    10.815 r  coprocessor/combo_adder/preg[1][7]_i_587/O
                         net (fo=2, routed)           0.666    11.481    coprocessor/combo_adder/preg[1][7]_i_587_n_0
    SLICE_X19Y26         LUT4 (Prop_lut4_I3_O)        0.326    11.807 r  coprocessor/combo_adder/preg[1][7]_i_591/O
                         net (fo=1, routed)           0.000    11.807    coprocessor/combo_adder/preg[1][7]_i_591_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.387 r  coprocessor/combo_adder/preg_reg[1][7]_i_409/O[2]
                         net (fo=2, routed)           1.685    14.072    coprocessor/combo_adder/preg_reg[1][7]_i_409_n_5
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.331    14.403 r  coprocessor/combo_adder/preg[1][7]_i_162/O
                         net (fo=2, routed)           0.708    15.111    coprocessor/combo_adder/preg[1][7]_i_162_n_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I3_O)        0.331    15.442 r  coprocessor/combo_adder/preg[1][7]_i_166/O
                         net (fo=1, routed)           0.000    15.442    coprocessor/combo_adder/preg[1][7]_i_166_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.697 r  coprocessor/combo_adder/preg_reg[1][7]_i_104/O[3]
                         net (fo=2, routed)           1.722    17.420    coprocessor/combo_adder/preg_reg[1][7]_i_104_n_4
    SLICE_X39Y69         LUT3 (Prop_lut3_I1_O)        0.333    17.753 r  coprocessor/combo_adder/preg[1][7]_i_39/O
                         net (fo=2, routed)           0.958    18.711    coprocessor/combo_adder/preg[1][7]_i_39_n_0
    SLICE_X39Y70         LUT4 (Prop_lut4_I3_O)        0.332    19.043 r  coprocessor/combo_adder/preg[1][7]_i_43/O
                         net (fo=1, routed)           0.000    19.043    coprocessor/combo_adder/preg[1][7]_i_43_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.467 r  coprocessor/combo_adder/preg_reg[1][7]_i_18/O[1]
                         net (fo=3, routed)           1.369    20.836    coprocessor/combo_adder/preg_reg[1][7]_i_18_n_6
    SLICE_X45Y83         LUT5 (Prop_lut5_I0_O)        0.303    21.139 r  coprocessor/combo_adder/preg[1][7]_i_7/O
                         net (fo=1, routed)           0.330    21.469    coprocessor/combo_adder/preg[1][7]_i_7_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    21.907 r  coprocessor/combo_adder/preg_reg[1][7]_i_4/O[3]
                         net (fo=1, routed)           0.290    22.197    coprocessor/combo_adder/manDist__1[15]
    SLICE_X43Y83         LUT5 (Prop_lut5_I2_O)        0.306    22.503 r  coprocessor/combo_adder/preg[1][7]_i_1/O
                         net (fo=1, routed)           0.000    22.503    vectC_piso/preg_reg[1][7]_1[7]
    SLICE_X43Y83         FDRE                                         r  vectC_piso/preg_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.508     8.488    vectC_piso/clk_out1
    SLICE_X43Y83         FDRE                                         r  vectC_piso/preg_reg[1][7]/C
                         clock pessimism              0.487     8.975    
                         clock uncertainty           -0.074     8.901    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.031     8.932    vectC_piso/preg_reg[1][7]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                         -22.503    
  -------------------------------------------------------------------
                         slack                                -13.571    

Slack (VIOLATED) :        -13.533ns  (required time - arrival time)
  Source:                 vectB_sipo/preg_reg[235][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.121ns  (logic 8.847ns (38.265%)  route 14.274ns (61.735%))
  Logic Levels:           24  (CARRY4=10 LUT3=6 LUT4=6 LUT6=2)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.882    -0.658    vectB_sipo/clk_out1
    SLICE_X3Y22          FDRE                                         r  vectB_sipo/preg_reg[235][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.419    -0.239 r  vectB_sipo/preg_reg[235][5]/Q
                         net (fo=7, routed)           0.921     0.682    vectA_sipo/preg_reg[1][7]_i_27069_0[5]
    SLICE_X2Y22          LUT4 (Prop_lut4_I3_O)        0.299     0.981 r  vectA_sipo/preg[1][7]_i_29764/O
                         net (fo=1, routed)           0.000     0.981    vectA_sipo/preg[1][7]_i_29764_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.361 r  vectA_sipo/preg_reg[1][7]_i_27069/CO[3]
                         net (fo=7, routed)           1.066     2.428    vectA_sipo/coprocessor/difVector[235]1
    SLICE_X1Y22          LUT3 (Prop_lut3_I2_O)        0.150     2.578 r  vectA_sipo/preg[1][7]_i_13936/O
                         net (fo=1, routed)           0.000     2.578    vectA_sipo/preg[1][7]_i_13936_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     3.076 r  vectA_sipo/preg_reg[1][7]_i_10506/O[2]
                         net (fo=2, routed)           0.990     4.066    coprocessor/combo_adder/difVector[235][2]
    SLICE_X3Y23          LUT3 (Prop_lut3_I0_O)        0.331     4.397 r  coprocessor/combo_adder/preg[1][7]_i_5827/O
                         net (fo=2, routed)           0.690     5.087    coprocessor/combo_adder/preg[1][7]_i_5827_n_0
    SLICE_X3Y23          LUT4 (Prop_lut4_I3_O)        0.327     5.414 r  coprocessor/combo_adder/preg[1][7]_i_5830/O
                         net (fo=1, routed)           0.000     5.414    coprocessor/combo_adder/preg[1][7]_i_5830_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.815 r  coprocessor/combo_adder/preg_reg[1][7]_i_4207/CO[3]
                         net (fo=1, routed)           0.000     5.815    coprocessor/combo_adder/preg_reg[1][7]_i_4207_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.038 r  coprocessor/combo_adder/preg_reg[1][7]_i_4156/O[0]
                         net (fo=2, routed)           1.291     7.329    coprocessor/combo_adder/preg_reg[1][7]_i_4156_n_7
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.321     7.650 r  coprocessor/combo_adder/preg[1][7]_i_1986/O
                         net (fo=2, routed)           0.857     8.507    coprocessor/combo_adder/preg[1][7]_i_1986_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I3_O)        0.328     8.835 r  coprocessor/combo_adder/preg[1][7]_i_1990/O
                         net (fo=1, routed)           0.000     8.835    coprocessor/combo_adder/preg[1][7]_i_1990_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.368 r  coprocessor/combo_adder/preg_reg[1][7]_i_1480/CO[3]
                         net (fo=1, routed)           0.000     9.368    coprocessor/combo_adder/preg_reg[1][7]_i_1480_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.587 r  coprocessor/combo_adder/preg_reg[1][7]_i_1471/O[0]
                         net (fo=2, routed)           0.907    10.494    coprocessor/combo_adder/preg_reg[1][7]_i_1471_n_7
    SLICE_X19Y26         LUT3 (Prop_lut3_I0_O)        0.321    10.815 r  coprocessor/combo_adder/preg[1][7]_i_587/O
                         net (fo=2, routed)           0.666    11.481    coprocessor/combo_adder/preg[1][7]_i_587_n_0
    SLICE_X19Y26         LUT4 (Prop_lut4_I3_O)        0.326    11.807 r  coprocessor/combo_adder/preg[1][7]_i_591/O
                         net (fo=1, routed)           0.000    11.807    coprocessor/combo_adder/preg[1][7]_i_591_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.387 r  coprocessor/combo_adder/preg_reg[1][7]_i_409/O[2]
                         net (fo=2, routed)           1.685    14.072    coprocessor/combo_adder/preg_reg[1][7]_i_409_n_5
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.331    14.403 r  coprocessor/combo_adder/preg[1][7]_i_162/O
                         net (fo=2, routed)           0.708    15.111    coprocessor/combo_adder/preg[1][7]_i_162_n_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I3_O)        0.331    15.442 r  coprocessor/combo_adder/preg[1][7]_i_166/O
                         net (fo=1, routed)           0.000    15.442    coprocessor/combo_adder/preg[1][7]_i_166_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.697 r  coprocessor/combo_adder/preg_reg[1][7]_i_104/O[3]
                         net (fo=2, routed)           1.722    17.420    coprocessor/combo_adder/preg_reg[1][7]_i_104_n_4
    SLICE_X39Y69         LUT3 (Prop_lut3_I1_O)        0.333    17.753 r  coprocessor/combo_adder/preg[1][7]_i_39/O
                         net (fo=2, routed)           0.958    18.711    coprocessor/combo_adder/preg[1][7]_i_39_n_0
    SLICE_X39Y70         LUT4 (Prop_lut4_I3_O)        0.332    19.043 r  coprocessor/combo_adder/preg[1][7]_i_43/O
                         net (fo=1, routed)           0.000    19.043    coprocessor/combo_adder/preg[1][7]_i_43_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.467 r  coprocessor/combo_adder/preg_reg[1][7]_i_18/O[1]
                         net (fo=3, routed)           1.379    20.846    coprocessor/combo_adder/preg_reg[1][7]_i_18_n_6
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.303    21.149 r  coprocessor/combo_adder/preg[1][7]_i_12/O
                         net (fo=1, routed)           0.000    21.149    coprocessor/combo_adder/preg[1][7]_i_12_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.729 r  coprocessor/combo_adder/preg_reg[1][7]_i_4/O[2]
                         net (fo=1, routed)           0.432    22.161    coprocessor/combo_adder/manDist__1[14]
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.302    22.463 r  coprocessor/combo_adder/preg[1][6]_i_1/O
                         net (fo=1, routed)           0.000    22.463    vectC_piso/preg_reg[1][7]_1[6]
    SLICE_X43Y83         FDRE                                         r  vectC_piso/preg_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.508     8.488    vectC_piso/clk_out1
    SLICE_X43Y83         FDRE                                         r  vectC_piso/preg_reg[1][6]/C
                         clock pessimism              0.487     8.975    
                         clock uncertainty           -0.074     8.901    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.029     8.930    vectC_piso/preg_reg[1][6]
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                         -22.463    
  -------------------------------------------------------------------
                         slack                                -13.533    

Slack (VIOLATED) :        -13.262ns  (required time - arrival time)
  Source:                 vectB_sipo/preg_reg[235][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.899ns  (logic 8.511ns (37.167%)  route 14.388ns (62.833%))
  Logic Levels:           24  (CARRY4=10 LUT3=6 LUT4=6 LUT6=2)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.882    -0.658    vectB_sipo/clk_out1
    SLICE_X3Y22          FDRE                                         r  vectB_sipo/preg_reg[235][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.419    -0.239 r  vectB_sipo/preg_reg[235][5]/Q
                         net (fo=7, routed)           0.921     0.682    vectA_sipo/preg_reg[1][7]_i_27069_0[5]
    SLICE_X2Y22          LUT4 (Prop_lut4_I3_O)        0.299     0.981 r  vectA_sipo/preg[1][7]_i_29764/O
                         net (fo=1, routed)           0.000     0.981    vectA_sipo/preg[1][7]_i_29764_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.361 r  vectA_sipo/preg_reg[1][7]_i_27069/CO[3]
                         net (fo=7, routed)           1.066     2.428    vectA_sipo/coprocessor/difVector[235]1
    SLICE_X1Y22          LUT3 (Prop_lut3_I2_O)        0.150     2.578 r  vectA_sipo/preg[1][7]_i_13936/O
                         net (fo=1, routed)           0.000     2.578    vectA_sipo/preg[1][7]_i_13936_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     3.076 r  vectA_sipo/preg_reg[1][7]_i_10506/O[2]
                         net (fo=2, routed)           0.990     4.066    coprocessor/combo_adder/difVector[235][2]
    SLICE_X3Y23          LUT3 (Prop_lut3_I0_O)        0.331     4.397 r  coprocessor/combo_adder/preg[1][7]_i_5827/O
                         net (fo=2, routed)           0.690     5.087    coprocessor/combo_adder/preg[1][7]_i_5827_n_0
    SLICE_X3Y23          LUT4 (Prop_lut4_I3_O)        0.327     5.414 r  coprocessor/combo_adder/preg[1][7]_i_5830/O
                         net (fo=1, routed)           0.000     5.414    coprocessor/combo_adder/preg[1][7]_i_5830_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.815 r  coprocessor/combo_adder/preg_reg[1][7]_i_4207/CO[3]
                         net (fo=1, routed)           0.000     5.815    coprocessor/combo_adder/preg_reg[1][7]_i_4207_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.038 r  coprocessor/combo_adder/preg_reg[1][7]_i_4156/O[0]
                         net (fo=2, routed)           1.291     7.329    coprocessor/combo_adder/preg_reg[1][7]_i_4156_n_7
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.321     7.650 r  coprocessor/combo_adder/preg[1][7]_i_1986/O
                         net (fo=2, routed)           0.857     8.507    coprocessor/combo_adder/preg[1][7]_i_1986_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I3_O)        0.328     8.835 r  coprocessor/combo_adder/preg[1][7]_i_1990/O
                         net (fo=1, routed)           0.000     8.835    coprocessor/combo_adder/preg[1][7]_i_1990_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.368 r  coprocessor/combo_adder/preg_reg[1][7]_i_1480/CO[3]
                         net (fo=1, routed)           0.000     9.368    coprocessor/combo_adder/preg_reg[1][7]_i_1480_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.587 r  coprocessor/combo_adder/preg_reg[1][7]_i_1471/O[0]
                         net (fo=2, routed)           0.907    10.494    coprocessor/combo_adder/preg_reg[1][7]_i_1471_n_7
    SLICE_X19Y26         LUT3 (Prop_lut3_I0_O)        0.321    10.815 r  coprocessor/combo_adder/preg[1][7]_i_587/O
                         net (fo=2, routed)           0.666    11.481    coprocessor/combo_adder/preg[1][7]_i_587_n_0
    SLICE_X19Y26         LUT4 (Prop_lut4_I3_O)        0.326    11.807 r  coprocessor/combo_adder/preg[1][7]_i_591/O
                         net (fo=1, routed)           0.000    11.807    coprocessor/combo_adder/preg[1][7]_i_591_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.387 r  coprocessor/combo_adder/preg_reg[1][7]_i_409/O[2]
                         net (fo=2, routed)           1.685    14.072    coprocessor/combo_adder/preg_reg[1][7]_i_409_n_5
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.331    14.403 r  coprocessor/combo_adder/preg[1][7]_i_162/O
                         net (fo=2, routed)           0.708    15.111    coprocessor/combo_adder/preg[1][7]_i_162_n_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I3_O)        0.331    15.442 r  coprocessor/combo_adder/preg[1][7]_i_166/O
                         net (fo=1, routed)           0.000    15.442    coprocessor/combo_adder/preg[1][7]_i_166_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.697 r  coprocessor/combo_adder/preg_reg[1][7]_i_104/O[3]
                         net (fo=2, routed)           1.722    17.420    coprocessor/combo_adder/preg_reg[1][7]_i_104_n_4
    SLICE_X39Y69         LUT3 (Prop_lut3_I1_O)        0.333    17.753 r  coprocessor/combo_adder/preg[1][7]_i_39/O
                         net (fo=2, routed)           0.958    18.711    coprocessor/combo_adder/preg[1][7]_i_39_n_0
    SLICE_X39Y70         LUT4 (Prop_lut4_I3_O)        0.332    19.043 r  coprocessor/combo_adder/preg[1][7]_i_43/O
                         net (fo=1, routed)           0.000    19.043    coprocessor/combo_adder/preg[1][7]_i_43_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.290 r  coprocessor/combo_adder/preg_reg[1][7]_i_18/O[0]
                         net (fo=3, routed)           1.508    20.798    coprocessor/combo_adder/preg_reg[1][7]_i_18_n_7
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.299    21.097 r  coprocessor/combo_adder/preg[1][7]_i_13/O
                         net (fo=1, routed)           0.000    21.097    coprocessor/combo_adder/preg[1][7]_i_13_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.521 r  coprocessor/combo_adder/preg_reg[1][7]_i_4/O[1]
                         net (fo=1, routed)           0.417    21.938    coprocessor/combo_adder/manDist__1[13]
    SLICE_X42Y84         LUT6 (Prop_lut6_I3_O)        0.303    22.241 r  coprocessor/combo_adder/preg[1][5]_i_1/O
                         net (fo=1, routed)           0.000    22.241    vectC_piso/preg_reg[1][7]_1[5]
    SLICE_X42Y84         FDRE                                         r  vectC_piso/preg_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.509     8.489    vectC_piso/clk_out1
    SLICE_X42Y84         FDRE                                         r  vectC_piso/preg_reg[1][5]/C
                         clock pessimism              0.487     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X42Y84         FDRE (Setup_fdre_C_D)        0.077     8.979    vectC_piso/preg_reg[1][5]
  -------------------------------------------------------------------
                         required time                          8.979    
                         arrival time                         -22.241    
  -------------------------------------------------------------------
                         slack                                -13.262    

Slack (VIOLATED) :        -12.971ns  (required time - arrival time)
  Source:                 vectB_sipo/preg_reg[917][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.698ns  (logic 8.131ns (35.823%)  route 14.567ns (64.177%))
  Logic Levels:           24  (CARRY4=10 LUT3=6 LUT4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.788    -0.752    vectB_sipo/clk_out1
    SLICE_X41Y176        FDRE                                         r  vectB_sipo/preg_reg[917][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.296 r  vectB_sipo/preg_reg[917][0]/Q
                         net (fo=7, routed)           0.836     0.540    vectB_sipo/preg_reg[917][7]_1[0]
    SLICE_X41Y176        LUT4 (Prop_lut4_I0_O)        0.124     0.664 r  vectB_sipo/preg[1][7]_i_35836/O
                         net (fo=1, routed)           0.000     0.664    vectA_sipo/preg[1][7]_i_25315_0[0]
    SLICE_X41Y176        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.196 r  vectA_sipo/preg_reg[1][7]_i_28996/CO[3]
                         net (fo=7, routed)           1.181     2.378    vectA_sipo/coprocessor/difVector[917]1
    SLICE_X40Y175        LUT3 (Prop_lut3_I2_O)        0.152     2.530 r  vectA_sipo/preg[1][7]_i_25315/O
                         net (fo=1, routed)           0.000     2.530    vectA_sipo/preg[1][7]_i_25315_n_0
    SLICE_X40Y175        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     3.043 r  vectA_sipo/preg_reg[1][7]_i_12433/O[2]
                         net (fo=2, routed)           1.148     4.191    coprocessor/combo_adder/difVector[917][2]
    SLICE_X42Y171        LUT3 (Prop_lut3_I2_O)        0.331     4.522 r  coprocessor/combo_adder/preg[1][7]_i_9819/O
                         net (fo=2, routed)           0.708     5.229    coprocessor/combo_adder/preg[1][7]_i_9819_n_0
    SLICE_X42Y171        LUT4 (Prop_lut4_I3_O)        0.331     5.560 r  coprocessor/combo_adder/preg[1][7]_i_9822/O
                         net (fo=1, routed)           0.000     5.560    coprocessor/combo_adder/preg[1][7]_i_9822_n_0
    SLICE_X42Y171        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     5.815 r  coprocessor/combo_adder/preg_reg[1][7]_i_5059/O[3]
                         net (fo=2, routed)           1.179     6.994    coprocessor/combo_adder/preg_reg[1][7]_i_5059_n_4
    SLICE_X43Y170        LUT3 (Prop_lut3_I0_O)        0.333     7.327 r  coprocessor/combo_adder/preg[1][7]_i_3728/O
                         net (fo=2, routed)           0.817     8.144    coprocessor/combo_adder/preg[1][7]_i_3728_n_0
    SLICE_X43Y171        LUT4 (Prop_lut4_I3_O)        0.332     8.476 r  coprocessor/combo_adder/preg[1][7]_i_3732/O
                         net (fo=1, routed)           0.000     8.476    coprocessor/combo_adder/preg[1][7]_i_3732_n_0
    SLICE_X43Y171        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.723 r  coprocessor/combo_adder/preg_reg[1][7]_i_1755/O[0]
                         net (fo=2, routed)           1.052     9.776    coprocessor/combo_adder/preg_reg[1][7]_i_1755_n_7
    SLICE_X41Y159        LUT3 (Prop_lut3_I2_O)        0.325    10.101 r  coprocessor/combo_adder/preg[1][7]_i_1163/O
                         net (fo=2, routed)           0.666    10.766    coprocessor/combo_adder/preg[1][7]_i_1163_n_0
    SLICE_X41Y159        LUT4 (Prop_lut4_I3_O)        0.326    11.092 r  coprocessor/combo_adder/preg[1][7]_i_1167/O
                         net (fo=1, routed)           0.000    11.092    coprocessor/combo_adder/preg[1][7]_i_1167_n_0
    SLICE_X41Y159        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.672 r  coprocessor/combo_adder/preg_reg[1][7]_i_508/O[2]
                         net (fo=2, routed)           1.413    13.086    coprocessor/combo_adder/preg_reg[1][7]_i_508_n_5
    SLICE_X41Y142        LUT3 (Prop_lut3_I1_O)        0.332    13.418 r  coprocessor/combo_adder/preg[1][7]_i_360/O
                         net (fo=2, routed)           0.688    14.106    coprocessor/combo_adder/preg[1][7]_i_360_n_0
    SLICE_X41Y142        LUT4 (Prop_lut4_I3_O)        0.327    14.433 r  coprocessor/combo_adder/preg[1][7]_i_364/O
                         net (fo=1, routed)           0.000    14.433    coprocessor/combo_adder/preg[1][7]_i_364_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.681 r  coprocessor/combo_adder/preg_reg[1][7]_i_131/O[3]
                         net (fo=3, routed)           1.906    16.587    coprocessor/combo_adder/preg_reg[1][7]_i_131_n_4
    SLICE_X44Y114        LUT4 (Prop_lut4_I1_O)        0.306    16.893 r  coprocessor/combo_adder/preg[1][3]_i_62/O
                         net (fo=1, routed)           0.000    16.893    coprocessor/combo_adder/preg[1][3]_i_62_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.294 r  coprocessor/combo_adder/preg_reg[1][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.294    coprocessor/combo_adder/preg_reg[1][3]_i_31_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.628 r  coprocessor/combo_adder/preg_reg[1][7]_i_27/O[1]
                         net (fo=4, routed)           1.362    18.990    coprocessor/combo_adder/preg_reg[1][7]_i_27_n_6
    SLICE_X46Y82         LUT3 (Prop_lut3_I1_O)        0.303    19.293 r  coprocessor/combo_adder/preg[1][3]_i_27/O
                         net (fo=2, routed)           0.528    19.822    coprocessor/combo_adder/preg[1][3]_i_27_n_0
    SLICE_X39Y82         LUT5 (Prop_lut5_I1_O)        0.124    19.946 r  coprocessor/combo_adder/preg[1][3]_i_7/O
                         net (fo=2, routed)           0.783    20.728    coprocessor/combo_adder/preg[1][3]_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.126 r  coprocessor/combo_adder/preg_reg[1][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.126    coprocessor/combo_adder/preg_reg[1][3]_i_3_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.348 r  coprocessor/combo_adder/preg_reg[1][7]_i_4/O[0]
                         net (fo=1, routed)           0.299    21.647    coprocessor/combo_adder/manDist__1[12]
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.299    21.946 r  coprocessor/combo_adder/preg[1][4]_i_1/O
                         net (fo=1, routed)           0.000    21.946    vectC_piso/preg_reg[1][7]_1[4]
    SLICE_X42Y83         FDRE                                         r  vectC_piso/preg_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.508     8.488    vectC_piso/clk_out1
    SLICE_X42Y83         FDRE                                         r  vectC_piso/preg_reg[1][4]/C
                         clock pessimism              0.480     8.968    
                         clock uncertainty           -0.074     8.894    
    SLICE_X42Y83         FDRE (Setup_fdre_C_D)        0.081     8.975    vectC_piso/preg_reg[1][4]
  -------------------------------------------------------------------
                         required time                          8.975    
                         arrival time                         -21.946    
  -------------------------------------------------------------------
                         slack                                -12.971    

Slack (VIOLATED) :        -12.894ns  (required time - arrival time)
  Source:                 vectB_sipo/preg_reg[917][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.570ns  (logic 7.956ns (35.250%)  route 14.614ns (64.750%))
  Logic Levels:           23  (CARRY4=9 LUT3=6 LUT4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.788    -0.752    vectB_sipo/clk_out1
    SLICE_X41Y176        FDRE                                         r  vectB_sipo/preg_reg[917][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.296 r  vectB_sipo/preg_reg[917][0]/Q
                         net (fo=7, routed)           0.836     0.540    vectB_sipo/preg_reg[917][7]_1[0]
    SLICE_X41Y176        LUT4 (Prop_lut4_I0_O)        0.124     0.664 r  vectB_sipo/preg[1][7]_i_35836/O
                         net (fo=1, routed)           0.000     0.664    vectA_sipo/preg[1][7]_i_25315_0[0]
    SLICE_X41Y176        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.196 r  vectA_sipo/preg_reg[1][7]_i_28996/CO[3]
                         net (fo=7, routed)           1.181     2.378    vectA_sipo/coprocessor/difVector[917]1
    SLICE_X40Y175        LUT3 (Prop_lut3_I2_O)        0.152     2.530 r  vectA_sipo/preg[1][7]_i_25315/O
                         net (fo=1, routed)           0.000     2.530    vectA_sipo/preg[1][7]_i_25315_n_0
    SLICE_X40Y175        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     3.043 r  vectA_sipo/preg_reg[1][7]_i_12433/O[2]
                         net (fo=2, routed)           1.148     4.191    coprocessor/combo_adder/difVector[917][2]
    SLICE_X42Y171        LUT3 (Prop_lut3_I2_O)        0.331     4.522 r  coprocessor/combo_adder/preg[1][7]_i_9819/O
                         net (fo=2, routed)           0.708     5.229    coprocessor/combo_adder/preg[1][7]_i_9819_n_0
    SLICE_X42Y171        LUT4 (Prop_lut4_I3_O)        0.331     5.560 r  coprocessor/combo_adder/preg[1][7]_i_9822/O
                         net (fo=1, routed)           0.000     5.560    coprocessor/combo_adder/preg[1][7]_i_9822_n_0
    SLICE_X42Y171        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     5.815 r  coprocessor/combo_adder/preg_reg[1][7]_i_5059/O[3]
                         net (fo=2, routed)           1.179     6.994    coprocessor/combo_adder/preg_reg[1][7]_i_5059_n_4
    SLICE_X43Y170        LUT3 (Prop_lut3_I0_O)        0.333     7.327 r  coprocessor/combo_adder/preg[1][7]_i_3728/O
                         net (fo=2, routed)           0.817     8.144    coprocessor/combo_adder/preg[1][7]_i_3728_n_0
    SLICE_X43Y171        LUT4 (Prop_lut4_I3_O)        0.332     8.476 r  coprocessor/combo_adder/preg[1][7]_i_3732/O
                         net (fo=1, routed)           0.000     8.476    coprocessor/combo_adder/preg[1][7]_i_3732_n_0
    SLICE_X43Y171        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.723 r  coprocessor/combo_adder/preg_reg[1][7]_i_1755/O[0]
                         net (fo=2, routed)           1.052     9.776    coprocessor/combo_adder/preg_reg[1][7]_i_1755_n_7
    SLICE_X41Y159        LUT3 (Prop_lut3_I2_O)        0.325    10.101 r  coprocessor/combo_adder/preg[1][7]_i_1163/O
                         net (fo=2, routed)           0.666    10.766    coprocessor/combo_adder/preg[1][7]_i_1163_n_0
    SLICE_X41Y159        LUT4 (Prop_lut4_I3_O)        0.326    11.092 r  coprocessor/combo_adder/preg[1][7]_i_1167/O
                         net (fo=1, routed)           0.000    11.092    coprocessor/combo_adder/preg[1][7]_i_1167_n_0
    SLICE_X41Y159        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.672 r  coprocessor/combo_adder/preg_reg[1][7]_i_508/O[2]
                         net (fo=2, routed)           1.413    13.086    coprocessor/combo_adder/preg_reg[1][7]_i_508_n_5
    SLICE_X41Y142        LUT3 (Prop_lut3_I1_O)        0.332    13.418 r  coprocessor/combo_adder/preg[1][7]_i_360/O
                         net (fo=2, routed)           0.688    14.106    coprocessor/combo_adder/preg[1][7]_i_360_n_0
    SLICE_X41Y142        LUT4 (Prop_lut4_I3_O)        0.327    14.433 r  coprocessor/combo_adder/preg[1][7]_i_364/O
                         net (fo=1, routed)           0.000    14.433    coprocessor/combo_adder/preg[1][7]_i_364_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.681 r  coprocessor/combo_adder/preg_reg[1][7]_i_131/O[3]
                         net (fo=3, routed)           1.906    16.587    coprocessor/combo_adder/preg_reg[1][7]_i_131_n_4
    SLICE_X44Y114        LUT4 (Prop_lut4_I1_O)        0.306    16.893 r  coprocessor/combo_adder/preg[1][3]_i_62/O
                         net (fo=1, routed)           0.000    16.893    coprocessor/combo_adder/preg[1][3]_i_62_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.294 r  coprocessor/combo_adder/preg_reg[1][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.294    coprocessor/combo_adder/preg_reg[1][3]_i_31_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.628 r  coprocessor/combo_adder/preg_reg[1][7]_i_27/O[1]
                         net (fo=4, routed)           1.362    18.990    coprocessor/combo_adder/preg_reg[1][7]_i_27_n_6
    SLICE_X46Y82         LUT3 (Prop_lut3_I1_O)        0.303    19.293 r  coprocessor/combo_adder/preg[1][3]_i_27/O
                         net (fo=2, routed)           0.528    19.822    coprocessor/combo_adder/preg[1][3]_i_27_n_0
    SLICE_X39Y82         LUT5 (Prop_lut5_I1_O)        0.124    19.946 r  coprocessor/combo_adder/preg[1][3]_i_7/O
                         net (fo=2, routed)           0.783    20.728    coprocessor/combo_adder/preg[1][3]_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    21.166 r  coprocessor/combo_adder/preg_reg[1][3]_i_3/O[3]
                         net (fo=1, routed)           0.346    21.512    coprocessor/combo_adder/manDist__1[11]
    SLICE_X45Y82         LUT6 (Prop_lut6_I3_O)        0.306    21.818 r  coprocessor/combo_adder/preg[1][3]_i_1/O
                         net (fo=1, routed)           0.000    21.818    vectC_piso/preg_reg[1][7]_1[3]
    SLICE_X45Y82         FDRE                                         r  vectC_piso/preg_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.507     8.487    vectC_piso/clk_out1
    SLICE_X45Y82         FDRE                                         r  vectC_piso/preg_reg[1][3]/C
                         clock pessimism              0.480     8.967    
                         clock uncertainty           -0.074     8.893    
    SLICE_X45Y82         FDRE (Setup_fdre_C_D)        0.031     8.924    vectC_piso/preg_reg[1][3]
  -------------------------------------------------------------------
                         required time                          8.924    
                         arrival time                         -21.818    
  -------------------------------------------------------------------
                         slack                                -12.894    

Slack (VIOLATED) :        -12.875ns  (required time - arrival time)
  Source:                 vectB_sipo/preg_reg[917][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.547ns  (logic 7.579ns (33.614%)  route 14.968ns (66.386%))
  Logic Levels:           23  (CARRY4=8 LUT3=6 LUT4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.788    -0.752    vectB_sipo/clk_out1
    SLICE_X41Y176        FDRE                                         r  vectB_sipo/preg_reg[917][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.296 r  vectB_sipo/preg_reg[917][0]/Q
                         net (fo=7, routed)           0.836     0.540    vectB_sipo/preg_reg[917][7]_1[0]
    SLICE_X41Y176        LUT4 (Prop_lut4_I0_O)        0.124     0.664 r  vectB_sipo/preg[1][7]_i_35836/O
                         net (fo=1, routed)           0.000     0.664    vectA_sipo/preg[1][7]_i_25315_0[0]
    SLICE_X41Y176        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.196 r  vectA_sipo/preg_reg[1][7]_i_28996/CO[3]
                         net (fo=7, routed)           1.181     2.378    vectA_sipo/coprocessor/difVector[917]1
    SLICE_X40Y175        LUT3 (Prop_lut3_I2_O)        0.152     2.530 r  vectA_sipo/preg[1][7]_i_25315/O
                         net (fo=1, routed)           0.000     2.530    vectA_sipo/preg[1][7]_i_25315_n_0
    SLICE_X40Y175        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     3.043 r  vectA_sipo/preg_reg[1][7]_i_12433/O[2]
                         net (fo=2, routed)           1.148     4.191    coprocessor/combo_adder/difVector[917][2]
    SLICE_X42Y171        LUT3 (Prop_lut3_I2_O)        0.331     4.522 r  coprocessor/combo_adder/preg[1][7]_i_9819/O
                         net (fo=2, routed)           0.708     5.229    coprocessor/combo_adder/preg[1][7]_i_9819_n_0
    SLICE_X42Y171        LUT4 (Prop_lut4_I3_O)        0.331     5.560 r  coprocessor/combo_adder/preg[1][7]_i_9822/O
                         net (fo=1, routed)           0.000     5.560    coprocessor/combo_adder/preg[1][7]_i_9822_n_0
    SLICE_X42Y171        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     5.815 r  coprocessor/combo_adder/preg_reg[1][7]_i_5059/O[3]
                         net (fo=2, routed)           1.179     6.994    coprocessor/combo_adder/preg_reg[1][7]_i_5059_n_4
    SLICE_X43Y170        LUT3 (Prop_lut3_I0_O)        0.333     7.327 r  coprocessor/combo_adder/preg[1][7]_i_3728/O
                         net (fo=2, routed)           0.817     8.144    coprocessor/combo_adder/preg[1][7]_i_3728_n_0
    SLICE_X43Y171        LUT4 (Prop_lut4_I3_O)        0.332     8.476 r  coprocessor/combo_adder/preg[1][7]_i_3732/O
                         net (fo=1, routed)           0.000     8.476    coprocessor/combo_adder/preg[1][7]_i_3732_n_0
    SLICE_X43Y171        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.723 r  coprocessor/combo_adder/preg_reg[1][7]_i_1755/O[0]
                         net (fo=2, routed)           1.052     9.776    coprocessor/combo_adder/preg_reg[1][7]_i_1755_n_7
    SLICE_X41Y159        LUT3 (Prop_lut3_I2_O)        0.325    10.101 r  coprocessor/combo_adder/preg[1][7]_i_1163/O
                         net (fo=2, routed)           0.666    10.766    coprocessor/combo_adder/preg[1][7]_i_1163_n_0
    SLICE_X41Y159        LUT4 (Prop_lut4_I3_O)        0.326    11.092 r  coprocessor/combo_adder/preg[1][7]_i_1167/O
                         net (fo=1, routed)           0.000    11.092    coprocessor/combo_adder/preg[1][7]_i_1167_n_0
    SLICE_X41Y159        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.672 r  coprocessor/combo_adder/preg_reg[1][7]_i_508/O[2]
                         net (fo=2, routed)           1.413    13.086    coprocessor/combo_adder/preg_reg[1][7]_i_508_n_5
    SLICE_X41Y142        LUT3 (Prop_lut3_I1_O)        0.332    13.418 r  coprocessor/combo_adder/preg[1][7]_i_360/O
                         net (fo=2, routed)           0.688    14.106    coprocessor/combo_adder/preg[1][7]_i_360_n_0
    SLICE_X41Y142        LUT4 (Prop_lut4_I3_O)        0.327    14.433 r  coprocessor/combo_adder/preg[1][7]_i_364/O
                         net (fo=1, routed)           0.000    14.433    coprocessor/combo_adder/preg[1][7]_i_364_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.681 r  coprocessor/combo_adder/preg_reg[1][7]_i_131/O[3]
                         net (fo=3, routed)           1.906    16.587    coprocessor/combo_adder/preg_reg[1][7]_i_131_n_4
    SLICE_X44Y114        LUT4 (Prop_lut4_I1_O)        0.306    16.893 r  coprocessor/combo_adder/preg[1][3]_i_62/O
                         net (fo=1, routed)           0.000    16.893    coprocessor/combo_adder/preg[1][3]_i_62_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.141 r  coprocessor/combo_adder/preg_reg[1][3]_i_31/O[3]
                         net (fo=3, routed)           1.636    18.778    coprocessor/combo_adder/preg_reg[1][3]_i_31_n_4
    SLICE_X46Y82         LUT3 (Prop_lut3_I1_O)        0.306    19.084 r  coprocessor/combo_adder/preg[1][3]_i_33/O
                         net (fo=2, routed)           0.724    19.808    coprocessor/combo_adder/preg[1][3]_i_33_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I1_O)        0.124    19.932 r  coprocessor/combo_adder/preg[1][3]_i_9/O
                         net (fo=2, routed)           0.421    20.353    coprocessor/combo_adder/preg[1][3]_i_9_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    20.477 r  coprocessor/combo_adder/preg[1][3]_i_13/O
                         net (fo=1, routed)           0.000    20.477    coprocessor/combo_adder/preg[1][3]_i_13_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.901 r  coprocessor/combo_adder/preg_reg[1][3]_i_3/O[1]
                         net (fo=1, routed)           0.592    21.492    coprocessor/combo_adder/manDist__1[9]
    SLICE_X47Y82         LUT6 (Prop_lut6_I3_O)        0.303    21.795 r  coprocessor/combo_adder/preg[1][1]_i_1/O
                         net (fo=1, routed)           0.000    21.795    vectC_piso/preg_reg[1][7]_1[1]
    SLICE_X47Y82         FDRE                                         r  vectC_piso/preg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.505     8.485    vectC_piso/clk_out1
    SLICE_X47Y82         FDRE                                         r  vectC_piso/preg_reg[1][1]/C
                         clock pessimism              0.480     8.965    
                         clock uncertainty           -0.074     8.891    
    SLICE_X47Y82         FDRE (Setup_fdre_C_D)        0.029     8.920    vectC_piso/preg_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                         -21.795    
  -------------------------------------------------------------------
                         slack                                -12.875    

Slack (VIOLATED) :        -12.714ns  (required time - arrival time)
  Source:                 vectB_sipo/preg_reg[917][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.387ns  (logic 7.586ns (33.885%)  route 14.801ns (66.115%))
  Logic Levels:           22  (CARRY4=8 LUT3=6 LUT4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.788    -0.752    vectB_sipo/clk_out1
    SLICE_X41Y176        FDRE                                         r  vectB_sipo/preg_reg[917][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.296 r  vectB_sipo/preg_reg[917][0]/Q
                         net (fo=7, routed)           0.836     0.540    vectB_sipo/preg_reg[917][7]_1[0]
    SLICE_X41Y176        LUT4 (Prop_lut4_I0_O)        0.124     0.664 r  vectB_sipo/preg[1][7]_i_35836/O
                         net (fo=1, routed)           0.000     0.664    vectA_sipo/preg[1][7]_i_25315_0[0]
    SLICE_X41Y176        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.196 r  vectA_sipo/preg_reg[1][7]_i_28996/CO[3]
                         net (fo=7, routed)           1.181     2.378    vectA_sipo/coprocessor/difVector[917]1
    SLICE_X40Y175        LUT3 (Prop_lut3_I2_O)        0.152     2.530 r  vectA_sipo/preg[1][7]_i_25315/O
                         net (fo=1, routed)           0.000     2.530    vectA_sipo/preg[1][7]_i_25315_n_0
    SLICE_X40Y175        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     3.043 r  vectA_sipo/preg_reg[1][7]_i_12433/O[2]
                         net (fo=2, routed)           1.148     4.191    coprocessor/combo_adder/difVector[917][2]
    SLICE_X42Y171        LUT3 (Prop_lut3_I2_O)        0.331     4.522 r  coprocessor/combo_adder/preg[1][7]_i_9819/O
                         net (fo=2, routed)           0.708     5.229    coprocessor/combo_adder/preg[1][7]_i_9819_n_0
    SLICE_X42Y171        LUT4 (Prop_lut4_I3_O)        0.331     5.560 r  coprocessor/combo_adder/preg[1][7]_i_9822/O
                         net (fo=1, routed)           0.000     5.560    coprocessor/combo_adder/preg[1][7]_i_9822_n_0
    SLICE_X42Y171        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     5.815 r  coprocessor/combo_adder/preg_reg[1][7]_i_5059/O[3]
                         net (fo=2, routed)           1.179     6.994    coprocessor/combo_adder/preg_reg[1][7]_i_5059_n_4
    SLICE_X43Y170        LUT3 (Prop_lut3_I0_O)        0.333     7.327 r  coprocessor/combo_adder/preg[1][7]_i_3728/O
                         net (fo=2, routed)           0.817     8.144    coprocessor/combo_adder/preg[1][7]_i_3728_n_0
    SLICE_X43Y171        LUT4 (Prop_lut4_I3_O)        0.332     8.476 r  coprocessor/combo_adder/preg[1][7]_i_3732/O
                         net (fo=1, routed)           0.000     8.476    coprocessor/combo_adder/preg[1][7]_i_3732_n_0
    SLICE_X43Y171        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.723 r  coprocessor/combo_adder/preg_reg[1][7]_i_1755/O[0]
                         net (fo=2, routed)           1.052     9.776    coprocessor/combo_adder/preg_reg[1][7]_i_1755_n_7
    SLICE_X41Y159        LUT3 (Prop_lut3_I2_O)        0.325    10.101 r  coprocessor/combo_adder/preg[1][7]_i_1163/O
                         net (fo=2, routed)           0.666    10.766    coprocessor/combo_adder/preg[1][7]_i_1163_n_0
    SLICE_X41Y159        LUT4 (Prop_lut4_I3_O)        0.326    11.092 r  coprocessor/combo_adder/preg[1][7]_i_1167/O
                         net (fo=1, routed)           0.000    11.092    coprocessor/combo_adder/preg[1][7]_i_1167_n_0
    SLICE_X41Y159        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.672 r  coprocessor/combo_adder/preg_reg[1][7]_i_508/O[2]
                         net (fo=2, routed)           1.413    13.086    coprocessor/combo_adder/preg_reg[1][7]_i_508_n_5
    SLICE_X41Y142        LUT3 (Prop_lut3_I1_O)        0.332    13.418 r  coprocessor/combo_adder/preg[1][7]_i_360/O
                         net (fo=2, routed)           0.688    14.106    coprocessor/combo_adder/preg[1][7]_i_360_n_0
    SLICE_X41Y142        LUT4 (Prop_lut4_I3_O)        0.327    14.433 r  coprocessor/combo_adder/preg[1][7]_i_364/O
                         net (fo=1, routed)           0.000    14.433    coprocessor/combo_adder/preg[1][7]_i_364_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.681 r  coprocessor/combo_adder/preg_reg[1][7]_i_131/O[3]
                         net (fo=3, routed)           1.906    16.587    coprocessor/combo_adder/preg_reg[1][7]_i_131_n_4
    SLICE_X44Y114        LUT4 (Prop_lut4_I1_O)        0.306    16.893 r  coprocessor/combo_adder/preg[1][3]_i_62/O
                         net (fo=1, routed)           0.000    16.893    coprocessor/combo_adder/preg[1][3]_i_62_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.141 r  coprocessor/combo_adder/preg_reg[1][3]_i_31/O[3]
                         net (fo=3, routed)           1.636    18.778    coprocessor/combo_adder/preg_reg[1][3]_i_31_n_4
    SLICE_X46Y82         LUT3 (Prop_lut3_I1_O)        0.306    19.084 r  coprocessor/combo_adder/preg[1][3]_i_33/O
                         net (fo=2, routed)           0.724    19.808    coprocessor/combo_adder/preg[1][3]_i_33_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I1_O)        0.124    19.932 r  coprocessor/combo_adder/preg[1][3]_i_9/O
                         net (fo=2, routed)           0.547    20.479    coprocessor/combo_adder/preg[1][3]_i_9_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    21.035 r  coprocessor/combo_adder/preg_reg[1][3]_i_3/O[2]
                         net (fo=1, routed)           0.299    21.334    coprocessor/combo_adder/manDist__1[10]
    SLICE_X45Y82         LUT6 (Prop_lut6_I3_O)        0.302    21.636 r  coprocessor/combo_adder/preg[1][2]_i_1/O
                         net (fo=1, routed)           0.000    21.636    vectC_piso/preg_reg[1][7]_1[2]
    SLICE_X45Y82         FDRE                                         r  vectC_piso/preg_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.507     8.487    vectC_piso/clk_out1
    SLICE_X45Y82         FDRE                                         r  vectC_piso/preg_reg[1][2]/C
                         clock pessimism              0.480     8.967    
                         clock uncertainty           -0.074     8.893    
    SLICE_X45Y82         FDRE (Setup_fdre_C_D)        0.029     8.922    vectC_piso/preg_reg[1][2]
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                         -21.636    
  -------------------------------------------------------------------
                         slack                                -12.714    

Slack (VIOLATED) :        -12.458ns  (required time - arrival time)
  Source:                 vectB_sipo/preg_reg[917][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.139ns  (logic 7.406ns (33.452%)  route 14.733ns (66.548%))
  Logic Levels:           23  (CARRY4=8 LUT3=6 LUT4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.788    -0.752    vectB_sipo/clk_out1
    SLICE_X41Y176        FDRE                                         r  vectB_sipo/preg_reg[917][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.296 r  vectB_sipo/preg_reg[917][0]/Q
                         net (fo=7, routed)           0.836     0.540    vectB_sipo/preg_reg[917][7]_1[0]
    SLICE_X41Y176        LUT4 (Prop_lut4_I0_O)        0.124     0.664 r  vectB_sipo/preg[1][7]_i_35836/O
                         net (fo=1, routed)           0.000     0.664    vectA_sipo/preg[1][7]_i_25315_0[0]
    SLICE_X41Y176        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.196 r  vectA_sipo/preg_reg[1][7]_i_28996/CO[3]
                         net (fo=7, routed)           1.181     2.378    vectA_sipo/coprocessor/difVector[917]1
    SLICE_X40Y175        LUT3 (Prop_lut3_I2_O)        0.152     2.530 r  vectA_sipo/preg[1][7]_i_25315/O
                         net (fo=1, routed)           0.000     2.530    vectA_sipo/preg[1][7]_i_25315_n_0
    SLICE_X40Y175        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     3.043 r  vectA_sipo/preg_reg[1][7]_i_12433/O[2]
                         net (fo=2, routed)           1.148     4.191    coprocessor/combo_adder/difVector[917][2]
    SLICE_X42Y171        LUT3 (Prop_lut3_I2_O)        0.331     4.522 r  coprocessor/combo_adder/preg[1][7]_i_9819/O
                         net (fo=2, routed)           0.708     5.229    coprocessor/combo_adder/preg[1][7]_i_9819_n_0
    SLICE_X42Y171        LUT4 (Prop_lut4_I3_O)        0.331     5.560 r  coprocessor/combo_adder/preg[1][7]_i_9822/O
                         net (fo=1, routed)           0.000     5.560    coprocessor/combo_adder/preg[1][7]_i_9822_n_0
    SLICE_X42Y171        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     5.815 r  coprocessor/combo_adder/preg_reg[1][7]_i_5059/O[3]
                         net (fo=2, routed)           1.179     6.994    coprocessor/combo_adder/preg_reg[1][7]_i_5059_n_4
    SLICE_X43Y170        LUT3 (Prop_lut3_I0_O)        0.333     7.327 r  coprocessor/combo_adder/preg[1][7]_i_3728/O
                         net (fo=2, routed)           0.817     8.144    coprocessor/combo_adder/preg[1][7]_i_3728_n_0
    SLICE_X43Y171        LUT4 (Prop_lut4_I3_O)        0.332     8.476 r  coprocessor/combo_adder/preg[1][7]_i_3732/O
                         net (fo=1, routed)           0.000     8.476    coprocessor/combo_adder/preg[1][7]_i_3732_n_0
    SLICE_X43Y171        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.723 r  coprocessor/combo_adder/preg_reg[1][7]_i_1755/O[0]
                         net (fo=2, routed)           1.052     9.776    coprocessor/combo_adder/preg_reg[1][7]_i_1755_n_7
    SLICE_X41Y159        LUT3 (Prop_lut3_I2_O)        0.325    10.101 r  coprocessor/combo_adder/preg[1][7]_i_1163/O
                         net (fo=2, routed)           0.666    10.766    coprocessor/combo_adder/preg[1][7]_i_1163_n_0
    SLICE_X41Y159        LUT4 (Prop_lut4_I3_O)        0.326    11.092 r  coprocessor/combo_adder/preg[1][7]_i_1167/O
                         net (fo=1, routed)           0.000    11.092    coprocessor/combo_adder/preg[1][7]_i_1167_n_0
    SLICE_X41Y159        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.672 r  coprocessor/combo_adder/preg_reg[1][7]_i_508/O[2]
                         net (fo=2, routed)           1.413    13.086    coprocessor/combo_adder/preg_reg[1][7]_i_508_n_5
    SLICE_X41Y142        LUT3 (Prop_lut3_I1_O)        0.332    13.418 r  coprocessor/combo_adder/preg[1][7]_i_360/O
                         net (fo=2, routed)           0.688    14.106    coprocessor/combo_adder/preg[1][7]_i_360_n_0
    SLICE_X41Y142        LUT4 (Prop_lut4_I3_O)        0.327    14.433 r  coprocessor/combo_adder/preg[1][7]_i_364/O
                         net (fo=1, routed)           0.000    14.433    coprocessor/combo_adder/preg[1][7]_i_364_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.681 r  coprocessor/combo_adder/preg_reg[1][7]_i_131/O[3]
                         net (fo=3, routed)           1.906    16.587    coprocessor/combo_adder/preg_reg[1][7]_i_131_n_4
    SLICE_X44Y114        LUT4 (Prop_lut4_I1_O)        0.306    16.893 r  coprocessor/combo_adder/preg[1][3]_i_62/O
                         net (fo=1, routed)           0.000    16.893    coprocessor/combo_adder/preg[1][3]_i_62_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.141 r  coprocessor/combo_adder/preg_reg[1][3]_i_31/O[3]
                         net (fo=3, routed)           1.636    18.778    coprocessor/combo_adder/preg_reg[1][3]_i_31_n_4
    SLICE_X46Y82         LUT3 (Prop_lut3_I1_O)        0.306    19.084 r  coprocessor/combo_adder/preg[1][3]_i_33/O
                         net (fo=2, routed)           0.449    19.533    coprocessor/combo_adder/preg[1][3]_i_33_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I1_O)        0.124    19.657 r  coprocessor/combo_adder/preg[1][3]_i_22/O
                         net (fo=1, routed)           0.000    19.657    coprocessor/combo_adder/preg[1][3]_i_22_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    19.905 r  coprocessor/combo_adder/preg_reg[1][3]_i_5/O[3]
                         net (fo=1, routed)           0.646    20.551    coprocessor/combo_adder/manDist[7]
    SLICE_X43Y90         LUT5 (Prop_lut5_I2_O)        0.306    20.857 r  coprocessor/combo_adder/preg[0][7]_i_2/O
                         net (fo=1, routed)           0.407    21.264    coprocessor/combo_adder/preg[0][7]_i_2_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.124    21.388 r  coprocessor/combo_adder/preg[0][7]_i_1/O
                         net (fo=1, routed)           0.000    21.388    vectC_piso/preg_reg[0][7]_1[7]
    SLICE_X43Y90         FDRE                                         r  vectC_piso/preg_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.513     8.493    vectC_piso/clk_out1
    SLICE_X43Y90         FDRE                                         r  vectC_piso/preg_reg[0][7]/C
                         clock pessimism              0.480     8.973    
                         clock uncertainty           -0.074     8.899    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.031     8.930    vectC_piso/preg_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                         -21.388    
  -------------------------------------------------------------------
                         slack                                -12.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 vectC_piso/preg_reg[126][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[125][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.958%)  route 0.194ns (51.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       0.559    -0.605    vectC_piso/clk_out1
    SLICE_X51Y67         FDRE                                         r  vectC_piso/preg_reg[126][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  vectC_piso/preg_reg[126][3]/Q
                         net (fo=1, routed)           0.194    -0.270    input_instance/preg_reg[125][7]_2[3]
    SLICE_X52Y66         LUT3 (Prop_lut3_I1_O)        0.045    -0.225 r  input_instance/preg[125][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    vectC_piso/preg_reg[125][7]_1[3]
    SLICE_X52Y66         FDRE                                         r  vectC_piso/preg_reg[125][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       0.827    -0.846    vectC_piso/clk_out1
    SLICE_X52Y66         FDRE                                         r  vectC_piso/preg_reg[125][3]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.092    -0.250    vectC_piso/preg_reg[125][3]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 vectC_piso/preg_reg[863][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[862][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.306%)  route 0.225ns (54.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       0.643    -0.521    vectC_piso/clk_out1
    SLICE_X47Y150        FDRE                                         r  vectC_piso/preg_reg[863][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  vectC_piso/preg_reg[863][3]/Q
                         net (fo=1, routed)           0.225    -0.155    coprocessor/preg_reg[862][7][3]
    SLICE_X56Y150        LUT5 (Prop_lut5_I3_O)        0.045    -0.110 r  coprocessor/preg[862][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    vectC_piso/preg_reg[862][7]_1[3]
    SLICE_X56Y150        FDRE                                         r  vectC_piso/preg_reg[862][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       0.916    -0.757    vectC_piso/clk_out1
    SLICE_X56Y150        FDRE                                         r  vectC_piso/preg_reg[862][3]/C
                         clock pessimism              0.500    -0.257    
    SLICE_X56Y150        FDRE (Hold_fdre_C_D)         0.121    -0.136    vectC_piso/preg_reg[862][3]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vectC_piso/preg_reg[180][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[179][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.753%)  route 0.212ns (53.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       0.630    -0.534    vectC_piso/clk_out1
    SLICE_X52Y4          FDRE                                         r  vectC_piso/preg_reg[180][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  vectC_piso/preg_reg[180][1]/Q
                         net (fo=1, routed)           0.212    -0.181    vectA_sipo/preg_reg[179][2]_1[0]
    SLICE_X49Y6          LUT4 (Prop_lut4_I2_O)        0.045    -0.136 r  vectA_sipo/preg[179][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    vectC_piso/preg_reg[179][7]_1[1]
    SLICE_X49Y6          FDRE                                         r  vectC_piso/preg_reg[179][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       0.907    -0.766    vectC_piso/clk_out1
    SLICE_X49Y6          FDRE                                         r  vectC_piso/preg_reg[179][1]/C
                         clock pessimism              0.501    -0.266    
    SLICE_X49Y6          FDRE (Hold_fdre_C_D)         0.092    -0.174    vectC_piso/preg_reg[179][1]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 vectC_piso/preg_reg[869][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[868][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.769%)  route 0.104ns (33.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       0.648    -0.516    vectC_piso/clk_out1
    SLICE_X34Y150        FDRE                                         r  vectC_piso/preg_reg[869][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.352 r  vectC_piso/preg_reg[869][7]/Q
                         net (fo=1, routed)           0.104    -0.248    coprocessor/preg_reg[868][7][7]
    SLICE_X36Y149        LUT4 (Prop_lut4_I2_O)        0.045    -0.203 r  coprocessor/preg[868][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    vectC_piso/preg_reg[868][7]_1[7]
    SLICE_X36Y149        FDRE                                         r  vectC_piso/preg_reg[868][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       0.836    -0.837    vectC_piso/clk_out1
    SLICE_X36Y149        FDRE                                         r  vectC_piso/preg_reg[868][7]/C
                         clock pessimism              0.504    -0.333    
    SLICE_X36Y149        FDRE (Hold_fdre_C_D)         0.092    -0.241    vectC_piso/preg_reg[868][7]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 vectA_sipo/preg_reg[126][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectA_sipo/preg_reg[125][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.837%)  route 0.242ns (63.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       0.557    -0.607    vectA_sipo/clk_out1
    SLICE_X51Y69         FDRE                                         r  vectA_sipo/preg_reg[126][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  vectA_sipo/preg_reg[126][6]/Q
                         net (fo=8, routed)           0.242    -0.225    vectA_sipo/preg_reg[126][7]_0[6]
    SLICE_X53Y67         FDRE                                         r  vectA_sipo/preg_reg[125][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       0.826    -0.847    vectA_sipo/clk_out1
    SLICE_X53Y67         FDRE                                         r  vectA_sipo/preg_reg[125][6]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X53Y67         FDRE (Hold_fdre_C_D)         0.072    -0.271    vectA_sipo/preg_reg[125][6]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 vectC_piso/preg_reg[798][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[797][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (43.002%)  route 0.247ns (56.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       0.554    -0.610    vectC_piso/clk_out1
    SLICE_X55Y114        FDRE                                         r  vectC_piso/preg_reg[798][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  vectC_piso/preg_reg[798][3]/Q
                         net (fo=1, routed)           0.247    -0.223    coprocessor/preg_reg[797][7][3]
    SLICE_X50Y117        LUT5 (Prop_lut5_I3_O)        0.045    -0.178 r  coprocessor/preg[797][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    vectC_piso/preg_reg[797][7]_1[3]
    SLICE_X50Y117        FDRE                                         r  vectC_piso/preg_reg[797][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       0.821    -0.852    vectC_piso/clk_out1
    SLICE_X50Y117        FDRE                                         r  vectC_piso/preg_reg[797][3]/C
                         clock pessimism              0.504    -0.348    
    SLICE_X50Y117        FDRE (Hold_fdre_C_D)         0.121    -0.227    vectC_piso/preg_reg[797][3]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 vectC_piso/preg_reg[403][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[402][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.325%)  route 0.223ns (51.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       0.622    -0.542    vectC_piso/clk_out1
    SLICE_X56Y29         FDRE                                         r  vectC_piso/preg_reg[403][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  vectC_piso/preg_reg[403][0]/Q
                         net (fo=1, routed)           0.223    -0.154    coprocessor/preg_reg[402][7][0]
    SLICE_X50Y28         LUT5 (Prop_lut5_I3_O)        0.045    -0.109 r  coprocessor/preg[402][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    vectC_piso/preg_reg[402][7]_1[0]
    SLICE_X50Y28         FDRE                                         r  vectC_piso/preg_reg[402][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       0.893    -0.780    vectC_piso/clk_out1
    SLICE_X50Y28         FDRE                                         r  vectC_piso/preg_reg[402][0]/C
                         clock pessimism              0.501    -0.280    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.120    -0.160    vectC_piso/preg_reg[402][0]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 vectA_sipo/preg_reg[398][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectA_sipo/preg_reg[397][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.765%)  route 0.243ns (63.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       0.627    -0.537    vectA_sipo/clk_out1
    SLICE_X51Y35         FDRE                                         r  vectA_sipo/preg_reg[398][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  vectA_sipo/preg_reg[398][1]/Q
                         net (fo=8, routed)           0.243    -0.153    vectA_sipo/preg_reg[398][7]_0[1]
    SLICE_X53Y34         FDRE                                         r  vectA_sipo/preg_reg[397][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       0.898    -0.775    vectA_sipo/clk_out1
    SLICE_X53Y34         FDRE                                         r  vectA_sipo/preg_reg[397][1]/C
                         clock pessimism              0.501    -0.275    
    SLICE_X53Y34         FDRE (Hold_fdre_C_D)         0.070    -0.205    vectA_sipo/preg_reg[397][1]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 vectA_sipo/preg_reg[398][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectA_sipo/preg_reg[397][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.737%)  route 0.243ns (63.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       0.627    -0.537    vectA_sipo/clk_out1
    SLICE_X51Y35         FDRE                                         r  vectA_sipo/preg_reg[398][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  vectA_sipo/preg_reg[398][5]/Q
                         net (fo=8, routed)           0.243    -0.153    vectA_sipo/preg_reg[398][7]_0[5]
    SLICE_X52Y33         FDRE                                         r  vectA_sipo/preg_reg[397][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       0.897    -0.776    vectA_sipo/clk_out1
    SLICE_X52Y33         FDRE                                         r  vectA_sipo/preg_reg[397][5]/C
                         clock pessimism              0.501    -0.276    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.070    -0.206    vectA_sipo/preg_reg[397][5]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 vectB_sipo/preg_reg[883][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectB_sipo/preg_reg[882][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.067%)  route 0.250ns (63.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       0.641    -0.523    vectB_sipo/clk_out1
    SLICE_X53Y152        FDRE                                         r  vectB_sipo/preg_reg[883][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  vectB_sipo/preg_reg[883][6]/Q
                         net (fo=7, routed)           0.250    -0.132    vectB_sipo/preg_reg[883][7]_0[6]
    SLICE_X47Y152        FDRE                                         r  vectB_sipo/preg_reg[882][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=24736, routed)       0.918    -0.755    vectB_sipo/clk_out1
    SLICE_X47Y152        FDRE                                         r  vectB_sipo/preg_reg[882][6]/C
                         clock pessimism              0.500    -0.255    
    SLICE_X47Y152        FDRE (Hold_fdre_C_D)         0.070    -0.185    vectB_sipo/preg_reg[882][6]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   main_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y57     vectA_sipo/preg_reg[136][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y57     vectA_sipo/preg_reg[136][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y57     vectA_sipo/preg_reg[136][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y57     vectA_sipo/preg_reg[136][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y59     vectA_sipo/preg_reg[136][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y58     vectA_sipo/preg_reg[136][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y58     vectA_sipo/preg_reg[136][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y58     vectA_sipo/preg_reg[136][7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y57     vectA_sipo/preg_reg[136][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y57     vectA_sipo/preg_reg[136][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y57     vectA_sipo/preg_reg[136][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y57     vectA_sipo/preg_reg[136][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y59     vectA_sipo/preg_reg[136][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y58     vectA_sipo/preg_reg[136][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y58     vectA_sipo/preg_reg[136][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y58     vectA_sipo/preg_reg[136][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y25     vectA_sipo/preg_reg[358][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y25      vectA_sipo/preg_reg[358][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y25     vectA_sipo/preg_reg[358][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y25      vectA_sipo/preg_reg[358][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y25     vectA_sipo/preg_reg[358][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y25     vectA_sipo/preg_reg[359][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y25     vectA_sipo/preg_reg[359][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y25     vectA_sipo/preg_reg[359][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y25     vectA_sipo/preg_reg[359][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y20     vectB_sipo/preg_reg[453][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y19     vectB_sipo/preg_reg[454][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y19     vectB_sipo/preg_reg[454][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   main_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBOUT



