// Seed: 4017480196
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  inout supply1 id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output supply1 id_2;
  input wire id_1;
  parameter id_10 = -1;
  assign id_7 = -1'b0;
  assign id_2 = -1;
  wire id_11 = id_10;
endmodule
module module_1 #(
    parameter id_5 = 32'd14
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  output wire id_6;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_6,
      id_4,
      id_6,
      id_2,
      id_3,
      id_3,
      id_6
  );
  inout wire _id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
endmodule
