
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mcookie_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014b8 <.init>:
  4014b8:	stp	x29, x30, [sp, #-16]!
  4014bc:	mov	x29, sp
  4014c0:	bl	401ea8 <ferror@plt+0x5e8>
  4014c4:	ldp	x29, x30, [sp], #16
  4014c8:	ret

Disassembly of section .plt:

00000000004014d0 <memcpy@plt-0x20>:
  4014d0:	stp	x16, x30, [sp, #-16]!
  4014d4:	adrp	x16, 416000 <ferror@plt+0x14740>
  4014d8:	ldr	x17, [x16, #4088]
  4014dc:	add	x16, x16, #0xff8
  4014e0:	br	x17
  4014e4:	nop
  4014e8:	nop
  4014ec:	nop

00000000004014f0 <memcpy@plt>:
  4014f0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4014f4:	ldr	x17, [x16]
  4014f8:	add	x16, x16, #0x0
  4014fc:	br	x17

0000000000401500 <_exit@plt>:
  401500:	adrp	x16, 417000 <ferror@plt+0x15740>
  401504:	ldr	x17, [x16, #8]
  401508:	add	x16, x16, #0x8
  40150c:	br	x17

0000000000401510 <strtoul@plt>:
  401510:	adrp	x16, 417000 <ferror@plt+0x15740>
  401514:	ldr	x17, [x16, #16]
  401518:	add	x16, x16, #0x10
  40151c:	br	x17

0000000000401520 <strlen@plt>:
  401520:	adrp	x16, 417000 <ferror@plt+0x15740>
  401524:	ldr	x17, [x16, #24]
  401528:	add	x16, x16, #0x18
  40152c:	br	x17

0000000000401530 <fputs@plt>:
  401530:	adrp	x16, 417000 <ferror@plt+0x15740>
  401534:	ldr	x17, [x16, #32]
  401538:	add	x16, x16, #0x20
  40153c:	br	x17

0000000000401540 <exit@plt>:
  401540:	adrp	x16, 417000 <ferror@plt+0x15740>
  401544:	ldr	x17, [x16, #40]
  401548:	add	x16, x16, #0x28
  40154c:	br	x17

0000000000401550 <dup@plt>:
  401550:	adrp	x16, 417000 <ferror@plt+0x15740>
  401554:	ldr	x17, [x16, #48]
  401558:	add	x16, x16, #0x30
  40155c:	br	x17

0000000000401560 <strtod@plt>:
  401560:	adrp	x16, 417000 <ferror@plt+0x15740>
  401564:	ldr	x17, [x16, #56]
  401568:	add	x16, x16, #0x38
  40156c:	br	x17

0000000000401570 <getuid@plt>:
  401570:	adrp	x16, 417000 <ferror@plt+0x15740>
  401574:	ldr	x17, [x16, #64]
  401578:	add	x16, x16, #0x40
  40157c:	br	x17

0000000000401580 <putc@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x15740>
  401584:	ldr	x17, [x16, #72]
  401588:	add	x16, x16, #0x48
  40158c:	br	x17

0000000000401590 <__cxa_atexit@plt>:
  401590:	adrp	x16, 417000 <ferror@plt+0x15740>
  401594:	ldr	x17, [x16, #80]
  401598:	add	x16, x16, #0x50
  40159c:	br	x17

00000000004015a0 <fputc@plt>:
  4015a0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4015a4:	ldr	x17, [x16, #88]
  4015a8:	add	x16, x16, #0x58
  4015ac:	br	x17

00000000004015b0 <snprintf@plt>:
  4015b0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4015b4:	ldr	x17, [x16, #96]
  4015b8:	add	x16, x16, #0x60
  4015bc:	br	x17

00000000004015c0 <localeconv@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4015c4:	ldr	x17, [x16, #104]
  4015c8:	add	x16, x16, #0x68
  4015cc:	br	x17

00000000004015d0 <fileno@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4015d4:	ldr	x17, [x16, #112]
  4015d8:	add	x16, x16, #0x70
  4015dc:	br	x17

00000000004015e0 <getpid@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4015e4:	ldr	x17, [x16, #120]
  4015e8:	add	x16, x16, #0x78
  4015ec:	br	x17

00000000004015f0 <malloc@plt>:
  4015f0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4015f4:	ldr	x17, [x16, #128]
  4015f8:	add	x16, x16, #0x80
  4015fc:	br	x17

0000000000401600 <open@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x15740>
  401604:	ldr	x17, [x16, #136]
  401608:	add	x16, x16, #0x88
  40160c:	br	x17

0000000000401610 <getppid@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x15740>
  401614:	ldr	x17, [x16, #144]
  401618:	add	x16, x16, #0x90
  40161c:	br	x17

0000000000401620 <__strtol_internal@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x15740>
  401624:	ldr	x17, [x16, #152]
  401628:	add	x16, x16, #0x98
  40162c:	br	x17

0000000000401630 <strncmp@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x15740>
  401634:	ldr	x17, [x16, #160]
  401638:	add	x16, x16, #0xa0
  40163c:	br	x17

0000000000401640 <bindtextdomain@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x15740>
  401644:	ldr	x17, [x16, #168]
  401648:	add	x16, x16, #0xa8
  40164c:	br	x17

0000000000401650 <__libc_start_main@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x15740>
  401654:	ldr	x17, [x16, #176]
  401658:	add	x16, x16, #0xb0
  40165c:	br	x17

0000000000401660 <fgetc@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x15740>
  401664:	ldr	x17, [x16, #184]
  401668:	add	x16, x16, #0xb8
  40166c:	br	x17

0000000000401670 <memset@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x15740>
  401674:	ldr	x17, [x16, #192]
  401678:	add	x16, x16, #0xc0
  40167c:	br	x17

0000000000401680 <gettimeofday@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x15740>
  401684:	ldr	x17, [x16, #200]
  401688:	add	x16, x16, #0xc8
  40168c:	br	x17

0000000000401690 <random@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x15740>
  401694:	ldr	x17, [x16, #208]
  401698:	add	x16, x16, #0xd0
  40169c:	br	x17

00000000004016a0 <__strtoul_internal@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4016a4:	ldr	x17, [x16, #216]
  4016a8:	add	x16, x16, #0xd8
  4016ac:	br	x17

00000000004016b0 <strdup@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4016b4:	ldr	x17, [x16, #224]
  4016b8:	add	x16, x16, #0xe0
  4016bc:	br	x17

00000000004016c0 <close@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4016c4:	ldr	x17, [x16, #232]
  4016c8:	add	x16, x16, #0xe8
  4016cc:	br	x17

00000000004016d0 <__gmon_start__@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4016d4:	ldr	x17, [x16, #240]
  4016d8:	add	x16, x16, #0xf0
  4016dc:	br	x17

00000000004016e0 <abort@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4016e4:	ldr	x17, [x16, #248]
  4016e8:	add	x16, x16, #0xf8
  4016ec:	br	x17

00000000004016f0 <textdomain@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4016f4:	ldr	x17, [x16, #256]
  4016f8:	add	x16, x16, #0x100
  4016fc:	br	x17

0000000000401700 <getopt_long@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x15740>
  401704:	ldr	x17, [x16, #264]
  401708:	add	x16, x16, #0x108
  40170c:	br	x17

0000000000401710 <strcmp@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x15740>
  401714:	ldr	x17, [x16, #272]
  401718:	add	x16, x16, #0x110
  40171c:	br	x17

0000000000401720 <warn@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x15740>
  401724:	ldr	x17, [x16, #280]
  401728:	add	x16, x16, #0x118
  40172c:	br	x17

0000000000401730 <__ctype_b_loc@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x15740>
  401734:	ldr	x17, [x16, #288]
  401738:	add	x16, x16, #0x120
  40173c:	br	x17

0000000000401740 <strtol@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x15740>
  401744:	ldr	x17, [x16, #296]
  401748:	add	x16, x16, #0x128
  40174c:	br	x17

0000000000401750 <free@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x15740>
  401754:	ldr	x17, [x16, #304]
  401758:	add	x16, x16, #0x130
  40175c:	br	x17

0000000000401760 <nanosleep@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x15740>
  401764:	ldr	x17, [x16, #312]
  401768:	add	x16, x16, #0x138
  40176c:	br	x17

0000000000401770 <vasprintf@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x15740>
  401774:	ldr	x17, [x16, #320]
  401778:	add	x16, x16, #0x140
  40177c:	br	x17

0000000000401780 <strndup@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x15740>
  401784:	ldr	x17, [x16, #328]
  401788:	add	x16, x16, #0x148
  40178c:	br	x17

0000000000401790 <strspn@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x15740>
  401794:	ldr	x17, [x16, #336]
  401798:	add	x16, x16, #0x150
  40179c:	br	x17

00000000004017a0 <strchr@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4017a4:	ldr	x17, [x16, #344]
  4017a8:	add	x16, x16, #0x158
  4017ac:	br	x17

00000000004017b0 <fcntl@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4017b4:	ldr	x17, [x16, #352]
  4017b8:	add	x16, x16, #0x160
  4017bc:	br	x17

00000000004017c0 <dcngettext@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4017c4:	ldr	x17, [x16, #360]
  4017c8:	add	x16, x16, #0x168
  4017cc:	br	x17

00000000004017d0 <fflush@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4017d4:	ldr	x17, [x16, #368]
  4017d8:	add	x16, x16, #0x170
  4017dc:	br	x17

00000000004017e0 <warnx@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4017e4:	ldr	x17, [x16, #376]
  4017e8:	add	x16, x16, #0x178
  4017ec:	br	x17

00000000004017f0 <read@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4017f4:	ldr	x17, [x16, #384]
  4017f8:	add	x16, x16, #0x180
  4017fc:	br	x17

0000000000401800 <jrand48@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x15740>
  401804:	ldr	x17, [x16, #392]
  401808:	add	x16, x16, #0x188
  40180c:	br	x17

0000000000401810 <dcgettext@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15740>
  401814:	ldr	x17, [x16, #400]
  401818:	add	x16, x16, #0x190
  40181c:	br	x17

0000000000401820 <srandom@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15740>
  401824:	ldr	x17, [x16, #408]
  401828:	add	x16, x16, #0x198
  40182c:	br	x17

0000000000401830 <errx@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15740>
  401834:	ldr	x17, [x16, #416]
  401838:	add	x16, x16, #0x1a0
  40183c:	br	x17

0000000000401840 <getrandom@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15740>
  401844:	ldr	x17, [x16, #424]
  401848:	add	x16, x16, #0x1a8
  40184c:	br	x17

0000000000401850 <strcspn@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15740>
  401854:	ldr	x17, [x16, #432]
  401858:	add	x16, x16, #0x1b0
  40185c:	br	x17

0000000000401860 <printf@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15740>
  401864:	ldr	x17, [x16, #440]
  401868:	add	x16, x16, #0x1b8
  40186c:	br	x17

0000000000401870 <__errno_location@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15740>
  401874:	ldr	x17, [x16, #448]
  401878:	add	x16, x16, #0x1c0
  40187c:	br	x17

0000000000401880 <syscall@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15740>
  401884:	ldr	x17, [x16, #456]
  401888:	add	x16, x16, #0x1c8
  40188c:	br	x17

0000000000401890 <fprintf@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15740>
  401894:	ldr	x17, [x16, #464]
  401898:	add	x16, x16, #0x1d0
  40189c:	br	x17

00000000004018a0 <err@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4018a4:	ldr	x17, [x16, #472]
  4018a8:	add	x16, x16, #0x1d8
  4018ac:	br	x17

00000000004018b0 <setlocale@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4018b4:	ldr	x17, [x16, #480]
  4018b8:	add	x16, x16, #0x1e0
  4018bc:	br	x17

00000000004018c0 <ferror@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4018c4:	ldr	x17, [x16, #488]
  4018c8:	add	x16, x16, #0x1e8
  4018cc:	br	x17

Disassembly of section .text:

00000000004018d0 <.text>:
  4018d0:	stp	x29, x30, [sp, #-368]!
  4018d4:	mov	x29, sp
  4018d8:	stp	x19, x20, [sp, #16]
  4018dc:	mov	w19, w0
  4018e0:	mov	w0, #0x6                   	// #6
  4018e4:	stp	x21, x22, [sp, #32]
  4018e8:	mov	x22, x1
  4018ec:	adrp	x1, 405000 <ferror@plt+0x3740>
  4018f0:	add	x1, x1, #0x198
  4018f4:	stp	x23, x24, [sp, #48]
  4018f8:	adrp	x20, 405000 <ferror@plt+0x3740>
  4018fc:	stp	x25, x26, [sp, #64]
  401900:	add	x20, x20, #0x120
  401904:	sbfiz	x24, x19, #3, #32
  401908:	str	x27, [sp, #80]
  40190c:	adrp	x21, 405000 <ferror@plt+0x3740>
  401910:	stp	xzr, xzr, [sp, #120]
  401914:	adrp	x25, 405000 <ferror@plt+0x3740>
  401918:	add	x21, x21, #0x450
  40191c:	stp	xzr, xzr, [sp, #136]
  401920:	add	x25, x25, #0x150
  401924:	adrp	x23, 417000 <ferror@plt+0x15740>
  401928:	stp	xzr, xzr, [sp, #152]
  40192c:	stp	xzr, xzr, [sp, #168]
  401930:	stp	xzr, xzr, [sp, #184]
  401934:	stp	xzr, xzr, [sp, #200]
  401938:	stp	xzr, xzr, [sp, #216]
  40193c:	str	xzr, [sp, #232]
  401940:	bl	4018b0 <setlocale@plt>
  401944:	adrp	x1, 405000 <ferror@plt+0x3740>
  401948:	add	x1, x1, #0x108
  40194c:	mov	x0, x20
  401950:	bl	401640 <bindtextdomain@plt>
  401954:	mov	x0, x20
  401958:	adrp	x20, 405000 <ferror@plt+0x3740>
  40195c:	bl	4016f0 <textdomain@plt>
  401960:	add	x20, x20, #0x350
  401964:	adrp	x0, 402000 <ferror@plt+0x740>
  401968:	add	x0, x0, #0xc0
  40196c:	bl	4050b8 <ferror@plt+0x37f8>
  401970:	cmp	x24, #0x0
  401974:	cset	w26, ne  // ne = any
  401978:	mov	x3, x21
  40197c:	mov	x2, x20
  401980:	mov	x1, x22
  401984:	mov	w0, w19
  401988:	mov	x4, #0x0                   	// #0
  40198c:	bl	401700 <getopt_long@plt>
  401990:	cmn	w0, #0x1
  401994:	b.eq	401a28 <ferror@plt+0x168>  // b.none
  401998:	cmp	w0, #0x68
  40199c:	b.eq	401cdc <ferror@plt+0x41c>  // b.none
  4019a0:	b.gt	4019dc <ferror@plt+0x11c>
  4019a4:	cmp	w0, #0x56
  4019a8:	b.ne	401b04 <ferror@plt+0x244>  // b.any
  4019ac:	mov	w2, #0x5                   	// #5
  4019b0:	adrp	x1, 405000 <ferror@plt+0x3740>
  4019b4:	mov	x0, #0x0                   	// #0
  4019b8:	add	x1, x1, #0x168
  4019bc:	bl	401810 <dcgettext@plt>
  4019c0:	adrp	x1, 417000 <ferror@plt+0x15740>
  4019c4:	adrp	x2, 405000 <ferror@plt+0x3740>
  4019c8:	add	x2, x2, #0x178
  4019cc:	ldr	x1, [x1, #544]
  4019d0:	bl	401860 <printf@plt>
  4019d4:	mov	w0, #0x0                   	// #0
  4019d8:	bl	401540 <exit@plt>
  4019dc:	cmp	w0, #0x6d
  4019e0:	b.ne	401b2c <ferror@plt+0x26c>  // b.any
  4019e4:	ldr	x27, [x23, #528]
  4019e8:	mov	w2, #0x5                   	// #5
  4019ec:	mov	x1, x25
  4019f0:	mov	x0, #0x0                   	// #0
  4019f4:	bl	401810 <dcgettext@plt>
  4019f8:	mov	x1, x0
  4019fc:	mov	x0, x27
  401a00:	bl	4040a8 <ferror@plt+0x27e8>
  401a04:	mov	x3, x21
  401a08:	mov	x2, x20
  401a0c:	mov	x1, x22
  401a10:	mov	x4, #0x0                   	// #0
  401a14:	str	x0, [sp, #224]
  401a18:	mov	w0, w19
  401a1c:	bl	401700 <getopt_long@plt>
  401a20:	cmn	w0, #0x1
  401a24:	b.ne	401998 <ferror@plt+0xd8>  // b.any
  401a28:	ldr	x0, [sp, #224]
  401a2c:	cbz	x0, 401a38 <ferror@plt+0x178>
  401a30:	ldr	x0, [sp, #216]
  401a34:	cbz	x0, 401c44 <ferror@plt+0x384>
  401a38:	add	x0, sp, #0x78
  401a3c:	bl	4021c8 <ferror@plt+0x908>
  401a40:	ldr	x0, [sp, #216]
  401a44:	mov	x20, #0x0                   	// #0
  401a48:	cbz	x0, 401bb8 <ferror@plt+0x2f8>
  401a4c:	adrp	x24, 405000 <ferror@plt+0x3740>
  401a50:	adrp	x23, 405000 <ferror@plt+0x3740>
  401a54:	add	x24, x24, #0x398
  401a58:	add	x23, x23, #0x3b0
  401a5c:	adrp	x25, 417000 <ferror@plt+0x15740>
  401a60:	b	401a90 <ferror@plt+0x1d0>
  401a64:	ldrsb	w0, [x21, #1]
  401a68:	cbnz	w0, 401aa8 <ferror@plt+0x1e8>
  401a6c:	add	x0, sp, #0x78
  401a70:	bl	401f68 <ferror@plt+0x6a8>
  401a74:	ldrb	w1, [sp, #232]
  401a78:	mov	x22, x0
  401a7c:	tbnz	w1, #0, 401b60 <ferror@plt+0x2a0>
  401a80:	ldr	x0, [sp, #216]
  401a84:	add	x20, x20, #0x1
  401a88:	cmp	x20, x0
  401a8c:	b.cs	401bb8 <ferror@plt+0x2f8>  // b.hs, b.nlast
  401a90:	ldr	x0, [sp, #208]
  401a94:	mov	w1, #0x0                   	// #0
  401a98:	ldr	x21, [x0, x20, lsl #3]
  401a9c:	ldrsb	w0, [x21]
  401aa0:	cmp	w0, #0x2d
  401aa4:	b.eq	401a64 <ferror@plt+0x1a4>  // b.none
  401aa8:	mov	x0, x21
  401aac:	bl	401600 <open@plt>
  401ab0:	mov	w19, w0
  401ab4:	tbnz	w0, #31, 401b98 <ferror@plt+0x2d8>
  401ab8:	mov	w1, w0
  401abc:	add	x0, sp, #0x78
  401ac0:	bl	401f68 <ferror@plt+0x6a8>
  401ac4:	mov	x22, x0
  401ac8:	ldrb	w1, [sp, #232]
  401acc:	tbnz	w1, #0, 401b64 <ferror@plt+0x2a4>
  401ad0:	cbz	w19, 401a80 <ferror@plt+0x1c0>
  401ad4:	mov	w0, w19
  401ad8:	bl	4016c0 <close@plt>
  401adc:	cbz	w0, 401a80 <ferror@plt+0x1c0>
  401ae0:	mov	w2, #0x5                   	// #5
  401ae4:	adrp	x1, 405000 <ferror@plt+0x3740>
  401ae8:	mov	x0, #0x0                   	// #0
  401aec:	add	x1, x1, #0x3c8
  401af0:	bl	401810 <dcgettext@plt>
  401af4:	mov	x1, x0
  401af8:	mov	x2, x21
  401afc:	mov	w0, #0x1                   	// #1
  401b00:	bl	4018a0 <err@plt>
  401b04:	cmp	w0, #0x66
  401b08:	b.ne	401ca4 <ferror@plt+0x3e4>  // b.any
  401b0c:	ldr	x0, [sp, #208]
  401b10:	cbz	x0, 401b44 <ferror@plt+0x284>
  401b14:	ldr	x1, [sp, #216]
  401b18:	ldr	x2, [x23, #528]
  401b1c:	add	x3, x1, #0x1
  401b20:	str	x3, [sp, #216]
  401b24:	str	x2, [x0, x1, lsl #3]
  401b28:	b	401978 <ferror@plt+0xb8>
  401b2c:	cmp	w0, #0x76
  401b30:	b.ne	401ca4 <ferror@plt+0x3e4>  // b.any
  401b34:	ldrb	w0, [sp, #232]
  401b38:	orr	w0, w0, #0x1
  401b3c:	strb	w0, [sp, #232]
  401b40:	b	401978 <ferror@plt+0xb8>
  401b44:	mov	x0, x24
  401b48:	bl	4015f0 <malloc@plt>
  401b4c:	cmp	x0, #0x0
  401b50:	ccmp	w26, #0x0, #0x4, eq  // eq = none
  401b54:	b.ne	401e44 <ferror@plt+0x584>  // b.any
  401b58:	str	x0, [sp, #208]
  401b5c:	b	401b14 <ferror@plt+0x254>
  401b60:	mov	w19, #0x0                   	// #0
  401b64:	ldr	x26, [x25, #520]
  401b68:	mov	w4, #0x5                   	// #5
  401b6c:	mov	x3, x22
  401b70:	mov	x2, x24
  401b74:	mov	x1, x23
  401b78:	mov	x0, #0x0                   	// #0
  401b7c:	bl	4017c0 <dcngettext@plt>
  401b80:	mov	x1, x0
  401b84:	mov	x3, x21
  401b88:	mov	x2, x22
  401b8c:	mov	x0, x26
  401b90:	bl	401890 <fprintf@plt>
  401b94:	b	401ad0 <ferror@plt+0x210>
  401b98:	mov	w2, #0x5                   	// #5
  401b9c:	adrp	x1, 405000 <ferror@plt+0x3740>
  401ba0:	mov	x0, #0x0                   	// #0
  401ba4:	add	x1, x1, #0x388
  401ba8:	bl	401810 <dcgettext@plt>
  401bac:	mov	x1, x21
  401bb0:	bl	401720 <warn@plt>
  401bb4:	b	401a80 <ferror@plt+0x1c0>
  401bb8:	ldr	x0, [sp, #208]
  401bbc:	bl	401750 <free@plt>
  401bc0:	add	x0, sp, #0xf0
  401bc4:	mov	x1, #0x80                  	// #128
  401bc8:	bl	402f40 <ferror@plt+0x1680>
  401bcc:	add	x0, sp, #0x78
  401bd0:	add	x1, sp, #0xf0
  401bd4:	mov	w2, #0x80                  	// #128
  401bd8:	bl	402bd0 <ferror@plt+0x1310>
  401bdc:	ldrb	w0, [sp, #232]
  401be0:	tbnz	w0, #0, 401c5c <ferror@plt+0x39c>
  401be4:	add	x19, sp, #0x68
  401be8:	adrp	x20, 405000 <ferror@plt+0x3740>
  401bec:	add	x21, x19, #0x10
  401bf0:	add	x20, x20, #0x410
  401bf4:	add	x1, sp, #0x78
  401bf8:	mov	x0, x19
  401bfc:	bl	402cf0 <ferror@plt+0x1430>
  401c00:	ldrb	w1, [x19], #1
  401c04:	mov	x0, x20
  401c08:	bl	401860 <printf@plt>
  401c0c:	cmp	x21, x19
  401c10:	b.ne	401c00 <ferror@plt+0x340>  // b.any
  401c14:	adrp	x1, 417000 <ferror@plt+0x15740>
  401c18:	mov	w0, #0xa                   	// #10
  401c1c:	ldr	x1, [x1, #536]
  401c20:	bl	401580 <putc@plt>
  401c24:	mov	w0, #0x0                   	// #0
  401c28:	ldp	x19, x20, [sp, #16]
  401c2c:	ldp	x21, x22, [sp, #32]
  401c30:	ldp	x23, x24, [sp, #48]
  401c34:	ldp	x25, x26, [sp, #64]
  401c38:	ldr	x27, [sp, #80]
  401c3c:	ldp	x29, x30, [sp], #368
  401c40:	ret
  401c44:	adrp	x1, 405000 <ferror@plt+0x3740>
  401c48:	add	x1, x1, #0x358
  401c4c:	mov	w2, #0x5                   	// #5
  401c50:	bl	401810 <dcgettext@plt>
  401c54:	bl	4017e0 <warnx@plt>
  401c58:	b	401a38 <ferror@plt+0x178>
  401c5c:	adrp	x0, 417000 <ferror@plt+0x15740>
  401c60:	adrp	x2, 405000 <ferror@plt+0x3740>
  401c64:	adrp	x1, 405000 <ferror@plt+0x3740>
  401c68:	add	x2, x2, #0x3e0
  401c6c:	add	x1, x1, #0x3f8
  401c70:	mov	w4, #0x5                   	// #5
  401c74:	ldr	x20, [x0, #520]
  401c78:	mov	x3, #0x80                  	// #128
  401c7c:	mov	x0, #0x0                   	// #0
  401c80:	bl	4017c0 <dcngettext@plt>
  401c84:	mov	x19, x0
  401c88:	bl	403170 <ferror@plt+0x18b0>
  401c8c:	mov	x1, x19
  401c90:	mov	x3, x0
  401c94:	mov	w2, #0x80                  	// #128
  401c98:	mov	x0, x20
  401c9c:	bl	401890 <fprintf@plt>
  401ca0:	b	401be4 <ferror@plt+0x324>
  401ca4:	adrp	x0, 417000 <ferror@plt+0x15740>
  401ca8:	mov	w2, #0x5                   	// #5
  401cac:	adrp	x1, 405000 <ferror@plt+0x3740>
  401cb0:	add	x1, x1, #0x328
  401cb4:	ldr	x19, [x0, #520]
  401cb8:	mov	x0, #0x0                   	// #0
  401cbc:	bl	401810 <dcgettext@plt>
  401cc0:	mov	x1, x0
  401cc4:	adrp	x2, 417000 <ferror@plt+0x15740>
  401cc8:	mov	x0, x19
  401ccc:	ldr	x2, [x2, #544]
  401cd0:	bl	401890 <fprintf@plt>
  401cd4:	mov	w0, #0x1                   	// #1
  401cd8:	bl	401540 <exit@plt>
  401cdc:	adrp	x3, 417000 <ferror@plt+0x15740>
  401ce0:	mov	w2, #0x5                   	// #5
  401ce4:	adrp	x1, 405000 <ferror@plt+0x3740>
  401ce8:	mov	x0, #0x0                   	// #0
  401cec:	ldr	x19, [x3, #536]
  401cf0:	add	x1, x1, #0x190
  401cf4:	bl	401810 <dcgettext@plt>
  401cf8:	mov	x1, x19
  401cfc:	bl	401530 <fputs@plt>
  401d00:	mov	w2, #0x5                   	// #5
  401d04:	adrp	x1, 405000 <ferror@plt+0x3740>
  401d08:	mov	x0, #0x0                   	// #0
  401d0c:	add	x1, x1, #0x1a0
  401d10:	bl	401810 <dcgettext@plt>
  401d14:	mov	x1, x0
  401d18:	adrp	x2, 417000 <ferror@plt+0x15740>
  401d1c:	mov	x0, x19
  401d20:	ldr	x2, [x2, #544]
  401d24:	bl	401890 <fprintf@plt>
  401d28:	mov	x1, x19
  401d2c:	mov	w0, #0xa                   	// #10
  401d30:	bl	4015a0 <fputc@plt>
  401d34:	mov	w2, #0x5                   	// #5
  401d38:	adrp	x1, 405000 <ferror@plt+0x3740>
  401d3c:	mov	x0, #0x0                   	// #0
  401d40:	add	x1, x1, #0x1b0
  401d44:	bl	401810 <dcgettext@plt>
  401d48:	mov	x1, x19
  401d4c:	bl	401530 <fputs@plt>
  401d50:	mov	w2, #0x5                   	// #5
  401d54:	adrp	x1, 405000 <ferror@plt+0x3740>
  401d58:	mov	x0, #0x0                   	// #0
  401d5c:	add	x1, x1, #0x1d8
  401d60:	bl	401810 <dcgettext@plt>
  401d64:	mov	x1, x19
  401d68:	bl	401530 <fputs@plt>
  401d6c:	mov	w2, #0x5                   	// #5
  401d70:	adrp	x1, 405000 <ferror@plt+0x3740>
  401d74:	mov	x0, #0x0                   	// #0
  401d78:	add	x1, x1, #0x1e8
  401d7c:	bl	401810 <dcgettext@plt>
  401d80:	mov	x1, x19
  401d84:	bl	401530 <fputs@plt>
  401d88:	mov	w2, #0x5                   	// #5
  401d8c:	adrp	x1, 405000 <ferror@plt+0x3740>
  401d90:	mov	x0, #0x0                   	// #0
  401d94:	add	x1, x1, #0x220
  401d98:	bl	401810 <dcgettext@plt>
  401d9c:	mov	x1, x19
  401da0:	bl	401530 <fputs@plt>
  401da4:	mov	w2, #0x5                   	// #5
  401da8:	adrp	x1, 405000 <ferror@plt+0x3740>
  401dac:	mov	x0, #0x0                   	// #0
  401db0:	add	x1, x1, #0x260
  401db4:	bl	401810 <dcgettext@plt>
  401db8:	mov	x1, x19
  401dbc:	bl	401530 <fputs@plt>
  401dc0:	mov	x1, x19
  401dc4:	mov	w0, #0xa                   	// #10
  401dc8:	bl	4015a0 <fputc@plt>
  401dcc:	mov	w2, #0x5                   	// #5
  401dd0:	adrp	x1, 405000 <ferror@plt+0x3740>
  401dd4:	mov	x0, #0x0                   	// #0
  401dd8:	add	x1, x1, #0x298
  401ddc:	bl	401810 <dcgettext@plt>
  401de0:	mov	x19, x0
  401de4:	mov	w2, #0x5                   	// #5
  401de8:	adrp	x1, 405000 <ferror@plt+0x3740>
  401dec:	mov	x0, #0x0                   	// #0
  401df0:	add	x1, x1, #0x2b0
  401df4:	bl	401810 <dcgettext@plt>
  401df8:	mov	x4, x0
  401dfc:	adrp	x3, 405000 <ferror@plt+0x3740>
  401e00:	add	x3, x3, #0x2c0
  401e04:	mov	x2, x19
  401e08:	adrp	x1, 405000 <ferror@plt+0x3740>
  401e0c:	adrp	x0, 405000 <ferror@plt+0x3740>
  401e10:	add	x1, x1, #0x2d0
  401e14:	add	x0, x0, #0x2e0
  401e18:	bl	401860 <printf@plt>
  401e1c:	mov	w2, #0x5                   	// #5
  401e20:	adrp	x1, 405000 <ferror@plt+0x3740>
  401e24:	mov	x0, #0x0                   	// #0
  401e28:	add	x1, x1, #0x2f8
  401e2c:	bl	401810 <dcgettext@plt>
  401e30:	adrp	x1, 405000 <ferror@plt+0x3740>
  401e34:	add	x1, x1, #0x318
  401e38:	bl	401860 <printf@plt>
  401e3c:	mov	w0, #0x0                   	// #0
  401e40:	bl	401540 <exit@plt>
  401e44:	adrp	x1, 405000 <ferror@plt+0x3740>
  401e48:	mov	x2, x24
  401e4c:	add	x1, x1, #0x130
  401e50:	mov	w0, #0x1                   	// #1
  401e54:	bl	4018a0 <err@plt>
  401e58:	mov	x29, #0x0                   	// #0
  401e5c:	mov	x30, #0x0                   	// #0
  401e60:	mov	x5, x0
  401e64:	ldr	x1, [sp]
  401e68:	add	x2, sp, #0x8
  401e6c:	mov	x6, sp
  401e70:	movz	x0, #0x0, lsl #48
  401e74:	movk	x0, #0x0, lsl #32
  401e78:	movk	x0, #0x40, lsl #16
  401e7c:	movk	x0, #0x18d0
  401e80:	movz	x3, #0x0, lsl #48
  401e84:	movk	x3, #0x0, lsl #32
  401e88:	movk	x3, #0x40, lsl #16
  401e8c:	movk	x3, #0x5030
  401e90:	movz	x4, #0x0, lsl #48
  401e94:	movk	x4, #0x0, lsl #32
  401e98:	movk	x4, #0x40, lsl #16
  401e9c:	movk	x4, #0x50b0
  401ea0:	bl	401650 <__libc_start_main@plt>
  401ea4:	bl	4016e0 <abort@plt>
  401ea8:	adrp	x0, 416000 <ferror@plt+0x14740>
  401eac:	ldr	x0, [x0, #4064]
  401eb0:	cbz	x0, 401eb8 <ferror@plt+0x5f8>
  401eb4:	b	4016d0 <__gmon_start__@plt>
  401eb8:	ret
  401ebc:	nop
  401ec0:	adrp	x0, 417000 <ferror@plt+0x15740>
  401ec4:	add	x0, x0, #0x208
  401ec8:	adrp	x1, 417000 <ferror@plt+0x15740>
  401ecc:	add	x1, x1, #0x208
  401ed0:	cmp	x1, x0
  401ed4:	b.eq	401eec <ferror@plt+0x62c>  // b.none
  401ed8:	adrp	x1, 405000 <ferror@plt+0x3740>
  401edc:	ldr	x1, [x1, #232]
  401ee0:	cbz	x1, 401eec <ferror@plt+0x62c>
  401ee4:	mov	x16, x1
  401ee8:	br	x16
  401eec:	ret
  401ef0:	adrp	x0, 417000 <ferror@plt+0x15740>
  401ef4:	add	x0, x0, #0x208
  401ef8:	adrp	x1, 417000 <ferror@plt+0x15740>
  401efc:	add	x1, x1, #0x208
  401f00:	sub	x1, x1, x0
  401f04:	lsr	x2, x1, #63
  401f08:	add	x1, x2, x1, asr #3
  401f0c:	cmp	xzr, x1, asr #1
  401f10:	asr	x1, x1, #1
  401f14:	b.eq	401f2c <ferror@plt+0x66c>  // b.none
  401f18:	adrp	x2, 405000 <ferror@plt+0x3740>
  401f1c:	ldr	x2, [x2, #240]
  401f20:	cbz	x2, 401f2c <ferror@plt+0x66c>
  401f24:	mov	x16, x2
  401f28:	br	x16
  401f2c:	ret
  401f30:	stp	x29, x30, [sp, #-32]!
  401f34:	mov	x29, sp
  401f38:	str	x19, [sp, #16]
  401f3c:	adrp	x19, 417000 <ferror@plt+0x15740>
  401f40:	ldrb	w0, [x19, #552]
  401f44:	cbnz	w0, 401f54 <ferror@plt+0x694>
  401f48:	bl	401ec0 <ferror@plt+0x600>
  401f4c:	mov	w0, #0x1                   	// #1
  401f50:	strb	w0, [x19, #552]
  401f54:	ldr	x19, [sp, #16]
  401f58:	ldp	x29, x30, [sp], #32
  401f5c:	ret
  401f60:	b	401ef0 <ferror@plt+0x630>
  401f64:	nop
  401f68:	mov	x12, #0x1070                	// #4208
  401f6c:	sub	sp, sp, x12
  401f70:	stp	x29, x30, [sp]
  401f74:	mov	x29, sp
  401f78:	stp	x25, x26, [sp, #64]
  401f7c:	mov	x25, x0
  401f80:	mov	w26, w1
  401f84:	stp	x23, x24, [sp, #48]
  401f88:	mov	x0, #0x1000                	// #4096
  401f8c:	ldr	x24, [x25, #104]
  401f90:	str	x27, [sp, #80]
  401f94:	mov	x27, x0
  401f98:	stp	x19, x20, [sp, #16]
  401f9c:	cmp	x24, #0x0
  401fa0:	csel	x24, x24, x0, ne  // ne = any
  401fa4:	stp	x21, x22, [sp, #32]
  401fa8:	mov	x22, #0x0                   	// #0
  401fac:	nop
  401fb0:	sub	x19, x24, x22
  401fb4:	add	x21, sp, #0x70
  401fb8:	cmp	x19, #0x1, lsl #12
  401fbc:	mov	x0, x21
  401fc0:	csel	x19, x19, x27, cc  // cc = lo, ul, last
  401fc4:	mov	x20, #0x0                   	// #0
  401fc8:	mov	x2, x19
  401fcc:	mov	w23, #0x0                   	// #0
  401fd0:	mov	w1, #0x0                   	// #0
  401fd4:	bl	401670 <memset@plt>
  401fd8:	mov	x2, x19
  401fdc:	mov	x1, x21
  401fe0:	mov	w0, w26
  401fe4:	bl	4017f0 <read@plt>
  401fe8:	cmp	x0, #0x0
  401fec:	b.le	40201c <ferror@plt+0x75c>
  401ff0:	add	x21, x21, x0
  401ff4:	add	x20, x20, x0
  401ff8:	subs	x19, x19, x0
  401ffc:	b.eq	40209c <ferror@plt+0x7dc>  // b.none
  402000:	mov	x2, x19
  402004:	mov	x1, x21
  402008:	mov	w0, w26
  40200c:	mov	w23, #0x0                   	// #0
  402010:	bl	4017f0 <read@plt>
  402014:	cmp	x0, #0x0
  402018:	b.gt	401ff0 <ferror@plt+0x730>
  40201c:	b.eq	40203c <ferror@plt+0x77c>  // b.none
  402020:	bl	401870 <__errno_location@plt>
  402024:	ldr	w0, [x0]
  402028:	cmp	w0, #0xb
  40202c:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  402030:	b.ne	40203c <ferror@plt+0x77c>  // b.any
  402034:	cmp	w23, #0x4
  402038:	b.le	40207c <ferror@plt+0x7bc>
  40203c:	cbnz	x20, 40209c <ferror@plt+0x7dc>
  402040:	add	x1, sp, #0x70
  402044:	mov	x0, x25
  402048:	mov	w2, #0x1                   	// #1
  40204c:	strb	wzr, [sp, #112]
  402050:	bl	402bd0 <ferror@plt+0x1310>
  402054:	mov	x0, x22
  402058:	mov	x12, #0x1070                	// #4208
  40205c:	ldp	x29, x30, [sp]
  402060:	ldp	x19, x20, [sp, #16]
  402064:	ldp	x21, x22, [sp, #32]
  402068:	ldp	x23, x24, [sp, #48]
  40206c:	ldp	x25, x26, [sp, #64]
  402070:	ldr	x27, [sp, #80]
  402074:	add	sp, sp, x12
  402078:	ret
  40207c:	adrp	x2, 405000 <ferror@plt+0x3740>
  402080:	add	w23, w23, #0x1
  402084:	add	x0, sp, #0x60
  402088:	mov	x1, #0x0                   	// #0
  40208c:	ldr	q0, [x2, #1088]
  402090:	str	q0, [sp, #96]
  402094:	bl	401760 <nanosleep@plt>
  402098:	b	401fd8 <ferror@plt+0x718>
  40209c:	add	x22, x22, x20
  4020a0:	mov	w2, w20
  4020a4:	add	x1, sp, #0x70
  4020a8:	mov	x0, x25
  4020ac:	bl	402bd0 <ferror@plt+0x1310>
  4020b0:	cmp	x24, x22
  4020b4:	b.hi	401fb0 <ferror@plt+0x6f0>  // b.pmore
  4020b8:	b	402040 <ferror@plt+0x780>
  4020bc:	nop
  4020c0:	stp	x29, x30, [sp, #-32]!
  4020c4:	adrp	x0, 417000 <ferror@plt+0x15740>
  4020c8:	mov	x29, sp
  4020cc:	stp	x19, x20, [sp, #16]
  4020d0:	ldr	x20, [x0, #536]
  4020d4:	bl	401870 <__errno_location@plt>
  4020d8:	mov	x19, x0
  4020dc:	mov	x0, x20
  4020e0:	str	wzr, [x19]
  4020e4:	bl	4018c0 <ferror@plt>
  4020e8:	cbz	w0, 402188 <ferror@plt+0x8c8>
  4020ec:	ldr	w0, [x19]
  4020f0:	cmp	w0, #0x9
  4020f4:	b.ne	402138 <ferror@plt+0x878>  // b.any
  4020f8:	adrp	x0, 417000 <ferror@plt+0x15740>
  4020fc:	ldr	x20, [x0, #520]
  402100:	str	wzr, [x19]
  402104:	mov	x0, x20
  402108:	bl	4018c0 <ferror@plt>
  40210c:	cbnz	w0, 402120 <ferror@plt+0x860>
  402110:	mov	x0, x20
  402114:	bl	4017d0 <fflush@plt>
  402118:	cbz	w0, 402168 <ferror@plt+0x8a8>
  40211c:	nop
  402120:	ldr	w0, [x19]
  402124:	cmp	w0, #0x9
  402128:	b.ne	402160 <ferror@plt+0x8a0>  // b.any
  40212c:	ldp	x19, x20, [sp, #16]
  402130:	ldp	x29, x30, [sp], #32
  402134:	ret
  402138:	cmp	w0, #0x20
  40213c:	b.eq	4020f8 <ferror@plt+0x838>  // b.none
  402140:	adrp	x1, 405000 <ferror@plt+0x3740>
  402144:	mov	w2, #0x5                   	// #5
  402148:	add	x1, x1, #0xf8
  40214c:	cbz	w0, 4021b4 <ferror@plt+0x8f4>
  402150:	mov	x0, #0x0                   	// #0
  402154:	bl	401810 <dcgettext@plt>
  402158:	bl	401720 <warn@plt>
  40215c:	nop
  402160:	mov	w0, #0x1                   	// #1
  402164:	bl	401500 <_exit@plt>
  402168:	mov	x0, x20
  40216c:	bl	4015d0 <fileno@plt>
  402170:	tbnz	w0, #31, 402120 <ferror@plt+0x860>
  402174:	bl	401550 <dup@plt>
  402178:	tbnz	w0, #31, 402120 <ferror@plt+0x860>
  40217c:	bl	4016c0 <close@plt>
  402180:	cbz	w0, 40212c <ferror@plt+0x86c>
  402184:	b	402120 <ferror@plt+0x860>
  402188:	mov	x0, x20
  40218c:	bl	4017d0 <fflush@plt>
  402190:	cbnz	w0, 4020ec <ferror@plt+0x82c>
  402194:	mov	x0, x20
  402198:	bl	4015d0 <fileno@plt>
  40219c:	tbnz	w0, #31, 4020ec <ferror@plt+0x82c>
  4021a0:	bl	401550 <dup@plt>
  4021a4:	tbnz	w0, #31, 4020ec <ferror@plt+0x82c>
  4021a8:	bl	4016c0 <close@plt>
  4021ac:	cbz	w0, 4020f8 <ferror@plt+0x838>
  4021b0:	b	4020ec <ferror@plt+0x82c>
  4021b4:	mov	x0, #0x0                   	// #0
  4021b8:	bl	401810 <dcgettext@plt>
  4021bc:	bl	4017e0 <warnx@plt>
  4021c0:	b	402160 <ferror@plt+0x8a0>
  4021c4:	nop
  4021c8:	adrp	x1, 405000 <ferror@plt+0x3740>
  4021cc:	str	xzr, [x0, #16]
  4021d0:	ldr	q0, [x1, #1296]
  4021d4:	str	q0, [x0]
  4021d8:	ret
  4021dc:	nop
  4021e0:	stp	x29, x30, [sp, #-96]!
  4021e4:	mov	w17, #0xb756                	// #46934
  4021e8:	movk	w17, #0xe8c7, lsl #16
  4021ec:	mov	x29, sp
  4021f0:	ldp	w12, w13, [x0, #8]
  4021f4:	stp	x21, x22, [sp, #32]
  4021f8:	mov	w3, #0x70db                	// #28891
  4021fc:	ldp	w14, w11, [x0]
  402200:	eor	w6, w12, w13
  402204:	stp	x27, x28, [sp, #80]
  402208:	movk	w3, #0x2420, lsl #16
  40220c:	and	w6, w6, w11
  402210:	ldp	w27, w21, [x1]
  402214:	eor	w6, w6, w13
  402218:	stp	x23, x24, [sp, #48]
  40221c:	mov	w23, #0xa478                	// #42104
  402220:	add	w6, w6, w14
  402224:	movk	w23, #0xd76a, lsl #16
  402228:	add	w23, w27, w23
  40222c:	add	w23, w23, w6
  402230:	eor	w5, w11, w12
  402234:	add	w17, w21, w17
  402238:	mov	w2, #0xceee                	// #52974
  40223c:	ror	w23, w23, #25
  402240:	add	w23, w11, w23
  402244:	movk	w2, #0xc1bd, lsl #16
  402248:	and	w5, w5, w23
  40224c:	eor	w4, w11, w23
  402250:	eor	w5, w5, w12
  402254:	stp	x25, x26, [sp, #64]
  402258:	add	w5, w5, w13
  40225c:	add	w17, w17, w5
  402260:	mov	w9, #0xfaf                 	// #4015
  402264:	ldp	w16, w22, [x1, #8]
  402268:	ror	w17, w17, #20
  40226c:	add	w17, w23, w17
  402270:	movk	w9, #0xf57c, lsl #16
  402274:	and	w4, w4, w17
  402278:	add	w3, w16, w3
  40227c:	eor	w4, w4, w11
  402280:	eor	w10, w23, w17
  402284:	add	w4, w4, w12
  402288:	add	w2, w22, w2
  40228c:	add	w4, w3, w4
  402290:	mov	w8, #0xc62a                	// #50730
  402294:	ldp	w18, w24, [x1, #16]
  402298:	ror	w4, w4, #15
  40229c:	add	w4, w17, w4
  4022a0:	movk	w8, #0x4787, lsl #16
  4022a4:	and	w10, w10, w4
  4022a8:	eor	w25, w17, w4
  4022ac:	eor	w10, w10, w23
  4022b0:	add	w9, w18, w9
  4022b4:	add	w10, w10, w11
  4022b8:	add	w8, w24, w8
  4022bc:	add	w10, w2, w10
  4022c0:	stp	x19, x20, [sp, #16]
  4022c4:	mov	w7, #0x4613                	// #17939
  4022c8:	ror	w10, w10, #10
  4022cc:	add	w10, w4, w10
  4022d0:	movk	w7, #0xa830, lsl #16
  4022d4:	and	w25, w25, w10
  4022d8:	mov	w6, #0x9501                	// #38145
  4022dc:	eor	w25, w25, w17
  4022e0:	movk	w6, #0xfd46, lsl #16
  4022e4:	add	w25, w25, w23
  4022e8:	eor	w23, w4, w10
  4022ec:	add	w9, w9, w25
  4022f0:	mov	w3, #0x98d8                	// #39128
  4022f4:	ldp	w19, w26, [x1, #24]
  4022f8:	ror	w9, w9, #25
  4022fc:	add	w9, w10, w9
  402300:	movk	w3, #0x6980, lsl #16
  402304:	and	w23, w23, w9
  402308:	add	w7, w19, w7
  40230c:	eor	w23, w23, w4
  402310:	add	w6, w26, w6
  402314:	add	w17, w23, w17
  402318:	eor	w23, w10, w9
  40231c:	add	w8, w8, w17
  402320:	mov	w5, #0xf7af                	// #63407
  402324:	ldp	w20, w15, [x1, #32]
  402328:	ror	w8, w8, #20
  40232c:	add	w8, w9, w8
  402330:	movk	w5, #0x8b44, lsl #16
  402334:	and	w23, w23, w8
  402338:	add	w3, w20, w3
  40233c:	eor	w23, w23, w10
  402340:	add	w5, w15, w5
  402344:	add	w4, w23, w4
  402348:	eor	w23, w9, w8
  40234c:	add	w7, w7, w4
  402350:	mov	w25, #0xffff5bb1            	// #-42063
  402354:	ldp	w2, w17, [x1, #40]
  402358:	ror	w7, w7, #15
  40235c:	add	w7, w8, w7
  402360:	mov	w4, #0xd7be                	// #55230
  402364:	and	w23, w23, w7
  402368:	add	w25, w2, w25
  40236c:	eor	w23, w23, w9
  402370:	movk	w4, #0x895c, lsl #16
  402374:	add	w23, w23, w10
  402378:	eor	w10, w8, w7
  40237c:	add	w6, w6, w23
  402380:	add	w4, w17, w4
  402384:	ldr	w23, [x1, #48]
  402388:	mov	w28, #0x438e                	// #17294
  40238c:	ldr	w30, [x1, #52]
  402390:	ror	w6, w6, #10
  402394:	add	w6, w7, w6
  402398:	movk	w28, #0xa679, lsl #16
  40239c:	and	w10, w10, w6
  4023a0:	eor	w10, w10, w8
  4023a4:	add	w9, w10, w9
  4023a8:	eor	w10, w7, w6
  4023ac:	add	w9, w3, w9
  4023b0:	mov	w3, #0x1122                	// #4386
  4023b4:	movk	w3, #0x6b90, lsl #16
  4023b8:	add	w3, w23, w3
  4023bc:	ror	w9, w9, #25
  4023c0:	add	w9, w6, w9
  4023c4:	and	w10, w10, w9
  4023c8:	eor	w10, w10, w7
  4023cc:	add	w10, w10, w8
  4023d0:	eor	w8, w6, w9
  4023d4:	add	w5, w5, w10
  4023d8:	mov	w10, #0x7193                	// #29075
  4023dc:	movk	w10, #0xfd98, lsl #16
  4023e0:	add	w10, w30, w10
  4023e4:	ror	w5, w5, #20
  4023e8:	add	w5, w9, w5
  4023ec:	and	w8, w8, w5
  4023f0:	eor	w8, w8, w6
  4023f4:	add	w7, w8, w7
  4023f8:	eor	w8, w9, w5
  4023fc:	add	w7, w25, w7
  402400:	ldp	w25, w1, [x1, #56]
  402404:	ror	w7, w7, #15
  402408:	add	w7, w5, w7
  40240c:	and	w8, w8, w7
  402410:	add	w28, w25, w28
  402414:	eor	w8, w8, w9
  402418:	add	w8, w8, w6
  40241c:	eor	w6, w5, w7
  402420:	add	w4, w4, w8
  402424:	mov	w8, #0x821                 	// #2081
  402428:	movk	w8, #0x49b4, lsl #16
  40242c:	add	w8, w1, w8
  402430:	ror	w4, w4, #10
  402434:	add	w4, w7, w4
  402438:	and	w6, w6, w4
  40243c:	eor	w6, w6, w5
  402440:	add	w9, w6, w9
  402444:	eor	w6, w7, w4
  402448:	add	w3, w3, w9
  40244c:	ror	w3, w3, #25
  402450:	add	w3, w4, w3
  402454:	and	w6, w6, w3
  402458:	eor	w9, w4, w3
  40245c:	eor	w6, w6, w7
  402460:	add	w5, w6, w5
  402464:	mov	w6, #0xb340                	// #45888
  402468:	add	w10, w10, w5
  40246c:	movk	w6, #0xc040, lsl #16
  402470:	add	w6, w19, w6
  402474:	ror	w10, w10, #20
  402478:	add	w10, w3, w10
  40247c:	and	w9, w9, w10
  402480:	eor	w5, w3, w10
  402484:	eor	w9, w9, w4
  402488:	add	w7, w9, w7
  40248c:	add	w7, w28, w7
  402490:	mov	w28, #0x2562                	// #9570
  402494:	movk	w28, #0xf61e, lsl #16
  402498:	add	w28, w21, w28
  40249c:	ror	w9, w7, #15
  4024a0:	add	w9, w10, w9
  4024a4:	and	w5, w5, w9
  4024a8:	eor	w5, w5, w3
  4024ac:	add	w4, w5, w4
  4024b0:	mov	w5, #0x5a51                	// #23121
  4024b4:	add	w8, w8, w4
  4024b8:	movk	w5, #0x265e, lsl #16
  4024bc:	add	w5, w17, w5
  4024c0:	mov	w4, #0xc7aa                	// #51114
  4024c4:	movk	w4, #0xe9b6, lsl #16
  4024c8:	ror	w8, w8, #10
  4024cc:	add	w8, w9, w8
  4024d0:	add	w4, w27, w4
  4024d4:	eor	w7, w9, w8
  4024d8:	and	w7, w7, w10
  4024dc:	eor	w7, w7, w9
  4024e0:	add	w3, w7, w3
  4024e4:	add	w3, w28, w3
  4024e8:	ror	w7, w3, #27
  4024ec:	add	w7, w8, w7
  4024f0:	eor	w3, w8, w7
  4024f4:	and	w3, w3, w9
  4024f8:	eor	w3, w3, w8
  4024fc:	add	w10, w3, w10
  402500:	add	w6, w6, w10
  402504:	mov	w10, #0x1453                	// #5203
  402508:	movk	w10, #0x244, lsl #16
  40250c:	add	w10, w2, w10
  402510:	ror	w6, w6, #23
  402514:	add	w6, w7, w6
  402518:	eor	w3, w7, w6
  40251c:	and	w3, w3, w8
  402520:	eor	w3, w3, w7
  402524:	add	w9, w3, w9
  402528:	mov	w3, #0x105d                	// #4189
  40252c:	add	w5, w5, w9
  402530:	movk	w3, #0xd62f, lsl #16
  402534:	add	w3, w24, w3
  402538:	ror	w5, w5, #18
  40253c:	add	w5, w6, w5
  402540:	eor	w9, w6, w5
  402544:	and	w9, w9, w7
  402548:	eor	w9, w9, w6
  40254c:	add	w8, w9, w8
  402550:	mov	w9, #0xe681                	// #59009
  402554:	add	w4, w4, w8
  402558:	movk	w9, #0xd8a1, lsl #16
  40255c:	add	w9, w1, w9
  402560:	ror	w4, w4, #12
  402564:	add	w4, w5, w4
  402568:	eor	w8, w5, w4
  40256c:	and	w8, w8, w6
  402570:	eor	w8, w8, w5
  402574:	add	w7, w8, w7
  402578:	mov	w8, #0xfbc8                	// #64456
  40257c:	add	w3, w3, w7
  402580:	movk	w8, #0xe7d3, lsl #16
  402584:	add	w8, w18, w8
  402588:	ror	w3, w3, #27
  40258c:	add	w3, w4, w3
  402590:	eor	w7, w4, w3
  402594:	and	w7, w7, w5
  402598:	eor	w7, w7, w4
  40259c:	add	w6, w7, w6
  4025a0:	mov	w7, #0xcde6                	// #52710
  4025a4:	add	w10, w10, w6
  4025a8:	movk	w7, #0x21e1, lsl #16
  4025ac:	add	w7, w15, w7
  4025b0:	ror	w10, w10, #23
  4025b4:	add	w10, w3, w10
  4025b8:	eor	w6, w3, w10
  4025bc:	and	w6, w6, w4
  4025c0:	eor	w6, w6, w3
  4025c4:	add	w5, w6, w5
  4025c8:	mov	w6, #0x7d6                 	// #2006
  4025cc:	add	w9, w9, w5
  4025d0:	movk	w6, #0xc337, lsl #16
  4025d4:	add	w6, w25, w6
  4025d8:	ror	w9, w9, #18
  4025dc:	add	w9, w10, w9
  4025e0:	eor	w5, w10, w9
  4025e4:	and	w5, w5, w3
  4025e8:	eor	w5, w5, w10
  4025ec:	add	w4, w5, w4
  4025f0:	mov	w5, #0xd87                 	// #3463
  4025f4:	add	w8, w8, w4
  4025f8:	movk	w5, #0xf4d5, lsl #16
  4025fc:	add	w5, w22, w5
  402600:	ror	w8, w8, #12
  402604:	add	w8, w9, w8
  402608:	eor	w4, w9, w8
  40260c:	and	w4, w4, w10
  402610:	eor	w4, w4, w9
  402614:	add	w3, w4, w3
  402618:	mov	w4, #0x14ed                	// #5357
  40261c:	add	w7, w7, w3
  402620:	movk	w4, #0x455a, lsl #16
  402624:	add	w4, w20, w4
  402628:	ror	w7, w7, #27
  40262c:	add	w7, w8, w7
  402630:	eor	w3, w8, w7
  402634:	and	w3, w3, w9
  402638:	eor	w3, w3, w8
  40263c:	add	w10, w3, w10
  402640:	add	w6, w6, w10
  402644:	mov	w10, #0xa3f8                	// #41976
  402648:	movk	w10, #0xfcef, lsl #16
  40264c:	add	w10, w16, w10
  402650:	ror	w6, w6, #23
  402654:	add	w6, w7, w6
  402658:	eor	w3, w7, w6
  40265c:	and	w3, w3, w8
  402660:	eor	w3, w3, w7
  402664:	add	w9, w3, w9
  402668:	mov	w3, #0xe905                	// #59653
  40266c:	add	w5, w5, w9
  402670:	movk	w3, #0xa9e3, lsl #16
  402674:	add	w3, w30, w3
  402678:	ror	w5, w5, #18
  40267c:	add	w5, w6, w5
  402680:	eor	w9, w6, w5
  402684:	and	w9, w9, w7
  402688:	eor	w9, w9, w6
  40268c:	add	w8, w9, w8
  402690:	mov	w9, #0x2d9                 	// #729
  402694:	add	w4, w4, w8
  402698:	movk	w9, #0x676f, lsl #16
  40269c:	add	w9, w26, w9
  4026a0:	ror	w4, w4, #12
  4026a4:	add	w4, w5, w4
  4026a8:	eor	w8, w5, w4
  4026ac:	and	w8, w8, w6
  4026b0:	eor	w8, w8, w5
  4026b4:	add	w7, w8, w7
  4026b8:	add	w3, w3, w7
  4026bc:	mov	w7, #0x4c8a                	// #19594
  4026c0:	movk	w7, #0x8d2a, lsl #16
  4026c4:	add	w7, w23, w7
  4026c8:	ror	w3, w3, #27
  4026cc:	add	w3, w4, w3
  4026d0:	eor	w8, w4, w3
  4026d4:	and	w8, w8, w5
  4026d8:	eor	w8, w8, w4
  4026dc:	add	w6, w8, w6
  4026e0:	add	w6, w10, w6
  4026e4:	ror	w8, w6, #23
  4026e8:	add	w8, w3, w8
  4026ec:	eor	w6, w3, w8
  4026f0:	and	w6, w6, w4
  4026f4:	eor	w6, w6, w3
  4026f8:	add	w5, w6, w5
  4026fc:	sub	w6, w24, #0x5c, lsl #12
  402700:	add	w9, w9, w5
  402704:	sub	w6, w6, #0x6be
  402708:	ror	w9, w9, #18
  40270c:	add	w9, w8, w9
  402710:	eor	w10, w8, w9
  402714:	and	w5, w10, w3
  402718:	eor	w5, w5, w8
  40271c:	add	w4, w5, w4
  402720:	mov	w5, #0xf681                	// #63105
  402724:	add	w7, w7, w4
  402728:	movk	w5, #0x8771, lsl #16
  40272c:	add	w5, w20, w5
  402730:	mov	w4, #0x6122                	// #24866
  402734:	movk	w4, #0x6d9d, lsl #16
  402738:	ror	w7, w7, #12
  40273c:	add	w7, w9, w7
  402740:	add	w4, w17, w4
  402744:	eor	w10, w10, w7
  402748:	eor	w28, w9, w7
  40274c:	add	w3, w10, w3
  402750:	mov	w10, #0xea44                	// #59972
  402754:	add	w6, w6, w3
  402758:	movk	w10, #0xa4be, lsl #16
  40275c:	add	w10, w21, w10
  402760:	ror	w6, w6, #28
  402764:	add	w6, w7, w6
  402768:	eor	w3, w28, w6
  40276c:	add	w3, w3, w8
  402770:	eor	w8, w7, w6
  402774:	add	w5, w5, w3
  402778:	mov	w3, #0x380c                	// #14348
  40277c:	movk	w3, #0xfde5, lsl #16
  402780:	add	w3, w25, w3
  402784:	ror	w5, w5, #21
  402788:	add	w5, w6, w5
  40278c:	eor	w8, w8, w5
  402790:	add	w9, w8, w9
  402794:	eor	w8, w6, w5
  402798:	add	w4, w4, w9
  40279c:	mov	w9, #0xcfa9                	// #53161
  4027a0:	movk	w9, #0x4bde, lsl #16
  4027a4:	add	w9, w18, w9
  4027a8:	ror	w4, w4, #16
  4027ac:	add	w4, w5, w4
  4027b0:	eor	w8, w8, w4
  4027b4:	add	w8, w8, w7
  4027b8:	eor	w7, w5, w4
  4027bc:	add	w3, w3, w8
  4027c0:	mov	w8, #0x4b60                	// #19296
  4027c4:	movk	w8, #0xf6bb, lsl #16
  4027c8:	add	w8, w26, w8
  4027cc:	ror	w3, w3, #9
  4027d0:	add	w3, w4, w3
  4027d4:	eor	w7, w7, w3
  4027d8:	add	w7, w7, w6
  4027dc:	eor	w6, w4, w3
  4027e0:	add	w10, w10, w7
  4027e4:	mov	w7, #0xbc70                	// #48240
  4027e8:	movk	w7, #0xbebf, lsl #16
  4027ec:	add	w7, w2, w7
  4027f0:	sub	w2, w2, #0x100, lsl #12
  4027f4:	ror	w10, w10, #28
  4027f8:	add	w10, w3, w10
  4027fc:	sub	w2, w2, #0xb83
  402800:	eor	w6, w6, w10
  402804:	add	w6, w6, w5
  402808:	eor	w5, w3, w10
  40280c:	add	w9, w9, w6
  402810:	mov	w6, #0x7ec6                	// #32454
  402814:	movk	w6, #0x289b, lsl #16
  402818:	add	w6, w30, w6
  40281c:	ror	w9, w9, #21
  402820:	add	w9, w10, w9
  402824:	eor	w5, w5, w9
  402828:	add	w5, w5, w4
  40282c:	eor	w4, w10, w9
  402830:	add	w8, w8, w5
  402834:	mov	w5, #0x27fa                	// #10234
  402838:	movk	w5, #0xeaa1, lsl #16
  40283c:	add	w5, w27, w5
  402840:	ror	w8, w8, #16
  402844:	add	w8, w9, w8
  402848:	eor	w4, w4, w8
  40284c:	add	w4, w4, w3
  402850:	eor	w3, w9, w8
  402854:	add	w7, w7, w4
  402858:	mov	w4, #0x3085                	// #12421
  40285c:	movk	w4, #0xd4ef, lsl #16
  402860:	add	w4, w22, w4
  402864:	ror	w7, w7, #9
  402868:	add	w7, w8, w7
  40286c:	eor	w3, w3, w7
  402870:	add	w10, w3, w10
  402874:	eor	w3, w8, w7
  402878:	add	w6, w6, w10
  40287c:	mov	w10, #0x99e5                	// #39397
  402880:	movk	w10, #0xe6db, lsl #16
  402884:	add	w10, w23, w10
  402888:	ror	w6, w6, #28
  40288c:	add	w6, w7, w6
  402890:	eor	w3, w3, w6
  402894:	add	w3, w3, w9
  402898:	eor	w9, w7, w6
  40289c:	add	w5, w5, w3
  4028a0:	mov	w3, #0x1d05                	// #7429
  4028a4:	movk	w3, #0x488, lsl #16
  4028a8:	add	w3, w19, w3
  4028ac:	ror	w5, w5, #21
  4028b0:	add	w5, w6, w5
  4028b4:	eor	w9, w9, w5
  4028b8:	add	w9, w9, w8
  4028bc:	eor	w8, w6, w5
  4028c0:	add	w4, w4, w9
  4028c4:	mov	w9, #0xd039                	// #53305
  4028c8:	movk	w9, #0xd9d4, lsl #16
  4028cc:	add	w9, w15, w9
  4028d0:	ror	w4, w4, #16
  4028d4:	add	w4, w5, w4
  4028d8:	eor	w8, w8, w4
  4028dc:	add	w8, w8, w7
  4028e0:	eor	w7, w5, w4
  4028e4:	add	w3, w3, w8
  4028e8:	ror	w3, w3, #9
  4028ec:	add	w3, w4, w3
  4028f0:	eor	w7, w7, w3
  4028f4:	add	w6, w7, w6
  4028f8:	eor	w7, w4, w3
  4028fc:	add	w6, w9, w6
  402900:	mov	w9, #0x7cf8                	// #31992
  402904:	movk	w9, #0x1fa2, lsl #16
  402908:	add	w9, w1, w9
  40290c:	ror	w6, w6, #28
  402910:	add	w6, w3, w6
  402914:	eor	w7, w7, w6
  402918:	eor	w8, w3, w6
  40291c:	add	w5, w7, w5
  402920:	mov	w7, #0x5665                	// #22117
  402924:	add	w5, w10, w5
  402928:	movk	w7, #0xc4ac, lsl #16
  40292c:	add	w7, w16, w7
  402930:	ror	w5, w5, #21
  402934:	add	w5, w6, w5
  402938:	eor	w8, w8, w5
  40293c:	add	w4, w8, w4
  402940:	eor	w8, w6, w5
  402944:	add	w4, w9, w4
  402948:	mov	w9, #0x2244                	// #8772
  40294c:	movk	w9, #0xf429, lsl #16
  402950:	add	w27, w27, w9
  402954:	mov	w9, #0xff97                	// #65431
  402958:	ror	w4, w4, #16
  40295c:	add	w4, w5, w4
  402960:	movk	w9, #0x432a, lsl #16
  402964:	eor	w8, w8, w4
  402968:	add	w26, w26, w9
  40296c:	add	w3, w8, w3
  402970:	mov	w9, #0x23a7                	// #9127
  402974:	add	w7, w7, w3
  402978:	mov	w3, #0xa039                	// #41017
  40297c:	movk	w3, #0xfc93, lsl #16
  402980:	add	w24, w24, w3
  402984:	mov	w3, #0x59c3                	// #22979
  402988:	ror	w7, w7, #9
  40298c:	add	w7, w4, w7
  402990:	movk	w3, #0x655b, lsl #16
  402994:	add	w23, w23, w3
  402998:	orn	w3, w7, w5
  40299c:	eor	w3, w3, w4
  4029a0:	movk	w9, #0xab94, lsl #16
  4029a4:	add	w6, w3, w6
  4029a8:	mov	w3, #0x5dd1                	// #24017
  4029ac:	add	w27, w27, w6
  4029b0:	movk	w3, #0x8584, lsl #16
  4029b4:	add	w21, w21, w3
  4029b8:	mov	w3, #0x7e4f                	// #32335
  4029bc:	movk	w3, #0x6fa8, lsl #16
  4029c0:	ror	w27, w27, #26
  4029c4:	add	w27, w7, w27
  4029c8:	add	w20, w20, w3
  4029cc:	orn	w6, w27, w4
  4029d0:	mov	w3, #0xe6e0                	// #59104
  4029d4:	movk	w3, #0xfe2c, lsl #16
  4029d8:	add	w3, w1, w3
  4029dc:	eor	w1, w6, w7
  4029e0:	add	w25, w25, w9
  4029e4:	add	w5, w1, w5
  4029e8:	mov	w8, #0xcc92                	// #52370
  4029ec:	add	w26, w26, w5
  4029f0:	movk	w8, #0x8f0c, lsl #16
  4029f4:	add	w22, w22, w8
  4029f8:	mov	w6, #0x4314                	// #17172
  4029fc:	movk	w6, #0xa301, lsl #16
  402a00:	ror	w26, w26, #22
  402a04:	add	w26, w27, w26
  402a08:	add	w19, w19, w6
  402a0c:	orn	w5, w26, w7
  402a10:	mov	w1, #0x11a1                	// #4513
  402a14:	eor	w5, w5, w27
  402a18:	movk	w1, #0x4e08, lsl #16
  402a1c:	add	w4, w5, w4
  402a20:	add	w30, w30, w1
  402a24:	add	w25, w25, w4
  402a28:	mov	w4, #0xd391                	// #54161
  402a2c:	movk	w4, #0xeb86, lsl #16
  402a30:	add	w15, w15, w4
  402a34:	mov	w1, #0x7e82                	// #32386
  402a38:	ror	w25, w25, #17
  402a3c:	add	w25, w26, w25
  402a40:	movk	w1, #0xf753, lsl #16
  402a44:	orn	w4, w25, w27
  402a48:	add	w1, w18, w1
  402a4c:	eor	w4, w4, w26
  402a50:	mov	w6, #0xf235                	// #62005
  402a54:	add	w7, w4, w7
  402a58:	movk	w6, #0xbd3a, lsl #16
  402a5c:	add	w24, w24, w7
  402a60:	add	w17, w17, w6
  402a64:	mov	w5, #0xd2bb                	// #53947
  402a68:	movk	w5, #0x2ad7, lsl #16
  402a6c:	ror	w24, w24, #11
  402a70:	add	w24, w25, w24
  402a74:	add	w16, w16, w5
  402a78:	orn	w4, w24, w26
  402a7c:	eor	w4, w4, w25
  402a80:	add	w27, w4, w27
  402a84:	add	w23, w23, w27
  402a88:	ldp	x27, x28, [sp, #80]
  402a8c:	ror	w23, w23, #26
  402a90:	add	w23, w24, w23
  402a94:	orn	w4, w23, w25
  402a98:	eor	w4, w4, w24
  402a9c:	add	w26, w4, w26
  402aa0:	add	w22, w22, w26
  402aa4:	ror	w22, w22, #22
  402aa8:	add	w22, w23, w22
  402aac:	orn	w4, w22, w24
  402ab0:	eor	w4, w4, w23
  402ab4:	add	w25, w4, w25
  402ab8:	add	w2, w2, w25
  402abc:	ldp	x25, x26, [sp, #64]
  402ac0:	ror	w2, w2, #17
  402ac4:	add	w2, w22, w2
  402ac8:	orn	w4, w2, w23
  402acc:	eor	w4, w4, w22
  402ad0:	add	w24, w4, w24
  402ad4:	add	w21, w21, w24
  402ad8:	ror	w21, w21, #11
  402adc:	add	w21, w2, w21
  402ae0:	orn	w4, w21, w22
  402ae4:	eor	w4, w4, w2
  402ae8:	add	w23, w4, w23
  402aec:	add	w20, w20, w23
  402af0:	ldp	x23, x24, [sp, #48]
  402af4:	ror	w20, w20, #26
  402af8:	add	w20, w21, w20
  402afc:	orn	w4, w20, w2
  402b00:	eor	w4, w4, w21
  402b04:	add	w22, w4, w22
  402b08:	add	w3, w3, w22
  402b0c:	ror	w3, w3, #22
  402b10:	add	w3, w20, w3
  402b14:	orn	w4, w3, w21
  402b18:	eor	w4, w4, w20
  402b1c:	add	w2, w4, w2
  402b20:	add	w19, w19, w2
  402b24:	ror	w19, w19, #17
  402b28:	add	w19, w3, w19
  402b2c:	orn	w2, w19, w20
  402b30:	eor	w2, w2, w3
  402b34:	add	w21, w2, w21
  402b38:	add	w30, w30, w21
  402b3c:	ldp	x21, x22, [sp, #32]
  402b40:	ror	w30, w30, #11
  402b44:	add	w30, w19, w30
  402b48:	orn	w2, w30, w3
  402b4c:	eor	w2, w2, w19
  402b50:	add	w20, w2, w20
  402b54:	add	w1, w1, w20
  402b58:	ror	w1, w1, #26
  402b5c:	add	w1, w30, w1
  402b60:	orn	w2, w1, w19
  402b64:	add	w14, w14, w1
  402b68:	eor	w2, w2, w30
  402b6c:	add	w3, w2, w3
  402b70:	add	w17, w17, w3
  402b74:	ror	w17, w17, #22
  402b78:	add	w17, w1, w17
  402b7c:	orn	w2, w17, w30
  402b80:	add	w13, w13, w17
  402b84:	eor	w2, w2, w1
  402b88:	add	w19, w2, w19
  402b8c:	add	w16, w16, w19
  402b90:	ldp	x19, x20, [sp, #16]
  402b94:	ror	w16, w16, #17
  402b98:	add	w16, w17, w16
  402b9c:	orn	w1, w16, w1
  402ba0:	add	w11, w11, w16
  402ba4:	eor	w1, w1, w17
  402ba8:	add	w12, w12, w16
  402bac:	add	w1, w1, w30
  402bb0:	stp	w12, w13, [x0, #8]
  402bb4:	add	w15, w15, w1
  402bb8:	ldp	x29, x30, [sp], #96
  402bbc:	ror	w15, w15, #11
  402bc0:	add	w11, w15, w11
  402bc4:	stp	w14, w11, [x0]
  402bc8:	ret
  402bcc:	nop
  402bd0:	stp	x29, x30, [sp, #-64]!
  402bd4:	mov	x29, sp
  402bd8:	stp	x21, x22, [sp, #32]
  402bdc:	mov	x21, x0
  402be0:	stp	x19, x20, [sp, #16]
  402be4:	add	x20, x0, #0x18
  402be8:	ldr	w0, [x0, #16]
  402bec:	stp	x23, x24, [sp, #48]
  402bf0:	mov	w23, w2
  402bf4:	ldr	w3, [x21, #20]
  402bf8:	lsl	w2, w2, #3
  402bfc:	lsr	w4, w23, #29
  402c00:	adds	w2, w2, w0
  402c04:	str	w2, [x21, #16]
  402c08:	adc	w2, w3, w4
  402c0c:	str	w2, [x21, #20]
  402c10:	mov	x19, x1
  402c14:	ubfx	x22, x0, #3, #6
  402c18:	cbz	w22, 402c58 <ferror@plt+0x1398>
  402c1c:	mov	w0, w22
  402c20:	mov	w2, #0x40                  	// #64
  402c24:	sub	w2, w2, w22
  402c28:	add	x0, x20, x0
  402c2c:	cmp	w23, w2
  402c30:	b.cc	402ccc <ferror@plt+0x140c>  // b.lo, b.ul, b.last
  402c34:	mov	w24, w2
  402c38:	sub	w23, w23, #0x40
  402c3c:	mov	x2, x24
  402c40:	add	x19, x19, x24
  402c44:	add	w23, w22, w23
  402c48:	bl	4014f0 <memcpy@plt>
  402c4c:	mov	x1, x20
  402c50:	mov	x0, x21
  402c54:	bl	4021e0 <ferror@plt+0x920>
  402c58:	cmp	w23, #0x3f
  402c5c:	b.ls	402ce4 <ferror@plt+0x1424>  // b.plast
  402c60:	sub	w22, w23, #0x40
  402c64:	and	x22, x22, #0xffffffc0
  402c68:	add	x22, x22, #0x40
  402c6c:	add	x22, x19, x22
  402c70:	ldp	x0, x1, [x19]
  402c74:	stp	x0, x1, [x20]
  402c78:	add	x19, x19, #0x40
  402c7c:	ldp	x2, x3, [x19, #-48]
  402c80:	stp	x2, x3, [x20, #16]
  402c84:	mov	x1, x20
  402c88:	ldp	x4, x5, [x19, #-32]
  402c8c:	stp	x4, x5, [x20, #32]
  402c90:	mov	x0, x21
  402c94:	ldp	x4, x5, [x19, #-16]
  402c98:	stp	x4, x5, [x20, #48]
  402c9c:	bl	4021e0 <ferror@plt+0x920>
  402ca0:	cmp	x19, x22
  402ca4:	b.ne	402c70 <ferror@plt+0x13b0>  // b.any
  402ca8:	and	w23, w23, #0x3f
  402cac:	mov	w2, w23
  402cb0:	mov	x1, x22
  402cb4:	mov	x0, x20
  402cb8:	ldp	x19, x20, [sp, #16]
  402cbc:	ldp	x21, x22, [sp, #32]
  402cc0:	ldp	x23, x24, [sp, #48]
  402cc4:	ldp	x29, x30, [sp], #64
  402cc8:	b	4014f0 <memcpy@plt>
  402ccc:	mov	w2, w23
  402cd0:	ldp	x19, x20, [sp, #16]
  402cd4:	ldp	x21, x22, [sp, #32]
  402cd8:	ldp	x23, x24, [sp, #48]
  402cdc:	ldp	x29, x30, [sp], #64
  402ce0:	b	4014f0 <memcpy@plt>
  402ce4:	mov	x22, x19
  402ce8:	b	402cac <ferror@plt+0x13ec>
  402cec:	nop
  402cf0:	stp	x29, x30, [sp, #-48]!
  402cf4:	mov	w4, #0xffffff80            	// #-128
  402cf8:	mov	w2, #0x3f                  	// #63
  402cfc:	mov	x29, sp
  402d00:	stp	x19, x20, [sp, #16]
  402d04:	add	x20, x1, #0x18
  402d08:	mov	x19, x1
  402d0c:	ldr	w1, [x1, #16]
  402d10:	str	x21, [sp, #32]
  402d14:	mov	x21, x0
  402d18:	ubfx	x3, x1, #3, #6
  402d1c:	add	x1, x20, x3
  402d20:	sub	w2, w2, w3
  402d24:	cmp	w2, #0x7
  402d28:	add	x0, x1, #0x1
  402d2c:	strb	w4, [x20, w3, uxtw]
  402d30:	b.hi	402d9c <ferror@plt+0x14dc>  // b.pmore
  402d34:	mov	w1, #0x0                   	// #0
  402d38:	bl	401670 <memset@plt>
  402d3c:	mov	x1, x20
  402d40:	mov	x0, x19
  402d44:	bl	4021e0 <ferror@plt+0x920>
  402d48:	stp	xzr, xzr, [x19, #24]
  402d4c:	stp	xzr, xzr, [x20, #16]
  402d50:	stp	xzr, xzr, [x20, #32]
  402d54:	str	xzr, [x20, #48]
  402d58:	ldr	d0, [x19, #16]
  402d5c:	mov	x1, x20
  402d60:	mov	x0, x19
  402d64:	str	d0, [x19, #80]
  402d68:	bl	4021e0 <ferror@plt+0x920>
  402d6c:	ldp	x0, x1, [x19]
  402d70:	stp	x0, x1, [x21]
  402d74:	stp	xzr, xzr, [x19]
  402d78:	stp	xzr, xzr, [x19, #16]
  402d7c:	stp	xzr, xzr, [x19, #32]
  402d80:	stp	xzr, xzr, [x19, #48]
  402d84:	stp	xzr, xzr, [x19, #64]
  402d88:	str	xzr, [x19, #80]
  402d8c:	ldp	x19, x20, [sp, #16]
  402d90:	ldr	x21, [sp, #32]
  402d94:	ldp	x29, x30, [sp], #48
  402d98:	ret
  402d9c:	mov	w2, #0x37                  	// #55
  402da0:	mov	w1, #0x0                   	// #0
  402da4:	sub	w2, w2, w3
  402da8:	bl	401670 <memset@plt>
  402dac:	b	402d58 <ferror@plt+0x1498>
  402db0:	stp	x29, x30, [sp, #-48]!
  402db4:	mov	x1, #0x0                   	// #0
  402db8:	mov	x29, sp
  402dbc:	stp	x19, x20, [sp, #16]
  402dc0:	add	x20, sp, #0x20
  402dc4:	mov	x0, x20
  402dc8:	bl	401680 <gettimeofday@plt>
  402dcc:	bl	4015e0 <getpid@plt>
  402dd0:	mov	w19, w0
  402dd4:	bl	401570 <getuid@plt>
  402dd8:	eor	w19, w0, w19, lsl #16
  402ddc:	ldp	x1, x0, [sp, #32]
  402de0:	eor	w0, w1, w0
  402de4:	eor	w0, w0, w19
  402de8:	bl	401820 <srandom@plt>
  402dec:	bl	4015e0 <getpid@plt>
  402df0:	mov	w2, w0
  402df4:	movz	x0, #0x0, lsl #16
  402df8:	movk	x0, #0x10
  402dfc:	nop
  402e00:	nop
  402e04:	mrs	x1, tpidr_el0
  402e08:	ldr	x3, [sp, #32]
  402e0c:	add	x19, x1, x0
  402e10:	eor	w2, w2, w3
  402e14:	strh	w2, [x1, x0]
  402e18:	bl	401610 <getppid@plt>
  402e1c:	mov	w3, w0
  402e20:	ldp	x2, x4, [sp, #32]
  402e24:	mov	x0, x20
  402e28:	mov	x1, #0x0                   	// #0
  402e2c:	eor	x2, x4, x2
  402e30:	eor	w3, w3, w4
  402e34:	strh	w3, [x19, #2]
  402e38:	asr	x2, x2, #16
  402e3c:	strh	w2, [x19, #4]
  402e40:	bl	401680 <gettimeofday@plt>
  402e44:	ldp	x19, x0, [sp, #32]
  402e48:	eor	w19, w19, w0
  402e4c:	ands	w19, w19, #0x1f
  402e50:	b.eq	402e64 <ferror@plt+0x15a4>  // b.none
  402e54:	nop
  402e58:	bl	401690 <random@plt>
  402e5c:	subs	w19, w19, #0x1
  402e60:	b.ne	402e58 <ferror@plt+0x1598>  // b.any
  402e64:	ldp	x19, x20, [sp, #16]
  402e68:	ldp	x29, x30, [sp], #48
  402e6c:	ret
  402e70:	stp	x29, x30, [sp, #-32]!
  402e74:	mov	x29, sp
  402e78:	stp	x19, x20, [sp, #16]
  402e7c:	mov	w20, w0
  402e80:	mov	w19, w1
  402e84:	bl	401690 <random@plt>
  402e88:	sub	w1, w19, w20
  402e8c:	add	w1, w1, #0x1
  402e90:	sxtw	x1, w1
  402e94:	sdiv	x2, x0, x1
  402e98:	msub	x0, x2, x1, x0
  402e9c:	add	w0, w20, w0
  402ea0:	ldp	x19, x20, [sp, #16]
  402ea4:	ldp	x29, x30, [sp], #32
  402ea8:	ret
  402eac:	nop
  402eb0:	stp	x29, x30, [sp, #-32]!
  402eb4:	adrp	x0, 405000 <ferror@plt+0x3740>
  402eb8:	mov	w1, #0x80000               	// #524288
  402ebc:	mov	x29, sp
  402ec0:	add	x0, x0, #0x520
  402ec4:	str	x19, [sp, #16]
  402ec8:	bl	401600 <open@plt>
  402ecc:	mov	w19, w0
  402ed0:	cmn	w0, #0x1
  402ed4:	b.eq	402ef0 <ferror@plt+0x1630>  // b.none
  402ed8:	tbz	w19, #31, 402f0c <ferror@plt+0x164c>
  402edc:	bl	402db0 <ferror@plt+0x14f0>
  402ee0:	mov	w0, w19
  402ee4:	ldr	x19, [sp, #16]
  402ee8:	ldp	x29, x30, [sp], #32
  402eec:	ret
  402ef0:	mov	w1, #0x800                 	// #2048
  402ef4:	adrp	x0, 405000 <ferror@plt+0x3740>
  402ef8:	movk	w1, #0x8, lsl #16
  402efc:	add	x0, x0, #0x530
  402f00:	bl	401600 <open@plt>
  402f04:	mov	w19, w0
  402f08:	tbnz	w19, #31, 402edc <ferror@plt+0x161c>
  402f0c:	mov	w0, w19
  402f10:	mov	w1, #0x1                   	// #1
  402f14:	bl	4017b0 <fcntl@plt>
  402f18:	tbnz	w0, #31, 402edc <ferror@plt+0x161c>
  402f1c:	orr	w2, w0, #0x1
  402f20:	mov	w1, #0x2                   	// #2
  402f24:	mov	w0, w19
  402f28:	bl	4017b0 <fcntl@plt>
  402f2c:	bl	402db0 <ferror@plt+0x14f0>
  402f30:	mov	w0, w19
  402f34:	ldr	x19, [sp, #16]
  402f38:	ldp	x29, x30, [sp], #32
  402f3c:	ret
  402f40:	stp	x29, x30, [sp, #-96]!
  402f44:	mov	x29, sp
  402f48:	stp	x19, x20, [sp, #16]
  402f4c:	stp	x21, x22, [sp, #32]
  402f50:	mov	x21, x0
  402f54:	mov	x22, x1
  402f58:	str	x25, [sp, #64]
  402f5c:	bl	401870 <__errno_location@plt>
  402f60:	mov	x25, x0
  402f64:	cbz	x22, 4030ec <ferror@plt+0x182c>
  402f68:	mov	x19, x22
  402f6c:	mov	x20, x21
  402f70:	stp	x23, x24, [sp, #48]
  402f74:	add	x23, sp, #0x50
  402f78:	mov	w24, #0x0                   	// #0
  402f7c:	str	wzr, [x25]
  402f80:	mov	x1, x19
  402f84:	mov	x0, x20
  402f88:	mov	w2, #0x1                   	// #1
  402f8c:	bl	401840 <getrandom@plt>
  402f90:	cmp	w0, #0x0
  402f94:	b.le	40306c <ferror@plt+0x17ac>
  402f98:	add	x20, x20, w0, sxtw
  402f9c:	subs	x19, x19, w0, sxtw
  402fa0:	b.ne	402f78 <ferror@plt+0x16b8>  // b.any
  402fa4:	ldr	w2, [x25]
  402fa8:	cmp	w2, #0x26
  402fac:	b.eq	40309c <ferror@plt+0x17dc>  // b.none
  402fb0:	mov	x19, #0x0                   	// #0
  402fb4:	bl	402db0 <ferror@plt+0x14f0>
  402fb8:	bl	401690 <random@plt>
  402fbc:	asr	x0, x0, #7
  402fc0:	ldrb	w1, [x21, x19]
  402fc4:	eor	w1, w1, w0
  402fc8:	strb	w1, [x21, x19]
  402fcc:	add	x19, x19, #0x1
  402fd0:	cmp	x22, x19
  402fd4:	b.hi	402fb8 <ferror@plt+0x16f8>  // b.pmore
  402fd8:	mrs	x20, tpidr_el0
  402fdc:	movz	x0, #0x0, lsl #16
  402fe0:	movk	x0, #0x10
  402fe4:	nop
  402fe8:	nop
  402fec:	add	x24, x20, x0
  402ff0:	mov	x19, #0x0                   	// #0
  402ff4:	ldr	w2, [x20, x0]
  402ff8:	mov	x0, #0xb2                  	// #178
  402ffc:	ldrh	w1, [x24, #4]
  403000:	ldrsh	w25, [x24, #4]
  403004:	str	w2, [sp, #80]
  403008:	strh	w1, [sp, #84]
  40300c:	bl	401880 <syscall@plt>
  403010:	eor	w25, w25, w0
  403014:	strh	w25, [x24, #4]
  403018:	mov	x0, x23
  40301c:	bl	401800 <jrand48@plt>
  403020:	ldrb	w2, [x21, x19]
  403024:	asr	x0, x0, #7
  403028:	eor	w2, w2, w0
  40302c:	strb	w2, [x21, x19]
  403030:	add	x19, x19, #0x1
  403034:	cmp	x22, x19
  403038:	b.hi	403018 <ferror@plt+0x1758>  // b.pmore
  40303c:	ldp	x23, x24, [sp, #48]
  403040:	movz	x0, #0x0, lsl #16
  403044:	movk	x0, #0x10
  403048:	nop
  40304c:	nop
  403050:	ldr	w1, [sp, #80]
  403054:	str	w1, [x20, x0]
  403058:	ldp	x19, x20, [sp, #16]
  40305c:	ldp	x21, x22, [sp, #32]
  403060:	ldr	x25, [sp, #64]
  403064:	ldp	x29, x30, [sp], #96
  403068:	ret
  40306c:	ldr	w2, [x25]
  403070:	cmp	w24, #0x7
  403074:	mov	x0, x23
  403078:	mov	x1, #0x0                   	// #0
  40307c:	ccmp	w2, #0xb, #0x0, le
  403080:	b.ne	402fa8 <ferror@plt+0x16e8>  // b.any
  403084:	adrp	x2, 405000 <ferror@plt+0x3740>
  403088:	add	w24, w24, #0x1
  40308c:	ldr	q0, [x2, #1376]
  403090:	str	q0, [sp, #80]
  403094:	bl	401760 <nanosleep@plt>
  403098:	b	402f7c <ferror@plt+0x16bc>
  40309c:	bl	402eb0 <ferror@plt+0x15f0>
  4030a0:	mov	w24, w0
  4030a4:	tbnz	w0, #31, 402fb0 <ferror@plt+0x16f0>
  4030a8:	cbz	x19, 4030e0 <ferror@plt+0x1820>
  4030ac:	mov	w25, #0x0                   	// #0
  4030b0:	mov	x2, x19
  4030b4:	mov	x1, x20
  4030b8:	mov	w0, w24
  4030bc:	bl	4017f0 <read@plt>
  4030c0:	cmp	x0, #0x0
  4030c4:	b.le	4030d8 <ferror@plt+0x1818>
  4030c8:	add	x20, x20, x0
  4030cc:	subs	x19, x19, x0
  4030d0:	b.ne	4030ac <ferror@plt+0x17ec>  // b.any
  4030d4:	b	4030e0 <ferror@plt+0x1820>
  4030d8:	cmp	w25, #0x8
  4030dc:	b.le	40313c <ferror@plt+0x187c>
  4030e0:	mov	w0, w24
  4030e4:	bl	4016c0 <close@plt>
  4030e8:	b	402fb0 <ferror@plt+0x16f0>
  4030ec:	ldr	w0, [x0]
  4030f0:	cmp	w0, #0x26
  4030f4:	b.eq	40315c <ferror@plt+0x189c>  // b.none
  4030f8:	bl	402db0 <ferror@plt+0x14f0>
  4030fc:	mrs	x20, tpidr_el0
  403100:	movz	x0, #0x0, lsl #16
  403104:	movk	x0, #0x10
  403108:	nop
  40310c:	nop
  403110:	add	x19, x20, x0
  403114:	ldr	w2, [x20, x0]
  403118:	mov	x0, #0xb2                  	// #178
  40311c:	ldrh	w1, [x19, #4]
  403120:	ldrsh	w21, [x19, #4]
  403124:	str	w2, [sp, #80]
  403128:	strh	w1, [sp, #84]
  40312c:	bl	401880 <syscall@plt>
  403130:	eor	w21, w21, w0
  403134:	strh	w21, [x19, #4]
  403138:	b	403040 <ferror@plt+0x1780>
  40313c:	adrp	x2, 405000 <ferror@plt+0x3740>
  403140:	add	w25, w25, #0x1
  403144:	mov	x0, x23
  403148:	mov	x1, #0x0                   	// #0
  40314c:	ldr	q0, [x2, #1376]
  403150:	str	q0, [sp, #80]
  403154:	bl	401760 <nanosleep@plt>
  403158:	b	4030b0 <ferror@plt+0x17f0>
  40315c:	bl	402eb0 <ferror@plt+0x15f0>
  403160:	tbnz	w0, #31, 4030f8 <ferror@plt+0x1838>
  403164:	bl	4016c0 <close@plt>
  403168:	b	4030f8 <ferror@plt+0x1838>
  40316c:	nop
  403170:	adrp	x1, 405000 <ferror@plt+0x3740>
  403174:	mov	w2, #0x5                   	// #5
  403178:	add	x1, x1, #0x540
  40317c:	mov	x0, #0x0                   	// #0
  403180:	b	401810 <dcgettext@plt>
  403184:	nop
  403188:	stp	x29, x30, [sp, #-32]!
  40318c:	mov	x29, sp
  403190:	stp	x19, x20, [sp, #16]
  403194:	mov	x19, x1
  403198:	mov	x20, x0
  40319c:	bl	401870 <__errno_location@plt>
  4031a0:	mov	x4, x0
  4031a4:	adrp	x0, 417000 <ferror@plt+0x15740>
  4031a8:	mov	w5, #0x22                  	// #34
  4031ac:	adrp	x1, 405000 <ferror@plt+0x3740>
  4031b0:	mov	x3, x20
  4031b4:	ldr	w0, [x0, #512]
  4031b8:	mov	x2, x19
  4031bc:	str	w5, [x4]
  4031c0:	add	x1, x1, #0x570
  4031c4:	bl	4018a0 <err@plt>
  4031c8:	adrp	x1, 417000 <ferror@plt+0x15740>
  4031cc:	str	w0, [x1, #512]
  4031d0:	ret
  4031d4:	nop
  4031d8:	stp	x29, x30, [sp, #-128]!
  4031dc:	mov	x29, sp
  4031e0:	stp	x19, x20, [sp, #16]
  4031e4:	mov	x20, x0
  4031e8:	stp	x21, x22, [sp, #32]
  4031ec:	mov	x22, x1
  4031f0:	stp	x23, x24, [sp, #48]
  4031f4:	mov	x23, x2
  4031f8:	str	xzr, [x1]
  4031fc:	bl	401870 <__errno_location@plt>
  403200:	mov	x21, x0
  403204:	cbz	x20, 4034a0 <ferror@plt+0x1be0>
  403208:	ldrsb	w19, [x20]
  40320c:	cbz	w19, 4034a0 <ferror@plt+0x1be0>
  403210:	bl	401730 <__ctype_b_loc@plt>
  403214:	mov	x24, x0
  403218:	ldr	x0, [x0]
  40321c:	ubfiz	x1, x19, #1, #8
  403220:	ldrh	w1, [x0, x1]
  403224:	tbz	w1, #13, 403240 <ferror@plt+0x1980>
  403228:	mov	x1, x20
  40322c:	nop
  403230:	ldrsb	w19, [x1, #1]!
  403234:	ubfiz	x2, x19, #1, #8
  403238:	ldrh	w2, [x0, x2]
  40323c:	tbnz	w2, #13, 403230 <ferror@plt+0x1970>
  403240:	cmp	w19, #0x2d
  403244:	b.eq	4034a0 <ferror@plt+0x1be0>  // b.none
  403248:	stp	x25, x26, [sp, #64]
  40324c:	mov	x0, x20
  403250:	mov	w3, #0x0                   	// #0
  403254:	stp	x27, x28, [sp, #80]
  403258:	add	x27, sp, #0x78
  40325c:	mov	x1, x27
  403260:	str	wzr, [x21]
  403264:	mov	w2, #0x0                   	// #0
  403268:	str	xzr, [sp, #120]
  40326c:	bl	4016a0 <__strtoul_internal@plt>
  403270:	mov	x25, x0
  403274:	ldr	x28, [sp, #120]
  403278:	ldr	w0, [x21]
  40327c:	cmp	x28, x20
  403280:	b.eq	403490 <ferror@plt+0x1bd0>  // b.none
  403284:	cbnz	w0, 4034c0 <ferror@plt+0x1c00>
  403288:	cbz	x28, 403534 <ferror@plt+0x1c74>
  40328c:	ldrsb	w0, [x28]
  403290:	mov	w20, #0x0                   	// #0
  403294:	mov	x26, #0x0                   	// #0
  403298:	cbz	w0, 403534 <ferror@plt+0x1c74>
  40329c:	nop
  4032a0:	ldrsb	w0, [x28, #1]
  4032a4:	cmp	w0, #0x69
  4032a8:	b.eq	403354 <ferror@plt+0x1a94>  // b.none
  4032ac:	and	w1, w0, #0xffffffdf
  4032b0:	cmp	w1, #0x42
  4032b4:	b.ne	403524 <ferror@plt+0x1c64>  // b.any
  4032b8:	ldrsb	w0, [x28, #2]
  4032bc:	cbz	w0, 40356c <ferror@plt+0x1cac>
  4032c0:	bl	4015c0 <localeconv@plt>
  4032c4:	cbz	x0, 403498 <ferror@plt+0x1bd8>
  4032c8:	ldr	x1, [x0]
  4032cc:	cbz	x1, 403498 <ferror@plt+0x1bd8>
  4032d0:	mov	x0, x1
  4032d4:	str	x1, [sp, #104]
  4032d8:	bl	401520 <strlen@plt>
  4032dc:	mov	x19, x0
  4032e0:	cbnz	x26, 403498 <ferror@plt+0x1bd8>
  4032e4:	ldrsb	w0, [x28]
  4032e8:	cbz	w0, 403498 <ferror@plt+0x1bd8>
  4032ec:	ldr	x1, [sp, #104]
  4032f0:	mov	x2, x19
  4032f4:	mov	x0, x1
  4032f8:	mov	x1, x28
  4032fc:	bl	401630 <strncmp@plt>
  403300:	cbnz	w0, 403498 <ferror@plt+0x1bd8>
  403304:	ldrsb	w4, [x28, x19]
  403308:	add	x1, x28, x19
  40330c:	cmp	w4, #0x30
  403310:	b.ne	403548 <ferror@plt+0x1c88>  // b.any
  403314:	add	w0, w20, #0x1
  403318:	mov	x19, x1
  40331c:	nop
  403320:	sub	w3, w19, w1
  403324:	ldrsb	w4, [x19, #1]!
  403328:	add	w20, w3, w0
  40332c:	cmp	w4, #0x30
  403330:	b.eq	403320 <ferror@plt+0x1a60>  // b.none
  403334:	ldr	x0, [x24]
  403338:	ldrh	w0, [x0, w4, sxtw #1]
  40333c:	tbnz	w0, #11, 4034d4 <ferror@plt+0x1c14>
  403340:	mov	x28, x19
  403344:	str	x19, [sp, #120]
  403348:	ldrsb	w0, [x28, #1]
  40334c:	cmp	w0, #0x69
  403350:	b.ne	4032ac <ferror@plt+0x19ec>  // b.any
  403354:	ldrsb	w0, [x28, #2]
  403358:	and	w0, w0, #0xffffffdf
  40335c:	cmp	w0, #0x42
  403360:	b.ne	4032c0 <ferror@plt+0x1a00>  // b.any
  403364:	ldrsb	w0, [x28, #3]
  403368:	cbnz	w0, 4032c0 <ferror@plt+0x1a00>
  40336c:	mov	x19, #0x400                 	// #1024
  403370:	ldrsb	w27, [x28]
  403374:	adrp	x24, 405000 <ferror@plt+0x3740>
  403378:	add	x24, x24, #0x580
  40337c:	mov	x0, x24
  403380:	mov	w1, w27
  403384:	bl	4017a0 <strchr@plt>
  403388:	cbz	x0, 403574 <ferror@plt+0x1cb4>
  40338c:	sub	x1, x0, x24
  403390:	add	w1, w1, #0x1
  403394:	cbz	w1, 403590 <ferror@plt+0x1cd0>
  403398:	umulh	x0, x25, x19
  40339c:	cbnz	x0, 403560 <ferror@plt+0x1ca0>
  4033a0:	sub	w0, w1, #0x2
  4033a4:	b	4033b4 <ferror@plt+0x1af4>
  4033a8:	umulh	x2, x25, x19
  4033ac:	sub	w0, w0, #0x1
  4033b0:	cbnz	x2, 403560 <ferror@plt+0x1ca0>
  4033b4:	mul	x25, x25, x19
  4033b8:	cmn	w0, #0x1
  4033bc:	b.ne	4033a8 <ferror@plt+0x1ae8>  // b.any
  4033c0:	mov	w0, #0x0                   	// #0
  4033c4:	cbz	x23, 4033cc <ferror@plt+0x1b0c>
  4033c8:	str	w1, [x23]
  4033cc:	cmp	x26, #0x0
  4033d0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4033d4:	b.eq	40347c <ferror@plt+0x1bbc>  // b.none
  4033d8:	sub	w1, w1, #0x2
  4033dc:	mov	x5, #0x1                   	// #1
  4033e0:	b	4033f0 <ferror@plt+0x1b30>
  4033e4:	umulh	x2, x5, x19
  4033e8:	sub	w1, w1, #0x1
  4033ec:	cbnz	x2, 4033fc <ferror@plt+0x1b3c>
  4033f0:	mul	x5, x5, x19
  4033f4:	cmn	w1, #0x1
  4033f8:	b.ne	4033e4 <ferror@plt+0x1b24>  // b.any
  4033fc:	cmp	x26, #0xa
  403400:	mov	x1, #0xa                   	// #10
  403404:	b.ls	403418 <ferror@plt+0x1b58>  // b.plast
  403408:	add	x1, x1, x1, lsl #2
  40340c:	cmp	x26, x1, lsl #1
  403410:	lsl	x1, x1, #1
  403414:	b.hi	403408 <ferror@plt+0x1b48>  // b.pmore
  403418:	cbz	w20, 403434 <ferror@plt+0x1b74>
  40341c:	mov	w2, #0x0                   	// #0
  403420:	add	x1, x1, x1, lsl #2
  403424:	add	w2, w2, #0x1
  403428:	cmp	w20, w2
  40342c:	lsl	x1, x1, #1
  403430:	b.ne	403420 <ferror@plt+0x1b60>  // b.any
  403434:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  403438:	mov	x4, #0x1                   	// #1
  40343c:	movk	x8, #0xcccd
  403440:	umulh	x6, x26, x8
  403444:	add	x7, x4, x4, lsl #2
  403448:	mov	x3, x4
  40344c:	cmp	x26, #0x9
  403450:	lsl	x4, x7, #1
  403454:	lsr	x2, x6, #3
  403458:	add	x2, x2, x2, lsl #2
  40345c:	sub	x2, x26, x2, lsl #1
  403460:	lsr	x26, x6, #3
  403464:	cbz	x2, 403478 <ferror@plt+0x1bb8>
  403468:	udiv	x3, x1, x3
  40346c:	udiv	x2, x3, x2
  403470:	udiv	x2, x5, x2
  403474:	add	x25, x25, x2
  403478:	b.hi	403440 <ferror@plt+0x1b80>  // b.pmore
  40347c:	str	x25, [x22]
  403480:	tbnz	w0, #31, 403550 <ferror@plt+0x1c90>
  403484:	ldp	x25, x26, [sp, #64]
  403488:	ldp	x27, x28, [sp, #80]
  40348c:	b	4034ac <ferror@plt+0x1bec>
  403490:	cbnz	w0, 4034cc <ferror@plt+0x1c0c>
  403494:	nop
  403498:	ldp	x25, x26, [sp, #64]
  40349c:	ldp	x27, x28, [sp, #80]
  4034a0:	mov	w1, #0x16                  	// #22
  4034a4:	mov	w0, #0xffffffea            	// #-22
  4034a8:	str	w1, [x21]
  4034ac:	ldp	x19, x20, [sp, #16]
  4034b0:	ldp	x21, x22, [sp, #32]
  4034b4:	ldp	x23, x24, [sp, #48]
  4034b8:	ldp	x29, x30, [sp], #128
  4034bc:	ret
  4034c0:	sub	x1, x25, #0x1
  4034c4:	cmn	x1, #0x3
  4034c8:	b.ls	403288 <ferror@plt+0x19c8>  // b.plast
  4034cc:	neg	w0, w0
  4034d0:	b	403480 <ferror@plt+0x1bc0>
  4034d4:	str	wzr, [x21]
  4034d8:	mov	x1, x27
  4034dc:	mov	x0, x19
  4034e0:	mov	w3, #0x0                   	// #0
  4034e4:	mov	w2, #0x0                   	// #0
  4034e8:	str	xzr, [sp, #120]
  4034ec:	bl	4016a0 <__strtoul_internal@plt>
  4034f0:	mov	x26, x0
  4034f4:	ldr	x28, [sp, #120]
  4034f8:	ldr	w0, [x21]
  4034fc:	cmp	x28, x19
  403500:	b.eq	403490 <ferror@plt+0x1bd0>  // b.none
  403504:	cbz	w0, 40352c <ferror@plt+0x1c6c>
  403508:	sub	x1, x26, #0x1
  40350c:	cmn	x1, #0x3
  403510:	b.hi	4034cc <ferror@plt+0x1c0c>  // b.pmore
  403514:	cbz	x28, 403498 <ferror@plt+0x1bd8>
  403518:	ldrsb	w0, [x28]
  40351c:	cbnz	w0, 4032a0 <ferror@plt+0x19e0>
  403520:	b	403498 <ferror@plt+0x1bd8>
  403524:	cbnz	w0, 4032c0 <ferror@plt+0x1a00>
  403528:	b	40336c <ferror@plt+0x1aac>
  40352c:	cbnz	x26, 403514 <ferror@plt+0x1c54>
  403530:	b	4032a0 <ferror@plt+0x19e0>
  403534:	mov	w0, #0x0                   	// #0
  403538:	ldp	x27, x28, [sp, #80]
  40353c:	str	x25, [x22]
  403540:	ldp	x25, x26, [sp, #64]
  403544:	b	4034ac <ferror@plt+0x1bec>
  403548:	mov	x19, x1
  40354c:	b	403334 <ferror@plt+0x1a74>
  403550:	neg	w1, w0
  403554:	ldp	x25, x26, [sp, #64]
  403558:	ldp	x27, x28, [sp, #80]
  40355c:	b	4034a8 <ferror@plt+0x1be8>
  403560:	mov	w0, #0xffffffde            	// #-34
  403564:	cbnz	x23, 4033c8 <ferror@plt+0x1b08>
  403568:	b	4033cc <ferror@plt+0x1b0c>
  40356c:	mov	x19, #0x3e8                 	// #1000
  403570:	b	403370 <ferror@plt+0x1ab0>
  403574:	adrp	x1, 405000 <ferror@plt+0x3740>
  403578:	add	x24, x1, #0x590
  40357c:	mov	x0, x24
  403580:	mov	w1, w27
  403584:	bl	4017a0 <strchr@plt>
  403588:	cbnz	x0, 40338c <ferror@plt+0x1acc>
  40358c:	b	403498 <ferror@plt+0x1bd8>
  403590:	mov	w0, #0x0                   	// #0
  403594:	cbnz	x23, 4033c8 <ferror@plt+0x1b08>
  403598:	ldp	x27, x28, [sp, #80]
  40359c:	str	x25, [x22]
  4035a0:	ldp	x25, x26, [sp, #64]
  4035a4:	b	4034ac <ferror@plt+0x1bec>
  4035a8:	mov	x2, #0x0                   	// #0
  4035ac:	b	4031d8 <ferror@plt+0x1918>
  4035b0:	stp	x29, x30, [sp, #-48]!
  4035b4:	mov	x29, sp
  4035b8:	stp	x21, x22, [sp, #32]
  4035bc:	mov	x22, x1
  4035c0:	cbz	x0, 403620 <ferror@plt+0x1d60>
  4035c4:	mov	x21, x0
  4035c8:	stp	x19, x20, [sp, #16]
  4035cc:	mov	x20, x0
  4035d0:	b	4035ec <ferror@plt+0x1d2c>
  4035d4:	bl	401730 <__ctype_b_loc@plt>
  4035d8:	ubfiz	x19, x19, #1, #8
  4035dc:	ldr	x2, [x0]
  4035e0:	ldrh	w2, [x2, x19]
  4035e4:	tbz	w2, #11, 4035f4 <ferror@plt+0x1d34>
  4035e8:	add	x20, x20, #0x1
  4035ec:	ldrsb	w19, [x20]
  4035f0:	cbnz	w19, 4035d4 <ferror@plt+0x1d14>
  4035f4:	cbz	x22, 4035fc <ferror@plt+0x1d3c>
  4035f8:	str	x20, [x22]
  4035fc:	cmp	x20, x21
  403600:	b.ls	403638 <ferror@plt+0x1d78>  // b.plast
  403604:	ldrsb	w1, [x20]
  403608:	mov	w0, #0x1                   	// #1
  40360c:	ldp	x19, x20, [sp, #16]
  403610:	cbnz	w1, 403628 <ferror@plt+0x1d68>
  403614:	ldp	x21, x22, [sp, #32]
  403618:	ldp	x29, x30, [sp], #48
  40361c:	ret
  403620:	cbz	x1, 403628 <ferror@plt+0x1d68>
  403624:	str	xzr, [x1]
  403628:	mov	w0, #0x0                   	// #0
  40362c:	ldp	x21, x22, [sp, #32]
  403630:	ldp	x29, x30, [sp], #48
  403634:	ret
  403638:	mov	w0, #0x0                   	// #0
  40363c:	ldp	x19, x20, [sp, #16]
  403640:	b	40362c <ferror@plt+0x1d6c>
  403644:	nop
  403648:	stp	x29, x30, [sp, #-48]!
  40364c:	mov	x29, sp
  403650:	stp	x21, x22, [sp, #32]
  403654:	mov	x22, x1
  403658:	cbz	x0, 4036b8 <ferror@plt+0x1df8>
  40365c:	mov	x21, x0
  403660:	stp	x19, x20, [sp, #16]
  403664:	mov	x20, x0
  403668:	b	403684 <ferror@plt+0x1dc4>
  40366c:	bl	401730 <__ctype_b_loc@plt>
  403670:	ubfiz	x19, x19, #1, #8
  403674:	ldr	x2, [x0]
  403678:	ldrh	w2, [x2, x19]
  40367c:	tbz	w2, #12, 40368c <ferror@plt+0x1dcc>
  403680:	add	x20, x20, #0x1
  403684:	ldrsb	w19, [x20]
  403688:	cbnz	w19, 40366c <ferror@plt+0x1dac>
  40368c:	cbz	x22, 403694 <ferror@plt+0x1dd4>
  403690:	str	x20, [x22]
  403694:	cmp	x20, x21
  403698:	b.ls	4036d0 <ferror@plt+0x1e10>  // b.plast
  40369c:	ldrsb	w1, [x20]
  4036a0:	mov	w0, #0x1                   	// #1
  4036a4:	ldp	x19, x20, [sp, #16]
  4036a8:	cbnz	w1, 4036c0 <ferror@plt+0x1e00>
  4036ac:	ldp	x21, x22, [sp, #32]
  4036b0:	ldp	x29, x30, [sp], #48
  4036b4:	ret
  4036b8:	cbz	x1, 4036c0 <ferror@plt+0x1e00>
  4036bc:	str	xzr, [x1]
  4036c0:	mov	w0, #0x0                   	// #0
  4036c4:	ldp	x21, x22, [sp, #32]
  4036c8:	ldp	x29, x30, [sp], #48
  4036cc:	ret
  4036d0:	mov	w0, #0x0                   	// #0
  4036d4:	ldp	x19, x20, [sp, #16]
  4036d8:	b	4036c4 <ferror@plt+0x1e04>
  4036dc:	nop
  4036e0:	stp	x29, x30, [sp, #-128]!
  4036e4:	mov	x29, sp
  4036e8:	stp	x19, x20, [sp, #16]
  4036ec:	mov	x19, x0
  4036f0:	mov	x20, x1
  4036f4:	mov	w0, #0xffffffd0            	// #-48
  4036f8:	add	x1, sp, #0x50
  4036fc:	stp	x21, x22, [sp, #32]
  403700:	add	x21, sp, #0x80
  403704:	stp	x21, x21, [sp, #48]
  403708:	str	x1, [sp, #64]
  40370c:	stp	w0, wzr, [sp, #72]
  403710:	stp	x2, x3, [sp, #80]
  403714:	stp	x4, x5, [sp, #96]
  403718:	stp	x6, x7, [sp, #112]
  40371c:	b	403764 <ferror@plt+0x1ea4>
  403720:	ldr	x1, [x0]
  403724:	add	x2, x0, #0xf
  403728:	and	x2, x2, #0xfffffffffffffff8
  40372c:	str	x2, [sp, #48]
  403730:	cbz	x1, 4037b0 <ferror@plt+0x1ef0>
  403734:	add	x0, x2, #0xf
  403738:	and	x0, x0, #0xfffffffffffffff8
  40373c:	str	x0, [sp, #48]
  403740:	ldr	x22, [x2]
  403744:	cbz	x22, 4037b0 <ferror@plt+0x1ef0>
  403748:	mov	x0, x19
  40374c:	bl	401710 <strcmp@plt>
  403750:	cbz	w0, 4037d4 <ferror@plt+0x1f14>
  403754:	mov	x1, x22
  403758:	mov	x0, x19
  40375c:	bl	401710 <strcmp@plt>
  403760:	cbz	w0, 4037d8 <ferror@plt+0x1f18>
  403764:	ldr	w3, [sp, #72]
  403768:	ldr	x0, [sp, #48]
  40376c:	tbz	w3, #31, 403720 <ferror@plt+0x1e60>
  403770:	add	w2, w3, #0x8
  403774:	str	w2, [sp, #72]
  403778:	cmp	w2, #0x0
  40377c:	b.gt	403720 <ferror@plt+0x1e60>
  403780:	ldr	x1, [x21, w3, sxtw]
  403784:	cbz	x1, 4037b0 <ferror@plt+0x1ef0>
  403788:	cbz	w2, 4037e8 <ferror@plt+0x1f28>
  40378c:	add	w3, w3, #0x10
  403790:	str	w3, [sp, #72]
  403794:	cmp	w3, #0x0
  403798:	b.le	4037cc <ferror@plt+0x1f0c>
  40379c:	add	x3, x0, #0xf
  4037a0:	mov	x2, x0
  4037a4:	and	x0, x3, #0xfffffffffffffff8
  4037a8:	str	x0, [sp, #48]
  4037ac:	b	403740 <ferror@plt+0x1e80>
  4037b0:	adrp	x0, 417000 <ferror@plt+0x15740>
  4037b4:	adrp	x1, 405000 <ferror@plt+0x3740>
  4037b8:	mov	x3, x19
  4037bc:	mov	x2, x20
  4037c0:	ldr	w0, [x0, #512]
  4037c4:	add	x1, x1, #0x570
  4037c8:	bl	401830 <errx@plt>
  4037cc:	add	x2, x21, w2, sxtw
  4037d0:	b	403740 <ferror@plt+0x1e80>
  4037d4:	mov	w0, #0x1                   	// #1
  4037d8:	ldp	x19, x20, [sp, #16]
  4037dc:	ldp	x21, x22, [sp, #32]
  4037e0:	ldp	x29, x30, [sp], #128
  4037e4:	ret
  4037e8:	mov	x2, x0
  4037ec:	b	403734 <ferror@plt+0x1e74>
  4037f0:	cbz	x1, 40381c <ferror@plt+0x1f5c>
  4037f4:	add	x3, x0, x1
  4037f8:	sxtb	w2, w2
  4037fc:	b	403810 <ferror@plt+0x1f50>
  403800:	b.eq	403820 <ferror@plt+0x1f60>  // b.none
  403804:	add	x0, x0, #0x1
  403808:	cmp	x3, x0
  40380c:	b.eq	40381c <ferror@plt+0x1f5c>  // b.none
  403810:	ldrsb	w1, [x0]
  403814:	cmp	w2, w1
  403818:	cbnz	w1, 403800 <ferror@plt+0x1f40>
  40381c:	mov	x0, #0x0                   	// #0
  403820:	ret
  403824:	nop
  403828:	stp	x29, x30, [sp, #-64]!
  40382c:	mov	x29, sp
  403830:	stp	x19, x20, [sp, #16]
  403834:	mov	x19, x0
  403838:	stp	x21, x22, [sp, #32]
  40383c:	mov	x21, x1
  403840:	adrp	x22, 417000 <ferror@plt+0x15740>
  403844:	str	xzr, [sp, #56]
  403848:	bl	401870 <__errno_location@plt>
  40384c:	str	wzr, [x0]
  403850:	cbz	x19, 403864 <ferror@plt+0x1fa4>
  403854:	mov	x20, x0
  403858:	ldrsb	w0, [x19]
  40385c:	adrp	x22, 417000 <ferror@plt+0x15740>
  403860:	cbnz	w0, 40387c <ferror@plt+0x1fbc>
  403864:	ldr	w0, [x22, #512]
  403868:	adrp	x1, 405000 <ferror@plt+0x3740>
  40386c:	mov	x3, x19
  403870:	mov	x2, x21
  403874:	add	x1, x1, #0x570
  403878:	bl	401830 <errx@plt>
  40387c:	add	x1, sp, #0x38
  403880:	mov	x0, x19
  403884:	mov	w3, #0x0                   	// #0
  403888:	mov	w2, #0xa                   	// #10
  40388c:	bl	4016a0 <__strtoul_internal@plt>
  403890:	ldr	w1, [x20]
  403894:	cbnz	w1, 4038d8 <ferror@plt+0x2018>
  403898:	ldr	x1, [sp, #56]
  40389c:	cmp	x19, x1
  4038a0:	b.eq	403864 <ferror@plt+0x1fa4>  // b.none
  4038a4:	cbz	x1, 4038b0 <ferror@plt+0x1ff0>
  4038a8:	ldrsb	w1, [x1]
  4038ac:	cbnz	w1, 403864 <ferror@plt+0x1fa4>
  4038b0:	mov	x1, #0xffffffff            	// #4294967295
  4038b4:	cmp	x0, x1
  4038b8:	b.hi	4038f8 <ferror@plt+0x2038>  // b.pmore
  4038bc:	mov	x1, #0xffff                	// #65535
  4038c0:	cmp	x0, x1
  4038c4:	b.hi	403904 <ferror@plt+0x2044>  // b.pmore
  4038c8:	ldp	x19, x20, [sp, #16]
  4038cc:	ldp	x21, x22, [sp, #32]
  4038d0:	ldp	x29, x30, [sp], #64
  4038d4:	ret
  4038d8:	ldr	w0, [x22, #512]
  4038dc:	cmp	w1, #0x22
  4038e0:	b.ne	403864 <ferror@plt+0x1fa4>  // b.any
  4038e4:	adrp	x1, 405000 <ferror@plt+0x3740>
  4038e8:	mov	x3, x19
  4038ec:	mov	x2, x21
  4038f0:	add	x1, x1, #0x570
  4038f4:	bl	4018a0 <err@plt>
  4038f8:	mov	x1, x21
  4038fc:	mov	x0, x19
  403900:	bl	403188 <ferror@plt+0x18c8>
  403904:	mov	x1, x21
  403908:	mov	x0, x19
  40390c:	bl	403188 <ferror@plt+0x18c8>
  403910:	stp	x29, x30, [sp, #-64]!
  403914:	mov	x29, sp
  403918:	stp	x19, x20, [sp, #16]
  40391c:	mov	x19, x0
  403920:	stp	x21, x22, [sp, #32]
  403924:	mov	x21, x1
  403928:	adrp	x22, 417000 <ferror@plt+0x15740>
  40392c:	str	xzr, [sp, #56]
  403930:	bl	401870 <__errno_location@plt>
  403934:	str	wzr, [x0]
  403938:	cbz	x19, 40394c <ferror@plt+0x208c>
  40393c:	mov	x20, x0
  403940:	ldrsb	w0, [x19]
  403944:	adrp	x22, 417000 <ferror@plt+0x15740>
  403948:	cbnz	w0, 403964 <ferror@plt+0x20a4>
  40394c:	ldr	w0, [x22, #512]
  403950:	adrp	x1, 405000 <ferror@plt+0x3740>
  403954:	mov	x3, x19
  403958:	mov	x2, x21
  40395c:	add	x1, x1, #0x570
  403960:	bl	401830 <errx@plt>
  403964:	add	x1, sp, #0x38
  403968:	mov	x0, x19
  40396c:	mov	w3, #0x0                   	// #0
  403970:	mov	w2, #0x10                  	// #16
  403974:	bl	4016a0 <__strtoul_internal@plt>
  403978:	ldr	w1, [x20]
  40397c:	cbnz	w1, 4039c0 <ferror@plt+0x2100>
  403980:	ldr	x1, [sp, #56]
  403984:	cmp	x19, x1
  403988:	b.eq	40394c <ferror@plt+0x208c>  // b.none
  40398c:	cbz	x1, 403998 <ferror@plt+0x20d8>
  403990:	ldrsb	w1, [x1]
  403994:	cbnz	w1, 40394c <ferror@plt+0x208c>
  403998:	mov	x1, #0xffffffff            	// #4294967295
  40399c:	cmp	x0, x1
  4039a0:	b.hi	4039e0 <ferror@plt+0x2120>  // b.pmore
  4039a4:	mov	x1, #0xffff                	// #65535
  4039a8:	cmp	x0, x1
  4039ac:	b.hi	4039ec <ferror@plt+0x212c>  // b.pmore
  4039b0:	ldp	x19, x20, [sp, #16]
  4039b4:	ldp	x21, x22, [sp, #32]
  4039b8:	ldp	x29, x30, [sp], #64
  4039bc:	ret
  4039c0:	ldr	w0, [x22, #512]
  4039c4:	cmp	w1, #0x22
  4039c8:	b.ne	40394c <ferror@plt+0x208c>  // b.any
  4039cc:	adrp	x1, 405000 <ferror@plt+0x3740>
  4039d0:	mov	x3, x19
  4039d4:	mov	x2, x21
  4039d8:	add	x1, x1, #0x570
  4039dc:	bl	4018a0 <err@plt>
  4039e0:	mov	x1, x21
  4039e4:	mov	x0, x19
  4039e8:	bl	403188 <ferror@plt+0x18c8>
  4039ec:	mov	x1, x21
  4039f0:	mov	x0, x19
  4039f4:	bl	403188 <ferror@plt+0x18c8>
  4039f8:	stp	x29, x30, [sp, #-64]!
  4039fc:	mov	x29, sp
  403a00:	stp	x19, x20, [sp, #16]
  403a04:	mov	x19, x0
  403a08:	stp	x21, x22, [sp, #32]
  403a0c:	mov	x21, x1
  403a10:	adrp	x22, 417000 <ferror@plt+0x15740>
  403a14:	str	xzr, [sp, #56]
  403a18:	bl	401870 <__errno_location@plt>
  403a1c:	str	wzr, [x0]
  403a20:	cbz	x19, 403a34 <ferror@plt+0x2174>
  403a24:	mov	x20, x0
  403a28:	ldrsb	w0, [x19]
  403a2c:	adrp	x22, 417000 <ferror@plt+0x15740>
  403a30:	cbnz	w0, 403a4c <ferror@plt+0x218c>
  403a34:	ldr	w0, [x22, #512]
  403a38:	adrp	x1, 405000 <ferror@plt+0x3740>
  403a3c:	mov	x3, x19
  403a40:	mov	x2, x21
  403a44:	add	x1, x1, #0x570
  403a48:	bl	401830 <errx@plt>
  403a4c:	add	x1, sp, #0x38
  403a50:	mov	x0, x19
  403a54:	mov	w3, #0x0                   	// #0
  403a58:	mov	w2, #0xa                   	// #10
  403a5c:	bl	4016a0 <__strtoul_internal@plt>
  403a60:	ldr	w1, [x20]
  403a64:	cbnz	w1, 403a9c <ferror@plt+0x21dc>
  403a68:	ldr	x1, [sp, #56]
  403a6c:	cmp	x19, x1
  403a70:	b.eq	403a34 <ferror@plt+0x2174>  // b.none
  403a74:	cbz	x1, 403a80 <ferror@plt+0x21c0>
  403a78:	ldrsb	w1, [x1]
  403a7c:	cbnz	w1, 403a34 <ferror@plt+0x2174>
  403a80:	mov	x1, #0xffffffff            	// #4294967295
  403a84:	cmp	x0, x1
  403a88:	b.hi	403abc <ferror@plt+0x21fc>  // b.pmore
  403a8c:	ldp	x19, x20, [sp, #16]
  403a90:	ldp	x21, x22, [sp, #32]
  403a94:	ldp	x29, x30, [sp], #64
  403a98:	ret
  403a9c:	ldr	w0, [x22, #512]
  403aa0:	cmp	w1, #0x22
  403aa4:	b.ne	403a34 <ferror@plt+0x2174>  // b.any
  403aa8:	adrp	x1, 405000 <ferror@plt+0x3740>
  403aac:	mov	x3, x19
  403ab0:	mov	x2, x21
  403ab4:	add	x1, x1, #0x570
  403ab8:	bl	4018a0 <err@plt>
  403abc:	mov	x1, x21
  403ac0:	mov	x0, x19
  403ac4:	bl	403188 <ferror@plt+0x18c8>
  403ac8:	stp	x29, x30, [sp, #-64]!
  403acc:	mov	x29, sp
  403ad0:	stp	x19, x20, [sp, #16]
  403ad4:	mov	x19, x0
  403ad8:	stp	x21, x22, [sp, #32]
  403adc:	mov	x21, x1
  403ae0:	adrp	x22, 417000 <ferror@plt+0x15740>
  403ae4:	str	xzr, [sp, #56]
  403ae8:	bl	401870 <__errno_location@plt>
  403aec:	str	wzr, [x0]
  403af0:	cbz	x19, 403b04 <ferror@plt+0x2244>
  403af4:	mov	x20, x0
  403af8:	ldrsb	w0, [x19]
  403afc:	adrp	x22, 417000 <ferror@plt+0x15740>
  403b00:	cbnz	w0, 403b1c <ferror@plt+0x225c>
  403b04:	ldr	w0, [x22, #512]
  403b08:	adrp	x1, 405000 <ferror@plt+0x3740>
  403b0c:	mov	x3, x19
  403b10:	mov	x2, x21
  403b14:	add	x1, x1, #0x570
  403b18:	bl	401830 <errx@plt>
  403b1c:	add	x1, sp, #0x38
  403b20:	mov	x0, x19
  403b24:	mov	w3, #0x0                   	// #0
  403b28:	mov	w2, #0x10                  	// #16
  403b2c:	bl	4016a0 <__strtoul_internal@plt>
  403b30:	ldr	w1, [x20]
  403b34:	cbnz	w1, 403b6c <ferror@plt+0x22ac>
  403b38:	ldr	x1, [sp, #56]
  403b3c:	cmp	x19, x1
  403b40:	b.eq	403b04 <ferror@plt+0x2244>  // b.none
  403b44:	cbz	x1, 403b50 <ferror@plt+0x2290>
  403b48:	ldrsb	w1, [x1]
  403b4c:	cbnz	w1, 403b04 <ferror@plt+0x2244>
  403b50:	mov	x1, #0xffffffff            	// #4294967295
  403b54:	cmp	x0, x1
  403b58:	b.hi	403b8c <ferror@plt+0x22cc>  // b.pmore
  403b5c:	ldp	x19, x20, [sp, #16]
  403b60:	ldp	x21, x22, [sp, #32]
  403b64:	ldp	x29, x30, [sp], #64
  403b68:	ret
  403b6c:	ldr	w0, [x22, #512]
  403b70:	cmp	w1, #0x22
  403b74:	b.ne	403b04 <ferror@plt+0x2244>  // b.any
  403b78:	adrp	x1, 405000 <ferror@plt+0x3740>
  403b7c:	mov	x3, x19
  403b80:	mov	x2, x21
  403b84:	add	x1, x1, #0x570
  403b88:	bl	4018a0 <err@plt>
  403b8c:	mov	x1, x21
  403b90:	mov	x0, x19
  403b94:	bl	403188 <ferror@plt+0x18c8>
  403b98:	stp	x29, x30, [sp, #-64]!
  403b9c:	mov	x29, sp
  403ba0:	stp	x19, x20, [sp, #16]
  403ba4:	mov	x19, x0
  403ba8:	stp	x21, x22, [sp, #32]
  403bac:	mov	x21, x1
  403bb0:	adrp	x22, 417000 <ferror@plt+0x15740>
  403bb4:	str	xzr, [sp, #56]
  403bb8:	bl	401870 <__errno_location@plt>
  403bbc:	str	wzr, [x0]
  403bc0:	cbz	x19, 403bd4 <ferror@plt+0x2314>
  403bc4:	mov	x20, x0
  403bc8:	ldrsb	w0, [x19]
  403bcc:	adrp	x22, 417000 <ferror@plt+0x15740>
  403bd0:	cbnz	w0, 403bec <ferror@plt+0x232c>
  403bd4:	ldr	w0, [x22, #512]
  403bd8:	adrp	x1, 405000 <ferror@plt+0x3740>
  403bdc:	mov	x3, x19
  403be0:	mov	x2, x21
  403be4:	add	x1, x1, #0x570
  403be8:	bl	401830 <errx@plt>
  403bec:	add	x1, sp, #0x38
  403bf0:	mov	x0, x19
  403bf4:	mov	w3, #0x0                   	// #0
  403bf8:	mov	w2, #0xa                   	// #10
  403bfc:	bl	401620 <__strtol_internal@plt>
  403c00:	ldr	w1, [x20]
  403c04:	cbnz	w1, 403c30 <ferror@plt+0x2370>
  403c08:	ldr	x1, [sp, #56]
  403c0c:	cmp	x1, x19
  403c10:	b.eq	403bd4 <ferror@plt+0x2314>  // b.none
  403c14:	cbz	x1, 403c20 <ferror@plt+0x2360>
  403c18:	ldrsb	w1, [x1]
  403c1c:	cbnz	w1, 403bd4 <ferror@plt+0x2314>
  403c20:	ldp	x19, x20, [sp, #16]
  403c24:	ldp	x21, x22, [sp, #32]
  403c28:	ldp	x29, x30, [sp], #64
  403c2c:	ret
  403c30:	ldr	w0, [x22, #512]
  403c34:	cmp	w1, #0x22
  403c38:	b.ne	403bd4 <ferror@plt+0x2314>  // b.any
  403c3c:	adrp	x1, 405000 <ferror@plt+0x3740>
  403c40:	mov	x3, x19
  403c44:	mov	x2, x21
  403c48:	add	x1, x1, #0x570
  403c4c:	bl	4018a0 <err@plt>
  403c50:	stp	x29, x30, [sp, #-32]!
  403c54:	mov	x29, sp
  403c58:	stp	x19, x20, [sp, #16]
  403c5c:	mov	x19, x1
  403c60:	mov	x20, x0
  403c64:	bl	403b98 <ferror@plt+0x22d8>
  403c68:	mov	x2, #0x80000000            	// #2147483648
  403c6c:	add	x2, x0, x2
  403c70:	mov	x1, #0xffffffff            	// #4294967295
  403c74:	cmp	x2, x1
  403c78:	b.hi	403c88 <ferror@plt+0x23c8>  // b.pmore
  403c7c:	ldp	x19, x20, [sp, #16]
  403c80:	ldp	x29, x30, [sp], #32
  403c84:	ret
  403c88:	bl	401870 <__errno_location@plt>
  403c8c:	mov	x4, x0
  403c90:	adrp	x0, 417000 <ferror@plt+0x15740>
  403c94:	mov	w5, #0x22                  	// #34
  403c98:	adrp	x1, 405000 <ferror@plt+0x3740>
  403c9c:	mov	x3, x20
  403ca0:	ldr	w0, [x0, #512]
  403ca4:	mov	x2, x19
  403ca8:	str	w5, [x4]
  403cac:	add	x1, x1, #0x570
  403cb0:	bl	4018a0 <err@plt>
  403cb4:	nop
  403cb8:	stp	x29, x30, [sp, #-32]!
  403cbc:	mov	x29, sp
  403cc0:	stp	x19, x20, [sp, #16]
  403cc4:	mov	x19, x1
  403cc8:	mov	x20, x0
  403ccc:	bl	403c50 <ferror@plt+0x2390>
  403cd0:	add	w2, w0, #0x8, lsl #12
  403cd4:	mov	w1, #0xffff                	// #65535
  403cd8:	cmp	w2, w1
  403cdc:	b.hi	403cec <ferror@plt+0x242c>  // b.pmore
  403ce0:	ldp	x19, x20, [sp, #16]
  403ce4:	ldp	x29, x30, [sp], #32
  403ce8:	ret
  403cec:	bl	401870 <__errno_location@plt>
  403cf0:	mov	x4, x0
  403cf4:	adrp	x0, 417000 <ferror@plt+0x15740>
  403cf8:	mov	w5, #0x22                  	// #34
  403cfc:	adrp	x1, 405000 <ferror@plt+0x3740>
  403d00:	mov	x3, x20
  403d04:	ldr	w0, [x0, #512]
  403d08:	mov	x2, x19
  403d0c:	str	w5, [x4]
  403d10:	add	x1, x1, #0x570
  403d14:	bl	4018a0 <err@plt>
  403d18:	stp	x29, x30, [sp, #-64]!
  403d1c:	mov	x29, sp
  403d20:	stp	x19, x20, [sp, #16]
  403d24:	mov	x19, x0
  403d28:	stp	x21, x22, [sp, #32]
  403d2c:	mov	x21, x1
  403d30:	adrp	x22, 417000 <ferror@plt+0x15740>
  403d34:	str	xzr, [sp, #56]
  403d38:	bl	401870 <__errno_location@plt>
  403d3c:	str	wzr, [x0]
  403d40:	cbz	x19, 403d54 <ferror@plt+0x2494>
  403d44:	mov	x20, x0
  403d48:	ldrsb	w0, [x19]
  403d4c:	adrp	x22, 417000 <ferror@plt+0x15740>
  403d50:	cbnz	w0, 403d6c <ferror@plt+0x24ac>
  403d54:	ldr	w0, [x22, #512]
  403d58:	adrp	x1, 405000 <ferror@plt+0x3740>
  403d5c:	mov	x3, x19
  403d60:	mov	x2, x21
  403d64:	add	x1, x1, #0x570
  403d68:	bl	401830 <errx@plt>
  403d6c:	add	x1, sp, #0x38
  403d70:	mov	x0, x19
  403d74:	mov	w3, #0x0                   	// #0
  403d78:	mov	w2, #0xa                   	// #10
  403d7c:	bl	4016a0 <__strtoul_internal@plt>
  403d80:	ldr	w1, [x20]
  403d84:	cbnz	w1, 403db0 <ferror@plt+0x24f0>
  403d88:	ldr	x1, [sp, #56]
  403d8c:	cmp	x19, x1
  403d90:	b.eq	403d54 <ferror@plt+0x2494>  // b.none
  403d94:	cbz	x1, 403da0 <ferror@plt+0x24e0>
  403d98:	ldrsb	w1, [x1]
  403d9c:	cbnz	w1, 403d54 <ferror@plt+0x2494>
  403da0:	ldp	x19, x20, [sp, #16]
  403da4:	ldp	x21, x22, [sp, #32]
  403da8:	ldp	x29, x30, [sp], #64
  403dac:	ret
  403db0:	ldr	w0, [x22, #512]
  403db4:	cmp	w1, #0x22
  403db8:	b.ne	403d54 <ferror@plt+0x2494>  // b.any
  403dbc:	adrp	x1, 405000 <ferror@plt+0x3740>
  403dc0:	mov	x3, x19
  403dc4:	mov	x2, x21
  403dc8:	add	x1, x1, #0x570
  403dcc:	bl	4018a0 <err@plt>
  403dd0:	stp	x29, x30, [sp, #-64]!
  403dd4:	mov	x29, sp
  403dd8:	stp	x19, x20, [sp, #16]
  403ddc:	mov	x19, x0
  403de0:	stp	x21, x22, [sp, #32]
  403de4:	mov	x21, x1
  403de8:	adrp	x22, 417000 <ferror@plt+0x15740>
  403dec:	str	xzr, [sp, #56]
  403df0:	bl	401870 <__errno_location@plt>
  403df4:	str	wzr, [x0]
  403df8:	cbz	x19, 403e0c <ferror@plt+0x254c>
  403dfc:	mov	x20, x0
  403e00:	ldrsb	w0, [x19]
  403e04:	adrp	x22, 417000 <ferror@plt+0x15740>
  403e08:	cbnz	w0, 403e24 <ferror@plt+0x2564>
  403e0c:	ldr	w0, [x22, #512]
  403e10:	adrp	x1, 405000 <ferror@plt+0x3740>
  403e14:	mov	x3, x19
  403e18:	mov	x2, x21
  403e1c:	add	x1, x1, #0x570
  403e20:	bl	401830 <errx@plt>
  403e24:	add	x1, sp, #0x38
  403e28:	mov	x0, x19
  403e2c:	mov	w3, #0x0                   	// #0
  403e30:	mov	w2, #0x10                  	// #16
  403e34:	bl	4016a0 <__strtoul_internal@plt>
  403e38:	ldr	w1, [x20]
  403e3c:	cbnz	w1, 403e68 <ferror@plt+0x25a8>
  403e40:	ldr	x1, [sp, #56]
  403e44:	cmp	x19, x1
  403e48:	b.eq	403e0c <ferror@plt+0x254c>  // b.none
  403e4c:	cbz	x1, 403e58 <ferror@plt+0x2598>
  403e50:	ldrsb	w1, [x1]
  403e54:	cbnz	w1, 403e0c <ferror@plt+0x254c>
  403e58:	ldp	x19, x20, [sp, #16]
  403e5c:	ldp	x21, x22, [sp, #32]
  403e60:	ldp	x29, x30, [sp], #64
  403e64:	ret
  403e68:	ldr	w0, [x22, #512]
  403e6c:	cmp	w1, #0x22
  403e70:	b.ne	403e0c <ferror@plt+0x254c>  // b.any
  403e74:	adrp	x1, 405000 <ferror@plt+0x3740>
  403e78:	mov	x3, x19
  403e7c:	mov	x2, x21
  403e80:	add	x1, x1, #0x570
  403e84:	bl	4018a0 <err@plt>
  403e88:	stp	x29, x30, [sp, #-64]!
  403e8c:	mov	x29, sp
  403e90:	stp	x19, x20, [sp, #16]
  403e94:	mov	x19, x0
  403e98:	stp	x21, x22, [sp, #32]
  403e9c:	mov	x21, x1
  403ea0:	adrp	x22, 417000 <ferror@plt+0x15740>
  403ea4:	str	xzr, [sp, #56]
  403ea8:	bl	401870 <__errno_location@plt>
  403eac:	str	wzr, [x0]
  403eb0:	cbz	x19, 403ec4 <ferror@plt+0x2604>
  403eb4:	mov	x20, x0
  403eb8:	ldrsb	w0, [x19]
  403ebc:	adrp	x22, 417000 <ferror@plt+0x15740>
  403ec0:	cbnz	w0, 403edc <ferror@plt+0x261c>
  403ec4:	ldr	w0, [x22, #512]
  403ec8:	adrp	x1, 405000 <ferror@plt+0x3740>
  403ecc:	mov	x3, x19
  403ed0:	mov	x2, x21
  403ed4:	add	x1, x1, #0x570
  403ed8:	bl	401830 <errx@plt>
  403edc:	mov	x0, x19
  403ee0:	add	x1, sp, #0x38
  403ee4:	bl	401560 <strtod@plt>
  403ee8:	ldr	w0, [x20]
  403eec:	cbnz	w0, 403f18 <ferror@plt+0x2658>
  403ef0:	ldr	x0, [sp, #56]
  403ef4:	cmp	x0, x19
  403ef8:	b.eq	403ec4 <ferror@plt+0x2604>  // b.none
  403efc:	cbz	x0, 403f08 <ferror@plt+0x2648>
  403f00:	ldrsb	w0, [x0]
  403f04:	cbnz	w0, 403ec4 <ferror@plt+0x2604>
  403f08:	ldp	x19, x20, [sp, #16]
  403f0c:	ldp	x21, x22, [sp, #32]
  403f10:	ldp	x29, x30, [sp], #64
  403f14:	ret
  403f18:	cmp	w0, #0x22
  403f1c:	ldr	w0, [x22, #512]
  403f20:	b.ne	403ec4 <ferror@plt+0x2604>  // b.any
  403f24:	adrp	x1, 405000 <ferror@plt+0x3740>
  403f28:	mov	x3, x19
  403f2c:	mov	x2, x21
  403f30:	add	x1, x1, #0x570
  403f34:	bl	4018a0 <err@plt>
  403f38:	stp	x29, x30, [sp, #-64]!
  403f3c:	mov	x29, sp
  403f40:	stp	x19, x20, [sp, #16]
  403f44:	mov	x19, x0
  403f48:	stp	x21, x22, [sp, #32]
  403f4c:	mov	x21, x1
  403f50:	adrp	x22, 417000 <ferror@plt+0x15740>
  403f54:	str	xzr, [sp, #56]
  403f58:	bl	401870 <__errno_location@plt>
  403f5c:	str	wzr, [x0]
  403f60:	cbz	x19, 403f74 <ferror@plt+0x26b4>
  403f64:	mov	x20, x0
  403f68:	ldrsb	w0, [x19]
  403f6c:	adrp	x22, 417000 <ferror@plt+0x15740>
  403f70:	cbnz	w0, 403f8c <ferror@plt+0x26cc>
  403f74:	ldr	w0, [x22, #512]
  403f78:	adrp	x1, 405000 <ferror@plt+0x3740>
  403f7c:	mov	x3, x19
  403f80:	mov	x2, x21
  403f84:	add	x1, x1, #0x570
  403f88:	bl	401830 <errx@plt>
  403f8c:	add	x1, sp, #0x38
  403f90:	mov	x0, x19
  403f94:	mov	w2, #0xa                   	// #10
  403f98:	bl	401740 <strtol@plt>
  403f9c:	ldr	w1, [x20]
  403fa0:	cbnz	w1, 403fcc <ferror@plt+0x270c>
  403fa4:	ldr	x1, [sp, #56]
  403fa8:	cmp	x1, x19
  403fac:	b.eq	403f74 <ferror@plt+0x26b4>  // b.none
  403fb0:	cbz	x1, 403fbc <ferror@plt+0x26fc>
  403fb4:	ldrsb	w1, [x1]
  403fb8:	cbnz	w1, 403f74 <ferror@plt+0x26b4>
  403fbc:	ldp	x19, x20, [sp, #16]
  403fc0:	ldp	x21, x22, [sp, #32]
  403fc4:	ldp	x29, x30, [sp], #64
  403fc8:	ret
  403fcc:	ldr	w0, [x22, #512]
  403fd0:	cmp	w1, #0x22
  403fd4:	b.ne	403f74 <ferror@plt+0x26b4>  // b.any
  403fd8:	adrp	x1, 405000 <ferror@plt+0x3740>
  403fdc:	mov	x3, x19
  403fe0:	mov	x2, x21
  403fe4:	add	x1, x1, #0x570
  403fe8:	bl	4018a0 <err@plt>
  403fec:	nop
  403ff0:	stp	x29, x30, [sp, #-64]!
  403ff4:	mov	x29, sp
  403ff8:	stp	x19, x20, [sp, #16]
  403ffc:	mov	x19, x0
  404000:	stp	x21, x22, [sp, #32]
  404004:	mov	x21, x1
  404008:	adrp	x22, 417000 <ferror@plt+0x15740>
  40400c:	str	xzr, [sp, #56]
  404010:	bl	401870 <__errno_location@plt>
  404014:	str	wzr, [x0]
  404018:	cbz	x19, 40402c <ferror@plt+0x276c>
  40401c:	mov	x20, x0
  404020:	ldrsb	w0, [x19]
  404024:	adrp	x22, 417000 <ferror@plt+0x15740>
  404028:	cbnz	w0, 404044 <ferror@plt+0x2784>
  40402c:	ldr	w0, [x22, #512]
  404030:	adrp	x1, 405000 <ferror@plt+0x3740>
  404034:	mov	x3, x19
  404038:	mov	x2, x21
  40403c:	add	x1, x1, #0x570
  404040:	bl	401830 <errx@plt>
  404044:	add	x1, sp, #0x38
  404048:	mov	x0, x19
  40404c:	mov	w2, #0xa                   	// #10
  404050:	bl	401510 <strtoul@plt>
  404054:	ldr	w1, [x20]
  404058:	cbnz	w1, 404084 <ferror@plt+0x27c4>
  40405c:	ldr	x1, [sp, #56]
  404060:	cmp	x1, x19
  404064:	b.eq	40402c <ferror@plt+0x276c>  // b.none
  404068:	cbz	x1, 404074 <ferror@plt+0x27b4>
  40406c:	ldrsb	w1, [x1]
  404070:	cbnz	w1, 40402c <ferror@plt+0x276c>
  404074:	ldp	x19, x20, [sp, #16]
  404078:	ldp	x21, x22, [sp, #32]
  40407c:	ldp	x29, x30, [sp], #64
  404080:	ret
  404084:	ldr	w0, [x22, #512]
  404088:	cmp	w1, #0x22
  40408c:	b.ne	40402c <ferror@plt+0x276c>  // b.any
  404090:	adrp	x1, 405000 <ferror@plt+0x3740>
  404094:	mov	x3, x19
  404098:	mov	x2, x21
  40409c:	add	x1, x1, #0x570
  4040a0:	bl	4018a0 <err@plt>
  4040a4:	nop
  4040a8:	stp	x29, x30, [sp, #-48]!
  4040ac:	mov	x29, sp
  4040b0:	stp	x19, x20, [sp, #16]
  4040b4:	mov	x19, x1
  4040b8:	mov	x20, x0
  4040bc:	add	x1, sp, #0x28
  4040c0:	bl	4035a8 <ferror@plt+0x1ce8>
  4040c4:	cbz	w0, 4040fc <ferror@plt+0x283c>
  4040c8:	bl	401870 <__errno_location@plt>
  4040cc:	ldr	w1, [x0]
  4040d0:	adrp	x2, 417000 <ferror@plt+0x15740>
  4040d4:	mov	x3, x20
  4040d8:	ldr	w0, [x2, #512]
  4040dc:	mov	x2, x19
  4040e0:	cbz	w1, 4040f0 <ferror@plt+0x2830>
  4040e4:	adrp	x1, 405000 <ferror@plt+0x3740>
  4040e8:	add	x1, x1, #0x570
  4040ec:	bl	4018a0 <err@plt>
  4040f0:	adrp	x1, 405000 <ferror@plt+0x3740>
  4040f4:	add	x1, x1, #0x570
  4040f8:	bl	401830 <errx@plt>
  4040fc:	ldp	x19, x20, [sp, #16]
  404100:	ldr	x0, [sp, #40]
  404104:	ldp	x29, x30, [sp], #48
  404108:	ret
  40410c:	nop
  404110:	stp	x29, x30, [sp, #-32]!
  404114:	mov	x29, sp
  404118:	str	x19, [sp, #16]
  40411c:	mov	x19, x1
  404120:	mov	x1, x2
  404124:	bl	403e88 <ferror@plt+0x25c8>
  404128:	fcvtzs	d2, d0
  40412c:	mov	x0, #0x848000000000        	// #145685290680320
  404130:	movk	x0, #0x412e, lsl #48
  404134:	fmov	d1, x0
  404138:	scvtf	d3, d2
  40413c:	fsub	d0, d0, d3
  404140:	fmul	d0, d0, d1
  404144:	fcvtzs	d0, d0
  404148:	stp	d2, d0, [x19]
  40414c:	ldr	x19, [sp, #16]
  404150:	ldp	x29, x30, [sp], #32
  404154:	ret
  404158:	mov	w2, w0
  40415c:	mov	x0, x1
  404160:	and	w1, w2, #0xf000
  404164:	add	x14, x0, #0x1
  404168:	cmp	w1, #0x4, lsl #12
  40416c:	add	x13, x0, #0x2
  404170:	add	x12, x0, #0x3
  404174:	add	x11, x0, #0x4
  404178:	add	x10, x0, #0x5
  40417c:	add	x9, x0, #0x6
  404180:	add	x8, x0, #0x7
  404184:	add	x7, x0, #0x8
  404188:	add	x6, x0, #0x9
  40418c:	b.eq	4042f8 <ferror@plt+0x2a38>  // b.none
  404190:	cmp	w1, #0xa, lsl #12
  404194:	b.eq	4041ec <ferror@plt+0x292c>  // b.none
  404198:	cmp	w1, #0x2, lsl #12
  40419c:	b.eq	404318 <ferror@plt+0x2a58>  // b.none
  4041a0:	cmp	w1, #0x6, lsl #12
  4041a4:	b.eq	404308 <ferror@plt+0x2a48>  // b.none
  4041a8:	cmp	w1, #0xc, lsl #12
  4041ac:	b.eq	404328 <ferror@plt+0x2a68>  // b.none
  4041b0:	cmp	w1, #0x1, lsl #12
  4041b4:	b.eq	404338 <ferror@plt+0x2a78>  // b.none
  4041b8:	cmp	w1, #0x8, lsl #12
  4041bc:	b.eq	404348 <ferror@plt+0x2a88>  // b.none
  4041c0:	mov	x4, x6
  4041c4:	mov	x6, x7
  4041c8:	mov	x7, x8
  4041cc:	mov	x8, x9
  4041d0:	mov	x9, x10
  4041d4:	mov	x10, x11
  4041d8:	mov	x11, x12
  4041dc:	mov	x12, x13
  4041e0:	mov	x13, x14
  4041e4:	mov	x14, x0
  4041e8:	b	4041f8 <ferror@plt+0x2938>
  4041ec:	mov	x4, x0
  4041f0:	mov	w1, #0x6c                  	// #108
  4041f4:	strb	w1, [x4], #10
  4041f8:	tst	x2, #0x100
  4041fc:	mov	w5, #0x2d                  	// #45
  404200:	mov	w3, #0x72                  	// #114
  404204:	csel	w3, w3, w5, ne  // ne = any
  404208:	tst	x2, #0x80
  40420c:	strb	w3, [x14]
  404210:	mov	w3, #0x77                  	// #119
  404214:	csel	w3, w3, w5, ne  // ne = any
  404218:	strb	w3, [x13]
  40421c:	and	w1, w2, #0x40
  404220:	tbz	w2, #11, 4042c0 <ferror@plt+0x2a00>
  404224:	cmp	w1, #0x0
  404228:	mov	w3, #0x53                  	// #83
  40422c:	mov	w1, #0x73                  	// #115
  404230:	csel	w1, w1, w3, ne  // ne = any
  404234:	tst	x2, #0x20
  404238:	strb	w1, [x12]
  40423c:	mov	w5, #0x2d                  	// #45
  404240:	mov	w3, #0x72                  	// #114
  404244:	csel	w3, w3, w5, ne  // ne = any
  404248:	tst	x2, #0x10
  40424c:	strb	w3, [x11]
  404250:	mov	w3, #0x77                  	// #119
  404254:	csel	w3, w3, w5, ne  // ne = any
  404258:	strb	w3, [x10]
  40425c:	and	w1, w2, #0x8
  404260:	tbz	w2, #10, 4042e8 <ferror@plt+0x2a28>
  404264:	cmp	w1, #0x0
  404268:	mov	w3, #0x53                  	// #83
  40426c:	mov	w1, #0x73                  	// #115
  404270:	csel	w1, w1, w3, ne  // ne = any
  404274:	tst	x2, #0x4
  404278:	strb	w1, [x9]
  40427c:	mov	w5, #0x2d                  	// #45
  404280:	mov	w3, #0x72                  	// #114
  404284:	csel	w3, w3, w5, ne  // ne = any
  404288:	tst	x2, #0x2
  40428c:	strb	w3, [x8]
  404290:	mov	w3, #0x77                  	// #119
  404294:	csel	w3, w3, w5, ne  // ne = any
  404298:	strb	w3, [x7]
  40429c:	and	w1, w2, #0x1
  4042a0:	tbz	w2, #9, 4042d0 <ferror@plt+0x2a10>
  4042a4:	cmp	w1, #0x0
  4042a8:	mov	w2, #0x54                  	// #84
  4042ac:	mov	w1, #0x74                  	// #116
  4042b0:	csel	w1, w1, w2, ne  // ne = any
  4042b4:	strb	w1, [x6]
  4042b8:	strb	wzr, [x4]
  4042bc:	ret
  4042c0:	cmp	w1, #0x0
  4042c4:	mov	w1, #0x78                  	// #120
  4042c8:	csel	w1, w1, w5, ne  // ne = any
  4042cc:	b	404234 <ferror@plt+0x2974>
  4042d0:	cmp	w1, #0x0
  4042d4:	mov	w1, #0x78                  	// #120
  4042d8:	csel	w1, w1, w5, ne  // ne = any
  4042dc:	strb	w1, [x6]
  4042e0:	strb	wzr, [x4]
  4042e4:	ret
  4042e8:	cmp	w1, #0x0
  4042ec:	mov	w1, #0x78                  	// #120
  4042f0:	csel	w1, w1, w5, ne  // ne = any
  4042f4:	b	404274 <ferror@plt+0x29b4>
  4042f8:	mov	x4, x0
  4042fc:	mov	w1, #0x64                  	// #100
  404300:	strb	w1, [x4], #10
  404304:	b	4041f8 <ferror@plt+0x2938>
  404308:	mov	x4, x0
  40430c:	mov	w1, #0x62                  	// #98
  404310:	strb	w1, [x4], #10
  404314:	b	4041f8 <ferror@plt+0x2938>
  404318:	mov	x4, x0
  40431c:	mov	w1, #0x63                  	// #99
  404320:	strb	w1, [x4], #10
  404324:	b	4041f8 <ferror@plt+0x2938>
  404328:	mov	x4, x0
  40432c:	mov	w1, #0x73                  	// #115
  404330:	strb	w1, [x4], #10
  404334:	b	4041f8 <ferror@plt+0x2938>
  404338:	mov	x4, x0
  40433c:	mov	w1, #0x70                  	// #112
  404340:	strb	w1, [x4], #10
  404344:	b	4041f8 <ferror@plt+0x2938>
  404348:	mov	x4, x0
  40434c:	mov	w1, #0x2d                  	// #45
  404350:	strb	w1, [x4], #10
  404354:	b	4041f8 <ferror@plt+0x2938>
  404358:	stp	x29, x30, [sp, #-96]!
  40435c:	mov	x29, sp
  404360:	stp	x19, x20, [sp, #16]
  404364:	add	x20, sp, #0x38
  404368:	mov	x4, x20
  40436c:	stp	x21, x22, [sp, #32]
  404370:	tbz	w0, #1, 404380 <ferror@plt+0x2ac0>
  404374:	add	x4, x20, #0x1
  404378:	mov	w2, #0x20                  	// #32
  40437c:	strb	w2, [sp, #56]
  404380:	cmp	x1, #0x3ff
  404384:	b.ls	4044cc <ferror@plt+0x2c0c>  // b.plast
  404388:	mov	x2, #0xfffff               	// #1048575
  40438c:	cmp	x1, x2
  404390:	b.ls	404548 <ferror@plt+0x2c88>  // b.plast
  404394:	mov	x2, #0x3fffffff            	// #1073741823
  404398:	cmp	x1, x2
  40439c:	b.ls	404554 <ferror@plt+0x2c94>  // b.plast
  4043a0:	mov	x2, #0xffffffffff          	// #1099511627775
  4043a4:	cmp	x1, x2
  4043a8:	b.ls	404560 <ferror@plt+0x2ca0>  // b.plast
  4043ac:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  4043b0:	cmp	x1, x2
  4043b4:	b.ls	40456c <ferror@plt+0x2cac>  // b.plast
  4043b8:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  4043bc:	cmp	x1, x2
  4043c0:	b.ls	404578 <ferror@plt+0x2cb8>  // b.plast
  4043c4:	mov	w3, #0x3c                  	// #60
  4043c8:	mov	w6, #0x46                  	// #70
  4043cc:	mov	w7, #0xcccd                	// #52429
  4043d0:	adrp	x8, 405000 <ferror@plt+0x3740>
  4043d4:	movk	w7, #0xcccc, lsl #16
  4043d8:	add	x8, x8, #0x5a8
  4043dc:	mov	x2, #0xffffffffffffffff    	// #-1
  4043e0:	lsr	x22, x1, x3
  4043e4:	umull	x7, w3, w7
  4043e8:	lsl	x2, x2, x3
  4043ec:	bic	x2, x1, x2
  4043f0:	and	w5, w0, #0x1
  4043f4:	mov	w3, w22
  4043f8:	lsr	x7, x7, #35
  4043fc:	ldrsb	w1, [x8, w7, sxtw]
  404400:	strb	w1, [x4]
  404404:	cmp	w1, #0x42
  404408:	add	x1, x4, #0x1
  40440c:	csel	w5, w5, wzr, ne  // ne = any
  404410:	cbz	w5, 404420 <ferror@plt+0x2b60>
  404414:	add	x1, x4, #0x3
  404418:	mov	w5, #0x4269                	// #17001
  40441c:	sturh	w5, [x4, #1]
  404420:	strb	wzr, [x1]
  404424:	cbz	x2, 4044d8 <ferror@plt+0x2c18>
  404428:	sub	w6, w6, #0x14
  40442c:	lsr	x2, x2, x6
  404430:	tbz	w0, #2, 40450c <ferror@plt+0x2c4c>
  404434:	add	x2, x2, #0x5
  404438:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40443c:	movk	x0, #0xcccd
  404440:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  404444:	movk	x4, #0x1999, lsl #48
  404448:	umulh	x19, x2, x0
  40444c:	lsr	x19, x19, #3
  404450:	mul	x1, x19, x0
  404454:	umulh	x0, x19, x0
  404458:	ror	x1, x1, #1
  40445c:	lsr	x0, x0, #3
  404460:	cmp	x1, x4
  404464:	csel	x19, x19, x0, hi  // hi = pmore
  404468:	cbz	x19, 4044d8 <ferror@plt+0x2c18>
  40446c:	bl	4015c0 <localeconv@plt>
  404470:	cbz	x0, 40453c <ferror@plt+0x2c7c>
  404474:	ldr	x4, [x0]
  404478:	cbz	x4, 40453c <ferror@plt+0x2c7c>
  40447c:	ldrsb	w1, [x4]
  404480:	adrp	x0, 405000 <ferror@plt+0x3740>
  404484:	add	x0, x0, #0x5a0
  404488:	cmp	w1, #0x0
  40448c:	csel	x4, x0, x4, eq  // eq = none
  404490:	mov	x6, x20
  404494:	mov	x5, x19
  404498:	mov	w3, w22
  40449c:	adrp	x2, 405000 <ferror@plt+0x3740>
  4044a0:	add	x2, x2, #0x5b0
  4044a4:	add	x21, sp, #0x40
  4044a8:	mov	x1, #0x20                  	// #32
  4044ac:	mov	x0, x21
  4044b0:	bl	4015b0 <snprintf@plt>
  4044b4:	mov	x0, x21
  4044b8:	bl	4016b0 <strdup@plt>
  4044bc:	ldp	x19, x20, [sp, #16]
  4044c0:	ldp	x21, x22, [sp, #32]
  4044c4:	ldp	x29, x30, [sp], #96
  4044c8:	ret
  4044cc:	mov	w3, w1
  4044d0:	mov	w0, #0x42                  	// #66
  4044d4:	strh	w0, [x4]
  4044d8:	mov	x4, x20
  4044dc:	adrp	x2, 405000 <ferror@plt+0x3740>
  4044e0:	add	x2, x2, #0x5c0
  4044e4:	add	x21, sp, #0x40
  4044e8:	mov	x1, #0x20                  	// #32
  4044ec:	mov	x0, x21
  4044f0:	bl	4015b0 <snprintf@plt>
  4044f4:	mov	x0, x21
  4044f8:	bl	4016b0 <strdup@plt>
  4044fc:	ldp	x19, x20, [sp, #16]
  404500:	ldp	x21, x22, [sp, #32]
  404504:	ldp	x29, x30, [sp], #96
  404508:	ret
  40450c:	add	x2, x2, #0x32
  404510:	mov	x5, #0xf5c3                	// #62915
  404514:	movk	x5, #0x5c28, lsl #16
  404518:	lsr	x19, x2, #2
  40451c:	movk	x5, #0xc28f, lsl #32
  404520:	movk	x5, #0x28f5, lsl #48
  404524:	umulh	x19, x19, x5
  404528:	lsr	x19, x19, #2
  40452c:	cmp	x19, #0xa
  404530:	b.ne	404468 <ferror@plt+0x2ba8>  // b.any
  404534:	add	w3, w22, #0x1
  404538:	b	4044d8 <ferror@plt+0x2c18>
  40453c:	adrp	x4, 405000 <ferror@plt+0x3740>
  404540:	add	x4, x4, #0x5a0
  404544:	b	404490 <ferror@plt+0x2bd0>
  404548:	mov	w6, #0x14                  	// #20
  40454c:	sub	w3, w6, #0xa
  404550:	b	4043cc <ferror@plt+0x2b0c>
  404554:	mov	w6, #0x1e                  	// #30
  404558:	sub	w3, w6, #0xa
  40455c:	b	4043cc <ferror@plt+0x2b0c>
  404560:	mov	w6, #0x28                  	// #40
  404564:	sub	w3, w6, #0xa
  404568:	b	4043cc <ferror@plt+0x2b0c>
  40456c:	mov	w6, #0x32                  	// #50
  404570:	sub	w3, w6, #0xa
  404574:	b	4043cc <ferror@plt+0x2b0c>
  404578:	mov	w6, #0x3c                  	// #60
  40457c:	sub	w3, w6, #0xa
  404580:	b	4043cc <ferror@plt+0x2b0c>
  404584:	nop
  404588:	cbz	x0, 404684 <ferror@plt+0x2dc4>
  40458c:	stp	x29, x30, [sp, #-64]!
  404590:	mov	x29, sp
  404594:	stp	x19, x20, [sp, #16]
  404598:	mov	x20, x0
  40459c:	ldrsb	w4, [x0]
  4045a0:	cbz	w4, 404674 <ferror@plt+0x2db4>
  4045a4:	cmp	x1, #0x0
  4045a8:	stp	x21, x22, [sp, #32]
  4045ac:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4045b0:	stp	x23, x24, [sp, #48]
  4045b4:	mov	x21, x2
  4045b8:	mov	x23, x1
  4045bc:	mov	x22, x3
  4045c0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4045c4:	b.eq	40466c <ferror@plt+0x2dac>  // b.none
  4045c8:	mov	x19, #0x0                   	// #0
  4045cc:	nop
  4045d0:	cmp	w4, #0x2c
  4045d4:	ldrsb	w4, [x20, #1]
  4045d8:	b.eq	404604 <ferror@plt+0x2d44>  // b.none
  4045dc:	cbz	w4, 40460c <ferror@plt+0x2d4c>
  4045e0:	add	x20, x20, #0x1
  4045e4:	cmp	x21, x19
  4045e8:	b.hi	4045d0 <ferror@plt+0x2d10>  // b.pmore
  4045ec:	mov	w0, #0xfffffffe            	// #-2
  4045f0:	ldp	x19, x20, [sp, #16]
  4045f4:	ldp	x21, x22, [sp, #32]
  4045f8:	ldp	x23, x24, [sp, #48]
  4045fc:	ldp	x29, x30, [sp], #64
  404600:	ret
  404604:	mov	x24, x20
  404608:	cbnz	w4, 404610 <ferror@plt+0x2d50>
  40460c:	add	x24, x20, #0x1
  404610:	cmp	x0, x24
  404614:	b.cs	40466c <ferror@plt+0x2dac>  // b.hs, b.nlast
  404618:	sub	x1, x24, x0
  40461c:	blr	x22
  404620:	cmn	w0, #0x1
  404624:	b.eq	40466c <ferror@plt+0x2dac>  // b.none
  404628:	str	w0, [x23, x19, lsl #2]
  40462c:	add	x19, x19, #0x1
  404630:	ldrsb	w0, [x24]
  404634:	cbz	w0, 404654 <ferror@plt+0x2d94>
  404638:	mov	x0, x20
  40463c:	ldrsb	w4, [x0, #1]!
  404640:	cbz	w4, 404654 <ferror@plt+0x2d94>
  404644:	cmp	x21, x19
  404648:	b.ls	4045ec <ferror@plt+0x2d2c>  // b.plast
  40464c:	mov	x20, x0
  404650:	b	4045d0 <ferror@plt+0x2d10>
  404654:	mov	w0, w19
  404658:	ldp	x19, x20, [sp, #16]
  40465c:	ldp	x21, x22, [sp, #32]
  404660:	ldp	x23, x24, [sp, #48]
  404664:	ldp	x29, x30, [sp], #64
  404668:	ret
  40466c:	ldp	x21, x22, [sp, #32]
  404670:	ldp	x23, x24, [sp, #48]
  404674:	mov	w0, #0xffffffff            	// #-1
  404678:	ldp	x19, x20, [sp, #16]
  40467c:	ldp	x29, x30, [sp], #64
  404680:	ret
  404684:	mov	w0, #0xffffffff            	// #-1
  404688:	ret
  40468c:	nop
  404690:	cbz	x0, 40470c <ferror@plt+0x2e4c>
  404694:	stp	x29, x30, [sp, #-32]!
  404698:	mov	x29, sp
  40469c:	str	x19, [sp, #16]
  4046a0:	mov	x19, x3
  4046a4:	mov	x3, x4
  4046a8:	cmp	x19, #0x0
  4046ac:	ldrsb	w4, [x0]
  4046b0:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4046b4:	b.eq	404704 <ferror@plt+0x2e44>  // b.none
  4046b8:	ldr	x5, [x19]
  4046bc:	cmp	x5, x2
  4046c0:	b.hi	404704 <ferror@plt+0x2e44>  // b.pmore
  4046c4:	cmp	w4, #0x2b
  4046c8:	b.eq	4046f4 <ferror@plt+0x2e34>  // b.none
  4046cc:	str	xzr, [x19]
  4046d0:	bl	404588 <ferror@plt+0x2cc8>
  4046d4:	cmp	w0, #0x0
  4046d8:	b.le	4046e8 <ferror@plt+0x2e28>
  4046dc:	ldr	x1, [x19]
  4046e0:	add	x1, x1, w0, sxtw
  4046e4:	str	x1, [x19]
  4046e8:	ldr	x19, [sp, #16]
  4046ec:	ldp	x29, x30, [sp], #32
  4046f0:	ret
  4046f4:	add	x0, x0, #0x1
  4046f8:	add	x1, x1, x5, lsl #2
  4046fc:	sub	x2, x2, x5
  404700:	b	4046d0 <ferror@plt+0x2e10>
  404704:	mov	w0, #0xffffffff            	// #-1
  404708:	b	4046e8 <ferror@plt+0x2e28>
  40470c:	mov	w0, #0xffffffff            	// #-1
  404710:	ret
  404714:	nop
  404718:	cmp	x2, #0x0
  40471c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404720:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404724:	b.eq	404800 <ferror@plt+0x2f40>  // b.none
  404728:	stp	x29, x30, [sp, #-64]!
  40472c:	mov	x29, sp
  404730:	stp	x19, x20, [sp, #16]
  404734:	mov	x20, x2
  404738:	mov	x19, x0
  40473c:	stp	x21, x22, [sp, #32]
  404740:	mov	w21, #0x1                   	// #1
  404744:	str	x23, [sp, #48]
  404748:	mov	x23, x1
  40474c:	ldrsb	w3, [x0]
  404750:	cbz	w3, 4047e8 <ferror@plt+0x2f28>
  404754:	nop
  404758:	cmp	w3, #0x2c
  40475c:	ldrsb	w3, [x19, #1]
  404760:	b.eq	404778 <ferror@plt+0x2eb8>  // b.none
  404764:	cbz	w3, 4047c4 <ferror@plt+0x2f04>
  404768:	add	x19, x19, #0x1
  40476c:	cmp	w3, #0x2c
  404770:	ldrsb	w3, [x19, #1]
  404774:	b.ne	404764 <ferror@plt+0x2ea4>  // b.any
  404778:	mov	x22, x19
  40477c:	cbz	w3, 4047c4 <ferror@plt+0x2f04>
  404780:	cmp	x0, x22
  404784:	b.cs	4047d0 <ferror@plt+0x2f10>  // b.hs, b.nlast
  404788:	sub	x1, x22, x0
  40478c:	blr	x20
  404790:	tbnz	w0, #31, 4047d4 <ferror@plt+0x2f14>
  404794:	asr	w2, w0, #3
  404798:	and	w0, w0, #0x7
  40479c:	lsl	w0, w21, w0
  4047a0:	ldrb	w1, [x23, w2, sxtw]
  4047a4:	orr	w0, w0, w1
  4047a8:	strb	w0, [x23, w2, sxtw]
  4047ac:	ldrsb	w0, [x22]
  4047b0:	cbz	w0, 4047e8 <ferror@plt+0x2f28>
  4047b4:	ldrsb	w3, [x19, #1]!
  4047b8:	cbz	w3, 4047e8 <ferror@plt+0x2f28>
  4047bc:	mov	x0, x19
  4047c0:	b	404758 <ferror@plt+0x2e98>
  4047c4:	add	x22, x19, #0x1
  4047c8:	cmp	x0, x22
  4047cc:	b.cc	404788 <ferror@plt+0x2ec8>  // b.lo, b.ul, b.last
  4047d0:	mov	w0, #0xffffffff            	// #-1
  4047d4:	ldp	x19, x20, [sp, #16]
  4047d8:	ldp	x21, x22, [sp, #32]
  4047dc:	ldr	x23, [sp, #48]
  4047e0:	ldp	x29, x30, [sp], #64
  4047e4:	ret
  4047e8:	mov	w0, #0x0                   	// #0
  4047ec:	ldp	x19, x20, [sp, #16]
  4047f0:	ldp	x21, x22, [sp, #32]
  4047f4:	ldr	x23, [sp, #48]
  4047f8:	ldp	x29, x30, [sp], #64
  4047fc:	ret
  404800:	mov	w0, #0xffffffea            	// #-22
  404804:	ret
  404808:	cmp	x2, #0x0
  40480c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404810:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404814:	b.eq	4048d4 <ferror@plt+0x3014>  // b.none
  404818:	stp	x29, x30, [sp, #-48]!
  40481c:	mov	x29, sp
  404820:	stp	x19, x20, [sp, #16]
  404824:	mov	x19, x0
  404828:	stp	x21, x22, [sp, #32]
  40482c:	mov	x21, x2
  404830:	mov	x22, x1
  404834:	ldrsb	w3, [x0]
  404838:	cbz	w3, 4048c0 <ferror@plt+0x3000>
  40483c:	nop
  404840:	cmp	w3, #0x2c
  404844:	ldrsb	w3, [x19, #1]
  404848:	b.eq	404860 <ferror@plt+0x2fa0>  // b.none
  40484c:	cbz	w3, 4048a0 <ferror@plt+0x2fe0>
  404850:	add	x19, x19, #0x1
  404854:	cmp	w3, #0x2c
  404858:	ldrsb	w3, [x19, #1]
  40485c:	b.ne	40484c <ferror@plt+0x2f8c>  // b.any
  404860:	mov	x20, x19
  404864:	cbz	w3, 4048a0 <ferror@plt+0x2fe0>
  404868:	cmp	x0, x20
  40486c:	b.cs	4048ac <ferror@plt+0x2fec>  // b.hs, b.nlast
  404870:	sub	x1, x20, x0
  404874:	blr	x21
  404878:	tbnz	x0, #63, 4048b0 <ferror@plt+0x2ff0>
  40487c:	ldr	x2, [x22]
  404880:	orr	x0, x2, x0
  404884:	str	x0, [x22]
  404888:	ldrsb	w0, [x20]
  40488c:	cbz	w0, 4048c0 <ferror@plt+0x3000>
  404890:	ldrsb	w3, [x19, #1]!
  404894:	cbz	w3, 4048c0 <ferror@plt+0x3000>
  404898:	mov	x0, x19
  40489c:	b	404840 <ferror@plt+0x2f80>
  4048a0:	add	x20, x19, #0x1
  4048a4:	cmp	x0, x20
  4048a8:	b.cc	404870 <ferror@plt+0x2fb0>  // b.lo, b.ul, b.last
  4048ac:	mov	w0, #0xffffffff            	// #-1
  4048b0:	ldp	x19, x20, [sp, #16]
  4048b4:	ldp	x21, x22, [sp, #32]
  4048b8:	ldp	x29, x30, [sp], #48
  4048bc:	ret
  4048c0:	mov	w0, #0x0                   	// #0
  4048c4:	ldp	x19, x20, [sp, #16]
  4048c8:	ldp	x21, x22, [sp, #32]
  4048cc:	ldp	x29, x30, [sp], #48
  4048d0:	ret
  4048d4:	mov	w0, #0xffffffea            	// #-22
  4048d8:	ret
  4048dc:	nop
  4048e0:	stp	x29, x30, [sp, #-80]!
  4048e4:	mov	x29, sp
  4048e8:	str	xzr, [sp, #72]
  4048ec:	cbz	x0, 404980 <ferror@plt+0x30c0>
  4048f0:	stp	x19, x20, [sp, #16]
  4048f4:	mov	x19, x0
  4048f8:	mov	x20, x2
  4048fc:	stp	x21, x22, [sp, #32]
  404900:	mov	w21, w3
  404904:	stp	x23, x24, [sp, #48]
  404908:	mov	x23, x1
  40490c:	str	w3, [x1]
  404910:	str	w3, [x2]
  404914:	bl	401870 <__errno_location@plt>
  404918:	str	wzr, [x0]
  40491c:	mov	x22, x0
  404920:	ldrsb	w0, [x19]
  404924:	cmp	w0, #0x3a
  404928:	b.eq	40498c <ferror@plt+0x30cc>  // b.none
  40492c:	add	x24, sp, #0x48
  404930:	mov	x0, x19
  404934:	mov	x1, x24
  404938:	mov	w2, #0xa                   	// #10
  40493c:	bl	401740 <strtol@plt>
  404940:	str	w0, [x23]
  404944:	str	w0, [x20]
  404948:	ldr	w0, [x22]
  40494c:	cbnz	w0, 4049c4 <ferror@plt+0x3104>
  404950:	ldr	x2, [sp, #72]
  404954:	cmp	x2, #0x0
  404958:	ccmp	x2, x19, #0x4, ne  // ne = any
  40495c:	b.eq	4049c4 <ferror@plt+0x3104>  // b.none
  404960:	ldrsb	w3, [x2]
  404964:	cmp	w3, #0x3a
  404968:	b.eq	4049d8 <ferror@plt+0x3118>  // b.none
  40496c:	cmp	w3, #0x2d
  404970:	b.eq	4049f4 <ferror@plt+0x3134>  // b.none
  404974:	ldp	x19, x20, [sp, #16]
  404978:	ldp	x21, x22, [sp, #32]
  40497c:	ldp	x23, x24, [sp, #48]
  404980:	mov	w0, #0x0                   	// #0
  404984:	ldp	x29, x30, [sp], #80
  404988:	ret
  40498c:	add	x19, x19, #0x1
  404990:	add	x1, sp, #0x48
  404994:	mov	x0, x19
  404998:	mov	w2, #0xa                   	// #10
  40499c:	bl	401740 <strtol@plt>
  4049a0:	str	w0, [x20]
  4049a4:	ldr	w0, [x22]
  4049a8:	cbnz	w0, 4049c4 <ferror@plt+0x3104>
  4049ac:	ldr	x0, [sp, #72]
  4049b0:	cbz	x0, 4049c4 <ferror@plt+0x3104>
  4049b4:	ldrsb	w1, [x0]
  4049b8:	cmp	w1, #0x0
  4049bc:	ccmp	x0, x19, #0x4, eq  // eq = none
  4049c0:	b.ne	404974 <ferror@plt+0x30b4>  // b.any
  4049c4:	mov	w0, #0xffffffff            	// #-1
  4049c8:	ldp	x19, x20, [sp, #16]
  4049cc:	ldp	x21, x22, [sp, #32]
  4049d0:	ldp	x23, x24, [sp, #48]
  4049d4:	b	404984 <ferror@plt+0x30c4>
  4049d8:	ldrsb	w1, [x2, #1]
  4049dc:	cbnz	w1, 4049f4 <ferror@plt+0x3134>
  4049e0:	ldp	x23, x24, [sp, #48]
  4049e4:	str	w21, [x20]
  4049e8:	ldp	x19, x20, [sp, #16]
  4049ec:	ldp	x21, x22, [sp, #32]
  4049f0:	b	404984 <ferror@plt+0x30c4>
  4049f4:	str	wzr, [x22]
  4049f8:	add	x19, x2, #0x1
  4049fc:	mov	x1, x24
  404a00:	mov	x0, x19
  404a04:	mov	w2, #0xa                   	// #10
  404a08:	str	xzr, [sp, #72]
  404a0c:	bl	401740 <strtol@plt>
  404a10:	str	w0, [x20]
  404a14:	ldr	w0, [x22]
  404a18:	cbz	w0, 4049ac <ferror@plt+0x30ec>
  404a1c:	b	4049c4 <ferror@plt+0x3104>
  404a20:	cmp	x1, #0x0
  404a24:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404a28:	b.eq	404bb4 <ferror@plt+0x32f4>  // b.none
  404a2c:	stp	x29, x30, [sp, #-48]!
  404a30:	mov	x29, sp
  404a34:	stp	x19, x20, [sp, #16]
  404a38:	mov	x19, x0
  404a3c:	mov	x20, x1
  404a40:	stp	x21, x22, [sp, #32]
  404a44:	ldrsb	w0, [x19]
  404a48:	cmp	w0, #0x2f
  404a4c:	b.eq	404a58 <ferror@plt+0x3198>  // b.none
  404a50:	b	404b1c <ferror@plt+0x325c>
  404a54:	add	x19, x19, #0x1
  404a58:	ldrsb	w0, [x19, #1]
  404a5c:	cmp	w0, #0x2f
  404a60:	b.eq	404a54 <ferror@plt+0x3194>  // b.none
  404a64:	ldrsb	w0, [x19, #1]
  404a68:	mov	x21, #0x1                   	// #1
  404a6c:	cmp	w0, #0x2f
  404a70:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404a74:	b.eq	404a8c <ferror@plt+0x31cc>  // b.none
  404a78:	add	x21, x21, #0x1
  404a7c:	ldrsb	w0, [x19, x21]
  404a80:	cmp	w0, #0x2f
  404a84:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404a88:	b.ne	404a78 <ferror@plt+0x31b8>  // b.any
  404a8c:	ldrsb	w0, [x20]
  404a90:	cmp	w0, #0x2f
  404a94:	b.eq	404aa0 <ferror@plt+0x31e0>  // b.none
  404a98:	b	404b38 <ferror@plt+0x3278>
  404a9c:	add	x20, x20, #0x1
  404aa0:	ldrsb	w0, [x20, #1]
  404aa4:	cmp	w0, #0x2f
  404aa8:	b.eq	404a9c <ferror@plt+0x31dc>  // b.none
  404aac:	ldrsb	w0, [x20, #1]
  404ab0:	cmp	w0, #0x2f
  404ab4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404ab8:	b.eq	404ba8 <ferror@plt+0x32e8>  // b.none
  404abc:	mov	x22, #0x1                   	// #1
  404ac0:	add	x22, x22, #0x1
  404ac4:	ldrsb	w0, [x20, x22]
  404ac8:	cmp	w0, #0x2f
  404acc:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404ad0:	b.ne	404ac0 <ferror@plt+0x3200>  // b.any
  404ad4:	add	x0, x22, x21
  404ad8:	cbz	x0, 404b50 <ferror@plt+0x3290>
  404adc:	cmp	x0, #0x1
  404ae0:	b.eq	404b64 <ferror@plt+0x32a4>  // b.none
  404ae4:	cmp	x20, #0x0
  404ae8:	ccmp	x21, x22, #0x0, ne  // ne = any
  404aec:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  404af0:	b.eq	404b94 <ferror@plt+0x32d4>  // b.none
  404af4:	mov	x2, x21
  404af8:	mov	x1, x20
  404afc:	mov	x0, x19
  404b00:	bl	401630 <strncmp@plt>
  404b04:	cbnz	w0, 404b94 <ferror@plt+0x32d4>
  404b08:	add	x19, x19, x21
  404b0c:	add	x20, x20, x22
  404b10:	ldrsb	w0, [x19]
  404b14:	cmp	w0, #0x2f
  404b18:	b.eq	404a58 <ferror@plt+0x3198>  // b.none
  404b1c:	cbnz	w0, 404a64 <ferror@plt+0x31a4>
  404b20:	ldrsb	w0, [x20]
  404b24:	mov	x21, #0x0                   	// #0
  404b28:	mov	x19, #0x0                   	// #0
  404b2c:	cmp	w0, #0x2f
  404b30:	b.eq	404aa0 <ferror@plt+0x31e0>  // b.none
  404b34:	nop
  404b38:	cbnz	w0, 404aac <ferror@plt+0x31ec>
  404b3c:	mov	x0, x21
  404b40:	mov	x22, #0x0                   	// #0
  404b44:	mov	x20, #0x0                   	// #0
  404b48:	cbnz	x0, 404adc <ferror@plt+0x321c>
  404b4c:	nop
  404b50:	mov	w0, #0x1                   	// #1
  404b54:	ldp	x19, x20, [sp, #16]
  404b58:	ldp	x21, x22, [sp, #32]
  404b5c:	ldp	x29, x30, [sp], #48
  404b60:	ret
  404b64:	cbz	x19, 404b74 <ferror@plt+0x32b4>
  404b68:	ldrsb	w1, [x19]
  404b6c:	cmp	w1, #0x2f
  404b70:	b.eq	404b54 <ferror@plt+0x3294>  // b.none
  404b74:	cbz	x20, 404b94 <ferror@plt+0x32d4>
  404b78:	ldrsb	w0, [x20]
  404b7c:	cmp	w0, #0x2f
  404b80:	b.eq	404b50 <ferror@plt+0x3290>  // b.none
  404b84:	cmp	x20, #0x0
  404b88:	ccmp	x21, x22, #0x0, ne  // ne = any
  404b8c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  404b90:	b.ne	404af4 <ferror@plt+0x3234>  // b.any
  404b94:	mov	w0, #0x0                   	// #0
  404b98:	ldp	x19, x20, [sp, #16]
  404b9c:	ldp	x21, x22, [sp, #32]
  404ba0:	ldp	x29, x30, [sp], #48
  404ba4:	ret
  404ba8:	add	x0, x21, #0x1
  404bac:	mov	x22, #0x1                   	// #1
  404bb0:	b	404ad8 <ferror@plt+0x3218>
  404bb4:	mov	w0, #0x0                   	// #0
  404bb8:	ret
  404bbc:	nop
  404bc0:	stp	x29, x30, [sp, #-64]!
  404bc4:	mov	x29, sp
  404bc8:	stp	x19, x20, [sp, #16]
  404bcc:	mov	x19, x1
  404bd0:	orr	x1, x0, x1
  404bd4:	cbz	x1, 404c54 <ferror@plt+0x3394>
  404bd8:	stp	x21, x22, [sp, #32]
  404bdc:	mov	x20, x0
  404be0:	mov	x21, x2
  404be4:	cbz	x0, 404c68 <ferror@plt+0x33a8>
  404be8:	cbz	x19, 404c80 <ferror@plt+0x33c0>
  404bec:	stp	x23, x24, [sp, #48]
  404bf0:	bl	401520 <strlen@plt>
  404bf4:	mov	x23, x0
  404bf8:	mvn	x0, x0
  404bfc:	mov	x22, #0x0                   	// #0
  404c00:	cmp	x21, x0
  404c04:	b.hi	404c3c <ferror@plt+0x337c>  // b.pmore
  404c08:	add	x24, x21, x23
  404c0c:	add	x0, x24, #0x1
  404c10:	bl	4015f0 <malloc@plt>
  404c14:	mov	x22, x0
  404c18:	cbz	x0, 404c3c <ferror@plt+0x337c>
  404c1c:	mov	x1, x20
  404c20:	mov	x2, x23
  404c24:	bl	4014f0 <memcpy@plt>
  404c28:	mov	x2, x21
  404c2c:	mov	x1, x19
  404c30:	add	x0, x22, x23
  404c34:	bl	4014f0 <memcpy@plt>
  404c38:	strb	wzr, [x22, x24]
  404c3c:	mov	x0, x22
  404c40:	ldp	x19, x20, [sp, #16]
  404c44:	ldp	x21, x22, [sp, #32]
  404c48:	ldp	x23, x24, [sp, #48]
  404c4c:	ldp	x29, x30, [sp], #64
  404c50:	ret
  404c54:	ldp	x19, x20, [sp, #16]
  404c58:	adrp	x0, 405000 <ferror@plt+0x3740>
  404c5c:	ldp	x29, x30, [sp], #64
  404c60:	add	x0, x0, #0x198
  404c64:	b	4016b0 <strdup@plt>
  404c68:	mov	x0, x19
  404c6c:	mov	x1, x2
  404c70:	ldp	x19, x20, [sp, #16]
  404c74:	ldp	x21, x22, [sp, #32]
  404c78:	ldp	x29, x30, [sp], #64
  404c7c:	b	401780 <strndup@plt>
  404c80:	ldp	x19, x20, [sp, #16]
  404c84:	ldp	x21, x22, [sp, #32]
  404c88:	ldp	x29, x30, [sp], #64
  404c8c:	b	4016b0 <strdup@plt>
  404c90:	stp	x29, x30, [sp, #-32]!
  404c94:	mov	x2, #0x0                   	// #0
  404c98:	mov	x29, sp
  404c9c:	stp	x19, x20, [sp, #16]
  404ca0:	mov	x20, x0
  404ca4:	mov	x19, x1
  404ca8:	cbz	x1, 404cb8 <ferror@plt+0x33f8>
  404cac:	mov	x0, x1
  404cb0:	bl	401520 <strlen@plt>
  404cb4:	mov	x2, x0
  404cb8:	mov	x1, x19
  404cbc:	mov	x0, x20
  404cc0:	ldp	x19, x20, [sp, #16]
  404cc4:	ldp	x29, x30, [sp], #32
  404cc8:	b	404bc0 <ferror@plt+0x3300>
  404ccc:	nop
  404cd0:	stp	x29, x30, [sp, #-288]!
  404cd4:	mov	w9, #0xffffffd0            	// #-48
  404cd8:	mov	w8, #0xffffff80            	// #-128
  404cdc:	mov	x29, sp
  404ce0:	add	x10, sp, #0xf0
  404ce4:	add	x11, sp, #0x120
  404ce8:	stp	x11, x11, [sp, #80]
  404cec:	str	x10, [sp, #96]
  404cf0:	stp	w9, w8, [sp, #104]
  404cf4:	ldp	x10, x11, [sp, #80]
  404cf8:	str	x19, [sp, #16]
  404cfc:	ldp	x8, x9, [sp, #96]
  404d00:	mov	x19, x0
  404d04:	add	x0, sp, #0x48
  404d08:	stp	x10, x11, [sp, #32]
  404d0c:	stp	x8, x9, [sp, #48]
  404d10:	str	q0, [sp, #112]
  404d14:	str	q1, [sp, #128]
  404d18:	str	q2, [sp, #144]
  404d1c:	str	q3, [sp, #160]
  404d20:	str	q4, [sp, #176]
  404d24:	str	q5, [sp, #192]
  404d28:	str	q6, [sp, #208]
  404d2c:	str	q7, [sp, #224]
  404d30:	stp	x2, x3, [sp, #240]
  404d34:	add	x2, sp, #0x20
  404d38:	stp	x4, x5, [sp, #256]
  404d3c:	stp	x6, x7, [sp, #272]
  404d40:	bl	401770 <vasprintf@plt>
  404d44:	tbnz	w0, #31, 404d74 <ferror@plt+0x34b4>
  404d48:	ldr	x1, [sp, #72]
  404d4c:	sxtw	x2, w0
  404d50:	mov	x0, x19
  404d54:	bl	404bc0 <ferror@plt+0x3300>
  404d58:	mov	x19, x0
  404d5c:	ldr	x0, [sp, #72]
  404d60:	bl	401750 <free@plt>
  404d64:	mov	x0, x19
  404d68:	ldr	x19, [sp, #16]
  404d6c:	ldp	x29, x30, [sp], #288
  404d70:	ret
  404d74:	mov	x19, #0x0                   	// #0
  404d78:	mov	x0, x19
  404d7c:	ldr	x19, [sp, #16]
  404d80:	ldp	x29, x30, [sp], #288
  404d84:	ret
  404d88:	stp	x29, x30, [sp, #-96]!
  404d8c:	mov	x29, sp
  404d90:	stp	x19, x20, [sp, #16]
  404d94:	ldr	x19, [x0]
  404d98:	stp	x21, x22, [sp, #32]
  404d9c:	stp	x23, x24, [sp, #48]
  404da0:	mov	x23, x0
  404da4:	ldrsb	w0, [x19]
  404da8:	cbz	w0, 404f00 <ferror@plt+0x3640>
  404dac:	mov	x24, x1
  404db0:	mov	x22, x2
  404db4:	mov	x1, x2
  404db8:	mov	x0, x19
  404dbc:	stp	x25, x26, [sp, #64]
  404dc0:	mov	w25, w3
  404dc4:	bl	401790 <strspn@plt>
  404dc8:	ldrsb	w20, [x19, x0]
  404dcc:	add	x21, x19, x0
  404dd0:	cbz	w20, 404ebc <ferror@plt+0x35fc>
  404dd4:	cbz	w25, 404e88 <ferror@plt+0x35c8>
  404dd8:	adrp	x0, 405000 <ferror@plt+0x3740>
  404ddc:	mov	w1, w20
  404de0:	add	x0, x0, #0x5c8
  404de4:	bl	4017a0 <strchr@plt>
  404de8:	cbz	x0, 404f1c <ferror@plt+0x365c>
  404dec:	ldrsb	w1, [x21, #1]
  404df0:	add	x25, x21, #0x1
  404df4:	strb	w20, [sp, #88]
  404df8:	add	x26, sp, #0x58
  404dfc:	strb	wzr, [sp, #89]
  404e00:	mov	w19, #0x0                   	// #0
  404e04:	cbz	w1, 404fd4 <ferror@plt+0x3714>
  404e08:	cmp	w1, #0x5c
  404e0c:	b.eq	404ee0 <ferror@plt+0x3620>  // b.none
  404e10:	mov	x0, x26
  404e14:	bl	4017a0 <strchr@plt>
  404e18:	cbnz	x0, 404fc0 <ferror@plt+0x3700>
  404e1c:	add	w19, w19, #0x1
  404e20:	sxtw	x0, w19
  404e24:	ldrsb	w1, [x25, w19, sxtw]
  404e28:	cbnz	w1, 404e08 <ferror@plt+0x3548>
  404e2c:	add	x1, x0, #0x1
  404e30:	add	x1, x21, x1
  404e34:	str	x0, [x24]
  404e38:	ldrsb	w1, [x1]
  404e3c:	cmp	w1, #0x0
  404e40:	ccmp	w20, w1, #0x0, ne  // ne = any
  404e44:	b.ne	404ebc <ferror@plt+0x35fc>  // b.any
  404e48:	add	x0, x0, #0x2
  404e4c:	add	x19, x21, x0
  404e50:	ldrsb	w1, [x21, x0]
  404e54:	cbz	w1, 404e64 <ferror@plt+0x35a4>
  404e58:	mov	x0, x22
  404e5c:	bl	4017a0 <strchr@plt>
  404e60:	cbz	x0, 404ebc <ferror@plt+0x35fc>
  404e64:	mov	x21, x25
  404e68:	ldp	x25, x26, [sp, #64]
  404e6c:	str	x19, [x23]
  404e70:	mov	x0, x21
  404e74:	ldp	x19, x20, [sp, #16]
  404e78:	ldp	x21, x22, [sp, #32]
  404e7c:	ldp	x23, x24, [sp, #48]
  404e80:	ldp	x29, x30, [sp], #96
  404e84:	ret
  404e88:	mov	x1, x22
  404e8c:	mov	x0, x21
  404e90:	bl	401850 <strcspn@plt>
  404e94:	ldp	x25, x26, [sp, #64]
  404e98:	str	x0, [x24]
  404e9c:	add	x0, x21, x0
  404ea0:	str	x0, [x23]
  404ea4:	mov	x0, x21
  404ea8:	ldp	x19, x20, [sp, #16]
  404eac:	ldp	x21, x22, [sp, #32]
  404eb0:	ldp	x23, x24, [sp, #48]
  404eb4:	ldp	x29, x30, [sp], #96
  404eb8:	ret
  404ebc:	ldp	x25, x26, [sp, #64]
  404ec0:	str	x21, [x23]
  404ec4:	mov	x21, #0x0                   	// #0
  404ec8:	mov	x0, x21
  404ecc:	ldp	x19, x20, [sp, #16]
  404ed0:	ldp	x21, x22, [sp, #32]
  404ed4:	ldp	x23, x24, [sp, #48]
  404ed8:	ldp	x29, x30, [sp], #96
  404edc:	ret
  404ee0:	add	w0, w19, #0x1
  404ee4:	ldrsb	w0, [x25, w0, sxtw]
  404ee8:	cbz	w0, 404fc0 <ferror@plt+0x3700>
  404eec:	add	w19, w19, #0x2
  404ef0:	sxtw	x0, w19
  404ef4:	ldrsb	w1, [x25, w19, sxtw]
  404ef8:	cbnz	w1, 404e08 <ferror@plt+0x3548>
  404efc:	b	404e2c <ferror@plt+0x356c>
  404f00:	mov	x21, #0x0                   	// #0
  404f04:	mov	x0, x21
  404f08:	ldp	x19, x20, [sp, #16]
  404f0c:	ldp	x21, x22, [sp, #32]
  404f10:	ldp	x23, x24, [sp, #48]
  404f14:	ldp	x29, x30, [sp], #96
  404f18:	ret
  404f1c:	sub	x25, x21, #0x1
  404f20:	mov	w0, #0x0                   	// #0
  404f24:	add	w19, w0, #0x1
  404f28:	cmp	w20, #0x5c
  404f2c:	sxtw	x19, w19
  404f30:	sub	w26, w19, #0x1
  404f34:	b.eq	404f68 <ferror@plt+0x36a8>  // b.none
  404f38:	mov	w1, w20
  404f3c:	mov	x0, x22
  404f40:	bl	4017a0 <strchr@plt>
  404f44:	add	x1, x19, #0x1
  404f48:	cbnz	x0, 404fc8 <ferror@plt+0x3708>
  404f4c:	ldrsb	w20, [x25, x1]
  404f50:	add	x26, x21, x19
  404f54:	cbz	w20, 404f88 <ferror@plt+0x36c8>
  404f58:	mov	x19, x1
  404f5c:	cmp	w20, #0x5c
  404f60:	sub	w26, w19, #0x1
  404f64:	b.ne	404f38 <ferror@plt+0x3678>  // b.any
  404f68:	ldrsb	w1, [x21, w19, sxtw]
  404f6c:	cbz	w1, 404fc8 <ferror@plt+0x3708>
  404f70:	add	w0, w19, #0x1
  404f74:	sxtw	x19, w0
  404f78:	ldrsb	w20, [x21, w0, sxtw]
  404f7c:	add	x26, x21, x19
  404f80:	cbnz	w20, 404f24 <ferror@plt+0x3664>
  404f84:	nop
  404f88:	str	x19, [x24]
  404f8c:	ldrsb	w1, [x26]
  404f90:	cbz	w1, 404fa0 <ferror@plt+0x36e0>
  404f94:	mov	x0, x22
  404f98:	bl	4017a0 <strchr@plt>
  404f9c:	cbz	x0, 404ebc <ferror@plt+0x35fc>
  404fa0:	str	x26, [x23]
  404fa4:	mov	x0, x21
  404fa8:	ldp	x19, x20, [sp, #16]
  404fac:	ldp	x21, x22, [sp, #32]
  404fb0:	ldp	x23, x24, [sp, #48]
  404fb4:	ldp	x25, x26, [sp, #64]
  404fb8:	ldp	x29, x30, [sp], #96
  404fbc:	ret
  404fc0:	sxtw	x0, w19
  404fc4:	b	404e2c <ferror@plt+0x356c>
  404fc8:	sxtw	x19, w26
  404fcc:	add	x26, x21, x19
  404fd0:	b	404f88 <ferror@plt+0x36c8>
  404fd4:	mov	x1, x25
  404fd8:	mov	x0, #0x0                   	// #0
  404fdc:	b	404e34 <ferror@plt+0x3574>
  404fe0:	stp	x29, x30, [sp, #-32]!
  404fe4:	mov	x29, sp
  404fe8:	str	x19, [sp, #16]
  404fec:	mov	x19, x0
  404ff0:	b	404ffc <ferror@plt+0x373c>
  404ff4:	cmp	w0, #0xa
  404ff8:	b.eq	40501c <ferror@plt+0x375c>  // b.none
  404ffc:	mov	x0, x19
  405000:	bl	401660 <fgetc@plt>
  405004:	cmn	w0, #0x1
  405008:	b.ne	404ff4 <ferror@plt+0x3734>  // b.any
  40500c:	mov	w0, #0x1                   	// #1
  405010:	ldr	x19, [sp, #16]
  405014:	ldp	x29, x30, [sp], #32
  405018:	ret
  40501c:	mov	w0, #0x0                   	// #0
  405020:	ldr	x19, [sp, #16]
  405024:	ldp	x29, x30, [sp], #32
  405028:	ret
  40502c:	nop
  405030:	stp	x29, x30, [sp, #-64]!
  405034:	mov	x29, sp
  405038:	stp	x19, x20, [sp, #16]
  40503c:	adrp	x20, 416000 <ferror@plt+0x14740>
  405040:	add	x20, x20, #0xdf0
  405044:	stp	x21, x22, [sp, #32]
  405048:	adrp	x21, 416000 <ferror@plt+0x14740>
  40504c:	add	x21, x21, #0xde8
  405050:	sub	x20, x20, x21
  405054:	mov	w22, w0
  405058:	stp	x23, x24, [sp, #48]
  40505c:	mov	x23, x1
  405060:	mov	x24, x2
  405064:	bl	4014b8 <memcpy@plt-0x38>
  405068:	cmp	xzr, x20, asr #3
  40506c:	b.eq	405098 <ferror@plt+0x37d8>  // b.none
  405070:	asr	x20, x20, #3
  405074:	mov	x19, #0x0                   	// #0
  405078:	ldr	x3, [x21, x19, lsl #3]
  40507c:	mov	x2, x24
  405080:	add	x19, x19, #0x1
  405084:	mov	x1, x23
  405088:	mov	w0, w22
  40508c:	blr	x3
  405090:	cmp	x20, x19
  405094:	b.ne	405078 <ferror@plt+0x37b8>  // b.any
  405098:	ldp	x19, x20, [sp, #16]
  40509c:	ldp	x21, x22, [sp, #32]
  4050a0:	ldp	x23, x24, [sp, #48]
  4050a4:	ldp	x29, x30, [sp], #64
  4050a8:	ret
  4050ac:	nop
  4050b0:	ret
  4050b4:	nop
  4050b8:	adrp	x2, 417000 <ferror@plt+0x15740>
  4050bc:	mov	x1, #0x0                   	// #0
  4050c0:	ldr	x2, [x2, #504]
  4050c4:	b	401590 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004050c8 <.fini>:
  4050c8:	stp	x29, x30, [sp, #-16]!
  4050cc:	mov	x29, sp
  4050d0:	ldp	x29, x30, [sp], #16
  4050d4:	ret
