WEBVTT
Kind: captions
Language: en

00:00:00.000 --> 00:00:02.540 

irony<00:00:00.659> alert<00:00:00.750> Intel<00:00:01.650> to<00:00:01.890> make<00:00:02.040> quad-core

00:00:02.540 --> 00:00:02.550 
irony alert Intel to make quad-core

00:00:02.550 --> 00:00:05.780 
irony alert Intel to make quad-core
64-bit<00:00:03.480> ARM<00:00:03.720> chip<00:00:04.040> Intel<00:00:05.040> will<00:00:05.339> make<00:00:05.490> quad

00:00:05.780 --> 00:00:05.790 
64-bit ARM chip Intel will make quad

00:00:05.790 --> 00:00:07.639 
64-bit ARM chip Intel will make quad
core<00:00:06.029> chips<00:00:06.359> for<00:00:06.690> a<00:00:06.720> customer<00:00:07.230> that<00:00:07.259> uses

00:00:07.639 --> 00:00:07.649 
core chips for a customer that uses

00:00:07.649 --> 00:00:10.070 
core chips for a customer that uses
technology<00:00:08.010> from<00:00:08.460> rival<00:00:08.940> chip<00:00:09.210> designer<00:00:09.630> arm

00:00:10.070 --> 00:00:10.080 
technology from rival chip designer arm

00:00:10.080 --> 00:00:13.370 
technology from rival chip designer arm
in<00:00:10.639> what<00:00:11.639> can<00:00:11.820> only<00:00:11.940> be<00:00:12.150> described<00:00:12.750> as<00:00:12.900> highly

00:00:13.370 --> 00:00:13.380 
in what can only be described as highly

00:00:13.380 --> 00:00:15.560 
in what can only be described as highly
ironic<00:00:13.469> Intel<00:00:14.429> is<00:00:14.580> set<00:00:14.820> to<00:00:15.000> make<00:00:15.120> what<00:00:15.360> will

00:00:15.560 --> 00:00:15.570 
ironic Intel is set to make what will

00:00:15.570 --> 00:00:17.230 
ironic Intel is set to make what will
easily<00:00:15.719> be<00:00:15.960> one<00:00:16.260> of<00:00:16.379> the<00:00:16.500> first<00:00:16.740> quad-core

00:00:17.230 --> 00:00:17.240 
easily be one of the first quad-core

00:00:17.240 --> 00:00:21.650 
easily be one of the first quad-core
64-bit<00:00:18.240> ARM<00:00:18.480> processors<00:00:19.140> on<00:00:19.910> Tuesday<00:00:20.910> altera

00:00:21.650 --> 00:00:21.660 
64-bit ARM processors on Tuesday altera

00:00:21.660 --> 00:00:23.720 
64-bit ARM processors on Tuesday altera
announced<00:00:22.289> that<00:00:22.439> its<00:00:22.680> straight<00:00:22.980> extensis

00:00:23.720 --> 00:00:23.730 
announced that its straight extensis

00:00:23.730 --> 00:00:26.439 
announced that its straight extensis
tamannah<00:00:24.150> chip<00:00:24.510> sock<00:00:25.140> will<00:00:25.619> incorporate<00:00:25.890> a

00:00:26.439 --> 00:00:26.449 
tamannah chip sock will incorporate a

00:00:26.449 --> 00:00:29.419 
tamannah chip sock will incorporate a
high-performance<00:00:27.449> quad-core<00:00:28.260> 64-bit<00:00:29.189> arm

00:00:29.419 --> 00:00:29.429 
high-performance quad-core 64-bit arm

00:00:29.429 --> 00:00:33.319 
high-performance quad-core 64-bit arm
cortex<00:00:29.970> a53<00:00:30.510> processor<00:00:31.579> that<00:00:32.579> chip<00:00:32.940> will<00:00:33.210> be

00:00:33.319 --> 00:00:33.329 
cortex a53 processor that chip will be

00:00:33.329 --> 00:00:35.630 
cortex a53 processor that chip will be
manufactured<00:00:34.110> for<00:00:34.260> all<00:00:34.440> terror<00:00:34.890> by<00:00:35.100> intel<00:00:35.489> on

00:00:35.630 --> 00:00:35.640 
manufactured for all terror by intel on

00:00:35.640 --> 00:00:37.450 
manufactured for all terror by intel on
its<00:00:35.820> most<00:00:36.059> advanced<00:00:36.660> 14<00:00:37.140> nanometer

00:00:37.450 --> 00:00:37.460 
its most advanced 14 nanometer

00:00:37.460 --> 00:00:40.310 
its most advanced 14 nanometer
manufacturing<00:00:38.460> process<00:00:39.000> current<00:00:39.989> Intel

00:00:40.310 --> 00:00:40.320 
manufacturing process current Intel

00:00:40.320 --> 00:00:42.319 
manufacturing process current Intel
chips<00:00:40.620> on<00:00:40.800> the<00:00:40.920> market<00:00:41.309> such<00:00:41.850> as<00:00:41.879> it's<00:00:42.180> his

00:00:42.319 --> 00:00:42.329 
chips on the market such as it's his

00:00:42.329 --> 00:00:44.540 
chips on the market such as it's his
will<00:00:42.480> processor<00:00:42.960> are<00:00:43.260> made<00:00:43.739> on<00:00:43.890> or<00:00:44.040> 22

00:00:44.540 --> 00:00:44.550 
will processor are made on or 22

00:00:44.550 --> 00:00:47.389 
will processor are made on or 22
nanometer<00:00:45.000> process<00:00:45.620> generally<00:00:46.620> the<00:00:47.010> smaller

00:00:47.389 --> 00:00:47.399 
nanometer process generally the smaller

00:00:47.399 --> 00:00:49.580 
nanometer process generally the smaller
than<00:00:47.610> geometries<00:00:48.210> the<00:00:48.719> more<00:00:48.899> advanced<00:00:49.500> the

00:00:49.580 --> 00:00:49.590 
than geometries the more advanced the

00:00:49.590 --> 00:00:52.520 
than geometries the more advanced the
process<00:00:50.539> apple<00:00:51.539> recently<00:00:51.690> announced<00:00:52.410> the

00:00:52.520 --> 00:00:52.530 
process apple recently announced the

00:00:52.530 --> 00:00:55.520 
process apple recently announced the
first<00:00:52.739> 64-bit<00:00:53.579> chip<00:00:54.059> also<00:00:54.719> based<00:00:55.020> on<00:00:55.199> an<00:00:55.350> arm

00:00:55.520 --> 00:00:55.530 
first 64-bit chip also based on an arm

00:00:55.530 --> 00:00:58.220 
first 64-bit chip also based on an arm
design<00:00:55.949> for<00:00:56.430> smart<00:00:56.760> balloons<00:00:57.239> the<00:00:57.719> ax<00:00:57.750> seven

00:00:58.220 --> 00:00:58.230 
design for smart balloons the ax seven

00:00:58.230 --> 00:01:01.040 
design for smart balloons the ax seven
but<00:00:58.890> the<00:00:59.039> cpu<00:00:59.579> is<00:00:59.760> dual<00:01:00.030> core<00:01:00.329> the<00:01:00.780> graphics

00:01:01.040 --> 00:01:01.050 
but the cpu is dual core the graphics

00:01:01.050 --> 00:01:04.460 
but the cpu is dual core the graphics
component<00:01:01.859> is<00:01:02.039> quad-core<00:01:02.989> intel<00:01:03.989> confirmed

00:01:04.460 --> 00:01:04.470 
component is quad-core intel confirmed

00:01:04.470 --> 00:01:06.410 
component is quad-core intel confirmed
with<00:01:04.739> knit<00:01:04.949> that<00:01:05.070> the<00:01:05.220> chip<00:01:05.489> would<00:01:05.729> constitute

00:01:06.410 --> 00:01:06.420 
with knit that the chip would constitute

00:01:06.420 --> 00:01:10.060 
with knit that the chip would constitute
the<00:01:06.450> first<00:01:06.840> 64-bit<00:01:07.619> quad-core<00:01:08.400> arm<00:01:08.670> cpu

00:01:10.060 --> 00:01:10.070 
the first 64-bit quad-core arm cpu

00:01:10.070 --> 00:01:12.530 
the first 64-bit quad-core arm cpu
altera<00:01:11.070> and<00:01:11.340> intel<00:01:11.700> are<00:01:11.850> pleased<00:01:12.090> with<00:01:12.390> the

00:01:12.530 --> 00:01:12.540 
altera and intel are pleased with the

00:01:12.540 --> 00:01:14.120 
altera and intel are pleased with the
early<00:01:12.780> results<00:01:13.110> of<00:01:13.350> the<00:01:13.439> relationship

00:01:14.120 --> 00:01:14.130 
early results of the relationship

00:01:14.130 --> 00:01:15.440 
early results of the relationship
between<00:01:14.280> the<00:01:14.640> companies<00:01:15.030> and<00:01:15.330> this

00:01:15.440 --> 00:01:15.450 
between the companies and this

00:01:15.450 --> 00:01:17.630 
between the companies and this
announcement<00:01:15.930> from<00:01:16.229> altera<00:01:16.740> is<00:01:16.979> consistent

00:01:17.630 --> 00:01:17.640 
announcement from altera is consistent

00:01:17.640 --> 00:01:19.370 
announcement from altera is consistent
with<00:01:17.700> the<00:01:17.939> agreement<00:01:18.150> we<00:01:18.570> announced<00:01:19.020> earlier

00:01:19.370 --> 00:01:19.380 
with the agreement we announced earlier

00:01:19.380 --> 00:01:21.620 
with the agreement we announced earlier
this<00:01:19.439> year<00:01:19.590> we<00:01:20.520> have<00:01:20.549> said<00:01:21.030> that<00:01:21.180> we<00:01:21.330> will<00:01:21.479> be

00:01:21.620 --> 00:01:21.630 
this year we have said that we will be

00:01:21.630 --> 00:01:23.570 
this year we have said that we will be
open<00:01:22.049> to<00:01:22.080> manufacturing<00:01:22.890> competitive

00:01:23.570 --> 00:01:23.580 
open to manufacturing competitive

00:01:23.580 --> 00:01:25.640 
open to manufacturing competitive
architectures<00:01:24.420> and<00:01:24.450> would<00:01:24.840> evaluate<00:01:25.080> them<00:01:25.530> on

00:01:25.640 --> 00:01:25.650 
architectures and would evaluate them on

00:01:25.650 --> 00:01:27.800 
architectures and would evaluate them on
a<00:01:25.680> case-by-case<00:01:25.950> basis<00:01:26.909> said<00:01:27.450> intel

00:01:27.800 --> 00:01:27.810 
a case-by-case basis said intel

00:01:27.810 --> 00:01:30.609 
a case-by-case basis said intel
spokesman<00:01:28.409> Chuck<00:01:28.680> Malloy<00:01:29.210> the<00:01:30.210> quad-core

00:01:30.609 --> 00:01:30.619 
spokesman Chuck Malloy the quad-core

00:01:30.619 --> 00:01:33.560 
spokesman Chuck Malloy the quad-core
64-bit<00:01:31.619> ARM<00:01:31.829> chip<00:01:32.100> is<00:01:32.280> part<00:01:32.549> of<00:01:32.700> semiconductor

00:01:33.560 --> 00:01:33.570 
64-bit ARM chip is part of semiconductor

00:01:33.570 --> 00:01:35.450 
64-bit ARM chip is part of semiconductor
device<00:01:33.840> called<00:01:34.110> a<00:01:34.320> field<00:01:34.560> programmable<00:01:34.920> gate

00:01:35.450 --> 00:01:35.460 
device called a field programmable gate

00:01:35.460 --> 00:01:37.880 
device called a field programmable gate
array<00:01:35.939> auger<00:01:36.479> which<00:01:36.840> is<00:01:37.020> a<00:01:37.049> chip<00:01:37.380> that<00:01:37.590> can<00:01:37.740> be

00:01:37.880 --> 00:01:37.890 
array auger which is a chip that can be

00:01:37.890 --> 00:01:39.319 
array auger which is a chip that can be
configured<00:01:38.280> by<00:01:38.460> a<00:01:38.640> customer<00:01:38.880> after

00:01:39.319 --> 00:01:39.329 
configured by a customer after

00:01:39.329 --> 00:01:42.950 
configured by a customer after
manufacturing<00:01:40.310> in<00:01:41.310> this<00:01:41.640> case<00:01:41.909> the<00:01:42.479> chip<00:01:42.750> is

00:01:42.950 --> 00:01:42.960 
manufacturing in this case the chip is

00:01:42.960 --> 00:01:45.020 
manufacturing in this case the chip is
targeted<00:01:43.530> at<00:01:43.619> high-end<00:01:43.890> networking<00:01:44.850> and

00:01:45.020 --> 00:01:45.030 
targeted at high-end networking and

00:01:45.030 --> 00:01:47.120 
targeted at high-end networking and
communication<00:01:45.750> equipment<00:01:45.840> among<00:01:46.500> other

00:01:47.120 --> 00:01:47.130 
communication equipment among other

00:01:47.130 --> 00:01:49.700 
communication equipment among other
specialized<00:01:47.729> applications<00:01:48.570> so<00:01:49.170> it<00:01:49.290> won't<00:01:49.439> be

00:01:49.700 --> 00:01:49.710 
specialized applications so it won't be

00:01:49.710 --> 00:01:51.350 
specialized applications so it won't be
competing<00:01:50.070> directly<00:01:50.369> with<00:01:50.790> the<00:01:50.970> likes<00:01:51.180> of

00:01:51.350 --> 00:01:51.360 
competing directly with the likes of

00:01:51.360 --> 00:01:54.080 
competing directly with the likes of
Samsung<00:01:51.930> nvidia<00:01:52.619> or<00:01:52.770> crookham<00:01:53.430> those

00:01:54.080 --> 00:01:54.090 
Samsung nvidia or crookham those

00:01:54.090 --> 00:01:55.969 
Samsung nvidia or crookham those
companies<00:01:54.570> supply<00:01:55.110> processors<00:01:55.799> to

00:01:55.969 --> 00:01:55.979 
companies supply processors to

00:01:55.979 --> 00:01:59.240 
companies supply processors to
smartphone<00:01:56.549> and<00:01:56.759> tablet<00:01:57.119> makers<00:01:57.920> but<00:01:58.920> it<00:01:59.070> does

00:01:59.240 --> 00:01:59.250 
smartphone and tablet makers but it does

00:01:59.250 --> 00:02:01.160 
smartphone and tablet makers but it does
mean<00:01:59.430> that<00:01:59.490> intel<00:01:59.969> is<00:02:00.119> leading<00:02:00.540> the<00:02:00.659> charge<00:02:00.869> on

00:02:01.160 --> 00:02:01.170 
mean that intel is leading the charge on

00:02:01.170 --> 00:02:03.620 
mean that intel is leading the charge on
manufacturing<00:02:02.149> multiprocessors<00:02:03.149> based<00:02:03.390> on

00:02:03.620 --> 00:02:03.630 
manufacturing multiprocessors based on

00:02:03.630 --> 00:02:06.109 
manufacturing multiprocessors based on
designs<00:02:03.960> from<00:02:04.200> arm<00:02:04.500> a<00:02:04.770> rival<00:02:05.399> of<00:02:05.460> Intel's<00:02:05.880> in

00:02:06.109 --> 00:02:06.119 
designs from arm a rival of Intel's in

00:02:06.119 --> 00:02:09.410 
designs from arm a rival of Intel's in
the<00:02:06.210> smartphone<00:02:06.600> and<00:02:06.960> tablet<00:02:07.439> markets<00:02:07.979> and<00:02:08.420> it

00:02:09.410 --> 00:02:09.420 
the smartphone and tablet markets and it

00:02:09.420 --> 00:02:11.150 
the smartphone and tablet markets and it
does<00:02:09.599> point<00:02:09.840> to<00:02:10.020> the<00:02:10.140> potential<00:02:10.440> conflicts

00:02:11.150 --> 00:02:11.160 
does point to the potential conflicts

00:02:11.160 --> 00:02:13.220 
does point to the potential conflicts
that<00:02:11.340> lurk<00:02:11.550> in<00:02:11.760> its<00:02:11.910> contract<00:02:12.480> manufacturing

00:02:13.220 --> 00:02:13.230 
that lurk in its contract manufacturing

00:02:13.230 --> 00:02:13.820 
that lurk in its contract manufacturing
business

00:02:13.820 --> 00:02:13.830 
business

00:02:13.830 --> 00:02:18.050 
business
acha<00:02:14.310> foundry<00:02:15.300> business<00:02:15.920> founded<00:02:16.920> in<00:02:17.060> 2010

00:02:18.050 --> 00:02:18.060 
acha foundry business founded in 2010

00:02:18.060 --> 00:02:19.970 
acha foundry business founded in 2010
for<00:02:18.660> which<00:02:18.780> Intel<00:02:19.290> is<00:02:19.410> aggressively

00:02:19.970 --> 00:02:19.980 
for which Intel is aggressively

00:02:19.980 --> 00:02:22.940 
for which Intel is aggressively
recruiting<00:02:20.670> talent

