
---------- Begin Simulation Statistics ----------
host_inst_rate                                 113455                       # Simulator instruction rate (inst/s)
host_mem_usage                                 322708                       # Number of bytes of host memory used
host_seconds                                   176.28                       # Real time elapsed on the host
host_tick_rate                              553359330                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.097547                       # Number of seconds simulated
sim_ticks                                 97547010000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4718717                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 88394.737462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 87513.810477                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1873455                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   251506187500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.602974                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2845262                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            265227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 225788606500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.546766                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580034                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 130642.414232                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 133959.460941                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   76334754563                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372805                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40027                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  72910919563                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544276                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 23655.235748                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 46950.529628                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.300253                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            193796                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           13028                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4584290067                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    611671500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6286032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 95592.572837                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 95604.957915                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2856467                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    327840942063                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.545585                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3429565                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             305254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 298699526063                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.497024                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124310                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999766                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000537                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.760566                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.549903                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6286032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 95592.572837                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 95604.957915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2856467                       # number of overall hits
system.cpu.dcache.overall_miss_latency   327840942063                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.545585                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3429565                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            305254                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 298699526063                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.497024                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124310                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599035                       # number of replacements
system.cpu.dcache.sampled_refs                2600059                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.485615                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3380734                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500950912000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13694383                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        66500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        64336                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13694256                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        8445500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  127                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      8042000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             125                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               108684.571429                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13694383                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        66500                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        64336                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13694256                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         8445500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   127                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      8042000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              125                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.184629                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             94.529968                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13694383                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        66500                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        64336                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13694256                       # number of overall hits
system.cpu.icache.overall_miss_latency        8445500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  127                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      8042000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    126                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 94.529968                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13694256                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 82862.435942                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    116076683315                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               1400836                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     67530.062352                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 106999.346690                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        13289                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            454882500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.336380                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       6736                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    4440                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       245670500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.114657                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  2296                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580161                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       168197.861114                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  162563.541516                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        1340357                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           208532381000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.480514                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1239804                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                    137263                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      179232644500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.427314                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 1102539                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524251                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    135808.493588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 120576.163082                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         71197738572                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524251                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    63212174072                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524251                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs   13164.547468                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.740439                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                       316                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs            4159997                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600186                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        167653.876731                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   162448.071431                       # average overall mshr miss latency
system.l2.demand_hits                         1353646                       # number of demand (read+write) hits
system.l2.demand_miss_latency            208987263500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.479404                       # miss rate for demand accesses
system.l2.demand_misses                       1246540                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                     141703                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       179478315000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.424906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  1104835                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.576950                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.214772                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9452.746625                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3518.820102                       # Average occupied blocks per context
system.l2.overall_accesses                    2600186                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       167653.876731                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  117954.431494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        1353646                       # number of overall hits
system.l2.overall_miss_latency           208987263500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.479404                       # miss rate for overall accesses
system.l2.overall_misses                      1246540                       # number of overall misses
system.l2.overall_mshr_hits                    141703                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      295554998315                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.963651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 2505671                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.879813                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       1232474                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      4222602                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted           10490                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      6792487                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          1494277                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit      1065110                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        2494162                       # number of replacements
system.l2.sampled_refs                        2505064                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12971.566727                       # Cycle average of tags in use
system.l2.total_refs                          1854847                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501443405000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           509391                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                116835475                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1432818                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1567737                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       151911                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1621447                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1687800                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          25249                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       523483                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     61919878                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.164495                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.905474                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     58502351     94.48%     94.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1482006      2.39%     96.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       672443      1.09%     97.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       241580      0.39%     98.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       266339      0.43%     98.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        57085      0.09%     98.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       126916      0.20%     99.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        47675      0.08%     99.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       523483      0.85%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     61919878                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185498                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       151902                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185498                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7535074                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     7.825850                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.825850                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     49847987                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        40582                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     26661915                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7617951                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4368052                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1287445                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        85887                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5025800                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4908016                       # DTB hits
system.switch_cpus_1.dtb.data_misses           117784                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        4043963                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3928333                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           115630                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        981837                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            979683                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2154                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1687800                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3676433                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8236861                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       157608                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             27324070                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        742177                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.021567                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3676433                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1458067                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.349151                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     63207323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.432293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.677188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       58646907     92.78%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          83784      0.13%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         654613      1.04%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          88469      0.14%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         738368      1.17%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         121229      0.19%     95.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         309693      0.49%     95.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         266202      0.42%     96.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2298058      3.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     63207323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              15051221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1205321                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              256337                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.175758                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6533709                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           981837                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8199252                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            12117049                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.800741                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6565476                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.154834                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12235977                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       152003                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      40677633                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6252529                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2471060                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1708262                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17749532                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5551872                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1048916                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13754533                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        41472                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       201959                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1287445                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       666208                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1469795                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        52087                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         4529                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3245981                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       914454                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         4529                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        21429                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       130574                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.127782                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.127782                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4956863     33.48%     33.48% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     33.48% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     33.48% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1438106      9.71%     43.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       176296      1.19%     44.39% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37566      0.25%     44.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1351842      9.13%     53.78% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     53.78% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     53.78% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5729873     38.71%     92.48% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1112881      7.52%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14803450                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       434048                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.029321                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           17      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         2026      0.47%      0.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp         2574      0.59%      1.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       136359     31.42%     32.48% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     32.48% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     32.48% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       222447     51.25%     83.73% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        70625     16.27%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     63207323                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.234205                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.682109                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     53430479     84.53%     84.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7073461     11.19%     95.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1532642      2.42%     98.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       410948      0.65%     98.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       482852      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       182400      0.29%     99.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        77502      0.12%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        12871      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         4168      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     63207323                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.189161                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17493195                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14803450                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7466215                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       341638                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      6944114                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3676445                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3676433                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       792902                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       254681                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6252529                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1708262                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               78258544                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     46943445                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339942                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       126319                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8225479                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2684814                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        64093                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     37041426                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24575076                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16722613                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3899453                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1287445                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2851500                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      9382601                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      4929275                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                372080                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
