Info (10281): Verilog HDL Declaration information at design01_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at design01_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at design01_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at design01_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router.sv Line: 49
