#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov 23 11:20:56 2022
# Process ID: 13760
# Current directory: D:/intelligent_traffic_light/intellight/prototype
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10748 D:\intelligent_traffic_light\intellight\prototype\prototype.xpr
# Log file: D:/intelligent_traffic_light/intellight/prototype/vivado.log
# Journal file: D:/intelligent_traffic_light/intellight/prototype\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/intellight/prototype/prototype.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1587.938 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd}
Reading block design file <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1_1bit
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_0_8bit
Adding component instance block -- xilinx.com:module_ref:Accelerator:1.0 - Accelerator_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Successfully read diagram <Intellight> from block design file <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1587.938 ; gain = 0.000
set_property  ip_repo_paths  D:/intelligent_traffic_light/intellight/database [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/database'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:database:1.0 database_0
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins database_0/mode] [get_bd_pins Accelerator_0/mode]
connect_bd_net [get_bd_pins database_0/run] [get_bd_pins Accelerator_0/run]
connect_bd_net [get_bd_pins database_0/alpha] [get_bd_pins Accelerator_0/alpha]
connect_bd_net [get_bd_pins database_0/gamma] [get_bd_pins Accelerator_0/gamma]
connect_bd_net [get_bd_pins database_0/max_step] [get_bd_pins Accelerator_0/max_step]
connect_bd_net [get_bd_pins database_0/max_episode] [get_bd_pins Accelerator_0/max_episode]
connect_bd_net [get_bd_pins database_0/seed] [get_bd_pins Accelerator_0/seed]
connect_bd_net [get_bd_pins database_0/L_inc_a] [get_bd_pins Accelerator_0/L_inc_a]
connect_bd_net [get_bd_pins database_0/L_inc_b] [get_bd_pins Accelerator_0/L_inc_b]
connect_bd_net [get_bd_pins database_0/L_inc_c] [get_bd_pins Accelerator_0/L_inc_c]
connect_bd_net [get_bd_pins database_0/L_inc_d] [get_bd_pins Accelerator_0/L_inc_d]
connect_bd_net [get_bd_pins database_0/S_sim] [get_bd_pins Accelerator_0/S_sim]
connect_bd_net [get_bd_pins database_0/L_dec] [get_bd_pins Accelerator_0/L_dec]
save_bd_design
Wrote  : <D:\intelligent_traffic_light\intellight\prototype\prototype.srcs\sources_1\bd\Intellight\Intellight.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/ui/bd_28f1b7e0.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_intc_0/s_axi} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_intc_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4180_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/database_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins database_0/S00_AXI]
Slave segment '/database_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
endgroup
delete_bd_objs [get_bd_ports rst]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_reset] [get_bd_pins Q_Matrix/rst]
delete_bd_objs [get_bd_ports clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins Accelerator_0/clk]
regenerate_bd_layout
save_bd_design
Wrote  : <D:\intelligent_traffic_light\intellight\prototype\prototype.srcs\sources_1\bd\Intellight\Intellight.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/ui/bd_28f1b7e0.ui> 
make_wrapper -files [get_files D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelligent_traffic_light\intellight\prototype\prototype.srcs\sources_1\bd\Intellight\Intellight.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/ui/bd_28f1b7e0.ui> 
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/synth/Intellight.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/sim/Intellight.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/hdl/Intellight_wrapper.v
make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1677.039 ; gain = 89.102
add_files -norecurse d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/hdl/Intellight_wrapper.v
update_compile_order -fileset sources_1
set_property top Intellight_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target all [get_files  D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd]
INFO: [BD 41-1662] The design 'Intellight.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/ui/bd_28f1b7e0.ui> 
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/synth/Intellight.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/sim/Intellight.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/hdl/Intellight_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix/action_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix/action_ram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix/action_ram_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix/action_ram_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix/const_1_1bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix/const_0_8bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Accelerator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block database_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/ip/Intellight_auto_pc_0/Intellight_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/hw_handoff/Intellight.hwh
Generated Hardware Definition File d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/synth/Intellight.hwdef
generate_target: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1757.762 ; gain = 77.156
catch { config_ip_cache -export [get_ips -all Intellight_action_ram_0_0] }
catch { config_ip_cache -export [get_ips -all Intellight_action_ram_1_0] }
catch { config_ip_cache -export [get_ips -all Intellight_action_ram_2_0] }
catch { config_ip_cache -export [get_ips -all Intellight_action_ram_3_0] }
catch { config_ip_cache -export [get_ips -all Intellight_Accelerator_0_0] }
catch { config_ip_cache -export [get_ips -all Intellight_axi_intc_0_0] }
catch { config_ip_cache -export [get_ips -all Intellight_database_0_0] }
catch { config_ip_cache -export [get_ips -all Intellight_xbar_0] }
catch { config_ip_cache -export [get_ips -all Intellight_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all Intellight_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd]
launch_runs Intellight_action_ram_0_0_synth_1 Intellight_action_ram_1_0_synth_1 Intellight_action_ram_2_0_synth_1 Intellight_action_ram_3_0_synth_1 Intellight_Accelerator_0_0_synth_1 Intellight_axi_intc_0_0_synth_1 Intellight_database_0_0_synth_1 Intellight_processing_system7_0_0_synth_1 Intellight_xbar_0_synth_1 Intellight_rst_ps7_0_100M_0_synth_1 Intellight_auto_pc_0_synth_1 -jobs 6
[Wed Nov 23 11:25:52 2022] Launched Intellight_action_ram_0_0_synth_1, Intellight_action_ram_1_0_synth_1, Intellight_action_ram_2_0_synth_1, Intellight_action_ram_3_0_synth_1, Intellight_Accelerator_0_0_synth_1, Intellight_axi_intc_0_0_synth_1, Intellight_database_0_0_synth_1, Intellight_processing_system7_0_0_synth_1, Intellight_xbar_0_synth_1, Intellight_rst_ps7_0_100M_0_synth_1, Intellight_auto_pc_0_synth_1...
Run output will be captured here:
Intellight_action_ram_0_0_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_action_ram_0_0_synth_1/runme.log
Intellight_action_ram_1_0_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_action_ram_1_0_synth_1/runme.log
Intellight_action_ram_2_0_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_action_ram_2_0_synth_1/runme.log
Intellight_action_ram_3_0_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_action_ram_3_0_synth_1/runme.log
Intellight_Accelerator_0_0_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_Accelerator_0_0_synth_1/runme.log
Intellight_axi_intc_0_0_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_axi_intc_0_0_synth_1/runme.log
Intellight_database_0_0_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_database_0_0_synth_1/runme.log
Intellight_processing_system7_0_0_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_processing_system7_0_0_synth_1/runme.log
Intellight_xbar_0_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_xbar_0_synth_1/runme.log
Intellight_rst_ps7_0_100M_0_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_rst_ps7_0_100M_0_synth_1/runme.log
Intellight_auto_pc_0_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_auto_pc_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1770.727 ; gain = 12.965
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd] -directory D:/intelligent_traffic_light/intellight/prototype/prototype.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/prototype/prototype.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/prototype/prototype.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/prototype/prototype.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/prototype/prototype.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/prototype/prototype.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/prototype/prototype.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd}
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins axi_intc_0/irq] [get_bd_pins processing_system7_0/IRQ_F2P]
save_bd_design
Wrote  : <D:\intelligent_traffic_light\intellight\prototype\prototype.srcs\sources_1\bd\Intellight\Intellight.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/ui/bd_28f1b7e0.ui> 
make_wrapper -files [get_files D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelligent_traffic_light\intellight\prototype\prototype.srcs\sources_1\bd\Intellight\Intellight.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/ui/bd_28f1b7e0.ui> 
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/synth/Intellight.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/sim/Intellight.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/hdl/Intellight_wrapper.v
make_wrapper: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1829.641 ; gain = 18.250
reset_run Intellight_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'Intellight.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/ui/bd_28f1b7e0.ui> 
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/synth/Intellight.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/sim/Intellight.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/hdl/Intellight_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/ip/Intellight_auto_pc_0/Intellight_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/hw_handoff/Intellight.hwh
Generated Hardware Definition File d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/synth/Intellight.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Intellight_auto_pc_0, cache-ID = 42ad08fd9091ea99; cache size = 5.637 MB.
[Wed Nov 23 11:31:49 2022] Launched Intellight_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
Intellight_processing_system7_0_0_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_processing_system7_0_0_synth_1/runme.log
synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/synth_1/runme.log
[Wed Nov 23 11:31:49 2022] Launched impl_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1852.305 ; gain = 22.664
delete_bd_objs [get_bd_ports D_road1]
delete_bd_objs [get_bd_ports D_road3]
delete_bd_objs [get_bd_ports D_road0]
delete_bd_objs [get_bd_ports D_road2]
save_bd_design
Wrote  : <D:\intelligent_traffic_light\intellight\prototype\prototype.srcs\sources_1\bd\Intellight\Intellight.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/ui/bd_28f1b7e0.ui> 
regenerate_bd_layout
make_wrapper -files [get_files D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelligent_traffic_light\intellight\prototype\prototype.srcs\sources_1\bd\Intellight\Intellight.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/ui/bd_28f1b7e0.ui> 
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/synth/Intellight.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/sim/Intellight.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/hdl/Intellight_wrapper.v
make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1855.223 ; gain = 2.918
regenerate_bd_layout
make_wrapper -files [get_files D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd] -top
INFO: [BD 41-1662] The design 'Intellight.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/synth/Intellight.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/sim/Intellight.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/hdl/Intellight_wrapper.v
generate_target all [get_files  D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd]
INFO: [BD 41-1662] The design 'Intellight.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/ui/bd_28f1b7e0.ui> 
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/synth/Intellight.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/sim/Intellight.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/hdl/Intellight_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/ip/Intellight_auto_pc_0/Intellight_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/hw_handoff/Intellight.hwh
Generated Hardware Definition File d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/synth/Intellight.hwdef
catch { config_ip_cache -export [get_ips -all Intellight_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Intellight_auto_pc_0, cache-ID = 42ad08fd9091ea99; cache size = 5.637 MB.
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd]
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd] -directory D:/intelligent_traffic_light/intellight/prototype/prototype.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/prototype/prototype.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/prototype/prototype.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/prototype/prototype.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/prototype/prototype.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/prototype/prototype.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/prototype/prototype.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/intelligent_traffic_light/intellight/prototype/prototype.runs/synth_1/Intellight_wrapper.dcp to D:/intelligent_traffic_light/intellight/prototype/prototype/prototype.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Nov 23 11:36:25 2022] Launched synth_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/synth_1/runme.log
[Wed Nov 23 11:36:25 2022] Launched impl_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/impl_1/runme.log
regenerate_bd_layout
source D:/intelligent_traffic_light/intellight/export/Q_Matrix_PS.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2022.1
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xc7z020clg400-1
#    set_property BOARD_PART www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
# }
# variable design_name
# set design_name top_level
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD::TCL 103-2003] Currently there is no design <top_level> in project, so creating one...
Wrote  : <D:\intelligent_traffic_light\intellight\prototype\prototype.srcs\sources_1\bd\top_level\top_level.bd> 
INFO: [BD::TCL 103-2004] Making design <top_level> as current_bd_design.
# common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "top_level".
# if { $nRet != 0 } {
#    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# xilinx.com:user:Intellight_Accelerator:1.0\
# xilinx.com:ip:axi_intc:4.1\
# xilinx.com:ip:processing_system7:5.5\
# xilinx.com:ip:proc_sys_reset:5.0\
# xilinx.com:ip:blk_mem_gen:8.4\
# xilinx.com:ip:xlconstant:1.1\
# xilinx.com:ip:axi_bram_ctrl:4.1\
# "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:user:Intellight_Accelerator:1.0 xilinx.com:ip:axi_intc:4.1 xilinx.com:ip:processing_system7:5.5 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:blk_mem_gen:8.4 xilinx.com:ip:xlconstant:1.1 xilinx.com:ip:axi_bram_ctrl:4.1  .
WARNING: [Coretcl 2-175] No Catalog IPs found
ERROR: [BD::TCL 103-2012] The following IPs are not found in the IP Catalog:
  xilinx.com:user:Intellight_Accelerator:1.0

Resolution: Please add the repository containing the IP(s) to the project.
# if { $bCheckIPsPassed != 1 } {
#   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
WARNING: [BD::TCL 103-2023] Will not continue with creation of design due to the error(s) above.
3
update_compile_order -fileset sources_1
source D:/intelligent_traffic_light/intellight/export/Q_Matrix_PS.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2022.1
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xc7z020clg400-1
#    set_property BOARD_PART www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
# }
# variable design_name
# set design_name top_level
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD::TCL 103-2002] Constructing design in IPI design <top_level>...
# common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "top_level".
# if { $nRet != 0 } {
#    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# xilinx.com:user:Intellight_Accelerator:1.0\
# xilinx.com:ip:axi_intc:4.1\
# xilinx.com:ip:processing_system7:5.5\
# xilinx.com:ip:proc_sys_reset:5.0\
# xilinx.com:ip:blk_mem_gen:8.4\
# xilinx.com:ip:xlconstant:1.1\
# xilinx.com:ip:axi_bram_ctrl:4.1\
# "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:user:Intellight_Accelerator:1.0 xilinx.com:ip:axi_intc:4.1 xilinx.com:ip:processing_system7:5.5 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:blk_mem_gen:8.4 xilinx.com:ip:xlconstant:1.1 xilinx.com:ip:axi_bram_ctrl:4.1  .
WARNING: [Coretcl 2-175] No Catalog IPs found
ERROR: [BD::TCL 103-2012] The following IPs are not found in the IP Catalog:
  xilinx.com:user:Intellight_Accelerator:1.0

Resolution: Please add the repository containing the IP(s) to the project.
# if { $bCheckIPsPassed != 1 } {
#   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
WARNING: [BD::TCL 103-2023] Will not continue with creation of design due to the error(s) above.
3
export_ip_user_files -of_objects  [get_files D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/top_level/top_level.bd] -no_script -reset -force -quiet
remove_files  D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/top_level/top_level.bd
Wrote  : <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
file delete -force D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/top_level
file delete -force d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/top_level
source D:/intelligent_traffic_light/intellight/export/top_level.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2022.1
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xc7z020clg400-1
#    set_property BOARD_PART www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
# }
# variable design_name
# set design_name top_level
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD::TCL 103-2003] Currently there is no design <top_level> in project, so creating one...
Wrote  : <D:\intelligent_traffic_light\intellight\prototype\prototype.srcs\sources_1\bd\top_level\top_level.bd> 
INFO: [BD::TCL 103-2004] Making design <top_level> as current_bd_design.
# common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "top_level".
# if { $nRet != 0 } {
#    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# xilinx.com:user:Intellight_Accelerator:1.0\
# xilinx.com:ip:axi_intc:4.1\
# xilinx.com:ip:processing_system7:5.5\
# xilinx.com:ip:proc_sys_reset:5.0\
# xilinx.com:ip:blk_mem_gen:8.4\
# xilinx.com:ip:xlconstant:1.1\
# xilinx.com:ip:axi_bram_ctrl:4.1\
# "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:user:Intellight_Accelerator:1.0 xilinx.com:ip:axi_intc:4.1 xilinx.com:ip:processing_system7:5.5 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:blk_mem_gen:8.4 xilinx.com:ip:xlconstant:1.1 xilinx.com:ip:axi_bram_ctrl:4.1  .
WARNING: [Coretcl 2-175] No Catalog IPs found
ERROR: [BD::TCL 103-2012] The following IPs are not found in the IP Catalog:
  xilinx.com:user:Intellight_Accelerator:1.0

Resolution: Please add the repository containing the IP(s) to the project.
# if { $bCheckIPsPassed != 1 } {
#   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
WARNING: [BD::TCL 103-2023] Will not continue with creation of design due to the error(s) above.
3
update_compile_order -fileset sources_1
source D:/intelligent_traffic_light/intellight/export/top_level.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2022.1
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xc7z020clg400-1
#    set_property BOARD_PART www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
# }
# variable design_name
# set design_name top_level
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD::TCL 103-2002] Constructing design in IPI design <top_level>...
# common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "top_level".
# if { $nRet != 0 } {
#    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# xilinx.com:user:Intellight_Accelerator:1.0\
# xilinx.com:ip:axi_intc:4.1\
# xilinx.com:ip:processing_system7:5.5\
# xilinx.com:ip:proc_sys_reset:5.0\
# xilinx.com:ip:blk_mem_gen:8.4\
# xilinx.com:ip:xlconstant:1.1\
# xilinx.com:ip:axi_bram_ctrl:4.1\
# "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:user:Intellight_Accelerator:1.0 xilinx.com:ip:axi_intc:4.1 xilinx.com:ip:processing_system7:5.5 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:blk_mem_gen:8.4 xilinx.com:ip:xlconstant:1.1 xilinx.com:ip:axi_bram_ctrl:4.1  .
WARNING: [Coretcl 2-175] No Catalog IPs found
ERROR: [BD::TCL 103-2012] The following IPs are not found in the IP Catalog:
  xilinx.com:user:Intellight_Accelerator:1.0

Resolution: Please add the repository containing the IP(s) to the project.
# if { $bCheckIPsPassed != 1 } {
#   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
WARNING: [BD::TCL 103-2023] Will not continue with creation of design due to the error(s) above.
3
set_property  ip_repo_paths  {d:/intelligent_traffic_light/intellight/database D:/intelligent_traffic_light/intellight/accelerator} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/database'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/accelerator'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:Accelerator:1.0'. The one found in IP location 'd:/intelligent_traffic_light/intellight/accelerator/edit_Intellight_Accelerator_v1_0.gen/sources_1/bd/mref/Accelerator' will take precedence over the same IP in location d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/mref/Accelerator
source D:/intelligent_traffic_light/intellight/export/top_level.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2022.1
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xc7z020clg400-1
#    set_property BOARD_PART www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
# }
# variable design_name
# set design_name top_level
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD::TCL 103-2002] Constructing design in IPI design <top_level>...
# common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "top_level".
# if { $nRet != 0 } {
#    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# xilinx.com:user:Intellight_Accelerator:1.0\
# xilinx.com:ip:axi_intc:4.1\
# xilinx.com:ip:processing_system7:5.5\
# xilinx.com:ip:proc_sys_reset:5.0\
# xilinx.com:ip:blk_mem_gen:8.4\
# xilinx.com:ip:xlconstant:1.1\
# xilinx.com:ip:axi_bram_ctrl:4.1\
# "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:user:Intellight_Accelerator:1.0 xilinx.com:ip:axi_intc:4.1 xilinx.com:ip:processing_system7:5.5 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:blk_mem_gen:8.4 xilinx.com:ip:xlconstant:1.1 xilinx.com:ip:axi_bram_ctrl:4.1  .
# if { $bCheckIPsPassed != 1 } {
#   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
# proc create_hier_cell_Q_Matrix_PS { parentCell nameHier } {
# 
#   variable script_folder
# 
#   if { $parentCell eq "" || $nameHier eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_Q_Matrix_PS() - Empty argument(s)!"}
#      return
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
#   # Create cell and set as current instance
#   set hier_obj [create_bd_cell -type hier $nameHier]
#   current_bd_instance $hier_obj
# 
#   # Create interface pins
#   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_0
# 
#   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_1
# 
#   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_2
# 
#   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_3
# 
# 
#   # Create pins
#   create_bd_pin -dir I -from 63 -to 0 D_new
#   create_bd_pin -dir I -type clk clk
#   create_bd_pin -dir I -type rst rst
#   create_bd_pin -dir I -type rst s_axi_aresetn
#   create_bd_pin -dir I -from 7 -to 0 wen
#   create_bd_pin -dir I wen0
#   create_bd_pin -dir I wen1
#   create_bd_pin -dir I wen2
#   create_bd_pin -dir I wen3
#   create_bd_pin -dir I -from 31 -to 0 wr_addr
# 
#   # Create instance: action_ram_0, and set properties
#   set action_ram_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 action_ram_0 ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {8} \
#    CONFIG.EN_SAFETY_CKT {true} \
#    CONFIG.Enable_32bit_Address {true} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Operating_Mode_A {WRITE_FIRST} \
#    CONFIG.Operating_Mode_B {WRITE_FIRST} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {64} \
#    CONFIG.Read_Width_B {64} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
#    CONFIG.Use_Byte_Write_Enable {true} \
#    CONFIG.Use_RSTA_Pin {true} \
#    CONFIG.Use_RSTB_Pin {true} \
#    CONFIG.Write_Width_A {64} \
#    CONFIG.Write_Width_B {64} \
#    CONFIG.use_bram_block {BRAM_Controller} \
#  ] $action_ram_0
# 
#   # Create instance: action_ram_1, and set properties
#   set action_ram_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 action_ram_1 ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {8} \
#    CONFIG.EN_SAFETY_CKT {true} \
#    CONFIG.Enable_32bit_Address {true} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Operating_Mode_A {WRITE_FIRST} \
#    CONFIG.Operating_Mode_B {WRITE_FIRST} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {64} \
#    CONFIG.Read_Width_B {64} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
#    CONFIG.Use_Byte_Write_Enable {true} \
#    CONFIG.Use_RSTA_Pin {true} \
#    CONFIG.Use_RSTB_Pin {true} \
#    CONFIG.Write_Width_A {64} \
#    CONFIG.Write_Width_B {64} \
#    CONFIG.use_bram_block {BRAM_Controller} \
#  ] $action_ram_1
# 
#   # Create instance: action_ram_2, and set properties
#   set action_ram_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 action_ram_2 ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {8} \
#    CONFIG.EN_SAFETY_CKT {true} \
#    CONFIG.Enable_32bit_Address {true} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Operating_Mode_A {WRITE_FIRST} \
#    CONFIG.Operating_Mode_B {WRITE_FIRST} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {64} \
#    CONFIG.Read_Width_B {64} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
#    CONFIG.Use_Byte_Write_Enable {true} \
#    CONFIG.Use_RSTA_Pin {true} \
#    CONFIG.Use_RSTB_Pin {true} \
#    CONFIG.Write_Width_A {64} \
#    CONFIG.Write_Width_B {64} \
#    CONFIG.use_bram_block {BRAM_Controller} \
#  ] $action_ram_2
# 
#   # Create instance: action_ram_3, and set properties
#   set action_ram_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 action_ram_3 ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {8} \
#    CONFIG.EN_SAFETY_CKT {true} \
#    CONFIG.Enable_32bit_Address {true} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Operating_Mode_A {WRITE_FIRST} \
#    CONFIG.Operating_Mode_B {WRITE_FIRST} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {64} \
#    CONFIG.Read_Width_B {64} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
#    CONFIG.Use_Byte_Write_Enable {true} \
#    CONFIG.Use_RSTA_Pin {true} \
#    CONFIG.Use_RSTB_Pin {true} \
#    CONFIG.Write_Width_A {64} \
#    CONFIG.Write_Width_B {64} \
#    CONFIG.use_bram_block {BRAM_Controller} \
#  ] $action_ram_3
# 
#   # Create instance: axi_aram_ctrl_0, and set properties
#   set axi_aram_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_aram_ctrl_0 ]
#   set_property -dict [ list \
#    CONFIG.DATA_WIDTH {64} \
#    CONFIG.SINGLE_PORT_BRAM {1} \
#  ] $axi_aram_ctrl_0
# 
#   # Create instance: axi_aram_ctrl_1, and set properties
#   set axi_aram_ctrl_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_aram_ctrl_1 ]
#   set_property -dict [ list \
#    CONFIG.DATA_WIDTH {64} \
#    CONFIG.SINGLE_PORT_BRAM {1} \
#  ] $axi_aram_ctrl_1
# 
#   # Create instance: axi_aram_ctrl_2, and set properties
#   set axi_aram_ctrl_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_aram_ctrl_2 ]
#   set_property -dict [ list \
#    CONFIG.DATA_WIDTH {64} \
#    CONFIG.SINGLE_PORT_BRAM {1} \
#  ] $axi_aram_ctrl_2
# 
#   # Create instance: axi_aram_ctrl_3, and set properties
#   set axi_aram_ctrl_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_aram_ctrl_3 ]
#   set_property -dict [ list \
#    CONFIG.DATA_WIDTH {64} \
#    CONFIG.SINGLE_PORT_BRAM {1} \
#  ] $axi_aram_ctrl_3
# 
#   # Create interface connections
#   connect_bd_intf_net -intf_net S_AXI_0_1 [get_bd_intf_pins S_AXI_0] [get_bd_intf_pins axi_aram_ctrl_1/S_AXI]
#   connect_bd_intf_net -intf_net S_AXI_1_1 [get_bd_intf_pins S_AXI_1] [get_bd_intf_pins axi_aram_ctrl_0/S_AXI]
#   connect_bd_intf_net -intf_net S_AXI_2_1 [get_bd_intf_pins S_AXI_2] [get_bd_intf_pins axi_aram_ctrl_2/S_AXI]
#   connect_bd_intf_net -intf_net S_AXI_3_1 [get_bd_intf_pins S_AXI_3] [get_bd_intf_pins axi_aram_ctrl_3/S_AXI]
#   connect_bd_intf_net -intf_net axi_aram_ctrl_0_BRAM_PORTA [get_bd_intf_pins action_ram_0/BRAM_PORTB] [get_bd_intf_pins axi_aram_ctrl_0/BRAM_PORTA]
#   connect_bd_intf_net -intf_net axi_aram_ctrl_1_BRAM_PORTA [get_bd_intf_pins action_ram_1/BRAM_PORTB] [get_bd_intf_pins axi_aram_ctrl_1/BRAM_PORTA]
#   connect_bd_intf_net -intf_net axi_aram_ctrl_2_BRAM_PORTA [get_bd_intf_pins action_ram_2/BRAM_PORTB] [get_bd_intf_pins axi_aram_ctrl_2/BRAM_PORTA]
#   connect_bd_intf_net -intf_net axi_aram_ctrl_3_BRAM_PORTA [get_bd_intf_pins action_ram_3/BRAM_PORTB] [get_bd_intf_pins axi_aram_ctrl_3/BRAM_PORTA]
# 
#   # Create port connections
#   connect_bd_net -net addra_0_1 [get_bd_pins wr_addr] [get_bd_pins action_ram_0/addra] [get_bd_pins action_ram_1/addra] [get_bd_pins action_ram_2/addra] [get_bd_pins action_ram_3/addra]
#   connect_bd_net -net clka_0_1 [get_bd_pins clk] [get_bd_pins action_ram_0/clka] [get_bd_pins action_ram_1/clka] [get_bd_pins action_ram_2/clka] [get_bd_pins action_ram_3/clka] [get_bd_pins axi_aram_ctrl_0/s_axi_aclk] [get_bd_pins axi_aram_ctrl_1/s_axi_aclk] [get_bd_pins axi_aram_ctrl_2/s_axi_aclk] [get_bd_pins axi_aram_ctrl_3/s_axi_aclk]
#   connect_bd_net -net dina_0_1 [get_bd_pins D_new] [get_bd_pins action_ram_0/dina] [get_bd_pins action_ram_1/dina] [get_bd_pins action_ram_2/dina] [get_bd_pins action_ram_3/dina]
#   connect_bd_net -net rsta_0_1 [get_bd_pins rst] [get_bd_pins action_ram_0/rsta] [get_bd_pins action_ram_1/rsta] [get_bd_pins action_ram_2/rsta] [get_bd_pins action_ram_3/rsta]
#   connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins axi_aram_ctrl_0/s_axi_aresetn] [get_bd_pins axi_aram_ctrl_1/s_axi_aresetn] [get_bd_pins axi_aram_ctrl_2/s_axi_aresetn] [get_bd_pins axi_aram_ctrl_3/s_axi_aresetn]
#   connect_bd_net -net wea_0_1 [get_bd_pins wen] [get_bd_pins action_ram_0/wea] [get_bd_pins action_ram_1/wea] [get_bd_pins action_ram_2/wea] [get_bd_pins action_ram_3/wea]
#   connect_bd_net -net wen0_1 [get_bd_pins wen0] [get_bd_pins action_ram_0/ena]
#   connect_bd_net -net wen1_1 [get_bd_pins wen1] [get_bd_pins action_ram_1/ena]
#   connect_bd_net -net wen2_1 [get_bd_pins wen2] [get_bd_pins action_ram_2/ena]
#   connect_bd_net -net wen3_1 [get_bd_pins wen3] [get_bd_pins action_ram_3/ena]
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# }
# proc create_hier_cell_Q_Matrix_0 { parentCell nameHier } {
# 
#   variable script_folder
# 
#   if { $parentCell eq "" || $nameHier eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_Q_Matrix_0() - Empty argument(s)!"}
#      return
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
#   # Create cell and set as current instance
#   set hier_obj [create_bd_cell -type hier $nameHier]
#   current_bd_instance $hier_obj
# 
#   # Create interface pins
# 
#   # Create pins
#   create_bd_pin -dir I -from 63 -to 0 D_new
#   create_bd_pin -dir O -from 63 -to 0 D_road0
#   create_bd_pin -dir O -from 63 -to 0 D_road1
#   create_bd_pin -dir O -from 63 -to 0 D_road2
#   create_bd_pin -dir O -from 63 -to 0 D_road3
#   create_bd_pin -dir I -type clk clk
#   create_bd_pin -dir I -from 31 -to 0 rd_addr
#   create_bd_pin -dir I -type rst rst
#   create_bd_pin -dir I -from 7 -to 0 wen
#   create_bd_pin -dir I wen0
#   create_bd_pin -dir I wen1
#   create_bd_pin -dir I wen2
#   create_bd_pin -dir I wen3
#   create_bd_pin -dir I -from 31 -to 0 wr_addr
# 
#   # Create instance: action_ram_0, and set properties
#   set action_ram_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 action_ram_0 ]
#   set_property -dict [ list \
#    CONFIG.Algorithm {Minimum_Area} \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {8} \
#    CONFIG.EN_SAFETY_CKT {true} \
#    CONFIG.Enable_32bit_Address {true} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Operating_Mode_A {READ_FIRST} \
#    CONFIG.Operating_Mode_B {READ_FIRST} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {64} \
#    CONFIG.Read_Width_B {64} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
#    CONFIG.Use_Byte_Write_Enable {true} \
#    CONFIG.Use_RSTA_Pin {true} \
#    CONFIG.Use_RSTB_Pin {true} \
#    CONFIG.Write_Depth_A {256} \
#    CONFIG.Write_Width_A {64} \
#    CONFIG.Write_Width_B {64} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $action_ram_0
# 
#   # Create instance: action_ram_1, and set properties
#   set action_ram_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 action_ram_1 ]
#   set_property -dict [ list \
#    CONFIG.Algorithm {Minimum_Area} \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {8} \
#    CONFIG.EN_SAFETY_CKT {true} \
#    CONFIG.Enable_32bit_Address {true} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Operating_Mode_A {READ_FIRST} \
#    CONFIG.Operating_Mode_B {READ_FIRST} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Primitive {8kx2} \
#    CONFIG.Read_Width_A {64} \
#    CONFIG.Read_Width_B {64} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
#    CONFIG.Use_Byte_Write_Enable {true} \
#    CONFIG.Use_RSTA_Pin {true} \
#    CONFIG.Use_RSTB_Pin {true} \
#    CONFIG.Write_Depth_A {256} \
#    CONFIG.Write_Width_A {64} \
#    CONFIG.Write_Width_B {64} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $action_ram_1
# 
#   # Create instance: action_ram_2, and set properties
#   set action_ram_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 action_ram_2 ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {8} \
#    CONFIG.EN_SAFETY_CKT {true} \
#    CONFIG.Enable_32bit_Address {true} \
#    CONFIG.Enable_B {Always_Enabled} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Operating_Mode_A {READ_FIRST} \
#    CONFIG.Operating_Mode_B {READ_FIRST} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {64} \
#    CONFIG.Read_Width_B {64} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
#    CONFIG.Use_Byte_Write_Enable {true} \
#    CONFIG.Use_RSTA_Pin {true} \
#    CONFIG.Use_RSTB_Pin {true} \
#    CONFIG.Write_Depth_A {256} \
#    CONFIG.Write_Width_A {64} \
#    CONFIG.Write_Width_B {64} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $action_ram_2
# 
#   # Create instance: action_ram_3, and set properties
#   set action_ram_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 action_ram_3 ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {8} \
#    CONFIG.EN_SAFETY_CKT {true} \
#    CONFIG.Enable_32bit_Address {true} \
#    CONFIG.Enable_B {Always_Enabled} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Operating_Mode_A {READ_FIRST} \
#    CONFIG.Operating_Mode_B {READ_FIRST} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {64} \
#    CONFIG.Read_Width_B {64} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
#    CONFIG.Use_Byte_Write_Enable {true} \
#    CONFIG.Use_RSTA_Pin {true} \
#    CONFIG.Use_RSTB_Pin {true} \
#    CONFIG.Write_Depth_A {256} \
#    CONFIG.Write_Width_A {64} \
#    CONFIG.Write_Width_B {64} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $action_ram_3
# 
#   # Create instance: const_0_8bit, and set properties
#   set const_0_8bit [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 const_0_8bit ]
#   set_property -dict [ list \
#    CONFIG.CONST_VAL {0} \
#    CONFIG.CONST_WIDTH {8} \
#  ] $const_0_8bit
# 
#   # Create instance: xlconstant_0, and set properties
#   set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
#   set_property -dict [ list \
#    CONFIG.CONST_VAL {255} \
#    CONFIG.CONST_WIDTH {8} \
#  ] $xlconstant_0
# 
#   # Create port connections
#   connect_bd_net -net action_ram_0_doutb [get_bd_pins D_road0] [get_bd_pins action_ram_0/doutb]
#   connect_bd_net -net action_ram_1_doutb [get_bd_pins D_road1] [get_bd_pins action_ram_1/doutb]
#   connect_bd_net -net action_ram_2_doutb [get_bd_pins D_road2] [get_bd_pins action_ram_2/doutb]
#   connect_bd_net -net action_ram_3_doutb [get_bd_pins D_road3] [get_bd_pins action_ram_3/doutb]
#   connect_bd_net -net addra_0_1 [get_bd_pins wr_addr] [get_bd_pins action_ram_0/addra] [get_bd_pins action_ram_1/addra] [get_bd_pins action_ram_2/addra] [get_bd_pins action_ram_3/addra]
#   connect_bd_net -net addrb_0_1 [get_bd_pins rd_addr] [get_bd_pins action_ram_0/addrb] [get_bd_pins action_ram_1/addrb] [get_bd_pins action_ram_2/addrb] [get_bd_pins action_ram_3/addrb]
#   connect_bd_net -net clka_0_1 [get_bd_pins clk] [get_bd_pins action_ram_0/clka] [get_bd_pins action_ram_0/clkb] [get_bd_pins action_ram_1/clka] [get_bd_pins action_ram_1/clkb] [get_bd_pins action_ram_2/clka] [get_bd_pins action_ram_2/clkb] [get_bd_pins action_ram_3/clka] [get_bd_pins action_ram_3/clkb]
#   connect_bd_net -net const_0_4bit_dout [get_bd_pins action_ram_0/web] [get_bd_pins action_ram_1/web] [get_bd_pins action_ram_2/web] [get_bd_pins action_ram_3/web] [get_bd_pins const_0_8bit/dout]
#   connect_bd_net -net dina_0_1 [get_bd_pins D_new] [get_bd_pins action_ram_0/dina] [get_bd_pins action_ram_1/dina] [get_bd_pins action_ram_2/dina] [get_bd_pins action_ram_3/dina]
#   connect_bd_net -net rsta_0_1 [get_bd_pins rst] [get_bd_pins action_ram_0/rsta] [get_bd_pins action_ram_0/rstb] [get_bd_pins action_ram_1/rsta] [get_bd_pins action_ram_1/rstb] [get_bd_pins action_ram_2/rsta] [get_bd_pins action_ram_2/rstb] [get_bd_pins action_ram_3/rsta] [get_bd_pins action_ram_3/rstb]
#   connect_bd_net -net wen0_1 [get_bd_pins wen0] [get_bd_pins action_ram_0/ena]
#   connect_bd_net -net wen1_1 [get_bd_pins wen1] [get_bd_pins action_ram_1/ena]
#   connect_bd_net -net wen2_1 [get_bd_pins wen2] [get_bd_pins action_ram_2/ena]
#   connect_bd_net -net wen3_1 [get_bd_pins wen3] [get_bd_pins action_ram_3/ena]
#   connect_bd_net -net xlconstant_0_dout [get_bd_pins action_ram_0/wea] [get_bd_pins action_ram_1/wea] [get_bd_pins action_ram_2/wea] [get_bd_pins action_ram_3/wea] [get_bd_pins xlconstant_0/dout]
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# }
# proc create_root_design { parentCell } {
# 
#   variable script_folder
#   variable design_name
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
#   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
# 
#   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
# 
# 
#   # Create ports
# 
#   # Create instance: Intellight_Accelerat_0, and set properties
#   set Intellight_Accelerat_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:Intellight_Accelerator:1.0 Intellight_Accelerat_0 ]
# 
#   # Create instance: Q_Matrix_0
#   create_hier_cell_Q_Matrix_0 [current_bd_instance .] Q_Matrix_0
# 
#   # Create instance: Q_Matrix_PS
#   create_hier_cell_Q_Matrix_PS [current_bd_instance .] Q_Matrix_PS
# 
#   # Create instance: axi_intc_0, and set properties
#   set axi_intc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0 ]
#   set_property -dict [ list \
#    CONFIG.C_IRQ_CONNECTION {1} \
#  ] $axi_intc_0
# 
#   # Create instance: processing_system7_0, and set properties
#   set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
#   set_property -dict [ list \
#    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {650.000000} \
#    CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
#    CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
#    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.096154} \
#    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
#    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
#    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
#    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
#    CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
#    CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650} \
#    CONFIG.PCW_ARMPLL_CTRL_FBDIV {26} \
#    CONFIG.PCW_CAN0_BASEADDR {0xE0008000} \
#    CONFIG.PCW_CAN0_HIGHADDR {0xE0008FFF} \
#    CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_CAN0_PERIPHERAL_FREQMHZ {-1} \
#    CONFIG.PCW_CAN1_BASEADDR {0xE0009000} \
#    CONFIG.PCW_CAN1_HIGHADDR {0xE0009FFF} \
#    CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_CAN1_PERIPHERAL_FREQMHZ {-1} \
#    CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_CLK0_FREQ {100000000} \
#    CONFIG.PCW_CLK1_FREQ {10000000} \
#    CONFIG.PCW_CLK2_FREQ {10000000} \
#    CONFIG.PCW_CLK3_FREQ {10000000} \
#    CONFIG.PCW_CORE0_FIQ_INTR {0} \
#    CONFIG.PCW_CORE0_IRQ_INTR {0} \
#    CONFIG.PCW_CORE1_FIQ_INTR {0} \
#    CONFIG.PCW_CORE1_IRQ_INTR {0} \
#    CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
#    CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1300.000} \
#    CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
#    CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
#    CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
#    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {52} \
#    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {2} \
#    CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
#    CONFIG.PCW_DDRPLL_CTRL_FBDIV {21} \
#    CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1050.000} \
#    CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
#    CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
#    CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
#    CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
#    CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
#    CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
#    CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \
#    CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
#    CONFIG.PCW_DM_WIDTH {4} \
#    CONFIG.PCW_DQS_WIDTH {4} \
#    CONFIG.PCW_DQ_WIDTH {32} \
#    CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
#    CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
#    CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
#    CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
#    CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
#    CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
#    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
#    CONFIG.PCW_ENET0_RESET_ENABLE {1} \
#    CONFIG.PCW_ENET0_RESET_IO {MIO 9} \
#    CONFIG.PCW_ENET1_BASEADDR {0xE000C000} \
#    CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \
#    CONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF} \
#    CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
#    CONFIG.PCW_ENET1_RESET_ENABLE {0} \
#    CONFIG.PCW_ENET_RESET_ENABLE {1} \
#    CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
#    CONFIG.PCW_EN_4K_TIMER {0} \
#    CONFIG.PCW_EN_CAN0 {0} \
#    CONFIG.PCW_EN_CAN1 {0} \
#    CONFIG.PCW_EN_CLK0_PORT {1} \
#    CONFIG.PCW_EN_CLK1_PORT {0} \
#    CONFIG.PCW_EN_CLK2_PORT {0} \
#    CONFIG.PCW_EN_CLK3_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
#    CONFIG.PCW_EN_DDR {1} \
#    CONFIG.PCW_EN_EMIO_CAN0 {0} \
#    CONFIG.PCW_EN_EMIO_CAN1 {0} \
#    CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
#    CONFIG.PCW_EN_EMIO_ENET0 {0} \
#    CONFIG.PCW_EN_EMIO_ENET1 {0} \
#    CONFIG.PCW_EN_EMIO_GPIO {0} \
#    CONFIG.PCW_EN_EMIO_I2C0 {0} \
#    CONFIG.PCW_EN_EMIO_I2C1 {0} \
#    CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
#    CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
#    CONFIG.PCW_EN_EMIO_PJTAG {0} \
#    CONFIG.PCW_EN_EMIO_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_SDIO1 {0} \
#    CONFIG.PCW_EN_EMIO_SPI0 {0} \
#    CONFIG.PCW_EN_EMIO_SPI1 {0} \
#    CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
#    CONFIG.PCW_EN_EMIO_TRACE {0} \
#    CONFIG.PCW_EN_EMIO_TTC0 {0} \
#    CONFIG.PCW_EN_EMIO_TTC1 {0} \
#    CONFIG.PCW_EN_EMIO_UART0 {0} \
#    CONFIG.PCW_EN_EMIO_UART1 {0} \
#    CONFIG.PCW_EN_EMIO_WDT {0} \
#    CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
#    CONFIG.PCW_EN_ENET0 {1} \
#    CONFIG.PCW_EN_ENET1 {0} \
#    CONFIG.PCW_EN_GPIO {1} \
#    CONFIG.PCW_EN_I2C0 {0} \
#    CONFIG.PCW_EN_I2C1 {0} \
#    CONFIG.PCW_EN_MODEM_UART0 {0} \
#    CONFIG.PCW_EN_MODEM_UART1 {0} \
#    CONFIG.PCW_EN_PJTAG {0} \
#    CONFIG.PCW_EN_PTP_ENET0 {0} \
#    CONFIG.PCW_EN_PTP_ENET1 {0} \
#    CONFIG.PCW_EN_QSPI {1} \
#    CONFIG.PCW_EN_RST0_PORT {1} \
#    CONFIG.PCW_EN_RST1_PORT {0} \
#    CONFIG.PCW_EN_RST2_PORT {0} \
#    CONFIG.PCW_EN_RST3_PORT {0} \
#    CONFIG.PCW_EN_SDIO0 {1} \
#    CONFIG.PCW_EN_SDIO1 {0} \
#    CONFIG.PCW_EN_SMC {0} \
#    CONFIG.PCW_EN_SPI0 {0} \
#    CONFIG.PCW_EN_SPI1 {0} \
#    CONFIG.PCW_EN_TRACE {0} \
#    CONFIG.PCW_EN_TTC0 {0} \
#    CONFIG.PCW_EN_TTC1 {0} \
#    CONFIG.PCW_EN_UART0 {1} \
#    CONFIG.PCW_EN_UART1 {0} \
#    CONFIG.PCW_EN_USB0 {1} \
#    CONFIG.PCW_EN_USB1 {0} \
#    CONFIG.PCW_EN_WDT {0} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {2} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
#    CONFIG.PCW_FCLK_CLK1_BUF {FALSE} \
#    CONFIG.PCW_FCLK_CLK2_BUF {FALSE} \
#    CONFIG.PCW_FCLK_CLK3_BUF {FALSE} \
#    CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
#    CONFIG.PCW_FPGA_FCLK1_ENABLE {0} \
#    CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
#    CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
#    CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
#    CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
#    CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \
#    CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
#    CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
#    CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
#    CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
#    CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
#    CONFIG.PCW_I2C0_RESET_ENABLE {0} \
#    CONFIG.PCW_I2C1_BASEADDR {0xE0005000} \
#    CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} \
#    CONFIG.PCW_I2C1_RESET_ENABLE {0} \
#    CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \
#    CONFIG.PCW_I2C_RESET_ENABLE {1} \
#    CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
#    CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
#    CONFIG.PCW_INCLUDE_TRACE_BUFFER {0} \
#    CONFIG.PCW_IOPLL_CTRL_FBDIV {20} \
#    CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
#    CONFIG.PCW_IRQ_F2P_INTR {1} \
#    CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
#    CONFIG.PCW_MIO_0_DIRECTION {inout} \
#    CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_0_PULLUP {enabled} \
#    CONFIG.PCW_MIO_0_SLEW {slow} \
#    CONFIG.PCW_MIO_10_DIRECTION {inout} \
#    CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_10_PULLUP {enabled} \
#    CONFIG.PCW_MIO_10_SLEW {slow} \
#    CONFIG.PCW_MIO_11_DIRECTION {inout} \
#    CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_11_PULLUP {enabled} \
#    CONFIG.PCW_MIO_11_SLEW {slow} \
#    CONFIG.PCW_MIO_12_DIRECTION {inout} \
#    CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_12_PULLUP {enabled} \
#    CONFIG.PCW_MIO_12_SLEW {slow} \
#    CONFIG.PCW_MIO_13_DIRECTION {inout} \
#    CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_13_PULLUP {enabled} \
#    CONFIG.PCW_MIO_13_SLEW {slow} \
#    CONFIG.PCW_MIO_14_DIRECTION {in} \
#    CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_14_PULLUP {enabled} \
#    CONFIG.PCW_MIO_14_SLEW {slow} \
#    CONFIG.PCW_MIO_15_DIRECTION {out} \
#    CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_15_PULLUP {enabled} \
#    CONFIG.PCW_MIO_15_SLEW {slow} \
#    CONFIG.PCW_MIO_16_DIRECTION {out} \
#    CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_16_PULLUP {enabled} \
#    CONFIG.PCW_MIO_16_SLEW {slow} \
#    CONFIG.PCW_MIO_17_DIRECTION {out} \
#    CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_17_PULLUP {enabled} \
#    CONFIG.PCW_MIO_17_SLEW {slow} \
#    CONFIG.PCW_MIO_18_DIRECTION {out} \
#    CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_18_PULLUP {enabled} \
#    CONFIG.PCW_MIO_18_SLEW {slow} \
#    CONFIG.PCW_MIO_19_DIRECTION {out} \
#    CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_19_PULLUP {enabled} \
#    CONFIG.PCW_MIO_19_SLEW {slow} \
#    CONFIG.PCW_MIO_1_DIRECTION {out} \
#    CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_1_PULLUP {enabled} \
#    CONFIG.PCW_MIO_1_SLEW {slow} \
#    CONFIG.PCW_MIO_20_DIRECTION {out} \
#    CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_20_PULLUP {enabled} \
#    CONFIG.PCW_MIO_20_SLEW {slow} \
#    CONFIG.PCW_MIO_21_DIRECTION {out} \
#    CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_21_PULLUP {enabled} \
#    CONFIG.PCW_MIO_21_SLEW {slow} \
#    CONFIG.PCW_MIO_22_DIRECTION {in} \
#    CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_22_PULLUP {enabled} \
#    CONFIG.PCW_MIO_22_SLEW {slow} \
#    CONFIG.PCW_MIO_23_DIRECTION {in} \
#    CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_23_PULLUP {enabled} \
#    CONFIG.PCW_MIO_23_SLEW {slow} \
#    CONFIG.PCW_MIO_24_DIRECTION {in} \
#    CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_24_PULLUP {enabled} \
#    CONFIG.PCW_MIO_24_SLEW {slow} \
#    CONFIG.PCW_MIO_25_DIRECTION {in} \
#    CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_25_PULLUP {enabled} \
#    CONFIG.PCW_MIO_25_SLEW {slow} \
#    CONFIG.PCW_MIO_26_DIRECTION {in} \
#    CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_26_PULLUP {enabled} \
#    CONFIG.PCW_MIO_26_SLEW {slow} \
#    CONFIG.PCW_MIO_27_DIRECTION {in} \
#    CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_27_PULLUP {enabled} \
#    CONFIG.PCW_MIO_27_SLEW {slow} \
#    CONFIG.PCW_MIO_28_DIRECTION {inout} \
#    CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_28_PULLUP {enabled} \
#    CONFIG.PCW_MIO_28_SLEW {slow} \
#    CONFIG.PCW_MIO_29_DIRECTION {in} \
#    CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_29_PULLUP {enabled} \
#    CONFIG.PCW_MIO_29_SLEW {slow} \
#    CONFIG.PCW_MIO_2_DIRECTION {inout} \
#    CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_2_PULLUP {disabled} \
#    CONFIG.PCW_MIO_2_SLEW {slow} \
#    CONFIG.PCW_MIO_30_DIRECTION {out} \
#    CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_30_PULLUP {enabled} \
#    CONFIG.PCW_MIO_30_SLEW {slow} \
#    CONFIG.PCW_MIO_31_DIRECTION {in} \
#    CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_31_PULLUP {enabled} \
#    CONFIG.PCW_MIO_31_SLEW {slow} \
#    CONFIG.PCW_MIO_32_DIRECTION {inout} \
#    CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_32_PULLUP {enabled} \
#    CONFIG.PCW_MIO_32_SLEW {slow} \
#    CONFIG.PCW_MIO_33_DIRECTION {inout} \
#    CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_33_PULLUP {enabled} \
#    CONFIG.PCW_MIO_33_SLEW {slow} \
#    CONFIG.PCW_MIO_34_DIRECTION {inout} \
#    CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_34_PULLUP {enabled} \
#    CONFIG.PCW_MIO_34_SLEW {slow} \
#    CONFIG.PCW_MIO_35_DIRECTION {inout} \
#    CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_35_PULLUP {enabled} \
#    CONFIG.PCW_MIO_35_SLEW {slow} \
#    CONFIG.PCW_MIO_36_DIRECTION {in} \
#    CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_36_PULLUP {enabled} \
#    CONFIG.PCW_MIO_36_SLEW {slow} \
#    CONFIG.PCW_MIO_37_DIRECTION {inout} \
#    CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_37_PULLUP {enabled} \
#    CONFIG.PCW_MIO_37_SLEW {slow} \
#    CONFIG.PCW_MIO_38_DIRECTION {inout} \
#    CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_38_PULLUP {enabled} \
#    CONFIG.PCW_MIO_38_SLEW {slow} \
#    CONFIG.PCW_MIO_39_DIRECTION {inout} \
#    CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_39_PULLUP {enabled} \
#    CONFIG.PCW_MIO_39_SLEW {slow} \
#    CONFIG.PCW_MIO_3_DIRECTION {inout} \
#    CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_3_PULLUP {disabled} \
#    CONFIG.PCW_MIO_3_SLEW {slow} \
#    CONFIG.PCW_MIO_40_DIRECTION {inout} \
#    CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_40_PULLUP {enabled} \
#    CONFIG.PCW_MIO_40_SLEW {slow} \
#    CONFIG.PCW_MIO_41_DIRECTION {inout} \
#    CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_41_PULLUP {enabled} \
#    CONFIG.PCW_MIO_41_SLEW {slow} \
#    CONFIG.PCW_MIO_42_DIRECTION {inout} \
#    CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_42_PULLUP {enabled} \
#    CONFIG.PCW_MIO_42_SLEW {slow} \
#    CONFIG.PCW_MIO_43_DIRECTION {inout} \
#    CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_43_PULLUP {enabled} \
#    CONFIG.PCW_MIO_43_SLEW {slow} \
#    CONFIG.PCW_MIO_44_DIRECTION {inout} \
#    CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_44_PULLUP {enabled} \
#    CONFIG.PCW_MIO_44_SLEW {slow} \
#    CONFIG.PCW_MIO_45_DIRECTION {inout} \
#    CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_45_PULLUP {enabled} \
#    CONFIG.PCW_MIO_45_SLEW {slow} \
#    CONFIG.PCW_MIO_46_DIRECTION {out} \
#    CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_46_PULLUP {enabled} \
#    CONFIG.PCW_MIO_46_SLEW {slow} \
#    CONFIG.PCW_MIO_47_DIRECTION {in} \
#    CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_47_PULLUP {enabled} \
#    CONFIG.PCW_MIO_47_SLEW {slow} \
#    CONFIG.PCW_MIO_48_DIRECTION {inout} \
#    CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_48_PULLUP {enabled} \
#    CONFIG.PCW_MIO_48_SLEW {slow} \
#    CONFIG.PCW_MIO_49_DIRECTION {inout} \
#    CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_49_PULLUP {enabled} \
#    CONFIG.PCW_MIO_49_SLEW {slow} \
#    CONFIG.PCW_MIO_4_DIRECTION {inout} \
#    CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_4_PULLUP {disabled} \
#    CONFIG.PCW_MIO_4_SLEW {slow} \
#    CONFIG.PCW_MIO_50_DIRECTION {inout} \
#    CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_50_PULLUP {enabled} \
#    CONFIG.PCW_MIO_50_SLEW {slow} \
#    CONFIG.PCW_MIO_51_DIRECTION {inout} \
#    CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_51_PULLUP {enabled} \
#    CONFIG.PCW_MIO_51_SLEW {slow} \
#    CONFIG.PCW_MIO_52_DIRECTION {out} \
#    CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_52_PULLUP {enabled} \
#    CONFIG.PCW_MIO_52_SLEW {slow} \
#    CONFIG.PCW_MIO_53_DIRECTION {inout} \
#    CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_53_PULLUP {enabled} \
#    CONFIG.PCW_MIO_53_SLEW {slow} \
#    CONFIG.PCW_MIO_5_DIRECTION {inout} \
#    CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_5_PULLUP {disabled} \
#    CONFIG.PCW_MIO_5_SLEW {slow} \
#    CONFIG.PCW_MIO_6_DIRECTION {out} \
#    CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_6_PULLUP {disabled} \
#    CONFIG.PCW_MIO_6_SLEW {slow} \
#    CONFIG.PCW_MIO_7_DIRECTION {out} \
#    CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_7_PULLUP {disabled} \
#    CONFIG.PCW_MIO_7_SLEW {slow} \
#    CONFIG.PCW_MIO_8_DIRECTION {out} \
#    CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_8_PULLUP {disabled} \
#    CONFIG.PCW_MIO_8_SLEW {slow} \
#    CONFIG.PCW_MIO_9_DIRECTION {out} \
#    CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_9_PULLUP {enabled} \
#    CONFIG.PCW_MIO_9_SLEW {slow} \
#    CONFIG.PCW_MIO_PRIMITIVE {54} \
#    CONFIG.PCW_MIO_TREE_PERIPHERALS {\
# GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI\
# Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART\
# 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet\
# 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB\
# 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet\
# 0#Enet 0} \
#    CONFIG.PCW_MIO_TREE_SIGNALS {\
# gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio} \
#    CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
#    CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
#    CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0} \
#    CONFIG.PCW_M_AXI_GP1_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP1_SUPPORT_NARROW_BURST {0} \
#    CONFIG.PCW_M_AXI_GP1_THREAD_ID_WIDTH {12} \
#    CONFIG.PCW_NAND_CYCLES_T_AR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_RC {11} \
#    CONFIG.PCW_NAND_CYCLES_T_REA {1} \
#    CONFIG.PCW_NAND_CYCLES_T_RR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_WC {11} \
#    CONFIG.PCW_NAND_CYCLES_T_WP {1} \
#    CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
#    CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_NOR_CS0_T_CEOE {1} \
#    CONFIG.PCW_NOR_CS0_T_PC {1} \
#    CONFIG.PCW_NOR_CS0_T_RC {11} \
#    CONFIG.PCW_NOR_CS0_T_TR {1} \
#    CONFIG.PCW_NOR_CS0_T_WC {11} \
#    CONFIG.PCW_NOR_CS0_T_WP {1} \
#    CONFIG.PCW_NOR_CS0_WE_TIME {0} \
#    CONFIG.PCW_NOR_CS1_T_CEOE {1} \
#    CONFIG.PCW_NOR_CS1_T_PC {1} \
#    CONFIG.PCW_NOR_CS1_T_RC {11} \
#    CONFIG.PCW_NOR_CS1_T_TR {1} \
#    CONFIG.PCW_NOR_CS1_T_WC {11} \
#    CONFIG.PCW_NOR_CS1_T_WP {1} \
#    CONFIG.PCW_NOR_CS1_WE_TIME {0} \
#    CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
#    CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
#    CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
#    CONFIG.PCW_P2F_CAN0_INTR {0} \
#    CONFIG.PCW_P2F_CAN1_INTR {0} \
#    CONFIG.PCW_P2F_CTI_INTR {0} \
#    CONFIG.PCW_P2F_DMAC0_INTR {0} \
#    CONFIG.PCW_P2F_DMAC1_INTR {0} \
#    CONFIG.PCW_P2F_DMAC2_INTR {0} \
#    CONFIG.PCW_P2F_DMAC3_INTR {0} \
#    CONFIG.PCW_P2F_DMAC4_INTR {0} \
#    CONFIG.PCW_P2F_DMAC5_INTR {0} \
#    CONFIG.PCW_P2F_DMAC6_INTR {0} \
#    CONFIG.PCW_P2F_DMAC7_INTR {0} \
#    CONFIG.PCW_P2F_DMAC_ABORT_INTR {0} \
#    CONFIG.PCW_P2F_ENET0_INTR {0} \
#    CONFIG.PCW_P2F_ENET1_INTR {0} \
#    CONFIG.PCW_P2F_GPIO_INTR {0} \
#    CONFIG.PCW_P2F_I2C0_INTR {0} \
#    CONFIG.PCW_P2F_I2C1_INTR {0} \
#    CONFIG.PCW_P2F_QSPI_INTR {0} \
#    CONFIG.PCW_P2F_SDIO0_INTR {0} \
#    CONFIG.PCW_P2F_SDIO1_INTR {0} \
#    CONFIG.PCW_P2F_SMC_INTR {0} \
#    CONFIG.PCW_P2F_SPI0_INTR {0} \
#    CONFIG.PCW_P2F_SPI1_INTR {0} \
#    CONFIG.PCW_P2F_UART0_INTR {0} \
#    CONFIG.PCW_P2F_UART1_INTR {0} \
#    CONFIG.PCW_P2F_USB0_INTR {0} \
#    CONFIG.PCW_P2F_USB1_INTR {0} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.223} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.212} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.085} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.092} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {0.040} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {0.058} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
#    CONFIG.PCW_PACKAGE_NAME {clg400} \
#    CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_PERIPHERAL_BOARD_PRESET {part0} \
#    CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
#    CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
#    CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
#    CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
#    CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \
#    CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} \
#    CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
#    CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
#    CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
#    CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
#    CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
#    CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
#    CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \
#    CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
#    CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
#    CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
#    CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
#    CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
#    CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
#    CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
#    CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
#    CONFIG.PCW_SDIO1_BASEADDR {0xE0101000} \
#    CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} \
#    CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {20} \
#    CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
#    CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
#    CONFIG.PCW_SMC_CYCLE_T0 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T1 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T2 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T3 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T4 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T5 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T6 {NA} \
#    CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_SPI0_BASEADDR {0xE0006000} \
#    CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \
#    CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \
#    CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} \
#    CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SPI1_BASEADDR {0xE0007000} \
#    CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \
#    CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
#    CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} \
#    CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
#    CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_S_AXI_ACP_ARUSER_VAL {31} \
#    CONFIG.PCW_S_AXI_ACP_AWUSER_VAL {31} \
#    CONFIG.PCW_S_AXI_ACP_ID_WIDTH {3} \
#    CONFIG.PCW_S_AXI_GP0_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_GP1_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP3_ID_WIDTH {6} \
#    CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_TRACE_BUFFER_CLOCK_DELAY {12} \
#    CONFIG.PCW_TRACE_BUFFER_FIFO_SIZE {128} \
#    CONFIG.PCW_TRACE_PIPELINE_WIDTH {8} \
#    CONFIG.PCW_TTC0_BASEADDR {0xE0104000} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} \
#    CONFIG.PCW_TTC1_BASEADDR {0xE0105000} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_HIGHADDR {0xE0105fff} \
#    CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
#    CONFIG.PCW_UART0_BAUD_RATE {115200} \
#    CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
#    CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
#    CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
#    CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
#    CONFIG.PCW_UART1_BAUD_RATE {115200} \
#    CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
#    CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
#    CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} \
#    CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
#    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {525.000000} \
#    CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
#    CONFIG.PCW_UIPARAM_DDR_AL {0} \
#    CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
#    CONFIG.PCW_UIPARAM_DDR_BL {8} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.223} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.212} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.085} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.092} \
#    CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
#    CONFIG.PCW_UIPARAM_DDR_CL {7} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {25.8} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {25.8} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
#    CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
#    CONFIG.PCW_UIPARAM_DDR_CWL {6} \
#    CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {15.6} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {105.056} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {18.8} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {66.904} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {89.1715} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {113.63} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.040} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.058} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {16.5} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {98.503} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {18} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {68.5855} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {90.295} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {103.977} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
#    CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
#    CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
#    CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} \
#    CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
#    CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
#    CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
#    CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
#    CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
#    CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} \
#    CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} \
#    CONFIG.PCW_UIPARAM_DDR_T_RC {48.91} \
#    CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
#    CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
#    CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
#    CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
#    CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
#    CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
#    CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_USB0_RESET_ENABLE {1} \
#    CONFIG.PCW_USB0_RESET_IO {MIO 46} \
#    CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
#    CONFIG.PCW_USB1_BASEADDR {0xE0103000} \
#    CONFIG.PCW_USB1_HIGHADDR {0xE0103fff} \
#    CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_USB1_RESET_ENABLE {0} \
#    CONFIG.PCW_USB_RESET_ENABLE {1} \
#    CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
#    CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
#    CONFIG.PCW_USE_AXI_NONSECURE {0} \
#    CONFIG.PCW_USE_CORESIGHT {0} \
#    CONFIG.PCW_USE_CROSS_TRIGGER {0} \
#    CONFIG.PCW_USE_CR_FABRIC {1} \
#    CONFIG.PCW_USE_DDR_BYPASS {0} \
#    CONFIG.PCW_USE_DEBUG {0} \
#    CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0} \
#    CONFIG.PCW_USE_DMA0 {0} \
#    CONFIG.PCW_USE_DMA1 {0} \
#    CONFIG.PCW_USE_DMA2 {0} \
#    CONFIG.PCW_USE_DMA3 {0} \
#    CONFIG.PCW_USE_EXPANDED_IOP {0} \
#    CONFIG.PCW_USE_EXPANDED_PS_SLCR_REGISTERS {0} \
#    CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
#    CONFIG.PCW_USE_HIGH_OCM {0} \
#    CONFIG.PCW_USE_M_AXI_GP0 {1} \
#    CONFIG.PCW_USE_M_AXI_GP1 {0} \
#    CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
#    CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
#    CONFIG.PCW_USE_S_AXI_ACP {0} \
#    CONFIG.PCW_USE_S_AXI_GP0 {0} \
#    CONFIG.PCW_USE_S_AXI_GP1 {0} \
#    CONFIG.PCW_USE_S_AXI_HP0 {0} \
#    CONFIG.PCW_USE_S_AXI_HP1 {0} \
#    CONFIG.PCW_USE_S_AXI_HP2 {0} \
#    CONFIG.PCW_USE_S_AXI_HP3 {0} \
#    CONFIG.PCW_USE_TRACE {0} \
#    CONFIG.PCW_USE_TRACE_DATA_EDGE_DETECTOR {0} \
#    CONFIG.PCW_VALUE_SILVERSION {3} \
#    CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
#  ] $processing_system7_0
# 
#   # Create instance: ps7_0_axi_periph, and set properties
#   set ps7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps7_0_axi_periph ]
#   set_property -dict [ list \
#    CONFIG.NUM_MI {6} \
#  ] $ps7_0_axi_periph
# 
#   # Create instance: rst_ps7_0_100M, and set properties
#   set rst_ps7_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_100M ]
# 
#   # Create interface connections
#   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
#   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
#   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins ps7_0_axi_periph/S00_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M00_AXI [get_bd_intf_pins axi_intc_0/s_axi] [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M01_AXI [get_bd_intf_pins Intellight_Accelerat_0/S00_AXI] [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M02_AXI [get_bd_intf_pins Q_Matrix_PS/S_AXI_1] [get_bd_intf_pins ps7_0_axi_periph/M02_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M03_AXI [get_bd_intf_pins Q_Matrix_PS/S_AXI_0] [get_bd_intf_pins ps7_0_axi_periph/M03_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M04_AXI [get_bd_intf_pins Q_Matrix_PS/S_AXI_2] [get_bd_intf_pins ps7_0_axi_periph/M04_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M05_AXI [get_bd_intf_pins Q_Matrix_PS/S_AXI_3] [get_bd_intf_pins ps7_0_axi_periph/M05_AXI]
# 
#   # Create port connections
#   connect_bd_net -net Intellight_Accelerat_0_D_new [get_bd_pins Intellight_Accelerat_0/D_new] [get_bd_pins Q_Matrix_0/D_new] [get_bd_pins Q_Matrix_PS/D_new]
#   connect_bd_net -net Intellight_Accelerat_0_finish [get_bd_pins Intellight_Accelerat_0/finish] [get_bd_pins axi_intc_0/intr]
#   connect_bd_net -net Intellight_Accelerat_0_wen0 [get_bd_pins Intellight_Accelerat_0/wen0] [get_bd_pins Q_Matrix_0/wen0] [get_bd_pins Q_Matrix_PS/wen0]
#   connect_bd_net -net Intellight_Accelerat_0_wen1 [get_bd_pins Intellight_Accelerat_0/wen1] [get_bd_pins Q_Matrix_0/wen1] [get_bd_pins Q_Matrix_PS/wen1]
#   connect_bd_net -net Intellight_Accelerat_0_wen2 [get_bd_pins Intellight_Accelerat_0/wen2] [get_bd_pins Q_Matrix_0/wen2] [get_bd_pins Q_Matrix_PS/wen2]
#   connect_bd_net -net Intellight_Accelerat_0_wen3 [get_bd_pins Intellight_Accelerat_0/wen3] [get_bd_pins Q_Matrix_0/wen3] [get_bd_pins Q_Matrix_PS/wen3]
#   connect_bd_net -net Q_Matrix_0_D_road0 [get_bd_pins Intellight_Accelerat_0/D_road0] [get_bd_pins Q_Matrix_0/D_road0]
#   connect_bd_net -net Q_Matrix_0_D_road1 [get_bd_pins Intellight_Accelerat_0/D_road1] [get_bd_pins Q_Matrix_0/D_road1]
#   connect_bd_net -net Q_Matrix_0_D_road2 [get_bd_pins Intellight_Accelerat_0/D_road2] [get_bd_pins Q_Matrix_0/D_road2]
#   connect_bd_net -net Q_Matrix_0_D_road3 [get_bd_pins Intellight_Accelerat_0/D_road3] [get_bd_pins Q_Matrix_0/D_road3]
#   connect_bd_net -net axi_intc_0_irq [get_bd_pins axi_intc_0/irq] [get_bd_pins processing_system7_0/IRQ_F2P]
#   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins Intellight_Accelerat_0/clk] [get_bd_pins Intellight_Accelerat_0/s00_axi_aclk] [get_bd_pins Q_Matrix_0/clk] [get_bd_pins Q_Matrix_PS/clk] [get_bd_pins axi_intc_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins ps7_0_axi_periph/M00_ACLK] [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins ps7_0_axi_periph/M03_ACLK] [get_bd_pins ps7_0_axi_periph/M04_ACLK] [get_bd_pins ps7_0_axi_periph/M05_ACLK] [get_bd_pins ps7_0_axi_periph/S00_ACLK] [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
#   connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_100M/ext_reset_in]
#   connect_bd_net -net rd_addr_1 [get_bd_pins Intellight_Accelerat_0/rd_addr] [get_bd_pins Q_Matrix_0/rd_addr]
#   connect_bd_net -net rst_1 [get_bd_pins Intellight_Accelerat_0/rst] [get_bd_pins Q_Matrix_0/rst] [get_bd_pins Q_Matrix_PS/rst] [get_bd_pins rst_ps7_0_100M/peripheral_reset]
#   connect_bd_net -net rst_ps7_0_100M_peripheral_aresetn [get_bd_pins Intellight_Accelerat_0/s00_axi_aresetn] [get_bd_pins Q_Matrix_PS/s_axi_aresetn] [get_bd_pins axi_intc_0/s_axi_aresetn] [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins ps7_0_axi_periph/M03_ARESETN] [get_bd_pins ps7_0_axi_periph/M04_ARESETN] [get_bd_pins ps7_0_axi_periph/M05_ARESETN] [get_bd_pins ps7_0_axi_periph/S00_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
#   connect_bd_net -net wen_1 [get_bd_pins Intellight_Accelerat_0/wen_bram] [get_bd_pins Q_Matrix_0/wen] [get_bd_pins Q_Matrix_PS/wen]
#   connect_bd_net -net wr_addr_1 [get_bd_pins Intellight_Accelerat_0/wr_addr] [get_bd_pins Q_Matrix_0/wr_addr] [get_bd_pins Q_Matrix_PS/wr_addr]
# 
#   # Create address segments
#   assign_bd_address -offset 0x43C00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs Intellight_Accelerat_0/S00_AXI/S00_AXI_reg] -force
#   assign_bd_address -offset 0x40000000 -range 0x00002000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs Q_Matrix_PS/axi_aram_ctrl_0/S_AXI/Mem0] -force
#   assign_bd_address -offset 0x42000000 -range 0x00002000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs Q_Matrix_PS/axi_aram_ctrl_1/S_AXI/Mem0] -force
#   assign_bd_address -offset 0x44000000 -range 0x00002000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs Q_Matrix_PS/axi_aram_ctrl_2/S_AXI/Mem0] -force
#   assign_bd_address -offset 0x46000000 -range 0x00002000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs Q_Matrix_PS/axi_aram_ctrl_3/S_AXI/Mem0] -force
#   assign_bd_address -offset 0x41800000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_intc_0/S_AXI/Reg] -force
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   validate_bd_design
#   save_bd_design
# }
# create_root_design ""
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_0/doutb> is being overridden by the user with net <action_ram_0_doutb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_1/doutb> is being overridden by the user with net <action_ram_1_doutb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_2/doutb> is being overridden by the user with net <action_ram_2_doutb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_3/doutb> is being overridden by the user with net <action_ram_3_doutb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_0/addra> is being overridden by the user with net <addra_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_1/addra> is being overridden by the user with net <addra_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_2/addra> is being overridden by the user with net <addra_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_3/addra> is being overridden by the user with net <addra_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_0/addrb> is being overridden by the user with net <addrb_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_1/addrb> is being overridden by the user with net <addrb_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_2/addrb> is being overridden by the user with net <addrb_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_3/addrb> is being overridden by the user with net <addrb_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_0/clka> is being overridden by the user with net <clka_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_0/clkb> is being overridden by the user with net <clka_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_1/clka> is being overridden by the user with net <clka_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_1/clkb> is being overridden by the user with net <clka_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_2/clka> is being overridden by the user with net <clka_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_2/clkb> is being overridden by the user with net <clka_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_3/clka> is being overridden by the user with net <clka_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_3/clkb> is being overridden by the user with net <clka_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_0/web> is being overridden by the user with net <const_0_4bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_1/web> is being overridden by the user with net <const_0_4bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_2/web> is being overridden by the user with net <const_0_4bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_3/web> is being overridden by the user with net <const_0_4bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_0/dina> is being overridden by the user with net <dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_1/dina> is being overridden by the user with net <dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_2/dina> is being overridden by the user with net <dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_3/dina> is being overridden by the user with net <dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_0/rsta> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_0/rstb> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_1/rsta> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_1/rstb> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_2/rsta> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_2/rstb> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_3/rsta> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_3/rstb> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_0/ena> is being overridden by the user with net <wen0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_1/ena> is being overridden by the user with net <wen1_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_2/ena> is being overridden by the user with net <wen2_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_3/ena> is being overridden by the user with net <wen3_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_0/wea> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_1/wea> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_2/wea> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_3/wea> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] top_level_axi_aram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] top_level_axi_aram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] top_level_axi_aram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] top_level_axi_aram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] top_level_axi_aram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] top_level_axi_aram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] top_level_axi_aram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] top_level_axi_aram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] top_level_axi_aram_ctrl_2_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] top_level_axi_aram_ctrl_2_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] top_level_axi_aram_ctrl_2_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] top_level_axi_aram_ctrl_2_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] top_level_axi_aram_ctrl_3_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] top_level_axi_aram_ctrl_3_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] top_level_axi_aram_ctrl_3_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] top_level_axi_aram_ctrl_3_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_0/addra> is being overridden by the user with net <addra_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_1/addra> is being overridden by the user with net <addra_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_2/addra> is being overridden by the user with net <addra_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_3/addra> is being overridden by the user with net <addra_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_0/clka> is being overridden by the user with net <clka_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_1/clka> is being overridden by the user with net <clka_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_2/clka> is being overridden by the user with net <clka_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_3/clka> is being overridden by the user with net <clka_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_0/dina> is being overridden by the user with net <dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_1/dina> is being overridden by the user with net <dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_2/dina> is being overridden by the user with net <dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_3/dina> is being overridden by the user with net <dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_0/rsta> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_1/rsta> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_2/rsta> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_3/rsta> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_0/wea> is being overridden by the user with net <wea_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_1/wea> is being overridden by the user with net <wea_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_2/wea> is being overridden by the user with net <wea_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_3/wea> is being overridden by the user with net <wea_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_0/ena> is being overridden by the user with net <wen0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_1/ena> is being overridden by the user with net <wen1_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_2/ena> is being overridden by the user with net <wen2_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_3/ena> is being overridden by the user with net <wen3_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/Intellight_Accelerat_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
Slave segment '/Q_Matrix_PS/axi_aram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 8K ]>.
Slave segment '/Q_Matrix_PS/axi_aram_ctrl_1/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4200_0000 [ 8K ]>.
Slave segment '/Q_Matrix_PS/axi_aram_ctrl_2/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4400_0000 [ 8K ]>.
Slave segment '/Q_Matrix_PS/axi_aram_ctrl_3/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4600_0000 [ 8K ]>.
Slave segment '/axi_intc_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4180_0000 [ 64K ]>.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_3' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_3' with propagated value(32). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </Q_Matrix_PS/action_ram_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </Q_Matrix_PS/action_ram_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </Q_Matrix_PS/action_ram_2> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </Q_Matrix_PS/action_ram_3> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </Q_Matrix_0/action_ram_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </Q_Matrix_0/action_ram_3> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </Q_Matrix_0/action_ram_2> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </Q_Matrix_0/action_ram_0> to default.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelligent_traffic_light\intellight\prototype\prototype.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
current_bd_design [get_bd_designs Intellight]
current_bd_design top_level
set tmpCopyObjs [concat  [get_bd_cells {Q_Matrix_PS}]]
current_bd_design Intellight
copy_bd_objs -from_design top_level / $tmpCopyObjs
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] Intellight_axi_aram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] Intellight_axi_aram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] Intellight_axi_aram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] Intellight_axi_aram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] Intellight_axi_aram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] Intellight_axi_aram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] Intellight_axi_aram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] Intellight_axi_aram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] Intellight_axi_aram_ctrl_2_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] Intellight_axi_aram_ctrl_2_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] Intellight_axi_aram_ctrl_2_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] Intellight_axi_aram_ctrl_2_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] Intellight_axi_aram_ctrl_3_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] Intellight_axi_aram_ctrl_3_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] Intellight_axi_aram_ctrl_3_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] Intellight_axi_aram_ctrl_3_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Q_Matrix_PS/axi_aram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Q_Matrix_PS/axi_aram_ctrl_0/S_AXI]
Slave segment '/Q_Matrix_PS/axi_aram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 8K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Q_Matrix_PS/axi_aram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Q_Matrix_PS/axi_aram_ctrl_1/S_AXI]
Slave segment '/Q_Matrix_PS/axi_aram_ctrl_1/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4200_0000 [ 8K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Q_Matrix_PS/axi_aram_ctrl_2/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Q_Matrix_PS/axi_aram_ctrl_2/S_AXI]
Slave segment '/Q_Matrix_PS/axi_aram_ctrl_2/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4400_0000 [ 8K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Q_Matrix_PS/axi_aram_ctrl_3/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Q_Matrix_PS/axi_aram_ctrl_3/S_AXI]
Slave segment '/Q_Matrix_PS/axi_aram_ctrl_3/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4600_0000 [ 8K ]>.
endgroup
set_property location {4 1265 1172} [get_bd_cells Q_Matrix_PS]
connect_bd_net [get_bd_pins Q_Matrix_PS/D_new] [get_bd_pins Accelerator_0/D_new]
connect_bd_net [get_bd_pins Q_Matrix_PS/rst] [get_bd_pins rst_ps7_0_100M/peripheral_reset]
connect_bd_net [get_bd_pins Q_Matrix_PS/wen] [get_bd_pins Accelerator_0/wen_bram]
connect_bd_net [get_bd_pins Q_Matrix_PS/wen0] [get_bd_pins Accelerator_0/wen0]
connect_bd_net [get_bd_pins Q_Matrix_PS/wen1] [get_bd_pins Accelerator_0/wen1]
connect_bd_net [get_bd_pins Q_Matrix_PS/wen2] [get_bd_pins Accelerator_0/wen2]
connect_bd_net [get_bd_pins Q_Matrix_PS/wen3] [get_bd_pins Accelerator_0/wen3]
connect_bd_net [get_bd_pins Q_Matrix_PS/wr_addr] [get_bd_pins Accelerator_0/wr_addr]
save_bd_design
Wrote  : <D:\intelligent_traffic_light\intellight\prototype\prototype.srcs\sources_1\bd\Intellight\Intellight.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/ui/bd_28f1b7e0.ui> 
regenerate_bd_layout
make_wrapper -files [get_files D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_3' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_3' with propagated value(32). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelligent_traffic_light\intellight\prototype\prototype.srcs\sources_1\bd\Intellight\Intellight.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/ui/bd_28f1b7e0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_0/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_1/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_2/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_3/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/synth/Intellight.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_0/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_1/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_2/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_3/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/sim/Intellight.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/hdl/Intellight_wrapper.v
make_wrapper: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2039.512 ; gain = 0.000
generate_target all [get_files  D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd]
INFO: [BD 41-1662] The design 'Intellight.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/ui/bd_28f1b7e0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_0/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_1/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_2/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_3/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/synth/Intellight.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_0/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_1/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_2/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_3/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/sim/Intellight.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/hdl/Intellight_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix_PS/action_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix_PS/action_ram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix_PS/action_ram_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix_PS/action_ram_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix_PS/axi_aram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix_PS/axi_aram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix_PS/axi_aram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix_PS/axi_aram_ctrl_3 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/ip/Intellight_auto_pc_2/Intellight_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/ip/Intellight_auto_us_0/Intellight_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/ip/Intellight_auto_ds_0/Intellight_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/ip/Intellight_auto_pc_0/Intellight_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/ip/Intellight_auto_ds_1/Intellight_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/ip/Intellight_auto_pc_1/Intellight_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
Exporting to file d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/hw_handoff/Intellight.hwh
Generated Hardware Definition File d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/synth/Intellight.hwdef
catch { config_ip_cache -export [get_ips -all Intellight_xbar_0] }
catch { config_ip_cache -export [get_ips -all Intellight_action_ram_0_1] }
catch { config_ip_cache -export [get_ips -all Intellight_action_ram_1_1] }
catch { config_ip_cache -export [get_ips -all Intellight_action_ram_2_1] }
catch { config_ip_cache -export [get_ips -all Intellight_action_ram_3_1] }
catch { config_ip_cache -export [get_ips -all Intellight_axi_aram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all Intellight_axi_aram_ctrl_1_0] }
catch { config_ip_cache -export [get_ips -all Intellight_axi_aram_ctrl_2_0] }
catch { config_ip_cache -export [get_ips -all Intellight_axi_aram_ctrl_3_0] }
catch { config_ip_cache -export [get_ips -all Intellight_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all Intellight_auto_us_0] }
catch { config_ip_cache -export [get_ips -all Intellight_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all Intellight_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all Intellight_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all Intellight_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd]
launch_runs Intellight_xbar_0_synth_1 Intellight_action_ram_0_1_synth_1 Intellight_action_ram_1_1_synth_1 Intellight_action_ram_2_1_synth_1 Intellight_action_ram_3_1_synth_1 Intellight_axi_aram_ctrl_0_0_synth_1 Intellight_axi_aram_ctrl_1_0_synth_1 Intellight_axi_aram_ctrl_2_0_synth_1 Intellight_axi_aram_ctrl_3_0_synth_1 Intellight_auto_pc_2_synth_1 Intellight_auto_us_0_synth_1 Intellight_auto_ds_0_synth_1 Intellight_auto_pc_0_synth_1 Intellight_auto_ds_1_synth_1 Intellight_auto_pc_1_synth_1 -jobs 6
[Wed Nov 23 11:53:01 2022] Launched Intellight_xbar_0_synth_1, Intellight_action_ram_0_1_synth_1, Intellight_action_ram_1_1_synth_1, Intellight_action_ram_2_1_synth_1, Intellight_action_ram_3_1_synth_1, Intellight_axi_aram_ctrl_0_0_synth_1, Intellight_axi_aram_ctrl_1_0_synth_1, Intellight_axi_aram_ctrl_2_0_synth_1, Intellight_axi_aram_ctrl_3_0_synth_1, Intellight_auto_pc_2_synth_1, Intellight_auto_us_0_synth_1, Intellight_auto_ds_0_synth_1, Intellight_auto_pc_0_synth_1, Intellight_auto_ds_1_synth_1, Intellight_auto_pc_1_synth_1...
Run output will be captured here:
Intellight_xbar_0_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_xbar_0_synth_1/runme.log
Intellight_action_ram_0_1_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_action_ram_0_1_synth_1/runme.log
Intellight_action_ram_1_1_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_action_ram_1_1_synth_1/runme.log
Intellight_action_ram_2_1_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_action_ram_2_1_synth_1/runme.log
Intellight_action_ram_3_1_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_action_ram_3_1_synth_1/runme.log
Intellight_axi_aram_ctrl_0_0_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_axi_aram_ctrl_0_0_synth_1/runme.log
Intellight_axi_aram_ctrl_1_0_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_axi_aram_ctrl_1_0_synth_1/runme.log
Intellight_axi_aram_ctrl_2_0_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_axi_aram_ctrl_2_0_synth_1/runme.log
Intellight_axi_aram_ctrl_3_0_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_axi_aram_ctrl_3_0_synth_1/runme.log
Intellight_auto_pc_2_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_auto_pc_2_synth_1/runme.log
Intellight_auto_us_0_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_auto_us_0_synth_1/runme.log
Intellight_auto_ds_0_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_auto_ds_0_synth_1/runme.log
Intellight_auto_pc_0_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_auto_pc_0_synth_1/runme.log
Intellight_auto_ds_1_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_auto_ds_1_synth_1/runme.log
Intellight_auto_pc_1_synth_1: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_auto_pc_1_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2074.930 ; gain = 6.586
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd] -directory D:/intelligent_traffic_light/intellight/prototype/prototype.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/prototype/prototype.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/prototype/prototype.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/prototype/prototype.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/prototype/prototype.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/prototype/prototype.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/prototype/prototype.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/intelligent_traffic_light/intellight/prototype/prototype/prototype.srcs/utils_1/imports/synth_1/Intellight_wrapper.dcp with file D:/intelligent_traffic_light/intellight/prototype/prototype.runs/synth_1/Intellight_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Nov 23 11:57:49 2022] Launched synth_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/synth_1/runme.log
[Wed Nov 23 11:57:49 2022] Launched impl_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/impl_1/runme.log
regenerate_bd_layout
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 23 12:06:39 2022...
