#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001c853964420 .scope module, "testbench" "testbench" 2 10;
 .timescale -9 -12;
v000001c853a18b50_0 .var "clk", 0 0;
v000001c853a18e70_0 .var/i "count", 31 0;
v000001c853a18f10_0 .var/i "fp_w", 31 0;
v000001c853a176b0_0 .var "rst_n", 0 0;
S_000001c85399d1d0 .scope module, "cpu" "Simple_Single_CPU" 2 17, 3 7 0, S_000001c853964420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
v000001c853a17570_0 .net "ALUOp", 1 0, L_000001c85399d6f0;  1 drivers
v000001c853a18a10_0 .net "ALUSrc", 0 0, L_000001c85399e1e0;  1 drivers
v000001c853a18d30_0 .net "ALU_control", 3 0, v000001c85395ade0_0;  1 drivers
v000001c853a18650_0 .net "ALUresult", 31 0, v000001c853a18830_0;  1 drivers
v000001c853a18c90_0 .net "Branch", 0 0, L_000001c85399e560;  1 drivers
v000001c853a17e30_0 .net "RSdata_o", 31 0, L_000001c85399d990;  1 drivers
v000001c853a17750_0 .net "RTdata_o", 31 0, L_000001c85399e4f0;  1 drivers
v000001c853a18ab0_0 .net "RegWrite", 0 0, L_000001c85399e100;  1 drivers
v000001c853a17070_0 .net *"_ivl_11", 2 0, L_000001c853a181f0;  1 drivers
v000001c853a180b0_0 .net *"_ivl_9", 0 0, L_000001c853a18150;  1 drivers
v000001c853a186f0_0 .net "clk_i", 0 0, v000001c853a18b50_0;  1 drivers
v000001c853a18970_0 .net "cout", 0 0, v000001c853a18bf0_0;  1 drivers
L_000001c853d70088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c853a174d0_0 .net "imm_4", 31 0, L_000001c853d70088;  1 drivers
v000001c853a17430_0 .net "instr", 31 0, L_000001c85399d8b0;  1 drivers
v000001c853a172f0_0 .net "overflow", 0 0, v000001c853a18010_0;  1 drivers
v000001c853a179d0_0 .net "pc_i", 31 0, L_000001c85399da00;  1 drivers
v000001c853a18dd0_0 .net "pc_o", 31 0, v000001c853a15420_0;  1 drivers
v000001c853a17610_0 .net "rst_i", 0 0, v000001c853a176b0_0;  1 drivers
v000001c853a17ed0_0 .net "zero", 0 0, v000001c853a188d0_0;  1 drivers
L_000001c853a17f70 .part L_000001c85399d8b0, 15, 5;
L_000001c853a183d0 .part L_000001c85399d8b0, 20, 5;
L_000001c853a17930 .part L_000001c85399d8b0, 7, 5;
L_000001c853a18150 .part L_000001c85399d8b0, 30, 1;
L_000001c853a181f0 .part L_000001c85399d8b0, 12, 3;
L_000001c853a18290 .concat [ 3 1 0 0], L_000001c853a181f0, L_000001c853a18150;
S_000001c85399d360 .scope module, "ALU_Ctrl" "ALU_Ctrl" 3 66, 4 8 0, S_000001c85399d1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "instr";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALU_Ctrl_o";
v000001c85395b060_0 .net "ALUOp", 1 0, L_000001c85399d6f0;  alias, 1 drivers
v000001c85395ade0_0 .var "ALU_Ctrl_o", 3 0;
v000001c85395b880_0 .net "instr", 3 0, L_000001c853a18290;  1 drivers
E_000001c8539ad1f0 .event anyedge, v000001c85395b060_0, v000001c85395b880_0;
S_000001c85399d4f0 .scope module, "Decoder" "Decoder" 3 52, 5 8 0, S_000001c85399d1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i";
    .port_info 1 /OUTPUT 1 "ALUSrc";
    .port_info 2 /OUTPUT 1 "RegWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 2 "ALUOp";
L_000001c85399e1e0 .functor BUFZ 1, v000001c853a16460_0, C4<0>, C4<0>, C4<0>;
L_000001c85399e100 .functor BUFZ 1, v000001c853a15560_0, C4<0>, C4<0>, C4<0>;
L_000001c85399e560 .functor BUFZ 1, v000001c853a161e0_0, C4<0>, C4<0>, C4<0>;
L_000001c85399d6f0 .functor BUFZ 2, v000001c853a15060_0, C4<00>, C4<00>, C4<00>;
v000001c85395b6a0_0 .net "ALUOp", 1 0, L_000001c85399d6f0;  alias, 1 drivers
v000001c85395b7e0_0 .net "ALUSrc", 0 0, L_000001c85399e1e0;  alias, 1 drivers
v000001c853a16aa0_0 .net "Branch", 0 0, L_000001c85399e560;  alias, 1 drivers
v000001c853a154c0_0 .net "Ctrl_o", 8 0, L_000001c853a17cf0;  1 drivers
v000001c853a16a00_0 .net "RegWrite", 0 0, L_000001c85399e100;  alias, 1 drivers
v000001c853a15ec0_0 .net *"_ivl_5", 0 0, L_000001c853a17b10;  1 drivers
v000001c853a16780_0 .net *"_ivl_7", 2 0, L_000001c853a17bb0;  1 drivers
v000001c853a165a0_0 .net *"_ivl_9", 4 0, L_000001c853a17c50;  1 drivers
v000001c853a15060_0 .var "ao", 1 0;
v000001c853a16460_0 .var "as", 0 0;
v000001c853a161e0_0 .var "b", 0 0;
v000001c853a15ce0_0 .net "funct3", 2 0, L_000001c853a17a70;  1 drivers
v000001c853a159c0_0 .net "instr_i", 31 0, L_000001c85399d8b0;  alias, 1 drivers
v000001c853a163c0_0 .net "opcode", 6 0, L_000001c853a18330;  1 drivers
v000001c853a15560_0 .var "rw", 0 0;
E_000001c8539af430 .event anyedge, v000001c853a163c0_0, v000001c853a15ce0_0;
L_000001c853a18330 .part L_000001c85399d8b0, 0, 7;
L_000001c853a17a70 .part L_000001c85399d8b0, 12, 3;
L_000001c853a17b10 .part L_000001c85399d8b0, 30, 1;
L_000001c853a17bb0 .part L_000001c85399d8b0, 12, 3;
L_000001c853a17c50 .part L_000001c85399d8b0, 2, 5;
L_000001c853a17cf0 .concat [ 5 3 1 0], L_000001c853a17c50, L_000001c853a17bb0, L_000001c853a17b10;
S_000001c853965b40 .scope module, "IM" "Instr_Memory" 3 35, 6 8 0, S_000001c85399d1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_000001c85399d8b0 .functor BUFZ 32, L_000001c853a177f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c853a16500_0 .net *"_ivl_0", 31 0, L_000001c853a177f0;  1 drivers
L_000001c853d700d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c853a15ba0_0 .net/2u *"_ivl_2", 31 0, L_000001c853d700d0;  1 drivers
v000001c853a15f60_0 .net *"_ivl_4", 31 0, L_000001c853a17110;  1 drivers
v000001c853a15e20_0 .net "addr_i", 31 0, v000001c853a15420_0;  alias, 1 drivers
v000001c853a16640_0 .var/i "i", 31 0;
v000001c853a15600_0 .net "instr_o", 31 0, L_000001c85399d8b0;  alias, 1 drivers
v000001c853a16d20 .array "instruction_file", 31 0, 31 0;
L_000001c853a177f0 .array/port v000001c853a16d20, L_000001c853a17110;
L_000001c853a17110 .arith/div 32, v000001c853a15420_0, L_000001c853d700d0;
S_000001c853965cd0 .scope module, "PC" "ProgramCounter" 3 28, 7 8 0, S_000001c85399d1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /OUTPUT 32 "pc_o";
v000001c853a152e0_0 .net "clk_i", 0 0, v000001c853a18b50_0;  alias, 1 drivers
v000001c853a16280_0 .net "pc_i", 31 0, L_000001c85399da00;  alias, 1 drivers
v000001c853a15420_0 .var "pc_o", 31 0;
v000001c853a16f00_0 .net "rst_i", 0 0, v000001c853a176b0_0;  alias, 1 drivers
E_000001c8539af5f0 .event posedge, v000001c853a152e0_0;
S_000001c853965e60 .scope module, "PC_plus_4_Adder" "Adder" 3 60, 8 8 0, S_000001c85399d1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
L_000001c85399da00 .functor BUFZ 32, v000001c853a16dc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c853a16dc0_0 .var "ans", 31 0;
v000001c853a15240_0 .net "src1_i", 31 0, v000001c853a15420_0;  alias, 1 drivers
v000001c853a16320_0 .net "src2_i", 31 0, L_000001c853d70088;  alias, 1 drivers
v000001c853a15380_0 .net "sum_o", 31 0, L_000001c85399da00;  alias, 1 drivers
E_000001c8539b0030 .event anyedge, v000001c853a15e20_0, v000001c853a16320_0;
S_000001c853996c30 .scope module, "RF" "Reg_File" 3 40, 9 8 0, S_000001c85399d1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_000001c85399d990 .functor BUFZ 32, L_000001c853a171b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c85399e4f0 .functor BUFZ 32, L_000001c853a18790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c853a15100_0 .net "RDaddr_i", 4 0, L_000001c853a17930;  1 drivers
v000001c853a16c80_0 .net "RDdata_i", 31 0, v000001c853a18830_0;  alias, 1 drivers
v000001c853a15740_0 .net "RSaddr_i", 4 0, L_000001c853a17f70;  1 drivers
v000001c853a16000_0 .net "RSdata_o", 31 0, L_000001c85399d990;  alias, 1 drivers
v000001c853a168c0_0 .net "RTaddr_i", 4 0, L_000001c853a183d0;  1 drivers
v000001c853a16b40_0 .net "RTdata_o", 31 0, L_000001c85399e4f0;  alias, 1 drivers
v000001c853a166e0_0 .net "RegWrite_i", 0 0, L_000001c85399e100;  alias, 1 drivers
v000001c853a15d80 .array/s "Reg_File", 31 0, 31 0;
v000001c853a16be0_0 .net *"_ivl_0", 31 0, L_000001c853a171b0;  1 drivers
v000001c853a16820_0 .net *"_ivl_10", 6 0, L_000001c853a17890;  1 drivers
L_000001c853d70160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c853a16960_0 .net *"_ivl_13", 1 0, L_000001c853d70160;  1 drivers
v000001c853a15a60_0 .net *"_ivl_2", 6 0, L_000001c853a17250;  1 drivers
L_000001c853d70118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c853a160a0_0 .net *"_ivl_5", 1 0, L_000001c853d70118;  1 drivers
v000001c853a16e60_0 .net *"_ivl_8", 31 0, L_000001c853a18790;  1 drivers
v000001c853a151a0_0 .net "clk_i", 0 0, v000001c853a18b50_0;  alias, 1 drivers
v000001c853a157e0_0 .net "rst_i", 0 0, v000001c853a176b0_0;  alias, 1 drivers
L_000001c853a171b0 .array/port v000001c853a15d80, L_000001c853a17250;
L_000001c853a17250 .concat [ 5 2 0 0], L_000001c853a17f70, L_000001c853d70118;
L_000001c853a18790 .array/port v000001c853a15d80, L_000001c853a17890;
L_000001c853a17890 .concat [ 5 2 0 0], L_000001c853a183d0, L_000001c853d70160;
S_000001c853996dc0 .scope module, "alu" "alu" 3 72, 10 7 0, S_000001c85399d1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 32 "src1";
    .port_info 2 /INPUT 32 "src2";
    .port_info 3 /INPUT 4 "ALU_control";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "cout";
    .port_info 7 /OUTPUT 1 "overflow";
v000001c853a15c40_0 .net "ALU_control", 3 0, v000001c85395ade0_0;  alias, 1 drivers
v000001c853a15880_0 .var/s "a", 31 0;
v000001c853a15b00_0 .var/s "b", 31 0;
v000001c853a15920_0 .var/s "c", 31 0;
v000001c853a16140_0 .var/i "co", 31 0;
v000001c853a18bf0_0 .var "cout", 0 0;
v000001c853a17390_0 .var/i "i", 31 0;
v000001c853a18010_0 .var "overflow", 0 0;
v000001c853a18830_0 .var "result", 31 0;
v000001c853a18510_0 .net "rst_n", 0 0, v000001c853a176b0_0;  alias, 1 drivers
v000001c853a185b0_0 .net/s "src1", 31 0, L_000001c85399d990;  alias, 1 drivers
v000001c853a17d90_0 .net/s "src2", 31 0, L_000001c85399e4f0;  alias, 1 drivers
v000001c853a188d0_0 .var "zero", 0 0;
E_000001c8539b02b0/0 .event anyedge, v000001c853a16f00_0, v000001c853a16000_0, v000001c853a16b40_0, v000001c85395ade0_0;
E_000001c8539b02b0/1 .event anyedge, v000001c853a15880_0, v000001c853a15b00_0, v000001c853a16c80_0, v000001c853a15920_0;
E_000001c8539b02b0/2 .event anyedge, v000001c853a16140_0, v000001c853a18010_0;
E_000001c8539b02b0 .event/or E_000001c8539b02b0/0, E_000001c8539b02b0/1, E_000001c8539b02b0/2;
    .scope S_000001c853965cd0;
T_0 ;
    %wait E_000001c8539af5f0;
    %load/vec4 v000001c853a16f00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c853a15420_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c853a16280_0;
    %assign/vec4 v000001c853a15420_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c853965b40;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c853a16640_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001c853a16640_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c853a16640_0;
    %store/vec4a v000001c853a16d20, 4, 0;
    %load/vec4 v000001c853a16640_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c853a16640_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 6 19 "$readmemb", "CO_test_data10.txt", v000001c853a16d20 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001c853996c30;
T_2 ;
    %wait E_000001c8539af5f0;
    %load/vec4 v000001c853a157e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c853a166e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001c853a16c80_0;
    %load/vec4 v000001c853a15100_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001c853a15100_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c853a15d80, 4;
    %load/vec4 v000001c853a15100_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c853a15d80, 0, 4;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c85399d4f0;
T_3 ;
    %wait E_000001c8539af430;
    %load/vec4 v000001c853a163c0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c853a16460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c853a15560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c853a161e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001c853a15060_0, 0;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v000001c853a15ce0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c853a16460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c853a15560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c853a161e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c853a15060_0, 0;
T_3.6 ;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v000001c853a15ce0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c853a16460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c853a15560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c853a161e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c853a15060_0, 0;
T_3.8 ;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v000001c853a15ce0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c853a16460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c853a15560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c853a161e0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001c853a15060_0, 0;
T_3.10 ;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c853965e60;
T_4 ;
    %wait E_000001c8539b0030;
    %load/vec4 v000001c853a15240_0;
    %load/vec4 v000001c853a16320_0;
    %add;
    %assign/vec4 v000001c853a16dc0_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c85399d360;
T_5 ;
    %wait E_000001c8539ad1f0;
    %load/vec4 v000001c85395b060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c85395ade0_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c85395ade0_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000001c85395b880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %jmp T_5.13;
T_5.5 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c85395ade0_0, 0;
    %jmp T_5.13;
T_5.6 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c85395ade0_0, 0;
    %jmp T_5.13;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c85395ade0_0, 0;
    %jmp T_5.13;
T_5.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c85395ade0_0, 0;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c85395ade0_0, 0;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c85395ade0_0, 0;
    %jmp T_5.13;
T_5.11 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001c85395ade0_0, 0;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c853996dc0;
T_6 ;
    %wait E_000001c8539b02b0;
    %load/vec4 v000001c853a18510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001c853a185b0_0;
    %store/vec4 v000001c853a15880_0, 0, 32;
    %load/vec4 v000001c853a17d90_0;
    %store/vec4 v000001c853a15b00_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001c853a15c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %jmp T_6.13;
T_6.2 ;
    %load/vec4 v000001c853a15880_0;
    %load/vec4 v000001c853a15b00_0;
    %and;
    %store/vec4 v000001c853a18830_0, 0, 32;
    %load/vec4 v000001c853a18830_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %pad/s 1;
    %store/vec4 v000001c853a188d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c853a18bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c853a18010_0, 0, 1;
    %jmp T_6.13;
T_6.3 ;
    %load/vec4 v000001c853a15880_0;
    %load/vec4 v000001c853a15b00_0;
    %or;
    %store/vec4 v000001c853a18830_0, 0, 32;
    %load/vec4 v000001c853a18830_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %pad/s 1;
    %store/vec4 v000001c853a188d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c853a18bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c853a18010_0, 0, 1;
    %jmp T_6.13;
T_6.4 ;
    %load/vec4 v000001c853a15880_0;
    %load/vec4 v000001c853a15b00_0;
    %add;
    %store/vec4 v000001c853a15920_0, 0, 32;
    %load/vec4 v000001c853a15920_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_6.18, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.19, 8;
T_6.18 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_6.19, 8;
 ; End of false expr.
    %blend;
T_6.19;
    %pad/s 1;
    %store/vec4 v000001c853a188d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c853a15880_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c853a15b00_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000001c853a15920_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c853a18010_0, 0, 1;
    %jmp T_6.21;
T_6.20 ;
    %load/vec4 v000001c853a15880_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001c853a15b00_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c853a15920_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c853a18010_0, 0, 1;
    %jmp T_6.23;
T_6.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c853a18010_0, 0, 1;
T_6.23 ;
T_6.21 ;
    %load/vec4 v000001c853a15920_0;
    %store/vec4 v000001c853a18830_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c853a16140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c853a17390_0, 0, 32;
T_6.24 ;
    %load/vec4 v000001c853a17390_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.25, 5;
    %load/vec4 v000001c853a15880_0;
    %load/vec4 v000001c853a17390_0;
    %part/s 1;
    %pad/u 32;
    %load/vec4 v000001c853a15b00_0;
    %load/vec4 v000001c853a17390_0;
    %part/s 1;
    %pad/u 32;
    %xor;
    %load/vec4 v000001c853a16140_0;
    %and;
    %load/vec4 v000001c853a15880_0;
    %load/vec4 v000001c853a17390_0;
    %part/s 1;
    %pad/u 32;
    %load/vec4 v000001c853a15b00_0;
    %load/vec4 v000001c853a17390_0;
    %part/s 1;
    %pad/u 32;
    %and;
    %or;
    %store/vec4 v000001c853a16140_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c853a17390_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001c853a17390_0, 0, 32;
    %jmp T_6.24;
T_6.25 ;
    %load/vec4 v000001c853a16140_0;
    %pad/s 1;
    %store/vec4 v000001c853a18bf0_0, 0, 1;
    %jmp T_6.13;
T_6.5 ;
    %load/vec4 v000001c853a15880_0;
    %load/vec4 v000001c853a15b00_0;
    %sub;
    %store/vec4 v000001c853a15920_0, 0, 32;
    %load/vec4 v000001c853a15920_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_6.26, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.27, 8;
T_6.26 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_6.27, 8;
 ; End of false expr.
    %blend;
T_6.27;
    %pad/s 1;
    %store/vec4 v000001c853a188d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c853a15880_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001c853a15b00_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000001c853a15920_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.28, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c853a18010_0, 0, 1;
    %jmp T_6.29;
T_6.28 ;
    %load/vec4 v000001c853a15880_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c853a15b00_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c853a15920_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.30, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c853a18010_0, 0, 1;
    %jmp T_6.31;
T_6.30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c853a18010_0, 0, 1;
T_6.31 ;
T_6.29 ;
    %load/vec4 v000001c853a15920_0;
    %store/vec4 v000001c853a18830_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c853a16140_0, 0, 32;
    %load/vec4 v000001c853a15b00_0;
    %inv;
    %store/vec4 v000001c853a15b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c853a17390_0, 0, 32;
T_6.32 ;
    %load/vec4 v000001c853a17390_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.33, 5;
    %load/vec4 v000001c853a15880_0;
    %load/vec4 v000001c853a17390_0;
    %part/s 1;
    %pad/u 32;
    %load/vec4 v000001c853a15b00_0;
    %load/vec4 v000001c853a17390_0;
    %part/s 1;
    %pad/u 32;
    %xor;
    %load/vec4 v000001c853a16140_0;
    %and;
    %load/vec4 v000001c853a15880_0;
    %load/vec4 v000001c853a17390_0;
    %part/s 1;
    %pad/u 32;
    %load/vec4 v000001c853a15b00_0;
    %load/vec4 v000001c853a17390_0;
    %part/s 1;
    %pad/u 32;
    %and;
    %or;
    %store/vec4 v000001c853a16140_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c853a17390_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001c853a17390_0, 0, 32;
    %jmp T_6.32;
T_6.33 ;
    %load/vec4 v000001c853a16140_0;
    %pad/s 1;
    %store/vec4 v000001c853a18bf0_0, 0, 1;
    %jmp T_6.13;
T_6.6 ;
    %load/vec4 v000001c853a15880_0;
    %load/vec4 v000001c853a15b00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.34, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.35, 8;
T_6.34 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.35, 8;
 ; End of false expr.
    %blend;
T_6.35;
    %store/vec4 v000001c853a18830_0, 0, 32;
    %load/vec4 v000001c853a18830_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_6.36, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.37, 8;
T_6.36 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_6.37, 8;
 ; End of false expr.
    %blend;
T_6.37;
    %pad/s 1;
    %store/vec4 v000001c853a188d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c853a15880_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001c853a15b00_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000001c853a15920_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.38, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c853a18010_0, 0, 1;
    %jmp T_6.39;
T_6.38 ;
    %load/vec4 v000001c853a15880_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c853a15b00_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c853a15920_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.40, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c853a18010_0, 0, 1;
    %jmp T_6.41;
T_6.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c853a18010_0, 0, 1;
T_6.41 ;
T_6.39 ;
    %load/vec4 v000001c853a18010_0;
    %store/vec4 v000001c853a18bf0_0, 0, 1;
    %jmp T_6.13;
T_6.7 ;
    %load/vec4 v000001c853a15880_0;
    %load/vec4 v000001c853a15b00_0;
    %or;
    %inv;
    %store/vec4 v000001c853a18830_0, 0, 32;
    %load/vec4 v000001c853a18830_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_6.42, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.43, 8;
T_6.42 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_6.43, 8;
 ; End of false expr.
    %blend;
T_6.43;
    %pad/s 1;
    %store/vec4 v000001c853a188d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c853a18010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c853a18bf0_0, 0, 1;
    %jmp T_6.13;
T_6.8 ;
    %load/vec4 v000001c853a15880_0;
    %load/vec4 v000001c853a15b00_0;
    %and;
    %inv;
    %store/vec4 v000001c853a18830_0, 0, 32;
    %load/vec4 v000001c853a18830_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_6.44, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.45, 8;
T_6.44 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_6.45, 8;
 ; End of false expr.
    %blend;
T_6.45;
    %pad/s 1;
    %store/vec4 v000001c853a188d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c853a18010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c853a18bf0_0, 0, 1;
    %jmp T_6.13;
T_6.9 ;
    %load/vec4 v000001c853a15880_0;
    %load/vec4 v000001c853a15b00_0;
    %xor;
    %store/vec4 v000001c853a18830_0, 0, 32;
    %load/vec4 v000001c853a18830_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_6.46, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.47, 8;
T_6.46 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_6.47, 8;
 ; End of false expr.
    %blend;
T_6.47;
    %pad/s 1;
    %store/vec4 v000001c853a188d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c853a18010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c853a18bf0_0, 0, 1;
    %jmp T_6.13;
T_6.10 ;
    %load/vec4 v000001c853a15880_0;
    %load/vec4 v000001c853a15b00_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001c853a18830_0, 0, 32;
    %load/vec4 v000001c853a18830_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_6.48, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.49, 8;
T_6.48 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_6.49, 8;
 ; End of false expr.
    %blend;
T_6.49;
    %pad/s 1;
    %store/vec4 v000001c853a188d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c853a18010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c853a18bf0_0, 0, 1;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v000001c853a15880_0;
    %load/vec4 v000001c853a15b00_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001c853a18830_0, 0, 32;
    %load/vec4 v000001c853a18830_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_6.50, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.51, 8;
T_6.50 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_6.51, 8;
 ; End of false expr.
    %blend;
T_6.51;
    %pad/s 1;
    %store/vec4 v000001c853a188d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c853a18010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c853a18bf0_0, 0, 1;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c853964420;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v000001c853a18b50_0;
    %inv;
    %store/vec4 v000001c853a18b50_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c853964420;
T_8 ;
    %vpi_call 2 25 "$dumpfile", "lab3.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c853964420 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001c853964420;
T_9 ;
    %vpi_func 2 30 "$fopen" 32, "CO_Result.txt" {0 0 0};
    %store/vec4 v000001c853a18f10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c853a18b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c853a176b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c853a18e70_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c853a176b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 35 "$fclose", v000001c853a18f10_0 {0 0 0};
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001c853964420;
T_10 ;
    %wait E_000001c8539af5f0;
    %load/vec4 v000001c853a18e70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c853a18e70_0, 0, 32;
    %load/vec4 v000001c853a18e70_0;
    %cmpi/e 100, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 41 "$fdisplay", v000001c853a18f10_0, "r0 = %3d, r1 = %3d, r2 = %3d, r3 = %3d, \012r4 = %3d, r5 = %3d, r6 = %3d, r7 = %3d, \012r8 = %3d, r9 = %3d, r10 = %2d, r11 = %2d", &A<v000001c853a15d80, 0>, &A<v000001c853a15d80, 1>, &A<v000001c853a15d80, 2>, &A<v000001c853a15d80, 3>, &A<v000001c853a15d80, 4>, &A<v000001c853a15d80, 5>, &A<v000001c853a15d80, 6>, &A<v000001c853a15d80, 7>, &A<v000001c853a15d80, 8>, &A<v000001c853a15d80, 9>, &A<v000001c853a15d80, 10>, &A<v000001c853a15d80, 11> {0 0 0};
    %vpi_call 2 46 "$display", "r0 = %3d, r1 = %3d, r2 = %3d, r3 = %3d, \012r4 = %3d, r5 = %3d, r6 = %3d, r7 = %3d, \012r8 = %3d, r9 = %3d, r10 = %2d, r11 = %2d", &A<v000001c853a15d80, 0>, &A<v000001c853a15d80, 1>, &A<v000001c853a15d80, 2>, &A<v000001c853a15d80, 3>, &A<v000001c853a15d80, 4>, &A<v000001c853a15d80, 5>, &A<v000001c853a15d80, 6>, &A<v000001c853a15d80, 7>, &A<v000001c853a15d80, 8>, &A<v000001c853a15d80, 9>, &A<v000001c853a15d80, 10>, &A<v000001c853a15d80, 11> {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Simple_Single_CPU.v";
    "ALU_Ctrl.v";
    "Decoder.v";
    "Instr_Memory.v";
    "ProgramCounter.v";
    "Adder.v";
    "Reg_File.v";
    "alu.v";
