{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712606424932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712606424934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  8 16:00:24 2024 " "Processing started: Mon Apr  8 16:00:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712606424934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712606424934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display_encoder -c display_encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off display_encoder -c display_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712606424934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712606425180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712606425180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/cap9_es4/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712606430842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712606430842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debo1dig.v 1 1 " "Found 1 design units, including 1 entities, in source file debo1dig.v" { { "Info" "ISGN_ENTITY_NAME" "1 debo1dig " "Found entity 1: debo1dig" {  } { { "debo1dig.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/cap9_es4/debo1dig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712606430842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712606430842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file display_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_encoder " "Found entity 1: display_encoder" {  } { { "display_encoder.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/cap9_es4/display_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712606430842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712606430842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encpri63.v 1 1 " "Found 1 design units, including 1 entities, in source file encpri63.v" { { "Info" "ISGN_ENTITY_NAME" "1 encpri63 " "Found entity 1: encpri63" {  } { { "encpri63.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/cap9_es4/encpri63.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712606430843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712606430843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_display_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_display_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_display_encoder " "Found entity 1: tb_display_encoder" {  } { { "tb_display_encoder.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/cap9_es4/tb_display_encoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712606430843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712606430843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file error_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 error_detector " "Found entity 1: error_detector" {  } { { "error_detector.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/cap9_es4/error_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712606430843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712606430843 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display_encoder " "Elaborating entity \"display_encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712606430875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encpri63 encpri63:encpri63 " "Elaborating entity \"encpri63\" for hierarchy \"encpri63:encpri63\"" {  } { { "display_encoder.v" "encpri63" { Text "/home/ubuntu/Documents/Quartus_Projects/cap9_es4/display_encoder.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712606430880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debo1dig debo1dig:DEBO " "Elaborating entity \"debo1dig\" for hierarchy \"debo1dig:DEBO\"" {  } { { "display_encoder.v" "DEBO" { Text "/home/ubuntu/Documents/Quartus_Projects/cap9_es4/display_encoder.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712606430881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder debo1dig:DEBO\|seven_seg_decoder:dec7seg " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"debo1dig:DEBO\|seven_seg_decoder:dec7seg\"" {  } { { "debo1dig.v" "dec7seg" { Text "/home/ubuntu/Documents/Quartus_Projects/cap9_es4/debo1dig.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712606430881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_detector error_detector:error_detector " "Elaborating entity \"error_detector\" for hierarchy \"error_detector:error_detector\"" {  } { { "display_encoder.v" "error_detector" { Text "/home/ubuntu/Documents/Quartus_Projects/cap9_es4/display_encoder.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712606430882 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Dig\[0\] VCC " "Pin \"Dig\[0\]\" is stuck at VCC" {  } { { "display_encoder.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/cap9_es4/display_encoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712606431178 "|display_encoder|Dig[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig\[1\] VCC " "Pin \"Dig\[1\]\" is stuck at VCC" {  } { { "display_encoder.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/cap9_es4/display_encoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712606431178 "|display_encoder|Dig[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig\[2\] VCC " "Pin \"Dig\[2\]\" is stuck at VCC" {  } { { "display_encoder.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/cap9_es4/display_encoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712606431178 "|display_encoder|Dig[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig\[3\] GND " "Pin \"Dig\[3\]\" is stuck at GND" {  } { { "display_encoder.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/cap9_es4/display_encoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712606431178 "|display_encoder|Dig[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H VCC " "Pin \"H\" is stuck at VCC" {  } { { "display_encoder.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/cap9_es4/display_encoder.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712606431178 "|display_encoder|H"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712606431178 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712606431243 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712606431616 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712606431616 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712606431640 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712606431640 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712606431640 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712606431640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712606431645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  8 16:00:31 2024 " "Processing ended: Mon Apr  8 16:00:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712606431645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712606431645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712606431645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712606431645 ""}
