<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: fam12h.hh Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="../../dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="../../dir_fe2167e8fa6e01833137d728e053d17a.html">amd64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">fam12h.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">namespace </span>optkit::amd64::fam12h{</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;    <span class="keyword">enum</span> fam12h : uint64_t {</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;        DISPATCHED_FPU = 0x0, <span class="comment">// Dispatched FPU Operations</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        DISPATCHED_FPU__MASK__AMD64_FAM12H_DISPATCHED_FPU__OPS_ADD = 0x1, <span class="comment">// Add pipe ops excluding load ops and SSE move ops</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        DISPATCHED_FPU__MASK__AMD64_FAM12H_DISPATCHED_FPU__OPS_MULTIPLY = 0x2, <span class="comment">// Multiply pipe ops excluding load ops and SSE move ops</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        DISPATCHED_FPU__MASK__AMD64_FAM12H_DISPATCHED_FPU__OPS_STORE = 0x4, <span class="comment">// Store pipe ops excluding load ops and SSE move ops</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        DISPATCHED_FPU__MASK__AMD64_FAM12H_DISPATCHED_FPU__OPS_ADD_PIPE_LOAD_OPS = 0x8, <span class="comment">// Add pipe load ops and SSE move ops</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        DISPATCHED_FPU__MASK__AMD64_FAM12H_DISPATCHED_FPU__OPS_MULTIPLY_PIPE_LOAD_OPS = 0x10, <span class="comment">// Multiply pipe load ops and SSE move ops</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        DISPATCHED_FPU__MASK__AMD64_FAM12H_DISPATCHED_FPU__OPS_STORE_PIPE_LOAD_OPS = 0x20, <span class="comment">// Store pipe load ops and SSE move ops</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        DISPATCHED_FPU__MASK__AMD64_FAM12H_DISPATCHED_FPU__ALL = 0x3f, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        CYCLES_NO_FPU_OPS_RETIRED = 0x1, <span class="comment">// Cycles in which the FPU is Empty</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        DISPATCHED_FPU_OPS_FAST_FLAG = 0x2, <span class="comment">// Dispatched Fast Flag FPU Operations</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        RETIRED_SSE_OPERATIONS = 0x3, <span class="comment">// Retired SSE Operations</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        RETIRED_SSE_OPERATIONS__MASK__AMD64_FAM12H_RETIRED_SSE_OPERATIONS__SINGLE_ADD_SUB_OPS = 0x1, <span class="comment">// Single precision add/subtract ops</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        RETIRED_SSE_OPERATIONS__MASK__AMD64_FAM12H_RETIRED_SSE_OPERATIONS__SINGLE_MUL_OPS = 0x2, <span class="comment">// Single precision multiply ops</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        RETIRED_SSE_OPERATIONS__MASK__AMD64_FAM12H_RETIRED_SSE_OPERATIONS__SINGLE_DIV_OPS = 0x4, <span class="comment">// Single precision divide/square root ops</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        RETIRED_SSE_OPERATIONS__MASK__AMD64_FAM12H_RETIRED_SSE_OPERATIONS__DOUBLE_ADD_SUB_OPS = 0x8, <span class="comment">// Double precision add/subtract ops</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        RETIRED_SSE_OPERATIONS__MASK__AMD64_FAM12H_RETIRED_SSE_OPERATIONS__DOUBLE_MUL_OPS = 0x10, <span class="comment">// Double precision multiply ops</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        RETIRED_SSE_OPERATIONS__MASK__AMD64_FAM12H_RETIRED_SSE_OPERATIONS__DOUBLE_DIV_OPS = 0x20, <span class="comment">// Double precision divide/square root ops</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        RETIRED_SSE_OPERATIONS__MASK__AMD64_FAM12H_RETIRED_SSE_OPERATIONS__OP_TYPE = 0x40, <span class="comment">// FLOPS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        RETIRED_SSE_OPERATIONS__MASK__AMD64_FAM12H_RETIRED_SSE_OPERATIONS__ALL = 0x7f, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        RETIRED_MOVE_OPS = 0x4, <span class="comment">// Retired Move Ops</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        RETIRED_MOVE_OPS__MASK__AMD64_FAM12H_RETIRED_MOVE_OPS__LOW_QW_MOVE_UOPS = 0x1, <span class="comment">// Merging low quadword move uops</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        RETIRED_MOVE_OPS__MASK__AMD64_FAM12H_RETIRED_MOVE_OPS__HIGH_QW_MOVE_UOPS = 0x2, <span class="comment">// Merging high quadword move uops</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        RETIRED_MOVE_OPS__MASK__AMD64_FAM12H_RETIRED_MOVE_OPS__ALL_OTHER_MERGING_MOVE_UOPS = 0x4, <span class="comment">// All other merging move uops</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        RETIRED_MOVE_OPS__MASK__AMD64_FAM12H_RETIRED_MOVE_OPS__ALL_OTHER_MOVE_UOPS = 0x8, <span class="comment">// All other move uops</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        RETIRED_MOVE_OPS__MASK__AMD64_FAM12H_RETIRED_MOVE_OPS__ALL = 0xf, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        RETIRED_SERIALIZING_OPS = 0x5, <span class="comment">// Retired Serializing Ops</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        RETIRED_SERIALIZING_OPS__MASK__AMD64_FAM12H_RETIRED_SERIALIZING_OPS__SSE_BOTTOM_EXECUTING_UOPS = 0x1, <span class="comment">// SSE bottom-executing uops retired</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        RETIRED_SERIALIZING_OPS__MASK__AMD64_FAM12H_RETIRED_SERIALIZING_OPS__SSE_BOTTOM_SERIALIZING_UOPS = 0x2, <span class="comment">// SSE bottom-serializing uops retired</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        RETIRED_SERIALIZING_OPS__MASK__AMD64_FAM12H_RETIRED_SERIALIZING_OPS__X87_BOTTOM_EXECUTING_UOPS = 0x4, <span class="comment">// X87 bottom-executing uops retired</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        RETIRED_SERIALIZING_OPS__MASK__AMD64_FAM12H_RETIRED_SERIALIZING_OPS__X87_BOTTOM_SERIALIZING_UOPS = 0x8, <span class="comment">// X87 bottom-serializing uops retired</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        RETIRED_SERIALIZING_OPS__MASK__AMD64_FAM12H_RETIRED_SERIALIZING_OPS__ALL = 0xf, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        FP_SCHEDULER_CYCLES = 0x6, <span class="comment">// Number of Cycles that a Serializing uop is in the FP Scheduler</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        FP_SCHEDULER_CYCLES__MASK__AMD64_FAM12H_FP_SCHEDULER_CYCLES__BOTTOM_EXECUTE_CYCLES = 0x1, <span class="comment">// Number of cycles a bottom-execute uop is in the FP scheduler</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        FP_SCHEDULER_CYCLES__MASK__AMD64_FAM12H_FP_SCHEDULER_CYCLES__BOTTOM_SERIALIZING_CYCLES = 0x2, <span class="comment">// Number of cycles a bottom-serializing uop is in the FP scheduler</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        FP_SCHEDULER_CYCLES__MASK__AMD64_FAM12H_FP_SCHEDULER_CYCLES__ALL = 0x3, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        SEGMENT_REGISTER_LOADS = 0x20, <span class="comment">// Segment Register Loads</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        SEGMENT_REGISTER_LOADS__MASK__AMD64_FAM12H_SEGMENT_REGISTER_LOADS__ES = 0x1, <span class="comment">// ES</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        SEGMENT_REGISTER_LOADS__MASK__AMD64_FAM12H_SEGMENT_REGISTER_LOADS__CS = 0x2, <span class="comment">// CS</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        SEGMENT_REGISTER_LOADS__MASK__AMD64_FAM12H_SEGMENT_REGISTER_LOADS__SS = 0x4, <span class="comment">// SS</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        SEGMENT_REGISTER_LOADS__MASK__AMD64_FAM12H_SEGMENT_REGISTER_LOADS__DS = 0x8, <span class="comment">// DS</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        SEGMENT_REGISTER_LOADS__MASK__AMD64_FAM12H_SEGMENT_REGISTER_LOADS__FS = 0x10, <span class="comment">// FS</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        SEGMENT_REGISTER_LOADS__MASK__AMD64_FAM12H_SEGMENT_REGISTER_LOADS__GS = 0x20, <span class="comment">// GS</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        SEGMENT_REGISTER_LOADS__MASK__AMD64_FAM12H_SEGMENT_REGISTER_LOADS__HS = 0x40, <span class="comment">// HS</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        SEGMENT_REGISTER_LOADS__MASK__AMD64_FAM12H_SEGMENT_REGISTER_LOADS__ALL = 0x7f, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        PIPELINE_RESTART_DUE_TO_SELF_MODIFYING_CODE = 0x21, <span class="comment">// Pipeline Restart Due to Self-Modifying Code</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        PIPELINE_RESTART_DUE_TO_PROBE_HIT = 0x22, <span class="comment">// Pipeline Restart Due to Probe Hit</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        LS_BUFFER_2_FULL_CYCLES = 0x23, <span class="comment">// LS Buffer 2 Full</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        LOCKED_OPS = 0x24, <span class="comment">// Locked Operations</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        LOCKED_OPS__MASK__AMD64_FAM12H_LOCKED_OPS__EXECUTED = 0x1, <span class="comment">// The number of locked instructions executed</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        LOCKED_OPS__MASK__AMD64_FAM12H_LOCKED_OPS__CYCLES_SPECULATIVE_PHASE = 0x2, <span class="comment">// The number of cycles spent in speculative phase</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        LOCKED_OPS__MASK__AMD64_FAM12H_LOCKED_OPS__CYCLES_NON_SPECULATIVE_PHASE = 0x4, <span class="comment">// The number of cycles spent in non-speculative phase (including cache miss penalty)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        LOCKED_OPS__MASK__AMD64_FAM12H_LOCKED_OPS__CYCLES_WAITING = 0x8, <span class="comment">// The number of cycles waiting for a cache hit (cache miss penalty).</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        LOCKED_OPS__MASK__AMD64_FAM12H_LOCKED_OPS__ALL = 0xf, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        RETIRED_CLFLUSH_INSTRUCTIONS = 0x26, <span class="comment">// Retired CLFLUSH Instructions</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        RETIRED_CPUID_INSTRUCTIONS = 0x27, <span class="comment">// Retired CPUID Instructions</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        CANCELLED_STORE_TO_LOAD_FORWARD_OPERATIONS = 0x2a, <span class="comment">// Cancelled Store to Load Forward Operations</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        CANCELLED_STORE_TO_LOAD_FORWARD_OPERATIONS__MASK__AMD64_FAM12H_CANCELLED_STORE_TO_LOAD_FORWARD_OPERATIONS__ADDRESS_MISMATCHES = 0x1, <span class="comment">// Address mismatches (starting byte not the same).</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        CANCELLED_STORE_TO_LOAD_FORWARD_OPERATIONS__MASK__AMD64_FAM12H_CANCELLED_STORE_TO_LOAD_FORWARD_OPERATIONS__STORE_IS_SMALLER_THAN_LOAD = 0x2, <span class="comment">// Store is smaller than load.</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        CANCELLED_STORE_TO_LOAD_FORWARD_OPERATIONS__MASK__AMD64_FAM12H_CANCELLED_STORE_TO_LOAD_FORWARD_OPERATIONS__MISALIGNED = 0x4, <span class="comment">// Misaligned.</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        CANCELLED_STORE_TO_LOAD_FORWARD_OPERATIONS__MASK__AMD64_FAM12H_CANCELLED_STORE_TO_LOAD_FORWARD_OPERATIONS__ALL = 0x7, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        SMIS_RECEIVED = 0x2b, <span class="comment">// SMIs Received</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        DATA_CACHE_ACCESSES = 0x40, <span class="comment">// Data Cache Accesses</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        DATA_CACHE_MISSES = 0x41, <span class="comment">// Data Cache Misses</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        DATA_CACHE_REFILLS = 0x42, <span class="comment">// Data Cache Refills from L2 or Northbridge</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        DATA_CACHE_REFILLS__MASK__AMD64_FAM12H_DATA_CACHE_REFILLS__SYSTEM = 0x1, <span class="comment">// Refill from the Northbridge</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        DATA_CACHE_REFILLS__MASK__AMD64_FAM12H_DATA_CACHE_REFILLS__L2_SHARED = 0x2, <span class="comment">// Shared-state line from L2</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        DATA_CACHE_REFILLS__MASK__AMD64_FAM12H_DATA_CACHE_REFILLS__L2_EXCLUSIVE = 0x4, <span class="comment">// Exclusive-state line from L2</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        DATA_CACHE_REFILLS__MASK__AMD64_FAM12H_DATA_CACHE_REFILLS__L2_OWNED = 0x8, <span class="comment">// Owned-state line from L2</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        DATA_CACHE_REFILLS__MASK__AMD64_FAM12H_DATA_CACHE_REFILLS__L2_MODIFIED = 0x10, <span class="comment">// Modified-state line from L2</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        DATA_CACHE_REFILLS__MASK__AMD64_FAM12H_DATA_CACHE_REFILLS__ALL = 0x1f, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        DATA_CACHE_REFILLS_FROM_SYSTEM = 0x43, <span class="comment">// Data Cache Refills from the Northbridge</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        DATA_CACHE_REFILLS_FROM_SYSTEM__MASK__AMD64_FAM12H_DATA_CACHE_REFILLS_FROM_NORTHBRIDGE__INVALID = 0x1, <span class="comment">// Invalid</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        DATA_CACHE_REFILLS_FROM_SYSTEM__MASK__AMD64_FAM12H_DATA_CACHE_REFILLS_FROM_NORTHBRIDGE__SHARED = 0x2, <span class="comment">// Shared</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        DATA_CACHE_REFILLS_FROM_SYSTEM__MASK__AMD64_FAM12H_DATA_CACHE_REFILLS_FROM_NORTHBRIDGE__EXCLUSIVE = 0x4, <span class="comment">// Exclusive</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        DATA_CACHE_REFILLS_FROM_SYSTEM__MASK__AMD64_FAM12H_DATA_CACHE_REFILLS_FROM_NORTHBRIDGE__OWNED = 0x8, <span class="comment">// Owned</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        DATA_CACHE_REFILLS_FROM_SYSTEM__MASK__AMD64_FAM12H_DATA_CACHE_REFILLS_FROM_NORTHBRIDGE__MODIFIED = 0x10, <span class="comment">// Modified</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        DATA_CACHE_REFILLS_FROM_SYSTEM__MASK__AMD64_FAM12H_DATA_CACHE_REFILLS_FROM_NORTHBRIDGE__ALL = 0x1f, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        DATA_CACHE_LINES_EVICTED = 0x44, <span class="comment">// Data Cache Lines Evicted</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        DATA_CACHE_LINES_EVICTED__MASK__AMD64_FAM12H_DATA_CACHE_LINES_EVICTED__INVALID = 0x1, <span class="comment">// Invalid</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        DATA_CACHE_LINES_EVICTED__MASK__AMD64_FAM12H_DATA_CACHE_LINES_EVICTED__SHARED = 0x2, <span class="comment">// Shared</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        DATA_CACHE_LINES_EVICTED__MASK__AMD64_FAM12H_DATA_CACHE_LINES_EVICTED__EXCLUSIVE = 0x4, <span class="comment">// Exclusive</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        DATA_CACHE_LINES_EVICTED__MASK__AMD64_FAM12H_DATA_CACHE_LINES_EVICTED__OWNED = 0x8, <span class="comment">// Owned</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        DATA_CACHE_LINES_EVICTED__MASK__AMD64_FAM12H_DATA_CACHE_LINES_EVICTED__MODIFIED = 0x10, <span class="comment">// Modified</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        DATA_CACHE_LINES_EVICTED__MASK__AMD64_FAM12H_DATA_CACHE_LINES_EVICTED__BY_PREFETCHNTA = 0x20, <span class="comment">// Cache line evicted was brought into the cache with by a PrefetchNTA instruction.</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        DATA_CACHE_LINES_EVICTED__MASK__AMD64_FAM12H_DATA_CACHE_LINES_EVICTED__NOT_BY_PREFETCHNTA = 0x40, <span class="comment">// Cache line evicted was not brought into the cache with by a PrefetchNTA instruction.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        DATA_CACHE_LINES_EVICTED__MASK__AMD64_FAM12H_DATA_CACHE_LINES_EVICTED__ALL = 0x7f, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        L1_DTLB_MISS_AND_L2_DTLB_HIT = 0x45, <span class="comment">// L1 DTLB Miss and L2 DTLB Hit</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        L1_DTLB_MISS_AND_L2_DTLB_HIT__MASK__AMD64_FAM12H_L1_DTLB_MISS_AND_L2_DTLB_HIT__L2_4K_TLB_HIT = 0x1, <span class="comment">// L2 4K TLB hit</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        L1_DTLB_MISS_AND_L2_DTLB_HIT__MASK__AMD64_FAM12H_L1_DTLB_MISS_AND_L2_DTLB_HIT__L2_2M_TLB_HIT = 0x2, <span class="comment">// L2 2M TLB hit</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        L1_DTLB_MISS_AND_L2_DTLB_HIT__MASK__AMD64_FAM12H_L1_DTLB_MISS_AND_L2_DTLB_HIT__L2_1G_TLB_HIT = 0x4, <span class="comment">// L2 1G TLB hit</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        L1_DTLB_MISS_AND_L2_DTLB_HIT__MASK__AMD64_FAM12H_L1_DTLB_MISS_AND_L2_DTLB_HIT__ALL = 0x7, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        L1_DTLB_AND_L2_DTLB_MISS = 0x46, <span class="comment">// L1 DTLB and L2 DTLB Miss</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        L1_DTLB_AND_L2_DTLB_MISS__MASK__AMD64_FAM12H_L1_DTLB_AND_L2_DTLB_MISS__4K_TLB_RELOAD = 0x1, <span class="comment">// 4K TLB reload</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        L1_DTLB_AND_L2_DTLB_MISS__MASK__AMD64_FAM12H_L1_DTLB_AND_L2_DTLB_MISS__2M_TLB_RELOAD = 0x2, <span class="comment">// 2M TLB reload</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        L1_DTLB_AND_L2_DTLB_MISS__MASK__AMD64_FAM12H_L1_DTLB_AND_L2_DTLB_MISS__1G_TLB_RELOAD = 0x4, <span class="comment">// 1G TLB reload</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        L1_DTLB_AND_L2_DTLB_MISS__MASK__AMD64_FAM12H_L1_DTLB_AND_L2_DTLB_MISS__ALL = 0x7, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        MISALIGNED_ACCESSES = 0x47, <span class="comment">// Misaligned Accesses</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        MICROARCHITECTURAL_LATE_CANCEL_OF_AN_ACCESS = 0x48, <span class="comment">// Microarchitectural Late Cancel of an Access</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        MICROARCHITECTURAL_EARLY_CANCEL_OF_AN_ACCESS = 0x49, <span class="comment">// Microarchitectural Early Cancel of an Access</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        PREFETCH_INSTRUCTIONS_DISPATCHED = 0x4b, <span class="comment">// Prefetch Instructions Dispatched</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        PREFETCH_INSTRUCTIONS_DISPATCHED__MASK__AMD64_FAM12H_PREFETCH_INSTRUCTIONS_DISPATCHED__LOAD = 0x1, <span class="comment">// Load (Prefetch</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        PREFETCH_INSTRUCTIONS_DISPATCHED__MASK__AMD64_FAM12H_PREFETCH_INSTRUCTIONS_DISPATCHED__STORE = 0x2, <span class="comment">// Store (PrefetchW)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        PREFETCH_INSTRUCTIONS_DISPATCHED__MASK__AMD64_FAM12H_PREFETCH_INSTRUCTIONS_DISPATCHED__NTA = 0x4, <span class="comment">// NTA (PrefetchNTA)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        PREFETCH_INSTRUCTIONS_DISPATCHED__MASK__AMD64_FAM12H_PREFETCH_INSTRUCTIONS_DISPATCHED__ALL = 0x7, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        DCACHE_MISSES_BY_LOCKED_INSTRUCTIONS = 0x4c, <span class="comment">// DCACHE Misses by Locked Instructions</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        DCACHE_MISSES_BY_LOCKED_INSTRUCTIONS__MASK__AMD64_FAM12H_DCACHE_MISSES_BY_LOCKED_INSTRUCTIONS__DATA_CACHE_MISSES_BY_LOCKED_INSTRUCTIONS = 0x2, <span class="comment">// Data cache misses by locked instructions</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        DCACHE_MISSES_BY_LOCKED_INSTRUCTIONS__MASK__AMD64_FAM12H_DCACHE_MISSES_BY_LOCKED_INSTRUCTIONS__ALL = 0x2, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        L1_DTLB_HIT = 0x4d, <span class="comment">// L1 DTLB Hit</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        L1_DTLB_HIT__MASK__AMD64_FAM12H_L1_DTLB_HIT__L1_4K_TLB_HIT = 0x1, <span class="comment">// L1 4K TLB hit</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        L1_DTLB_HIT__MASK__AMD64_FAM12H_L1_DTLB_HIT__L1_2M_TLB_HIT = 0x2, <span class="comment">// L1 2M TLB hit</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        L1_DTLB_HIT__MASK__AMD64_FAM12H_L1_DTLB_HIT__L1_1G_TLB_HIT = 0x4, <span class="comment">// L1 1G TLB hit</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        L1_DTLB_HIT__MASK__AMD64_FAM12H_L1_DTLB_HIT__ALL = 0x7, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        INEFFECTIVE_SW_PREFETCHES = 0x52, <span class="comment">// Ineffective Software Prefetches</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        INEFFECTIVE_SW_PREFETCHES__MASK__AMD64_FAM12H_INEFFECTIVE_SW_PREFETCHES__SW_PREFETCH_HIT_IN_L1 = 0x1, <span class="comment">// Software prefetch hit in the L1.</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        INEFFECTIVE_SW_PREFETCHES__MASK__AMD64_FAM12H_INEFFECTIVE_SW_PREFETCHES__SW_PREFETCH_HIT_IN_L2 = 0x8, <span class="comment">// Software prefetch hit in L2.</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        INEFFECTIVE_SW_PREFETCHES__MASK__AMD64_FAM12H_INEFFECTIVE_SW_PREFETCHES__ALL = 0x9, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        GLOBAL_TLB_FLUSHES = 0x54, <span class="comment">// Global TLB Flushes</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        MEMORY_REQUESTS = 0x65, <span class="comment">// Memory Requests by Type</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        MEMORY_REQUESTS__MASK__AMD64_FAM12H_MEMORY_REQUESTS__NON_CACHEABLE = 0x1, <span class="comment">// Requests to non-cacheable (UC) memory</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        MEMORY_REQUESTS__MASK__AMD64_FAM12H_MEMORY_REQUESTS__WRITE_COMBINING = 0x2, <span class="comment">// Requests to write-combining (WC) memory or WC buffer flushes to WB memory</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        MEMORY_REQUESTS__MASK__AMD64_FAM12H_MEMORY_REQUESTS__CACHE_DISABLED = 0x4, <span class="comment">// Requests to cache-disabled (CD) memory</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        MEMORY_REQUESTS__MASK__AMD64_FAM12H_MEMORY_REQUESTS__STREAMING_STORE = 0x80, <span class="comment">// Streaming store (SS) requests</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        MEMORY_REQUESTS__MASK__AMD64_FAM12H_MEMORY_REQUESTS__ALL = 0x87, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        DATA_PREFETCHES = 0x67, <span class="comment">// Data Prefetcher</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        DATA_PREFETCHES__MASK__AMD64_FAM12H_DATA_PREFETCHES__CANCELLED = 0x1, <span class="comment">// Cancelled prefetches</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        DATA_PREFETCHES__MASK__AMD64_FAM12H_DATA_PREFETCHES__ATTEMPTED = 0x2, <span class="comment">// Prefetch attempts</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        DATA_PREFETCHES__MASK__AMD64_FAM12H_DATA_PREFETCHES__ALL = 0x3, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        NORTHBRIDGE_READ_RESPONSES = 0x6c, <span class="comment">// Northbridge Read Responses by Coherency State</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        NORTHBRIDGE_READ_RESPONSES__MASK__AMD64_FAM12H_NORTHBRIDGE_READ_RESPONSES__EXCLUSIVE = 0x1, <span class="comment">// Exclusive</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        NORTHBRIDGE_READ_RESPONSES__MASK__AMD64_FAM12H_NORTHBRIDGE_READ_RESPONSES__MODIFIED = 0x2, <span class="comment">// Modified</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        NORTHBRIDGE_READ_RESPONSES__MASK__AMD64_FAM12H_NORTHBRIDGE_READ_RESPONSES__SHARED = 0x4, <span class="comment">// Shared</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        NORTHBRIDGE_READ_RESPONSES__MASK__AMD64_FAM12H_NORTHBRIDGE_READ_RESPONSES__OWNED = 0x8, <span class="comment">// Owned</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        NORTHBRIDGE_READ_RESPONSES__MASK__AMD64_FAM12H_NORTHBRIDGE_READ_RESPONSES__DATA_ERROR = 0x10, <span class="comment">// Data Error</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        NORTHBRIDGE_READ_RESPONSES__MASK__AMD64_FAM12H_NORTHBRIDGE_READ_RESPONSES__ALL = 0x1f, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        OCTWORDS_WRITTEN_TO_SYSTEM = 0x6d, <span class="comment">// Octwords Written to System</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        OCTWORDS_WRITTEN_TO_SYSTEM__MASK__AMD64_FAM12H_OCTWORDS_WRITTEN_TO_SYSTEM__OCTWORD_WRITE_TRANSFER = 0x1, <span class="comment">// Octword write transfer</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        OCTWORDS_WRITTEN_TO_SYSTEM__MASK__AMD64_FAM12H_OCTWORDS_WRITTEN_TO_SYSTEM__ALL = 0x1, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        CPU_CLK_UNHALTED = 0x76, <span class="comment">// CPU Clocks not Halted</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        REQUESTS_TO_L2 = 0x7d, <span class="comment">// Requests to L2 Cache</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        REQUESTS_TO_L2__MASK__AMD64_FAM12H_REQUESTS_TO_L2__INSTRUCTIONS = 0x1, <span class="comment">// IC fill</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        REQUESTS_TO_L2__MASK__AMD64_FAM12H_REQUESTS_TO_L2__DATA = 0x2, <span class="comment">// DC fill</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        REQUESTS_TO_L2__MASK__AMD64_FAM12H_REQUESTS_TO_L2__TLB_WALK = 0x4, <span class="comment">// TLB fill (page table walks)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        REQUESTS_TO_L2__MASK__AMD64_FAM12H_REQUESTS_TO_L2__SNOOP = 0x8, <span class="comment">// Tag snoop request</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        REQUESTS_TO_L2__MASK__AMD64_FAM12H_REQUESTS_TO_L2__CANCELLED = 0x10, <span class="comment">// Cancelled request</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        REQUESTS_TO_L2__MASK__AMD64_FAM12H_REQUESTS_TO_L2__HW_PREFETCH_FROM_DC = 0x20, <span class="comment">// Hardware prefetch from DC</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        REQUESTS_TO_L2__MASK__AMD64_FAM12H_REQUESTS_TO_L2__ALL = 0x3f, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        L2_CACHE_MISS = 0x7e, <span class="comment">// L2 Cache Misses</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        L2_CACHE_MISS__MASK__AMD64_FAM12H_L2_CACHE_MISS__INSTRUCTIONS = 0x1, <span class="comment">// IC fill</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        L2_CACHE_MISS__MASK__AMD64_FAM12H_L2_CACHE_MISS__DATA = 0x2, <span class="comment">// DC fill (includes possible replays</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        L2_CACHE_MISS__MASK__AMD64_FAM12H_L2_CACHE_MISS__TLB_WALK = 0x4, <span class="comment">// TLB page table walk</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        L2_CACHE_MISS__MASK__AMD64_FAM12H_L2_CACHE_MISS__HW_PREFETCH_FROM_DC = 0x8, <span class="comment">// Hardware prefetch from DC</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        L2_CACHE_MISS__MASK__AMD64_FAM12H_L2_CACHE_MISS__ALL = 0xf, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        L2_FILL_WRITEBACK = 0x7f, <span class="comment">// L2 Fill/Writeback</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        L2_FILL_WRITEBACK__MASK__AMD64_FAM12H_L2_FILL_WRITEBACK__L2_FILLS = 0x1, <span class="comment">// L2 fills (victims from L1 caches</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        L2_FILL_WRITEBACK__MASK__AMD64_FAM12H_L2_FILL_WRITEBACK__L2_WRITEBACKS = 0x2, <span class="comment">// L2 Writebacks to system.</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        L2_FILL_WRITEBACK__MASK__AMD64_FAM12H_L2_FILL_WRITEBACK__ALL = 0x3, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        PAGE_SIZE_MISMATCHES = 0x165, <span class="comment">// Page Size Mismatches</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        PAGE_SIZE_MISMATCHES__MASK__AMD64_FAM12H_PAGE_SIZE_MISMATCHES__GUEST_LARGER = 0x1, <span class="comment">// Guest page size is larger than the host page size.</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        PAGE_SIZE_MISMATCHES__MASK__AMD64_FAM12H_PAGE_SIZE_MISMATCHES__MTRR_MISMATCH = 0x2, <span class="comment">// MTRR mismatch.</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        PAGE_SIZE_MISMATCHES__MASK__AMD64_FAM12H_PAGE_SIZE_MISMATCHES__HOST_LARGER = 0x4, <span class="comment">// Host page size is larger than the guest page size.</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        PAGE_SIZE_MISMATCHES__MASK__AMD64_FAM12H_PAGE_SIZE_MISMATCHES__ALL = 0x7, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        INSTRUCTION_CACHE_FETCHES = 0x80, <span class="comment">// Instruction Cache Fetches</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        INSTRUCTION_CACHE_MISSES = 0x81, <span class="comment">// Instruction Cache Misses</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        INSTRUCTION_CACHE_REFILLS_FROM_L2 = 0x82, <span class="comment">// Instruction Cache Refills from L2</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        INSTRUCTION_CACHE_REFILLS_FROM_SYSTEM = 0x83, <span class="comment">// Instruction Cache Refills from System</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        L1_ITLB_MISS_AND_L2_ITLB_HIT = 0x84, <span class="comment">// L1 ITLB Miss and L2 ITLB Hit</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        L1_ITLB_MISS_AND_L2_ITLB_MISS = 0x85, <span class="comment">// L1 ITLB Miss and L2 ITLB Miss</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        L1_ITLB_MISS_AND_L2_ITLB_MISS__MASK__AMD64_FAM12H_L1_ITLB_MISS_AND_L2_ITLB_MISS__4K_PAGE_FETCHES = 0x1, <span class="comment">// Instruction fetches to a 4K page.</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        L1_ITLB_MISS_AND_L2_ITLB_MISS__MASK__AMD64_FAM12H_L1_ITLB_MISS_AND_L2_ITLB_MISS__2M_PAGE_FETCHES = 0x2, <span class="comment">// Instruction fetches to a 2M page.</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        L1_ITLB_MISS_AND_L2_ITLB_MISS__MASK__AMD64_FAM12H_L1_ITLB_MISS_AND_L2_ITLB_MISS__ALL = 0x3, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        PIPELINE_RESTART_DUE_TO_INSTRUCTION_STREAM_PROBE = 0x86, <span class="comment">// Pipeline Restart Due to Instruction Stream Probe</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        INSTRUCTION_FETCH_STALL = 0x87, <span class="comment">// Instruction Fetch Stall</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        RETURN_STACK_HITS = 0x88, <span class="comment">// Return Stack Hits</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        RETURN_STACK_OVERFLOWS = 0x89, <span class="comment">// Return Stack Overflows</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        INSTRUCTION_CACHE_VICTIMS = 0x8b, <span class="comment">// Instruction Cache Victims</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        INSTRUCTION_CACHE_LINES_INVALIDATED = 0x8c, <span class="comment">// Instruction Cache Lines Invalidated</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        INSTRUCTION_CACHE_LINES_INVALIDATED__MASK__AMD64_FAM12H_INSTRUCTION_CACHE_LINES_INVALIDATED__INVALIDATING_PROBE_NO_IN_FLIGHT = 0x1, <span class="comment">// Invalidating probe that did not hit any in-flight instructions.</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        INSTRUCTION_CACHE_LINES_INVALIDATED__MASK__AMD64_FAM12H_INSTRUCTION_CACHE_LINES_INVALIDATED__INVALIDATING_PROBE_ONE_OR_MORE_IN_FLIGHT = 0x2, <span class="comment">// Invalidating probe that hit one or more in-flight instructions.</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        INSTRUCTION_CACHE_LINES_INVALIDATED__MASK__AMD64_FAM12H_INSTRUCTION_CACHE_LINES_INVALIDATED__SMC_NO_INFLIGHT = 0x4, <span class="comment">// SMC that did not hit any in-flight instructions.</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        INSTRUCTION_CACHE_LINES_INVALIDATED__MASK__AMD64_FAM12H_INSTRUCTION_CACHE_LINES_INVALIDATED__SMC_INFLIGHT = 0x8, <span class="comment">// SMC that hit one or more in-flight instructions.</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        INSTRUCTION_CACHE_LINES_INVALIDATED__MASK__AMD64_FAM12H_INSTRUCTION_CACHE_LINES_INVALIDATED__ALL = 0xf, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        ITLB_RELOADS = 0x99, <span class="comment">// ITLB Reloads</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        ITLB_RELOADS_ABORTED = 0x9a, <span class="comment">// ITLB Reloads Aborted</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        RETIRED_INSTRUCTIONS = 0xc0, <span class="comment">// Retired Instructions</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        RETIRED_UOPS = 0xc1, <span class="comment">// Retired uops</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        RETIRED_BRANCH_INSTRUCTIONS = 0xc2, <span class="comment">// Retired Branch Instructions</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        RETIRED_MISPREDICTED_BRANCH_INSTRUCTIONS = 0xc3, <span class="comment">// Retired Mispredicted Branch Instructions</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        RETIRED_TAKEN_BRANCH_INSTRUCTIONS = 0xc4, <span class="comment">// Retired Taken Branch Instructions</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        RETIRED_TAKEN_BRANCH_INSTRUCTIONS_MISPREDICTED = 0xc5, <span class="comment">// Retired Taken Branch Instructions Mispredicted</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        RETIRED_FAR_CONTROL_TRANSFERS = 0xc6, <span class="comment">// Retired Far Control Transfers</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        RETIRED_BRANCH_RESYNCS = 0xc7, <span class="comment">// Retired Branch Resyncs</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        RETIRED_NEAR_RETURNS = 0xc8, <span class="comment">// Retired Near Returns</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        RETIRED_NEAR_RETURNS_MISPREDICTED = 0xc9, <span class="comment">// Retired Near Returns Mispredicted</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        RETIRED_INDIRECT_BRANCHES_MISPREDICTED = 0xca, <span class="comment">// Retired Indirect Branches Mispredicted</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        RETIRED_MMX_AND_FP_INSTRUCTIONS = 0xcb, <span class="comment">// Retired MMX/FP Instructions</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        RETIRED_MMX_AND_FP_INSTRUCTIONS__MASK__AMD64_FAM12H_RETIRED_MMX_AND_FP_INSTRUCTIONS__X87 = 0x1, <span class="comment">// X87 instructions</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        RETIRED_MMX_AND_FP_INSTRUCTIONS__MASK__AMD64_FAM12H_RETIRED_MMX_AND_FP_INSTRUCTIONS__MMX_AND_3DNOW = 0x2, <span class="comment">// MMX and 3DNow! instructions</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        RETIRED_MMX_AND_FP_INSTRUCTIONS__MASK__AMD64_FAM12H_RETIRED_MMX_AND_FP_INSTRUCTIONS__SSE_AND_SSE2 = 0x4, <span class="comment">// SSE and SSE2 instructions</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        RETIRED_MMX_AND_FP_INSTRUCTIONS__MASK__AMD64_FAM12H_RETIRED_MMX_AND_FP_INSTRUCTIONS__ALL = 0x7, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        INTERRUPTS_MASKED_CYCLES = 0xcd, <span class="comment">// Interrupts-Masked Cycles</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        INTERRUPTS_MASKED_CYCLES_WITH_INTERRUPT_PENDING = 0xce, <span class="comment">// Interrupts-Masked Cycles with Interrupt Pending</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        INTERRUPTS_TAKEN = 0xcf, <span class="comment">// Interrupts Taken</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        DECODER_EMPTY = 0xd0, <span class="comment">// Decoder Empty</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        DISPATCH_STALLS = 0xd1, <span class="comment">// Dispatch Stalls</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        DISPATCH_STALL_FOR_BRANCH_ABORT = 0xd2, <span class="comment">// Dispatch Stall for Branch Abort to Retire</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        DISPATCH_STALL_FOR_SERIALIZATION = 0xd3, <span class="comment">// Dispatch Stall for Serialization</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        DISPATCH_STALL_FOR_SEGMENT_LOAD = 0xd4, <span class="comment">// Dispatch Stall for Segment Load</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        DISPATCH_STALL_FOR_REORDER_BUFFER_FULL = 0xd5, <span class="comment">// Dispatch Stall for Reorder Buffer Full</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        DISPATCH_STALL_FOR_RESERVATION_STATION_FULL = 0xd6, <span class="comment">// Dispatch Stall for Reservation Station Full</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        DISPATCH_STALL_FOR_FPU_FULL = 0xd7, <span class="comment">// Dispatch Stall for FPU Full</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        DISPATCH_STALL_FOR_LS_FULL = 0xd8, <span class="comment">// Dispatch Stall for LS Full</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        DISPATCH_STALL_WAITING_FOR_ALL_QUIET = 0xd9, <span class="comment">// Dispatch Stall Waiting for All Quiet</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        DISPATCH_STALL_FOR_FAR_TRANSFER_OR_RSYNC = 0xda, <span class="comment">// Dispatch Stall for Far Transfer or Resync to Retire</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        FPU_EXCEPTIONS = 0xdb, <span class="comment">// FPU Exceptions</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        FPU_EXCEPTIONS__MASK__AMD64_FAM12H_FPU_EXCEPTIONS__X87_RECLASS_MICROFAULTS = 0x1, <span class="comment">// X87 reclass microfaults</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        FPU_EXCEPTIONS__MASK__AMD64_FAM12H_FPU_EXCEPTIONS__SSE_RETYPE_MICROFAULTS = 0x2, <span class="comment">// SSE retype microfaults</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        FPU_EXCEPTIONS__MASK__AMD64_FAM12H_FPU_EXCEPTIONS__SSE_RECLASS_MICROFAULTS = 0x4, <span class="comment">// SSE reclass microfaults</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        FPU_EXCEPTIONS__MASK__AMD64_FAM12H_FPU_EXCEPTIONS__SSE_AND_X87_MICROTRAPS = 0x8, <span class="comment">// SSE and x87 microtraps</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        FPU_EXCEPTIONS__MASK__AMD64_FAM12H_FPU_EXCEPTIONS__ALL = 0xf, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        DR0_BREAKPOINT_MATCHES = 0xdc, <span class="comment">// DR0 Breakpoint Matches</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        DR1_BREAKPOINT_MATCHES = 0xdd, <span class="comment">// DR1 Breakpoint Matches</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        DR2_BREAKPOINT_MATCHES = 0xde, <span class="comment">// DR2 Breakpoint Matches</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        DR3_BREAKPOINT_MATCHES = 0xdf, <span class="comment">// DR3 Breakpoint Matches</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        RETIRED_X87_OPS = 0x1c0, <span class="comment">// Retired x87 Floating Point Operations</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        RETIRED_X87_OPS__MASK__AMD64_FAM12H_RETIRED_X87_OPS__ADD_SUB_OPS = 0x1, <span class="comment">// Add/subtract ops</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        RETIRED_X87_OPS__MASK__AMD64_FAM12H_RETIRED_X87_OPS__MUL_OPS = 0x2, <span class="comment">// Multiply ops</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        RETIRED_X87_OPS__MASK__AMD64_FAM12H_RETIRED_X87_OPS__DIV_OPS = 0x4, <span class="comment">// Divide ops</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        RETIRED_X87_OPS__MASK__AMD64_FAM12H_RETIRED_X87_OPS__ALL = 0x7, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        LFENCE_INST_RETIRED = 0x1d3, <span class="comment">// LFENCE Instructions Retired</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        SFENCE_INST_RETIRED = 0x1d4, <span class="comment">// SFENCE Instructions Retired</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        MFENCE_INST_RETIRED = 0x1d5, <span class="comment">// MFENCE Instructions Retired</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        DRAM_ACCESSES_PAGE = 0xe0, <span class="comment">// DRAM Accesses</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        DRAM_ACCESSES_PAGE__MASK__AMD64_FAM12H_DRAM_ACCESSES_PAGE__DCT0_HIT = 0x1, <span class="comment">// DCT0 Page hit</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        DRAM_ACCESSES_PAGE__MASK__AMD64_FAM12H_DRAM_ACCESSES_PAGE__DCT0_MISS = 0x2, <span class="comment">// DCT0 Page Miss</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        DRAM_ACCESSES_PAGE__MASK__AMD64_FAM12H_DRAM_ACCESSES_PAGE__DCT0_CONFLICT = 0x4, <span class="comment">// DCT0 Page Conflict</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        DRAM_ACCESSES_PAGE__MASK__AMD64_FAM12H_DRAM_ACCESSES_PAGE__DCT1_PAGE_HIT = 0x8, <span class="comment">// DCT1 Page hit</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        DRAM_ACCESSES_PAGE__MASK__AMD64_FAM12H_DRAM_ACCESSES_PAGE__DCT1_PAGE_MISS = 0x10, <span class="comment">// DCT1 Page Miss</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        DRAM_ACCESSES_PAGE__MASK__AMD64_FAM12H_DRAM_ACCESSES_PAGE__DCT1_PAGE_CONFLICT = 0x20, <span class="comment">// DCT1 Page Conflict</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        DRAM_ACCESSES_PAGE__MASK__AMD64_FAM12H_DRAM_ACCESSES_PAGE__WRITE_REQUEST = 0x40, <span class="comment">// Write request.</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        DRAM_ACCESSES_PAGE__MASK__AMD64_FAM12H_DRAM_ACCESSES_PAGE__READ_REQUEST = 0x80, <span class="comment">// Read request.</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        DRAM_ACCESSES_PAGE__MASK__AMD64_FAM12H_DRAM_ACCESSES_PAGE__ALL = 0xff, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        MEMORY_CONTROLLER_0_PAGE = 0xe1, <span class="comment">// DRAM Controller 0 Page Table Events</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        MEMORY_CONTROLLER_0_PAGE__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_PAGE_TABLE_EVENTS__PAGE_TABLE_OVERFLOW = 0x1, <span class="comment">// Page Table Overflow</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        MEMORY_CONTROLLER_0_PAGE__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_PAGE_TABLE_EVENTS__STALE_TABLE_ENTRY_HITS = 0x2, <span class="comment">// Number of stale table entry hits. (hit on a page closed too soon).</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        MEMORY_CONTROLLER_0_PAGE__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_PAGE_TABLE_EVENTS__PAGE_TABLE_IDLE_CYCLE_LIMIT_INCREMENTED = 0x4, <span class="comment">// Page table idle cycle limit incremented.</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        MEMORY_CONTROLLER_0_PAGE__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_PAGE_TABLE_EVENTS__PAGE_TABLE_IDLE_CYCLE_LIMIT_DECREMENTED = 0x8, <span class="comment">// Page table idle cycle limit decremented.</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        MEMORY_CONTROLLER_0_PAGE__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_PAGE_TABLE_EVENTS__PAGE_TABLE_CLOSED_INACTIVITY = 0x10, <span class="comment">// Page table is closed due to row inactivity.</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        MEMORY_CONTROLLER_0_PAGE__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_PAGE_TABLE_EVENTS__ALL = 0x1f, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        MEMORY_CONTROLLER_SLOT_MISSES = 0xe2, <span class="comment">// Memory Controller DRAM Command Slots Missed</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        MEMORY_CONTROLLER_SLOT_MISSES__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_SLOT_MISSES__DCT0_RBD = 0x10, <span class="comment">// DCT0 RBD.</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        MEMORY_CONTROLLER_SLOT_MISSES__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_SLOT_MISSES__DCT1_RBD = 0x20, <span class="comment">// DCT1 RBD.</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        MEMORY_CONTROLLER_SLOT_MISSES__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_SLOT_MISSES__DCT0_PREFETCH = 0x40, <span class="comment">// DCT0 Prefetch.</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        MEMORY_CONTROLLER_SLOT_MISSES__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_SLOT_MISSES__DCT1_PREFETCH = 0x80, <span class="comment">// DCT1 Prefetch.</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        MEMORY_CONTROLLER_SLOT_MISSES__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_SLOT_MISSES__ALL = 0xf0, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        MEMORY_CONTROLLER_TURNAROUNDS = 0xe3, <span class="comment">// Memory Controller Turnarounds</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        MEMORY_CONTROLLER_TURNAROUNDS__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_TURNAROUNDS__DCT0_READ_TO_WRITE = 0x1, <span class="comment">// DCT0 read-to-write turnaround.</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        MEMORY_CONTROLLER_TURNAROUNDS__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_TURNAROUNDS__DCT0_WRITE_TO_READ = 0x2, <span class="comment">// DCT0 write-to-read turnaround</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        MEMORY_CONTROLLER_TURNAROUNDS__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_TURNAROUNDS__DCT1_READ_TO_WRITE = 0x8, <span class="comment">// DCT1 read-to-write turnaround.</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        MEMORY_CONTROLLER_TURNAROUNDS__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_TURNAROUNDS__DCT1_WRITE_TO_READ = 0x10, <span class="comment">// DCT1 write-to-read turnaround</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        MEMORY_CONTROLLER_TURNAROUNDS__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_TURNAROUNDS__ALL = 0x1b, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        MEMORY_CONTROLLER_RBD_QUEUE = 0xe4, <span class="comment">// Memory Controller RBD Queue Events</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        MEMORY_CONTROLLER_RBD_QUEUE__MASK__AMD64_FAM12H_MEMORY_RBD_QUEUE__COUNTER_REACHED = 0x4, <span class="comment">// D18F2x[1</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        MEMORY_CONTROLLER_RBD_QUEUE__MASK__AMD64_FAM12H_MEMORY_RBD_QUEUE__BANK_CLOSED = 0x8, <span class="comment">// Bank is closed due to bank conflict with an outstanding request in the RBD queue.</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        MEMORY_CONTROLLER_RBD_QUEUE__MASK__AMD64_FAM12H_MEMORY_RBD_QUEUE__ALL = 0xc, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        MEMORY_CONTROLLER_1_PAGE = 0xe5, <span class="comment">// DRAM Controller 1 Page Table Events</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        MEMORY_CONTROLLER_1_PAGE__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_PAGE_TABLE_EVENTS__PAGE_TABLE_OVERFLOW = 0x1, <span class="comment">// Page Table Overflow</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        MEMORY_CONTROLLER_1_PAGE__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_PAGE_TABLE_EVENTS__STALE_TABLE_ENTRY_HITS = 0x2, <span class="comment">// Number of stale table entry hits. (hit on a page closed too soon).</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        MEMORY_CONTROLLER_1_PAGE__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_PAGE_TABLE_EVENTS__PAGE_TABLE_IDLE_CYCLE_LIMIT_INCREMENTED = 0x4, <span class="comment">// Page table idle cycle limit incremented.</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        MEMORY_CONTROLLER_1_PAGE__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_PAGE_TABLE_EVENTS__PAGE_TABLE_IDLE_CYCLE_LIMIT_DECREMENTED = 0x8, <span class="comment">// Page table idle cycle limit decremented.</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        MEMORY_CONTROLLER_1_PAGE__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_PAGE_TABLE_EVENTS__PAGE_TABLE_CLOSED_INACTIVITY = 0x10, <span class="comment">// Page table is closed due to row inactivity.</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        MEMORY_CONTROLLER_1_PAGE__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_PAGE_TABLE_EVENTS__ALL = 0x1f, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        THERMAL_STATUS = 0xe8, <span class="comment">// Thermal Status</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        THERMAL_STATUS__MASK__AMD64_FAM12H_THERMAL_STATUS__MEMHOT_L_ASSERTIONS = 0x1, <span class="comment">// MEMHOT_L assertions.</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        THERMAL_STATUS__MASK__AMD64_FAM12H_THERMAL_STATUS__HTC_TRANSITIONS = 0x4, <span class="comment">// Number of times the HTC transitions from inactive to active.</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        THERMAL_STATUS__MASK__AMD64_FAM12H_THERMAL_STATUS__CLOCKS_HTC_P_STATE_INACTIVE = 0x20, <span class="comment">// Number of clocks HTC P-state is inactive.</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        THERMAL_STATUS__MASK__AMD64_FAM12H_THERMAL_STATUS__CLOCKS_HTC_P_STATE_ACTIVE = 0x40, <span class="comment">// Number of clocks HTC P-state is active</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        THERMAL_STATUS__MASK__AMD64_FAM12H_THERMAL_STATUS__PROCHOT_L_ASSERTIONS = 0x80, <span class="comment">// PROCHOT_L asserted by an external source and the assertion causes a P-state change.</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        THERMAL_STATUS__MASK__AMD64_FAM12H_THERMAL_STATUS__ALL = 0xe5, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        CPU_IO_REQUESTS_TO_MEMORY_IO = 0xe9, <span class="comment">// CPU/IO Requests to Memory/IO</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        CPU_IO_REQUESTS_TO_MEMORY_IO__MASK__AMD64_FAM12H_CPU_IO_REQUESTS_TO_MEMORY_IO__I_O_TO_I_O = 0x1, <span class="comment">// IO to IO</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        CPU_IO_REQUESTS_TO_MEMORY_IO__MASK__AMD64_FAM12H_CPU_IO_REQUESTS_TO_MEMORY_IO__I_O_TO_MEM = 0x2, <span class="comment">// IO to Mem</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        CPU_IO_REQUESTS_TO_MEMORY_IO__MASK__AMD64_FAM12H_CPU_IO_REQUESTS_TO_MEMORY_IO__CPU_TO_I_O = 0x4, <span class="comment">// CPU to IO</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        CPU_IO_REQUESTS_TO_MEMORY_IO__MASK__AMD64_FAM12H_CPU_IO_REQUESTS_TO_MEMORY_IO__CPU_TO_MEM = 0x8, <span class="comment">// CPU to Mem</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        CPU_IO_REQUESTS_TO_MEMORY_IO__MASK__AMD64_FAM12H_CPU_IO_REQUESTS_TO_MEMORY_IO__ALL = 0x0f, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        CACHE_BLOCK = 0xea, <span class="comment">// Cache Block Commands</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        CACHE_BLOCK__MASK__AMD64_FAM12H_CACHE_BLOCK__VICTIM_WRITEBACK = 0x1, <span class="comment">// Victim Block (Writeback)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        CACHE_BLOCK__MASK__AMD64_FAM12H_CACHE_BLOCK__DCACHE_LOAD_MISS = 0x4, <span class="comment">// Read Block (Dcache load miss refill)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        CACHE_BLOCK__MASK__AMD64_FAM12H_CACHE_BLOCK__SHARED_ICACHE_REFILL = 0x8, <span class="comment">// Read Block Shared (Icache refill)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        CACHE_BLOCK__MASK__AMD64_FAM12H_CACHE_BLOCK__READ_BLOCK_MODIFIED = 0x10, <span class="comment">// Read Block Modified (Dcache store miss refill)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        CACHE_BLOCK__MASK__AMD64_FAM12H_CACHE_BLOCK__READ_TO_DIRTY = 0x20, <span class="comment">// Change-to-Dirty (first store to clean block already in cache)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        CACHE_BLOCK__MASK__AMD64_FAM12H_CACHE_BLOCK__ALL = 0x3d, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        SIZED_COMMANDS = 0xeb, <span class="comment">// Sized Commands</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        SIZED_COMMANDS__MASK__AMD64_FAM12H_SIZED_COMMANDS__NON_POSTED_WRITE_BYTE = 0x1, <span class="comment">// Non-Posted SzWr Byte (1-32 bytes) Legacy or mapped IO</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        SIZED_COMMANDS__MASK__AMD64_FAM12H_SIZED_COMMANDS__NON_POSTED_WRITE_DWORD = 0x2, <span class="comment">// Non-Posted SzWr DW (1-16 dwords) Legacy or mapped IO</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        SIZED_COMMANDS__MASK__AMD64_FAM12H_SIZED_COMMANDS__POSTED_WRITE_BYTE = 0x4, <span class="comment">// Posted SzWr Byte (1-32 bytes) Subcache-line DMA writes</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        SIZED_COMMANDS__MASK__AMD64_FAM12H_SIZED_COMMANDS__POSTED_WRITE_DWORD = 0x8, <span class="comment">// Posted SzWr DW (1-16 dwords) Block-oriented DMA writes</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        SIZED_COMMANDS__MASK__AMD64_FAM12H_SIZED_COMMANDS__READ_BYTE_4_BYTES = 0x10, <span class="comment">// SzRd Byte (4 bytes) Legacy or mapped IO</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        SIZED_COMMANDS__MASK__AMD64_FAM12H_SIZED_COMMANDS__READ_DWORD_1_16_DWORDS = 0x20, <span class="comment">// SzRd DW (1-16 dwords) Block-oriented DMA reads</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        SIZED_COMMANDS__MASK__AMD64_FAM12H_SIZED_COMMANDS__ALL = 0x3f, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        PROBE = 0xec, <span class="comment">// Probe Responses and Upstream Requests</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        PROBE__MASK__AMD64_FAM12H_PROBE__MISS = 0x1, <span class="comment">// Probe miss</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        PROBE__MASK__AMD64_FAM12H_PROBE__HIT_CLEAN = 0x2, <span class="comment">// Probe hit clean</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        PROBE__MASK__AMD64_FAM12H_PROBE__HIT_DIRTY_NO_MEMORY_CANCEL = 0x4, <span class="comment">// Probe hit dirty without memory cancel (probed by Sized Write or Change2Dirty)</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        PROBE__MASK__AMD64_FAM12H_PROBE__HIT_DIRTY_WITH_MEMORY_CANCEL = 0x8, <span class="comment">// Probe hit dirty with memory cancel (probed by DMA read or cache refill request)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        PROBE__MASK__AMD64_FAM12H_PROBE__UPSTREAM_HIGH_PRIORITY_READS = 0x10, <span class="comment">// Upstream high priority reads.</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        PROBE__MASK__AMD64_FAM12H_PROBE__UPSTREAM_LOW_PRIORITY_READS = 0x20, <span class="comment">// Upstream low priority reads.</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        PROBE__MASK__AMD64_FAM12H_PROBE__UPSTREAM_LOW_PRIORITY_WRITES = 0x80, <span class="comment">// Upstream low priority writes.</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        PROBE__MASK__AMD64_FAM12H_PROBE__ALL = 0xbf, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        DEV = 0xee, <span class="comment">// DEV Events</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        DEV__MASK__AMD64_FAM12H_DEV__DEV_HIT = 0x10, <span class="comment">// DEV hit</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        DEV__MASK__AMD64_FAM12H_DEV__DEV_MISS = 0x20, <span class="comment">// DEV miss</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        DEV__MASK__AMD64_FAM12H_DEV__DEV_ERROR = 0x40, <span class="comment">// DEV error</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        DEV__MASK__AMD64_FAM12H_DEV__ALL = 0x70, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        MEMORY_CONTROLLER_REQUESTS = 0x1f0, <span class="comment">// Memory Controller Requests</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        MEMORY_CONTROLLER_REQUESTS__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_REQUESTS__32_BYTES_WRITES = 0x8, <span class="comment">// 32 Bytes Sized Writes</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        MEMORY_CONTROLLER_REQUESTS__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_REQUESTS__64_BYTES_WRITES = 0x10, <span class="comment">// 64 Bytes Sized Writes</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        MEMORY_CONTROLLER_REQUESTS__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_REQUESTS__32_BYTES_READS = 0x20, <span class="comment">// 32 Bytes Sized Reads</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        MEMORY_CONTROLLER_REQUESTS__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_REQUESTS__64_BYTES_READS = 0x40, <span class="comment">// 64 Byte Sized Reads</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        MEMORY_CONTROLLER_REQUESTS__MASK__AMD64_FAM12H_MEMORY_CONTROLLER_REQUESTS__ALL = 0x78, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        SIDEBAND_SIGNALS = 0x1e9, <span class="comment">// Sideband Signals and Special Cycles</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        SIDEBAND_SIGNALS__MASK__AMD64_FAM12H_SIDEBAND_SIGNALS__STOPGRANT = 0x2, <span class="comment">// STOPGRANT</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        SIDEBAND_SIGNALS__MASK__AMD64_FAM12H_SIDEBAND_SIGNALS__SHUTDOWN = 0x4, <span class="comment">// SHUTDOWN</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        SIDEBAND_SIGNALS__MASK__AMD64_FAM12H_SIDEBAND_SIGNALS__WBINVD = 0x8, <span class="comment">// WBINVD</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        SIDEBAND_SIGNALS__MASK__AMD64_FAM12H_SIDEBAND_SIGNALS__INVD = 0x10, <span class="comment">// INVD</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        SIDEBAND_SIGNALS__MASK__AMD64_FAM12H_SIDEBAND_SIGNALS__ALL = 0x1e, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        INTERRUPT_EVENTS = 0x1ea, <span class="comment">// Interrupt Events</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        INTERRUPT_EVENTS__MASK__AMD64_FAM12H_INTERRUPT_EVENTS__FIXED_AND_LPA = 0x1, <span class="comment">// Fixed and LPA</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        INTERRUPT_EVENTS__MASK__AMD64_FAM12H_INTERRUPT_EVENTS__LPA = 0x2, <span class="comment">// LPA</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        INTERRUPT_EVENTS__MASK__AMD64_FAM12H_INTERRUPT_EVENTS__SMI = 0x4, <span class="comment">// SMI</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        INTERRUPT_EVENTS__MASK__AMD64_FAM12H_INTERRUPT_EVENTS__NMI = 0x8, <span class="comment">// NMI</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        INTERRUPT_EVENTS__MASK__AMD64_FAM12H_INTERRUPT_EVENTS__INIT = 0x10, <span class="comment">// INIT</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        INTERRUPT_EVENTS__MASK__AMD64_FAM12H_INTERRUPT_EVENTS__STARTUP = 0x20, <span class="comment">// STARTUP</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        INTERRUPT_EVENTS__MASK__AMD64_FAM12H_INTERRUPT_EVENTS__INT = 0x40, <span class="comment">// INT</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        INTERRUPT_EVENTS__MASK__AMD64_FAM12H_INTERRUPT_EVENTS__EOI = 0x80, <span class="comment">// EOI</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        INTERRUPT_EVENTS__MASK__AMD64_FAM12H_INTERRUPT_EVENTS__ALL = 0xff, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        </div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    };</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;};</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160; </div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="keyword">namespace </span>fam12h = optkit::amd64::fam12h;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
