#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Dec 21 23:22:47 2021
# Process ID: 2700
# Current directory: C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18596 C:\Users\Nicola\Documents\university\MSc_physics_of_data\S1_management_and_analysis_of_physics_dataset\lab_projects\11_UART_receiver\UART_receiver.xpr
# Log file: C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/vivado.log
# Journal file: C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 715.121 ; gain = 107.371
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Dec 21 23:34:26 2021] Launched synth_1...
Run output will be captured here: C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_UART_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_UART_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/UART_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/sampler_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sampler_gen'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 58bf67f755f740e7b539268d6e62375e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_UART_receiver_behav xil_defaultlib.tb_UART_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.pulse_gen [pulse_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_line [delay_line_default]
Compiling architecture rtl of entity xil_defaultlib.sampler_gen [sampler_gen_default]
Compiling architecture rtl of entity xil_defaultlib.UART_receiver [uart_receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart_receiver
Built simulation snapshot tb_UART_receiver_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 774.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_UART_receiver_behav -key {Behavioral:sim_1:Functional:tb_UART_receiver} -tclbatch {tb_UART_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_UART_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 775.598 ; gain = 1.148
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_UART_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 775.598 ; gain = 1.148
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Dec 21 23:41:32 2021] Launched synth_1...
Run output will be captured here: C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Dec 21 23:45:19 2021] Launched synth_1...
Run output will be captured here: C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_UART_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_UART_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/delay_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay_line'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/sampler_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sampler_gen'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 58bf67f755f740e7b539268d6e62375e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_UART_receiver_behav xil_defaultlib.tb_UART_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.pulse_gen [pulse_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_line [delay_line_default]
Compiling architecture rtl of entity xil_defaultlib.sampler_gen [sampler_gen_default]
Compiling architecture rtl of entity xil_defaultlib.UART_receiver [uart_receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart_receiver
Built simulation snapshot tb_UART_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_UART_receiver_behav -key {Behavioral:sim_1:Functional:tb_UART_receiver} -tclbatch {tb_UART_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_UART_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_UART_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 826.262 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_UART_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_UART_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/sampler_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sampler_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sim_1/new/tb_UART_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_UART_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 58bf67f755f740e7b539268d6e62375e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_UART_receiver_behav xil_defaultlib.tb_UART_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.pulse_gen [pulse_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_line [delay_line_default]
Compiling architecture rtl of entity xil_defaultlib.sampler_gen [sampler_gen_default]
Compiling architecture rtl of entity xil_defaultlib.UART_receiver [uart_receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart_receiver
Built simulation snapshot tb_UART_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 826.262 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue Dec 21 23:52:30 2021] Launched synth_1...
Run output will be captured here: C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.runs/synth_1/runme.log
add_bp {C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/UART_receiver.vhd} 110
remove_bps -file {C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/UART_receiver.vhd} -line 110
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_UART_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_UART_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/UART_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 58bf67f755f740e7b539268d6e62375e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_UART_receiver_behav xil_defaultlib.tb_UART_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.pulse_gen [pulse_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_line [delay_line_default]
Compiling architecture rtl of entity xil_defaultlib.sampler_gen [sampler_gen_default]
Compiling architecture rtl of entity xil_defaultlib.UART_receiver [uart_receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart_receiver
Built simulation snapshot tb_UART_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 826.262 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_UART_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_UART_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sim_1/new/tb_UART_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_UART_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 58bf67f755f740e7b539268d6e62375e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_UART_receiver_behav xil_defaultlib.tb_UART_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.pulse_gen [pulse_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_line [delay_line_default]
Compiling architecture rtl of entity xil_defaultlib.sampler_gen [sampler_gen_default]
Compiling architecture rtl of entity xil_defaultlib.UART_receiver [uart_receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart_receiver
Built simulation snapshot tb_UART_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 826.262 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_UART_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_UART_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sim_1/new/tb_UART_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_UART_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 58bf67f755f740e7b539268d6e62375e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_UART_receiver_behav xil_defaultlib.tb_UART_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.pulse_gen [pulse_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_line [delay_line_default]
Compiling architecture rtl of entity xil_defaultlib.sampler_gen [sampler_gen_default]
Compiling architecture rtl of entity xil_defaultlib.UART_receiver [uart_receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart_receiver
Built simulation snapshot tb_UART_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 826.262 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_UART_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_UART_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/UART_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sim_1/new/tb_UART_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_UART_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 58bf67f755f740e7b539268d6e62375e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_UART_receiver_behav xil_defaultlib.tb_UART_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.pulse_gen [pulse_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_line [delay_line_default]
Compiling architecture rtl of entity xil_defaultlib.sampler_gen [sampler_gen_default]
Compiling architecture rtl of entity xil_defaultlib.UART_receiver [uart_receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart_receiver
Built simulation snapshot tb_UART_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_UART_receiver_behav -key {Behavioral:sim_1:Functional:tb_UART_receiver} -tclbatch {tb_UART_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_UART_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_UART_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 826.262 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Dec 22 00:01:14 2021] Launched synth_1...
Run output will be captured here: C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Dec 22 00:07:58 2021] Launched synth_1...
Run output will be captured here: C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_UART_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_UART_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/UART_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/sampler_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sampler_gen'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 58bf67f755f740e7b539268d6e62375e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_UART_receiver_behav xil_defaultlib.tb_UART_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.pulse_gen [pulse_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_line [delay_line_default]
Compiling architecture rtl of entity xil_defaultlib.sampler_gen [sampler_gen_default]
Compiling architecture rtl of entity xil_defaultlib.UART_receiver [uart_receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart_receiver
Built simulation snapshot tb_UART_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_UART_receiver_behav -key {Behavioral:sim_1:Functional:tb_UART_receiver} -tclbatch {tb_UART_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_UART_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_UART_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 861.090 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_UART_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_UART_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/pulse_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/sampler_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sampler_gen'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 58bf67f755f740e7b539268d6e62375e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_UART_receiver_behav xil_defaultlib.tb_UART_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.pulse_gen [pulse_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_line [delay_line_default]
Compiling architecture rtl of entity xil_defaultlib.sampler_gen [sampler_gen_default]
Compiling architecture rtl of entity xil_defaultlib.UART_receiver [uart_receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart_receiver
Built simulation snapshot tb_UART_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 863.688 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_UART_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_UART_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/pulse_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_gen'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 58bf67f755f740e7b539268d6e62375e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_UART_receiver_behav xil_defaultlib.tb_UART_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.pulse_gen [pulse_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_line [delay_line_default]
Compiling architecture rtl of entity xil_defaultlib.sampler_gen [sampler_gen_default]
Compiling architecture rtl of entity xil_defaultlib.UART_receiver [uart_receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart_receiver
Built simulation snapshot tb_UART_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 863.688 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Dec 22 00:18:14 2021] Launched synth_1...
Run output will be captured here: C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_UART_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_UART_receiver_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 58bf67f755f740e7b539268d6e62375e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_UART_receiver_behav xil_defaultlib.tb_UART_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 864.168 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_UART_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_UART_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/pulse_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_gen'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 58bf67f755f740e7b539268d6e62375e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_UART_receiver_behav xil_defaultlib.tb_UART_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.pulse_gen [pulse_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_line [delay_line_default]
Compiling architecture rtl of entity xil_defaultlib.sampler_gen [sampler_gen_default]
Compiling architecture rtl of entity xil_defaultlib.UART_receiver [uart_receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart_receiver
Built simulation snapshot tb_UART_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1110.676 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_UART_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_UART_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/pulse_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_gen'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1110.676 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 58bf67f755f740e7b539268d6e62375e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_UART_receiver_behav xil_defaultlib.tb_UART_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.pulse_gen [pulse_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_line [delay_line_default]
Compiling architecture rtl of entity xil_defaultlib.sampler_gen [sampler_gen_default]
Compiling architecture rtl of entity xil_defaultlib.UART_receiver [uart_receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart_receiver
Built simulation snapshot tb_UART_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1110.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: UART_receiver
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1110.676 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_receiver' [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/UART_receiver.vhd:13]
INFO: [Synth 8-3491] module 'sampler_gen' declared at 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/sampler_gen.vhd:5' bound to instance 's' of component 'sampler_gen' [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/UART_receiver.vhd:34]
INFO: [Synth 8-638] synthesizing module 'sampler_gen' [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/sampler_gen.vhd:13]
INFO: [Synth 8-3491] module 'pulse_gen' declared at 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/pulse_gen.vhd:4' bound to instance 'p' of component 'pulse_gen' [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/sampler_gen.vhd:36]
INFO: [Synth 8-638] synthesizing module 'pulse_gen' [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/pulse_gen.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'pulse_gen' (1#1) [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/pulse_gen.vhd:10]
INFO: [Synth 8-3491] module 'delay_line' declared at 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/delay_line.vhd:25' bound to instance 'd' of component 'delay_line' [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/sampler_gen.vhd:37]
INFO: [Synth 8-638] synthesizing module 'delay_line' [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/delay_line.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (2#1) [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/delay_line.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'sampler_gen' (3#1) [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/sampler_gen.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'UART_receiver' (4#1) [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/UART_receiver.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1110.676 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1110.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1110.676 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1110.676 ; gain = 0.000
INFO: [Common 17-344] 'synth_design' was cancelled
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Dec 22 00:29:12 2021] Launched synth_1...
Run output will be captured here: C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Dec 22 00:32:03 2021] Launched synth_1...
Run output will be captured here: C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_UART_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_UART_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/pulse_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/sampler_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sampler_gen'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 58bf67f755f740e7b539268d6e62375e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_UART_receiver_behav xil_defaultlib.tb_UART_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.pulse_gen [pulse_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_line [delay_line_default]
Compiling architecture rtl of entity xil_defaultlib.sampler_gen [sampler_gen_default]
Compiling architecture rtl of entity xil_defaultlib.UART_receiver [uart_receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart_receiver
Built simulation snapshot tb_UART_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_UART_receiver_behav -key {Behavioral:sim_1:Functional:tb_UART_receiver} -tclbatch {tb_UART_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_UART_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_UART_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1110.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 22 00:40:54 2021...
