
AVRASM ver. 2.1.30  C:\Users\acer\Desktop\finaly program\Debug\List\test1.asm Mon Oct 21 22:45:08 2019

C:\Users\acer\Desktop\finaly program\Debug\List\test1.asm(1088): warning: Register r5 already defined by the .DEF directive
C:\Users\acer\Desktop\finaly program\Debug\List\test1.asm(1089): warning: Register r4 already defined by the .DEF directive
C:\Users\acer\Desktop\finaly program\Debug\List\test1.asm(1090): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R5
                 	.DEF __lcd_y=R4
                 	.DEF __lcd_maxx=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 002f 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _0x2000003:
00002a c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
00002b 0002      	.DW  0x02
00002c 0160      	.DW  __base_y_G100
00002d 0054      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
00002e 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00002f 94f8      	CLI
000030 27ee      	CLR  R30
000031 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000032 e0f1      	LDI  R31,1
000033 bffb      	OUT  GICR,R31
000034 bfeb      	OUT  GICR,R30
000035 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000036 e08d      	LDI  R24,(14-2)+1
000037 e0a2      	LDI  R26,2
000038 27bb      	CLR  R27
                 __CLEAR_REG:
000039 93ed      	ST   X+,R30
00003a 958a      	DEC  R24
00003b f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00003c e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00003d e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00003e e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00003f 93ed      	ST   X+,R30
000040 9701      	SBIW R24,1
000041 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000042 e5e6      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000043 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000044 9185      	LPM  R24,Z+
000045 9195      	LPM  R25,Z+
000046 9700      	SBIW R24,0
000047 f061      	BREQ __GLOBAL_INI_END
000048 91a5      	LPM  R26,Z+
000049 91b5      	LPM  R27,Z+
00004a 9005      	LPM  R0,Z+
00004b 9015      	LPM  R1,Z+
00004c 01bf      	MOVW R22,R30
00004d 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00004e 9005      	LPM  R0,Z+
00004f 920d      	ST   X+,R0
000050 9701      	SBIW R24,1
000051 f7e1      	BRNE __GLOBAL_INI_LOOP
000052 01fb      	MOVW R30,R22
000053 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000054 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000055 bfed      	OUT  SPL,R30
000056 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000057 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000058 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000059 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00005a 940c 00a3 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 10/21/2019
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;// I2C Bus functions
                 ;#include <i2c.h>
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;// Voltage Reference: AVCC pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (1<<REFS0) | (0<<ADLAR))
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 0029 {
                 
                 	.CSEG
                 ; 0000 002A ADMUX=adc_input | ADC_VREF_TYPE;
                 ;	adc_input -> Y+0
                 ; 0000 002B // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 002C delay_us(10);
                 ; 0000 002D // Start the AD conversion
                 ; 0000 002E ADCSRA|=(1<<ADSC);
                 ; 0000 002F // Wait for the AD conversion to complete
                 ; 0000 0030 while ((ADCSRA & (1<<ADIF))==0);
                 ; 0000 0031 ADCSRA|=(1<<ADIF);
                 ; 0000 0032 return ADCW;
                 ; 0000 0033 }
                 ;
                 ;
                 ;void motor(int ML1,int ML2,int MR2,int MR1)
                 ; 0000 0037 {
                 _motor:
                 ; .FSTART _motor
                 ; 0000 0038 
                 ; 0000 0039  //-------------ML1
                 ; 0000 003A  if (ML1>0)
00005c 93ba      	ST   -Y,R27
00005d 93aa      	ST   -Y,R26
                 ;	ML1 -> Y+6
                 ;	ML2 -> Y+4
                 ;	MR2 -> Y+2
                 ;	MR1 -> Y+0
00005e d0df      	RCALL SUBOPT_0x0
00005f f41c      	BRGE _0x6
                 ; 0000 003B  {
                 ; 0000 003C   PORTD.3=0;
000060 9893      	CBI  0x12,3
                 ; 0000 003D   OCR2=ML1;
000061 81ee      	LDD  R30,Y+6
000062 c005      	RJMP _0x26
                 ; 0000 003E  }
                 ; 0000 003F 
                 ; 0000 0040  else if(ML1<=0)
                 _0x6:
000063 d0da      	RCALL SUBOPT_0x0
000064 f024      	BRLT _0xA
                 ; 0000 0041  {
                 ; 0000 0042   PORTD.3=0;
000065 9893      	CBI  0x12,3
                 ; 0000 0043   OCR2=ML1+255;
000066 81ee      	LDD  R30,Y+6
000067 50e1      	SUBI R30,-LOW(255)
                 _0x26:
000068 bde3      	OUT  0x23,R30
                 ; 0000 0044  }
                 ; 0000 0045 
                 ; 0000 0046  //-------------ML2
                 ; 0000 0047   if(ML2>0)
                 _0xA:
000069 81ac      	LDD  R26,Y+4
00006a 81bd      	LDD  R27,Y+4+1
00006b 940e 01aa 	CALL __CPW02
00006d f424      	BRGE _0xD
                 ; 0000 0048   {
                 ; 0000 0049   PORTD.2=0;
00006e 9892      	CBI  0x12,2
                 ; 0000 004A   OCR1A=ML2;
00006f 81ec      	LDD  R30,Y+4
000070 81fd      	LDD  R31,Y+4+1
000071 c00a      	RJMP _0x27
                 ; 0000 004B   }
                 ; 0000 004C 
                 ; 0000 004D   else if(ML2<=0)
                 _0xD:
000072 81ac      	LDD  R26,Y+4
000073 81bd      	LDD  R27,Y+4+1
000074 940e 01aa 	CALL __CPW02
000076 f03c      	BRLT _0x11
                 ; 0000 004E   {
                 ; 0000 004F   PORTD.2=0;
000077 9892      	CBI  0x12,2
                 ; 0000 0050   OCR1A=ML2+255;
000078 81ec      	LDD  R30,Y+4
000079 81fd      	LDD  R31,Y+4+1
00007a 50e1      	SUBI R30,LOW(-255)
00007b 4fff      	SBCI R31,HIGH(-255)
                 _0x27:
00007c bdfb      	OUT  0x2A+1,R31
00007d bdea      	OUT  0x2A,R30
                 ; 0000 0051   }
                 ; 0000 0052 
                 ; 0000 0053  //------------MR2
                 ; 0000 0054   if(MR2>0)
                 _0x11:
00007e 81aa      	LDD  R26,Y+2
00007f 81bb      	LDD  R27,Y+2+1
000080 940e 01aa 	CALL __CPW02
000082 f424      	BRGE _0x14
                 ; 0000 0055   {
                 ; 0000 0056    PORTD.1=0;
000083 9891      	CBI  0x12,1
                 ; 0000 0057    OCR1B=ML2;
000084 81ec      	LDD  R30,Y+4
000085 81fd      	LDD  R31,Y+4+1
000086 c00a      	RJMP _0x28
                 ; 0000 0058   }
                 ; 0000 0059 
                 ; 0000 005A   else if(MR2<=0)
                 _0x14:
000087 81aa      	LDD  R26,Y+2
000088 81bb      	LDD  R27,Y+2+1
000089 940e 01aa 	CALL __CPW02
00008b f03c      	BRLT _0x18
                 ; 0000 005B   {
                 ; 0000 005C    PORTD.1=0;
00008c 9891      	CBI  0x12,1
                 ; 0000 005D    OCR1B=MR2+255;
00008d 81ea      	LDD  R30,Y+2
00008e 81fb      	LDD  R31,Y+2+1
00008f 50e1      	SUBI R30,LOW(-255)
000090 4fff      	SBCI R31,HIGH(-255)
                 _0x28:
000091 bdf9      	OUT  0x28+1,R31
000092 bde8      	OUT  0x28,R30
                 ; 0000 005E   }
                 ; 0000 005F 
                 ; 0000 0060  //------------MR1
                 ; 0000 0061  if(MR1>0)
                 _0x18:
000093 81a8      	LD   R26,Y
000094 81b9      	LDD  R27,Y+1
000095 940e 01aa 	CALL __CPW02
000097 f41c      	BRGE _0x1B
                 ; 0000 0062  {
                 ; 0000 0063   PORTB.3=0;
000098 98c3      	CBI  0x18,3
                 ; 0000 0064   OCR0=MR1;
000099 81e8      	LD   R30,Y
00009a c005      	RJMP _0x29
                 ; 0000 0065  }
                 ; 0000 0066 
                 ; 0000 0067  else if(ML1<=0)
                 _0x1B:
00009b d0a2      	RCALL SUBOPT_0x0
00009c f024      	BRLT _0x1F
                 ; 0000 0068  {
                 ; 0000 0069   PORTB.3=0;
00009d 98c3      	CBI  0x18,3
                 ; 0000 006A   OCR0=ML1+255;
00009e 81ee      	LDD  R30,Y+6
00009f 50e1      	SUBI R30,-LOW(255)
                 _0x29:
0000a0 bfec      	OUT  0x3C,R30
                 ; 0000 006B  }
                 ; 0000 006C 
                 ; 0000 006D 
                 ; 0000 006E 
                 ; 0000 006F 
                 ; 0000 0070 }
                 _0x1F:
0000a1 9628      	ADIW R28,8
0000a2 9508      	RET
                 ; .FEND
                 ;
                 ;
                 ;
                 ;
                 ;
                 ;void main(void)
                 ; 0000 0077 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0078 // Declare your local variables here
                 ; 0000 0079 
                 ; 0000 007A // Input/Output Ports initialization
                 ; 0000 007B // Port A initialization
                 ; 0000 007C // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 007D DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0000a3 e0e0      	LDI  R30,LOW(0)
0000a4 bbea      	OUT  0x1A,R30
                 ; 0000 007E // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 007F PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000a5 bbeb      	OUT  0x1B,R30
                 ; 0000 0080 
                 ; 0000 0081 // Port B initialization
                 ; 0000 0082 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=In Bit0=In
                 ; 0000 0083 DDRB=(1<<DDB7) | (1<<DDB6) | (1<<DDB5) | (1<<DDB4) | (1<<DDB3) | (1<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000a6 efec      	LDI  R30,LOW(252)
0000a7 bbe7      	OUT  0x17,R30
                 ; 0000 0084 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=T Bit0=T
                 ; 0000 0085 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000a8 e0e0      	LDI  R30,LOW(0)
0000a9 bbe8      	OUT  0x18,R30
                 ; 0000 0086 
                 ; 0000 0087 // Port C initialization
                 ; 0000 0088 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0089 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
0000aa bbe4      	OUT  0x14,R30
                 ; 0000 008A // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 008B PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000ab bbe5      	OUT  0x15,R30
                 ; 0000 008C 
                 ; 0000 008D // Port D initialization
                 ; 0000 008E // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 008F DDRD=(1<<DDD7) | (1<<DDD6) | (1<<DDD5) | (1<<DDD4) | (1<<DDD3) | (1<<DDD2) | (1<<DDD1) | (1<<DDD0);
0000ac efef      	LDI  R30,LOW(255)
0000ad bbe1      	OUT  0x11,R30
                 ; 0000 0090 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0091 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000ae e0e0      	LDI  R30,LOW(0)
0000af bbe2      	OUT  0x12,R30
                 ; 0000 0092 
                 ; 0000 0093 // Timer/Counter 0 initialization
                 ; 0000 0094 // Clock source: System Clock
                 ; 0000 0095 // Clock value: 125.000 kHz
                 ; 0000 0096 // Mode: Fast PWM top=0xFF
                 ; 0000 0097 // OC0 output: Non-Inverted PWM
                 ; 0000 0098 // Timer Period: 2.048 ms
                 ; 0000 0099 // Output Pulse(s):
                 ; 0000 009A // OC0 Period: 2.048 ms Width: 0 us
                 ; 0000 009B TCCR0=(1<<WGM00) | (1<<COM01) | (0<<COM00) | (1<<WGM01) | (0<<CS02) | (1<<CS01) | (1<<CS00);
0000b0 e6eb      	LDI  R30,LOW(107)
0000b1 bfe3      	OUT  0x33,R30
                 ; 0000 009C TCNT0=0x00;
0000b2 e0e0      	LDI  R30,LOW(0)
0000b3 bfe2      	OUT  0x32,R30
                 ; 0000 009D OCR0=0x00;
0000b4 bfec      	OUT  0x3C,R30
                 ; 0000 009E 
                 ; 0000 009F // Timer/Counter 1 initialization
                 ; 0000 00A0 // Clock source: System Clock
                 ; 0000 00A1 // Clock value: 125.000 kHz
                 ; 0000 00A2 // Mode: Fast PWM top=0x00FF
                 ; 0000 00A3 // OC1A output: Non-Inverted PWM
                 ; 0000 00A4 // OC1B output: Non-Inverted PWM
                 ; 0000 00A5 // Noise Canceler: Off
                 ; 0000 00A6 // Input Capture on Falling Edge
                 ; 0000 00A7 // Timer Period: 2.048 ms
                 ; 0000 00A8 // Output Pulse(s):
                 ; 0000 00A9 // OC1A Period: 2.048 ms Width: 0 us// OC1B Period: 2.048 ms Width: 0 us
                 ; 0000 00AA // Timer1 Overflow Interrupt: Off
                 ; 0000 00AB // Input Capture Interrupt: Off
                 ; 0000 00AC // Compare A Match Interrupt: Off
                 ; 0000 00AD // Compare B Match Interrupt: Off
                 ; 0000 00AE TCCR1A=(1<<COM1A1) | (0<<COM1A0) | (1<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (1<<WGM10);
0000b5 eae1      	LDI  R30,LOW(161)
0000b6 bdef      	OUT  0x2F,R30
                 ; 0000 00AF TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (1<<CS11) | (1<<CS10);
0000b7 e0eb      	LDI  R30,LOW(11)
0000b8 bdee      	OUT  0x2E,R30
                 ; 0000 00B0 TCNT1H=0x00;
0000b9 e0e0      	LDI  R30,LOW(0)
0000ba bded      	OUT  0x2D,R30
                 ; 0000 00B1 TCNT1L=0x00;
0000bb bdec      	OUT  0x2C,R30
                 ; 0000 00B2 ICR1H=0x00;
0000bc bde7      	OUT  0x27,R30
                 ; 0000 00B3 ICR1L=0x00;
0000bd bde6      	OUT  0x26,R30
                 ; 0000 00B4 OCR1AH=0x00;
0000be bdeb      	OUT  0x2B,R30
                 ; 0000 00B5 OCR1AL=0x00;
0000bf bdea      	OUT  0x2A,R30
                 ; 0000 00B6 OCR1BH=0x00;
0000c0 bde9      	OUT  0x29,R30
                 ; 0000 00B7 OCR1BL=0x00;
0000c1 bde8      	OUT  0x28,R30
                 ; 0000 00B8 
                 ; 0000 00B9 // Timer/Counter 2 initialization
                 ; 0000 00BA // Clock source: System Clock
                 ; 0000 00BB // Clock value: 125.000 kHz
                 ; 0000 00BC // Mode: Fast PWM top=0xFF
                 ; 0000 00BD // OC2 output: Non-Inverted PWM
                 ; 0000 00BE // Timer Period: 2.048 ms
                 ; 0000 00BF // Output Pulse(s):
                 ; 0000 00C0 // OC2 Period: 2.048 ms Width: 0 us
                 ; 0000 00C1 ASSR=0<<AS2;
0000c2 bde2      	OUT  0x22,R30
                 ; 0000 00C2 TCCR2=(1<<PWM2) | (1<<COM21) | (0<<COM20) | (1<<CTC2) | (1<<CS22) | (0<<CS21) | (0<<CS20);
0000c3 e6ec      	LDI  R30,LOW(108)
0000c4 bde5      	OUT  0x25,R30
                 ; 0000 00C3 TCNT2=0x00;
0000c5 e0e0      	LDI  R30,LOW(0)
0000c6 bde4      	OUT  0x24,R30
                 ; 0000 00C4 OCR2=0x00;
0000c7 bde3      	OUT  0x23,R30
                 ; 0000 00C5 
                 ; 0000 00C6 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00C7 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
0000c8 bfe9      	OUT  0x39,R30
                 ; 0000 00C8 
                 ; 0000 00C9 // External Interrupt(s) initialization
                 ; 0000 00CA // INT0: Off
                 ; 0000 00CB // INT1: Off
                 ; 0000 00CC // INT2: Off
                 ; 0000 00CD MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000c9 bfe5      	OUT  0x35,R30
                 ; 0000 00CE MCUCSR=(0<<ISC2);
0000ca bfe4      	OUT  0x34,R30
                 ; 0000 00CF 
                 ; 0000 00D0 // USART initialization
                 ; 0000 00D1 // USART disabled
                 ; 0000 00D2 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
0000cb b9ea      	OUT  0xA,R30
                 ; 0000 00D3 
                 ; 0000 00D4 // Analog Comparator initialization
                 ; 0000 00D5 // Analog Comparator: Off
                 ; 0000 00D6 // The Analog Comparator's positive input is
                 ; 0000 00D7 // connected to the AIN0 pin
                 ; 0000 00D8 // The Analog Comparator's negative input is
                 ; 0000 00D9 // connected to the AIN1 pin
                 ; 0000 00DA ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000cc e8e0      	LDI  R30,LOW(128)
0000cd b9e8      	OUT  0x8,R30
                 ; 0000 00DB 
                 ; 0000 00DC // ADC initialization
                 ; 0000 00DD // ADC Clock frequency: 62.500 kHz
                 ; 0000 00DE // ADC Voltage Reference: AVCC pin
                 ; 0000 00DF // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 00E0 ADMUX=ADC_VREF_TYPE;
0000ce e4e0      	LDI  R30,LOW(64)
0000cf b9e7      	OUT  0x7,R30
                 ; 0000 00E1 ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
0000d0 e8e7      	LDI  R30,LOW(135)
0000d1 b9e6      	OUT  0x6,R30
                 ; 0000 00E2 SFIOR=(0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
0000d2 e0e0      	LDI  R30,LOW(0)
0000d3 bfe0      	OUT  0x30,R30
                 ; 0000 00E3 
                 ; 0000 00E4 // SPI initialization
                 ; 0000 00E5 // SPI disabled
                 ; 0000 00E6 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000d4 b9ed      	OUT  0xD,R30
                 ; 0000 00E7 
                 ; 0000 00E8 // TWI initialization
                 ; 0000 00E9 // TWI disabled
                 ; 0000 00EA TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000d5 bfe6      	OUT  0x36,R30
                 ; 0000 00EB 
                 ; 0000 00EC // Bit-Banged I2C Bus initialization
                 ; 0000 00ED // I2C Port: PORTB
                 ; 0000 00EE // I2C SDA bit: 1
                 ; 0000 00EF // I2C SCL bit: 0
                 ; 0000 00F0 // Bit Rate: 100 kHz
                 ; 0000 00F1 // Note: I2C settings are specified in the
                 ; 0000 00F2 // Project|Configure|C Compiler|Libraries|I2C menu.
                 ; 0000 00F3 i2c_init();
0000d6 940e 014f 	CALL _i2c_init
                 ; 0000 00F4 
                 ; 0000 00F5 // Alphanumeric LCD initialization
                 ; 0000 00F6 // Connections are specified in the
                 ; 0000 00F7 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00F8 // RS - PORTC Bit 0
                 ; 0000 00F9 // RD - PORTC Bit 1
                 ; 0000 00FA // EN - PORTC Bit 2
                 ; 0000 00FB // D4 - PORTC Bit 4
                 ; 0000 00FC // D5 - PORTC Bit 5
                 ; 0000 00FD // D6 - PORTC Bit 6
                 ; 0000 00FE // D7 - PORTC Bit 7
                 ; 0000 00FF // Characters/line: 16
                 ; 0000 0100 lcd_init(16);
0000d8 e1a0      	LDI  R26,LOW(16)
0000d9 d039      	RCALL _lcd_init
                 ; 0000 0101 
                 ; 0000 0102 while (1)
                 _0x22:
                 ; 0000 0103       {
                 ; 0000 0104 
                 ; 0000 0105       motor(255,0,0,0);
0000da efef      	LDI  R30,LOW(255)
0000db e0f0      	LDI  R31,HIGH(255)
0000dc 93fa      	ST   -Y,R31
0000dd 93ea      	ST   -Y,R30
0000de e0e0      	LDI  R30,LOW(0)
0000df e0f0      	LDI  R31,HIGH(0)
0000e0 93fa      	ST   -Y,R31
0000e1 93ea      	ST   -Y,R30
0000e2 93fa      	ST   -Y,R31
0000e3 93ea      	ST   -Y,R30
0000e4 e0a0      	LDI  R26,LOW(0)
0000e5 e0b0      	LDI  R27,0
0000e6 df75      	RCALL _motor
                 ; 0000 0106 
                 ; 0000 0107       }
0000e7 cff2      	RJMP _0x22
                 ; 0000 0108 }
                 _0x25:
0000e8 cfff      	RJMP _0x25
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
0000e9 93aa      	ST   -Y,R26
0000ea b3e5      	IN   R30,0x15
0000eb 70ef      	ANDI R30,LOW(0xF)
0000ec 2fae      	MOV  R26,R30
0000ed 81e8      	LD   R30,Y
0000ee 7fe0      	ANDI R30,LOW(0xF0)
0000ef 2bea      	OR   R30,R26
0000f0 bbe5      	OUT  0x15,R30
                +
0000f1 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000f2 958a     +DEC R24
0000f3 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000f4 9aaa      	SBI  0x15,2
                +
0000f5 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000f6 958a     +DEC R24
0000f7 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000f8 98aa      	CBI  0x15,2
                +
0000f9 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000fa 958a     +DEC R24
0000fb f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000fc c03f      	RJMP _0x2020001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
0000fd 93aa      	ST   -Y,R26
0000fe 81a8      	LD   R26,Y
0000ff dfe9      	RCALL __lcd_write_nibble_G100
000100 81e8          ld    r30,y
000101 95e2          swap  r30
000102 83e8          st    y,r30
000103 81a8      	LD   R26,Y
000104 dfe4      	RCALL __lcd_write_nibble_G100
                +
000105 e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
000106 958a     +DEC R24
000107 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
000108 c033      	RJMP _0x2020001
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
000109 e0a2      	LDI  R26,LOW(2)
00010a d038      	RCALL SUBOPT_0x1
00010b e0ac      	LDI  R26,LOW(12)
00010c dff0      	RCALL __lcd_write_data
00010d e0a1      	LDI  R26,LOW(1)
00010e d034      	RCALL SUBOPT_0x1
00010f e0e0      	LDI  R30,LOW(0)
000110 2e4e      	MOV  R4,R30
000111 2e5e      	MOV  R5,R30
000112 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
000113 93aa      	ST   -Y,R26
000114 b3e4      	IN   R30,0x14
000115 6fe0      	ORI  R30,LOW(0xF0)
000116 bbe4      	OUT  0x14,R30
000117 9aa2      	SBI  0x14,2
000118 9aa0      	SBI  0x14,0
000119 9aa1      	SBI  0x14,1
00011a 98aa      	CBI  0x15,2
00011b 98a8      	CBI  0x15,0
00011c 98a9      	CBI  0x15,1
00011d 8078      	LDD  R7,Y+0
00011e 81e8      	LD   R30,Y
00011f 58e0      	SUBI R30,-LOW(128)
                +
000120 93e0 0162+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
000122 81e8      	LD   R30,Y
000123 54e0      	SUBI R30,-LOW(192)
                +
000124 93e0 0163+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
000126 e1a4      	LDI  R26,LOW(20)
000127 e0b0      	LDI  R27,0
000128 940e 01a0 	CALL _delay_ms
00012a d01d      	RCALL SUBOPT_0x2
00012b d01c      	RCALL SUBOPT_0x2
00012c d01b      	RCALL SUBOPT_0x2
00012d e2a0      	LDI  R26,LOW(32)
00012e dfba      	RCALL __lcd_write_nibble_G100
                +
00012f ec88     +LDI R24 , LOW ( 200 )
000130 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000131 9701     +SBIW R24 , 1
000132 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
000133 e2a8      	LDI  R26,LOW(40)
000134 dfc8      	RCALL __lcd_write_data
000135 e0a4      	LDI  R26,LOW(4)
000136 dfc6      	RCALL __lcd_write_data
000137 e8a5      	LDI  R26,LOW(133)
000138 dfc4      	RCALL __lcd_write_data
000139 e0a6      	LDI  R26,LOW(6)
00013a dfc2      	RCALL __lcd_write_data
00013b dfcd      	RCALL _lcd_clear
                 _0x2020001:
00013c 9621      	ADIW R28,1
00013d 9508      	RET
                 ; .FEND
                 
                 	.DSEG
                 __base_y_G100:
000160           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
00013e 81ae      	LDD  R26,Y+6
00013f 81bf      	LDD  R27,Y+6+1
000140 940e 01aa 	CALL __CPW02
000142 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
000143 dfb9      	RCALL __lcd_write_data
000144 e0a3      	LDI  R26,LOW(3)
000145 e0b0      	LDI  R27,0
000146 940c 01a0 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x2:
000148 e3a0      	LDI  R26,LOW(48)
000149 df9f      	RCALL __lcd_write_nibble_G100
                +
00014a ec88     +LDI R24 , LOW ( 200 )
00014b e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
00014c 9701     +SBIW R24 , 1
00014d f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
00014e 9508      	RET
                 
                 
                 	.CSEG
                 	.equ __sda_bit=1
                 	.equ __scl_bit=0
                 	.equ __i2c_port=0x18 ;PORTB
                 	.equ __i2c_dir=__i2c_port-1
                 	.equ __i2c_pin=__i2c_port-2
                 
                 _i2c_init:
00014f 98c0      	cbi  __i2c_port,__scl_bit
000150 98c1      	cbi  __i2c_port,__sda_bit
000151 9ab8      	sbi  __i2c_dir,__scl_bit
000152 98b9      	cbi  __i2c_dir,__sda_bit
000153 c015      	rjmp __i2c_delay2
                 _i2c_start:
000154 98b9      	cbi  __i2c_dir,__sda_bit
000155 98b8      	cbi  __i2c_dir,__scl_bit
000156 27ee      	clr  r30
000157 0000      	nop
000158 9bb1      	sbis __i2c_pin,__sda_bit
000159 9508      	ret
00015a 9bb0      	sbis __i2c_pin,__scl_bit
00015b 9508      	ret
00015c d004      	rcall __i2c_delay1
00015d 9ab9      	sbi  __i2c_dir,__sda_bit
00015e d002      	rcall __i2c_delay1
00015f 9ab8      	sbi  __i2c_dir,__scl_bit
000160 e0e1      	ldi  r30,1
                 __i2c_delay1:
000161 e06d      	ldi  r22,13
000162 c007      	rjmp __i2c_delay2l
                 _i2c_stop:
000163 9ab9      	sbi  __i2c_dir,__sda_bit
000164 9ab8      	sbi  __i2c_dir,__scl_bit
000165 d003      	rcall __i2c_delay2
000166 98b8      	cbi  __i2c_dir,__scl_bit
000167 dff9      	rcall __i2c_delay1
000168 98b9      	cbi  __i2c_dir,__sda_bit
                 __i2c_delay2:
000169 e16b      	ldi  r22,27
                 __i2c_delay2l:
00016a 956a      	dec  r22
00016b f7f1      	brne __i2c_delay2l
00016c 9508      	ret
                 _i2c_read:
00016d e078      	ldi  r23,8
                 __i2c_read0:
00016e 98b8      	cbi  __i2c_dir,__scl_bit
00016f dff1      	rcall __i2c_delay1
                 __i2c_read3:
000170 9bb0      	sbis __i2c_pin,__scl_bit
000171 cffe      	rjmp __i2c_read3
000172 dfee      	rcall __i2c_delay1
000173 9488      	clc
000174 99b1      	sbic __i2c_pin,__sda_bit
000175 9408      	sec
000176 9ab8      	sbi  __i2c_dir,__scl_bit
000177 dff1      	rcall __i2c_delay2
000178 1fee      	rol  r30
000179 957a      	dec  r23
00017a f799      	brne __i2c_read0
00017b 2f7a      	mov  r23,r26
00017c 2377      	tst  r23
00017d f411      	brne __i2c_read1
00017e 98b9      	cbi  __i2c_dir,__sda_bit
00017f c001      	rjmp __i2c_read2
                 __i2c_read1:
000180 9ab9      	sbi  __i2c_dir,__sda_bit
                 __i2c_read2:
000181 dfdf      	rcall __i2c_delay1
000182 98b8      	cbi  __i2c_dir,__scl_bit
000183 dfe5      	rcall __i2c_delay2
000184 9ab8      	sbi  __i2c_dir,__scl_bit
000185 dfdb      	rcall __i2c_delay1
000186 98b9      	cbi  __i2c_dir,__sda_bit
000187 cfd9      	rjmp __i2c_delay1
                 
                 _i2c_write:
000188 e078      	ldi  r23,8
                 __i2c_write0:
000189 0faa      	lsl  r26
00018a f410      	brcc __i2c_write1
00018b 98b9      	cbi  __i2c_dir,__sda_bit
00018c c001      	rjmp __i2c_write2
                 __i2c_write1:
00018d 9ab9      	sbi  __i2c_dir,__sda_bit
                 __i2c_write2:
00018e dfda      	rcall __i2c_delay2
00018f 98b8      	cbi  __i2c_dir,__scl_bit
000190 dfd0      	rcall __i2c_delay1
                 __i2c_write3:
000191 9bb0      	sbis __i2c_pin,__scl_bit
000192 cffe      	rjmp __i2c_write3
000193 dfcd      	rcall __i2c_delay1
000194 9ab8      	sbi  __i2c_dir,__scl_bit
000195 957a      	dec  r23
000196 f791      	brne __i2c_write0
000197 98b9      	cbi  __i2c_dir,__sda_bit
000198 dfc8      	rcall __i2c_delay1
000199 98b8      	cbi  __i2c_dir,__scl_bit
00019a dfce      	rcall __i2c_delay2
00019b e0e1      	ldi  r30,1
00019c 99b1      	sbic __i2c_pin,__sda_bit
00019d 27ee      	clr  r30
00019e 9ab8      	sbi  __i2c_dir,__scl_bit
00019f cfc1      	rjmp __i2c_delay1
                 
                 _delay_ms:
0001a0 9610      	adiw r26,0
0001a1 f039      	breq __delay_ms1
                 __delay_ms0:
                +
0001a2 ed80     +LDI R24 , LOW ( 0x7D0 )
0001a3 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
0001a4 9701     +SBIW R24 , 1
0001a5 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
0001a6 95a8      	wdr
0001a7 9711      	sbiw r26,1
0001a8 f7c9      	brne __delay_ms0
                 __delay_ms1:
0001a9 9508      	ret
                 
                 __CPW02:
0001aa 2400      	CLR  R0
0001ab 160a      	CP   R0,R26
0001ac 060b      	CPC  R0,R27
0001ad 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :   7 r1 :   1 r2 :   0 r3 :   0 r4 :   1 r5 :   1 r6 :   0 r7 :   1 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:   5 r23:   6 
r24:  21 r25:   5 r26:  35 r27:  13 r28:   3 r29:   1 r30: 113 r31:  16 
x  :   3 y  :  43 z  :   7 
Registers used: 18 out of 35 (51.4%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   3 and   :   0 andi  :   2 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   2 
brge  :   4 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   4 brmi  :   0 brne  :  15 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   8 
cbi   :  27 cbr   :   0 clc   :   1 clh   :   0 cli   :   1 cln   :   0 
clr   :   5 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   1 cpc   :   1 cpi   :   0 cpse  :   0 dec   :   8 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   2 inc   :   0 jmp   :  23 ld    :   8 ldd   :  23 ldi   :  65 
lds   :   0 lpm   :   7 lsl   :   1 lsr   :   0 mov   :   4 movw  :   3 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   1 or    :   1 
ori   :   1 out   :  49 pop   :   0 push  :   0 rcall :  36 ret   :  10 
reti  :   0 rjmp  :  17 rol   :   1 ror   :   0 sbc   :   0 sbci  :   2 
sbi   :  15 sbic  :   2 sbis  :   4 sbiw  :   7 sbr   :   0 sbrc  :   0 
sbrs  :   0 sec   :   1 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  15 std   :   0 sts   :   2 sub   :   0 subi  :   6 swap  :   1 
tst   :   1 wdr   :   1 
Instructions used: 44 out of 116 (37.9%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00035c    850     10    860   16384   5.2%
[.dseg] 0x000060 0x000164      0      4      4    1024   0.4%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 3 warnings
