module halfadder(input a,b, output sum,carry);
assign sum = a^b;
assign carry = a&b;
endmodule

testbench
module halfadder_tb;
reg a,b;
wire sum,carry;
halfadder uut(.a(a),.b(b),.sum(sum),.carry(carry));
initial begin
$dumpfiles ("halfadder.vcd");
$dumpvars();
$display("time\ta\tb\tsum\tcarry\t");
$monitor("%0t\t%b\t%b\t%b\t%b\t",$time,a,b,sum,carry);
end 
initial begin
#10 a=0;b=0;
#10 a=0;b=1;
#10 a=1;b=0;
#10 a=1;b=1;
#10 $finish;
end
endmodule
