#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jun 18 16:33:53 2022
# Process ID: 21572
# Current directory: C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/labo5/shift_register_4bit_CLK/shift_register_4bit_CLK.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/labo5/shift_register_4bit_CLK/shift_register_4bit_CLK.runs/synth_1/top.vds
# Journal file: C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/labo5/shift_register_4bit_CLK/shift_register_4bit_CLK.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18532 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 798.547 ; gain = 234.527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/labo5/shift_register_4bit_CLK/shift_register_4bit_CLK.srcs/sources_1/new/top.vhd:43]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/labo5/shift_register_4bit_CLK/shift_register_4bit_CLK.srcs/sources_1/imports/sources/clock_divider.vhd:34' bound to instance 'CLK_DIV' of component 'clock_divider' [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/labo5/shift_register_4bit_CLK/shift_register_4bit_CLK.srcs/sources_1/new/top.vhd:62]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/labo5/shift_register_4bit_CLK/shift_register_4bit_CLK.srcs/sources_1/imports/sources/clock_divider.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/labo5/shift_register_4bit_CLK/shift_register_4bit_CLK.srcs/sources_1/imports/sources/clock_divider.vhd:40]
INFO: [Synth 8-3491] module 'shift_register4bit' declared at 'C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/labo5/shift_register_4bit_CLK/shift_register_4bit_CLK.srcs/sources_1/imports/sources/shift_register4bit.vhd:34' bound to instance 'SREG' of component 'shift_register4bit' [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/labo5/shift_register_4bit_CLK/shift_register_4bit_CLK.srcs/sources_1/new/top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'shift_register4bit' [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/labo5/shift_register_4bit_CLK/shift_register_4bit_CLK.srcs/sources_1/imports/sources/shift_register4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'shift_register4bit' (2#1) [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/labo5/shift_register_4bit_CLK/shift_register_4bit_CLK.srcs/sources_1/imports/sources/shift_register4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/labo5/shift_register_4bit_CLK/shift_register_4bit_CLK.srcs/sources_1/new/top.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 872.203 ; gain = 308.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 873.500 ; gain = 309.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 873.500 ; gain = 309.480
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 873.500 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/labo5/shift_register_4bit_CLK/shift_register_4bit_CLK.srcs/constrs_1/imports/FPGA/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/labo5/shift_register_4bit_CLK/shift_register_4bit_CLK.srcs/constrs_1/imports/FPGA/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/labo5/shift_register_4bit_CLK/shift_register_4bit_CLK.srcs/constrs_1/imports/FPGA/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 969.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 969.008 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 969.008 ; gain = 404.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 969.008 ; gain = 404.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 969.008 ; gain = 404.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 969.008 ; gain = 404.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     26 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     26 Bit        Muxes := 1     
Module shift_register4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'CLK_DIV/base_reg[0]' (FD) to 'CLK_DIV/base_reg[10]'
INFO: [Synth 8-3886] merging instance 'CLK_DIV/base_reg[1]' (FD) to 'CLK_DIV/base_reg[10]'
INFO: [Synth 8-3886] merging instance 'CLK_DIV/base_reg[2]' (FD) to 'CLK_DIV/base_reg[10]'
INFO: [Synth 8-3886] merging instance 'CLK_DIV/base_reg[3]' (FD) to 'CLK_DIV/base_reg[10]'
INFO: [Synth 8-3886] merging instance 'CLK_DIV/base_reg[4]' (FD) to 'CLK_DIV/base_reg[10]'
INFO: [Synth 8-3886] merging instance 'CLK_DIV/base_reg[6]' (FD) to 'CLK_DIV/base_reg[11]'
INFO: [Synth 8-3886] merging instance 'CLK_DIV/base_reg[7]' (FD) to 'CLK_DIV/base_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CLK_DIV/base_reg[10] )
INFO: [Synth 8-3886] merging instance 'CLK_DIV/base_reg[12]' (FD) to 'CLK_DIV/base_reg[20]'
INFO: [Synth 8-3886] merging instance 'CLK_DIV/base_reg[14]' (FD) to 'CLK_DIV/base_reg[19]'
INFO: [Synth 8-3886] merging instance 'CLK_DIV/base_reg[15]' (FD) to 'CLK_DIV/base_reg[17]'
INFO: [Synth 8-3886] merging instance 'CLK_DIV/base_reg[19]' (FD) to 'CLK_DIV/base_reg[22]'
INFO: [Synth 8-3886] merging instance 'CLK_DIV/base_reg[20]' (FD) to 'CLK_DIV/base_reg[21]'
INFO: [Synth 8-3886] merging instance 'CLK_DIV/base_reg[23]' (FD) to 'CLK_DIV/base_reg[25]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 969.008 ; gain = 404.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 969.008 ; gain = 404.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 969.008 ; gain = 404.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 969.008 ; gain = 404.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 973.781 ; gain = 409.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 973.781 ; gain = 409.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 973.781 ; gain = 409.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 973.781 ; gain = 409.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 973.781 ; gain = 409.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 973.781 ; gain = 409.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     2|
|4     |LUT2   |    10|
|5     |LUT3   |     1|
|6     |LUT4   |     2|
|7     |LUT5   |     2|
|8     |LUT6   |     4|
|9     |FDCE   |     4|
|10    |FDRE   |    39|
|11    |IBUF   |     5|
|12    |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+----------+-------------------+------+
|      |Instance  |Module             |Cells |
+------+----------+-------------------+------+
|1     |top       |                   |    85|
|2     |  CLK_DIV |clock_divider      |    70|
|3     |  SREG    |shift_register4bit |     4|
+------+----------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 973.781 ; gain = 409.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 973.781 ; gain = 314.254
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 973.781 ; gain = 409.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 973.781 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 982.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 982.477 ; gain = 679.703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 982.477 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/labo5/shift_register_4bit_CLK/shift_register_4bit_CLK.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 18 16:34:17 2022...
