{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726584736000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726584736000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 17 09:52:15 2024 " "Processing started: Tue Sep 17 09:52:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726584736000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726584736000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tamagotchi -c tamagotchi " "Command: quartus_map --read_settings_files=on --write_settings_files=off tamagotchi -c tamagotchi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726584736000 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726584736110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726584736110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "src/spi_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/spi_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726584740534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726584740534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/FSM_pet.v 1 1 " "Found 1 design units, including 1 entities, in source file src/FSM_pet.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_pet " "Found entity 1: FSM_pet" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726584740535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726584740535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/display_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file src/display_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_hex " "Found entity 1: display_hex" {  } { { "src/display_hex.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/display_hex.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726584740535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726584740535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/BCDtoSSeg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/BCDtoSSeg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "src/BCDtoSSeg.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726584740535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726584740535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tamagotchi.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tamagotchi.v" { { "Info" "ISGN_ENTITY_NAME" "1 tamagotchi " "Found entity 1: tamagotchi" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726584740536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726584740536 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_out FSM_pet.v(48) " "Verilog HDL Implicit Net warning at FSM_pet.v(48): created implicit net for \"data_out\"" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726584740536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tamagotchi " "Elaborating entity \"tamagotchi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726584740572 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 40 tamagotchi.v(76) " "Verilog HDL assignment warning at tamagotchi.v(76): truncated value with size 41 to match size of target (40)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740573 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tamagotchi.v(131) " "Verilog HDL assignment warning at tamagotchi.v(131): truncated value with size 32 to match size of target (4)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740574 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tamagotchi.v(134) " "Verilog HDL assignment warning at tamagotchi.v(134): truncated value with size 32 to match size of target (4)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740574 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tamagotchi.v(137) " "Verilog HDL assignment warning at tamagotchi.v(137): truncated value with size 32 to match size of target (4)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740574 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tamagotchi.v(149) " "Verilog HDL assignment warning at tamagotchi.v(149): truncated value with size 32 to match size of target (4)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740575 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tamagotchi.v(152) " "Verilog HDL assignment warning at tamagotchi.v(152): truncated value with size 32 to match size of target (4)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740575 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tamagotchi.v(155) " "Verilog HDL assignment warning at tamagotchi.v(155): truncated value with size 32 to match size of target (4)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740575 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tamagotchi.v(167) " "Verilog HDL assignment warning at tamagotchi.v(167): truncated value with size 32 to match size of target (4)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740575 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tamagotchi.v(170) " "Verilog HDL assignment warning at tamagotchi.v(170): truncated value with size 32 to match size of target (4)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740575 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tamagotchi.v(173) " "Verilog HDL assignment warning at tamagotchi.v(173): truncated value with size 32 to match size of target (4)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740575 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tamagotchi.v(185) " "Verilog HDL assignment warning at tamagotchi.v(185): truncated value with size 32 to match size of target (4)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740575 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tamagotchi.v(188) " "Verilog HDL assignment warning at tamagotchi.v(188): truncated value with size 32 to match size of target (4)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740575 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tamagotchi.v(191) " "Verilog HDL assignment warning at tamagotchi.v(191): truncated value with size 32 to match size of target (4)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740575 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tamagotchi.v(203) " "Verilog HDL assignment warning at tamagotchi.v(203): truncated value with size 32 to match size of target (4)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740576 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tamagotchi.v(206) " "Verilog HDL assignment warning at tamagotchi.v(206): truncated value with size 32 to match size of target (4)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740576 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tamagotchi.v(209) " "Verilog HDL assignment warning at tamagotchi.v(209): truncated value with size 32 to match size of target (4)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740576 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tamagotchi.v(258) " "Verilog HDL assignment warning at tamagotchi.v(258): truncated value with size 32 to match size of target (4)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740576 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tamagotchi.v(259) " "Verilog HDL assignment warning at tamagotchi.v(259): truncated value with size 32 to match size of target (4)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740577 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tamagotchi.v(260) " "Verilog HDL assignment warning at tamagotchi.v(260): truncated value with size 32 to match size of target (4)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740577 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tamagotchi.v(262) " "Verilog HDL assignment warning at tamagotchi.v(262): truncated value with size 32 to match size of target (4)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740577 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tamagotchi.v(263) " "Verilog HDL assignment warning at tamagotchi.v(263): truncated value with size 32 to match size of target (4)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740577 "|tamagotchi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_pet FSM_pet:pet_display " "Elaborating entity \"FSM_pet\" for hierarchy \"FSM_pet:pet_display\"" {  } { { "src/tamagotchi.v" "pet_display" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726584740594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(94) " "Verilog HDL assignment warning at FSM_pet.v(94): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740597 "|tamagotchi|FSM_pet:pet_display"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM_pet.v(81) " "Verilog HDL Case Statement information at FSM_pet.v(81): all case item expressions in this case statement are onehot" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 81 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1726584740597 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 FSM_pet.v(112) " "Verilog HDL assignment warning at FSM_pet.v(112): truncated value with size 32 to match size of target (9)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740597 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(332) " "Verilog HDL assignment warning at FSM_pet.v(332): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740597 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(345) " "Verilog HDL assignment warning at FSM_pet.v(345): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740597 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(358) " "Verilog HDL assignment warning at FSM_pet.v(358): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740597 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(371) " "Verilog HDL assignment warning at FSM_pet.v(371): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740597 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(384) " "Verilog HDL assignment warning at FSM_pet.v(384): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740597 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(397) " "Verilog HDL assignment warning at FSM_pet.v(397): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740597 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(423) " "Verilog HDL assignment warning at FSM_pet.v(423): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740597 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(435) " "Verilog HDL assignment warning at FSM_pet.v(435): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740597 "|tamagotchi|FSM_pet:pet_display"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM_pet.v(409) " "Verilog HDL Case Statement information at FSM_pet.v(409): all case item expressions in this case statement are onehot" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 409 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1726584740597 "|tamagotchi|FSM_pet:pet_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master FSM_pet:pet_display\|spi_master:spi " "Elaborating entity \"spi_master\" for hierarchy \"FSM_pet:pet_display\|spi_master:spi\"" {  } { { "src/FSM_pet.v" "spi" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726584740597 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spi_master.v(49) " "Verilog HDL assignment warning at spi_master.v(49): truncated value with size 32 to match size of target (16)" {  } { { "src/spi_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/spi_master.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740598 "|tamagotchi|FSM_pet:pet_display|spi_master:spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_master.v(58) " "Verilog HDL assignment warning at spi_master.v(58): truncated value with size 32 to match size of target (4)" {  } { { "src/spi_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/spi_master.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740598 "|tamagotchi|FSM_pet:pet_display|spi_master:spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_hex display_hex:seg_display " "Elaborating entity \"display_hex\" for hierarchy \"display_hex:seg_display\"" {  } { { "src/tamagotchi.v" "seg_display" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726584740598 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 display_hex.v(27) " "Verilog HDL assignment warning at display_hex.v(27): truncated value with size 32 to match size of target (27)" {  } { { "src/display_hex.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/display_hex.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740599 "|tamagotchi|display_hex:seg_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display_hex.v(37) " "Verilog HDL assignment warning at display_hex.v(37): truncated value with size 32 to match size of target (3)" {  } { { "src/display_hex.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/display_hex.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726584740599 "|tamagotchi|display_hex:seg_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg display_hex:seg_display\|BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"display_hex:seg_display\|BCDtoSSeg:bcdtosseg\"" {  } { { "src/display_hex.v" "bcdtosseg" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/display_hex.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726584740599 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726584741305 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/spi_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/spi_master.v" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726584741313 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726584741313 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726584741607 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726584742508 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726584742589 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726584742589 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "637 " "Implemented 637 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726584742631 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726584742631 ""} { "Info" "ICUT_CUT_TM_LCELLS" "609 " "Implemented 609 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726584742631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726584742631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726584742635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 17 09:52:22 2024 " "Processing ended: Tue Sep 17 09:52:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726584742635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726584742635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726584742635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726584742635 ""}
