// Seed: 4015380009
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output logic id_3
);
  logic id_4;
  logic id_5;
  logic id_6;
  genvar id_7;
  logic id_8;
endmodule
`define pp_4 0
`default_nettype wire
