{"Source Block": ["verilog-ethernet/rtl/axis_mux_64_4.v@124:169@HdlStmProcess", "reg [KEEP_WIDTH-1:0] current_input_tkeep;\nreg current_input_tvalid;\nreg current_input_tready;\nreg current_input_tlast;\nreg current_input_tuser;\nalways @* begin\n    case (select_reg)\n        2'd0: begin\n            current_input_tdata = input_0_axis_tdata;\n            current_input_tkeep = input_0_axis_tkeep;\n            current_input_tvalid = input_0_axis_tvalid;\n            current_input_tready = input_0_axis_tready;\n            current_input_tlast = input_0_axis_tlast;\n            current_input_tuser = input_0_axis_tuser;\n        end\n        2'd1: begin\n            current_input_tdata = input_1_axis_tdata;\n            current_input_tkeep = input_1_axis_tkeep;\n            current_input_tvalid = input_1_axis_tvalid;\n            current_input_tready = input_1_axis_tready;\n            current_input_tlast = input_1_axis_tlast;\n            current_input_tuser = input_1_axis_tuser;\n        end\n        2'd2: begin\n            current_input_tdata = input_2_axis_tdata;\n            current_input_tkeep = input_2_axis_tkeep;\n            current_input_tvalid = input_2_axis_tvalid;\n            current_input_tready = input_2_axis_tready;\n            current_input_tlast = input_2_axis_tlast;\n            current_input_tuser = input_2_axis_tuser;\n        end\n        2'd3: begin\n            current_input_tdata = input_3_axis_tdata;\n            current_input_tkeep = input_3_axis_tkeep;\n            current_input_tvalid = input_3_axis_tvalid;\n            current_input_tready = input_3_axis_tready;\n            current_input_tlast = input_3_axis_tlast;\n            current_input_tuser = input_3_axis_tuser;\n        end\n    endcase\nend\n\nalways @* begin\n    select_next = select_reg;\n    frame_next = frame_reg;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_mux_4.v@116:157", "reg [DATA_WIDTH-1:0] current_input_tdata;\nreg current_input_tvalid;\nreg current_input_tready;\nreg current_input_tlast;\nreg current_input_tuser;\nalways @* begin\n    case (select_reg)\n        2'd0: begin\n            current_input_tdata = input_0_axis_tdata;\n            current_input_tvalid = input_0_axis_tvalid;\n            current_input_tready = input_0_axis_tready;\n            current_input_tlast = input_0_axis_tlast;\n            current_input_tuser = input_0_axis_tuser;\n        end\n        2'd1: begin\n            current_input_tdata = input_1_axis_tdata;\n            current_input_tvalid = input_1_axis_tvalid;\n            current_input_tready = input_1_axis_tready;\n            current_input_tlast = input_1_axis_tlast;\n            current_input_tuser = input_1_axis_tuser;\n        end\n        2'd2: begin\n            current_input_tdata = input_2_axis_tdata;\n            current_input_tvalid = input_2_axis_tvalid;\n            current_input_tready = input_2_axis_tready;\n            current_input_tlast = input_2_axis_tlast;\n            current_input_tuser = input_2_axis_tuser;\n        end\n        2'd3: begin\n            current_input_tdata = input_3_axis_tdata;\n            current_input_tvalid = input_3_axis_tvalid;\n            current_input_tready = input_3_axis_tready;\n            current_input_tlast = input_3_axis_tlast;\n            current_input_tuser = input_3_axis_tuser;\n        end\n    endcase\nend\n\nalways @* begin\n    select_next = select_reg;\n    frame_next = frame_reg;\n\n"]], "Diff Content": {"Delete": [], "Add": [[162, "        default: begin\n"], [162, "            current_input_tdata = {DATA_WIDTH{1'b0}};\n"], [162, "            current_input_tkeep = {KEEP_WIDTH{1'b0}};\n"], [162, "            current_input_tvalid = 1'b0;\n"], [162, "            current_input_tready = 1'b0;\n"], [162, "            current_input_tlast = 1'b0;\n"], [162, "            current_input_tuser = 1'b0;\n"], [162, "        end\n"]]}}