{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\title{First in First out (FIFO) memory in myHDL}\n",
    "\\author{Steven K Armour}\n",
    "\\maketitle"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The FIFO memory, also called queue-ed (as in an English queue) memory is a common write-read scheme employed with sequential memory such as time measurements. The fundamental scheme is that the first data to be written into the memory storage(RAM, etc) is the first to be read out followed by the second data read and so on. "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "toc": true
   },
   "source": [
    "<h1>Table of Contents<span class=\"tocSkip\"></span></h1>\n",
    "<div class=\"toc\" style=\"margin-top: 1em;\"><ul class=\"toc-item\"><li><span><a href=\"#References\" data-toc-modified-id=\"References-1\"><span class=\"toc-item-num\">1&nbsp;&nbsp;</span>References</a></span></li><li><span><a href=\"#Libarys-and-Helper-functions\" data-toc-modified-id=\"Libarys-and-Helper-functions-2\"><span class=\"toc-item-num\">2&nbsp;&nbsp;</span>Libarys and Helper functions</a></span></li><li><span><a href=\"#Writer-Pointer\" data-toc-modified-id=\"Writer-Pointer-3\"><span class=\"toc-item-num\">3&nbsp;&nbsp;</span>Writer Pointer</a></span><ul class=\"toc-item\"><li><span><a href=\"#myHDL-Testing\" data-toc-modified-id=\"myHDL-Testing-3.1\"><span class=\"toc-item-num\">3.1&nbsp;&nbsp;</span>myHDL Testing</a></span></li><li><span><a href=\"#Verilog-Code\" data-toc-modified-id=\"Verilog-Code-3.2\"><span class=\"toc-item-num\">3.2&nbsp;&nbsp;</span>Verilog Code</a></span></li><li><span><a href=\"#Verilog-Testbench\" data-toc-modified-id=\"Verilog-Testbench-3.3\"><span class=\"toc-item-num\">3.3&nbsp;&nbsp;</span>Verilog Testbench</a></span></li></ul></li><li><span><a href=\"#Read-Pointer\" data-toc-modified-id=\"Read-Pointer-4\"><span class=\"toc-item-num\">4&nbsp;&nbsp;</span>Read Pointer</a></span><ul class=\"toc-item\"><li><span><a href=\"#myHDL-testing\" data-toc-modified-id=\"myHDL-testing-4.1\"><span class=\"toc-item-num\">4.1&nbsp;&nbsp;</span>myHDL testing</a></span></li><li><span><a href=\"#Verilog-Code\" data-toc-modified-id=\"Verilog-Code-4.2\"><span class=\"toc-item-num\">4.2&nbsp;&nbsp;</span>Verilog Code</a></span></li><li><span><a href=\"#Verilog-Testbench\" data-toc-modified-id=\"Verilog-Testbench-4.3\"><span class=\"toc-item-num\">4.3&nbsp;&nbsp;</span>Verilog Testbench</a></span></li></ul></li><li><span><a href=\"#Memory-Array\" data-toc-modified-id=\"Memory-Array-5\"><span class=\"toc-item-num\">5&nbsp;&nbsp;</span>Memory Array</a></span><ul class=\"toc-item\"><li><span><a href=\"#myHDL-Testing\" data-toc-modified-id=\"myHDL-Testing-5.1\"><span class=\"toc-item-num\">5.1&nbsp;&nbsp;</span>myHDL Testing</a></span></li><li><span><a href=\"#Verilog-Code\" data-toc-modified-id=\"Verilog-Code-5.2\"><span class=\"toc-item-num\">5.2&nbsp;&nbsp;</span>Verilog Code</a></span></li><li><span><a href=\"#Verilog-Testbench\" data-toc-modified-id=\"Verilog-Testbench-5.3\"><span class=\"toc-item-num\">5.3&nbsp;&nbsp;</span>Verilog Testbench</a></span><ul class=\"toc-item\"><li><span><a href=\"#Conversion-Issue-:\" data-toc-modified-id=\"Conversion-Issue-:-5.3.1\"><span class=\"toc-item-num\">5.3.1&nbsp;&nbsp;</span>Conversion Issue :</a></span></li></ul></li></ul></li><li><span><a href=\"#Status-Signal\" data-toc-modified-id=\"Status-Signal-6\"><span class=\"toc-item-num\">6&nbsp;&nbsp;</span>Status Signal</a></span><ul class=\"toc-item\"><li><span><a href=\"#myHDL-Testing\" data-toc-modified-id=\"myHDL-Testing-6.1\"><span class=\"toc-item-num\">6.1&nbsp;&nbsp;</span>myHDL Testing</a></span></li><li><span><a href=\"#Verilog-Code\" data-toc-modified-id=\"Verilog-Code-6.2\"><span class=\"toc-item-num\">6.2&nbsp;&nbsp;</span>Verilog Code</a></span></li><li><span><a href=\"#Verilog-Testbench\" data-toc-modified-id=\"Verilog-Testbench-6.3\"><span class=\"toc-item-num\">6.3&nbsp;&nbsp;</span>Verilog Testbench</a></span></li></ul></li><li><span><a href=\"#FIFO\" data-toc-modified-id=\"FIFO-7\"><span class=\"toc-item-num\">7&nbsp;&nbsp;</span>FIFO</a></span><ul class=\"toc-item\"><li><span><a href=\"#myHDL-Testing\" data-toc-modified-id=\"myHDL-Testing-7.1\"><span class=\"toc-item-num\">7.1&nbsp;&nbsp;</span>myHDL Testing</a></span></li><li><span><a href=\"#Verilog-Code\" data-toc-modified-id=\"Verilog-Code-7.2\"><span class=\"toc-item-num\">7.2&nbsp;&nbsp;</span>Verilog Code</a></span></li><li><span><a href=\"#Verilog-Testbench\" data-toc-modified-id=\"Verilog-Testbench-7.3\"><span class=\"toc-item-num\">7.3&nbsp;&nbsp;</span>Verilog Testbench</a></span><ul class=\"toc-item\"><li><span><a href=\"#Conversion-Issue-:\" data-toc-modified-id=\"Conversion-Issue-:-7.3.1\"><span class=\"toc-item-num\">7.3.1&nbsp;&nbsp;</span>Conversion Issue :</a></span></li></ul></li></ul></li></ul></div>"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# References\n",
    "@misc{loi le_2017,\n",
    "title={Verilog code for FIFO memory},\n",
    "url={http://www.fpga4student.com/2017/01/verilog-code-for-fifo-memory.html},\n",
    "journal={Fpga4student.com},\n",
    "author={Loi Le, Van},\n",
    "year={2017}\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Libarys and Helper functions"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/json": {
       "Software versions": [
        {
         "module": "Python",
         "version": "3.6.2 64bit [GCC 4.4.7 20120313 (Red Hat 4.4.7-1)]"
        },
        {
         "module": "IPython",
         "version": "6.2.1"
        },
        {
         "module": "OS",
         "version": "Linux 4.15.0 30 generic x86_64 with debian stretch sid"
        },
        {
         "module": "myhdl",
         "version": "0.10"
        },
        {
         "module": "myhdlpeek",
         "version": "0.0.6"
        },
        {
         "module": "numpy",
         "version": "1.13.3"
        },
        {
         "module": "pandas",
         "version": "0.23.3"
        },
        {
         "module": "matplotlib",
         "version": "2.1.0"
        },
        {
         "module": "sympy",
         "version": "1.1.2.dev"
        },
        {
         "module": "random",
         "version": "The 'random' distribution was not found and is required by the application"
        }
       ]
      },
      "text/html": [
       "<table><tr><th>Software</th><th>Version</th></tr><tr><td>Python</td><td>3.6.2 64bit [GCC 4.4.7 20120313 (Red Hat 4.4.7-1)]</td></tr><tr><td>IPython</td><td>6.2.1</td></tr><tr><td>OS</td><td>Linux 4.15.0 30 generic x86_64 with debian stretch sid</td></tr><tr><td>myhdl</td><td>0.10</td></tr><tr><td>myhdlpeek</td><td>0.0.6</td></tr><tr><td>numpy</td><td>1.13.3</td></tr><tr><td>pandas</td><td>0.23.3</td></tr><tr><td>matplotlib</td><td>2.1.0</td></tr><tr><td>sympy</td><td>1.1.2.dev</td></tr><tr><td>random</td><td>The 'random' distribution was not found and is required by the application</td></tr><tr><td colspan='2'>Tue Aug 14 03:08:26 2018 MDT</td></tr></table>"
      ],
      "text/latex": [
       "\\begin{tabular}{|l|l|}\\hline\n",
       "{\\bf Software} & {\\bf Version} \\\\ \\hline\\hline\n",
       "Python & 3.6.2 64bit [GCC 4.4.7 20120313 (Red Hat 4.4.7-1)] \\\\ \\hline\n",
       "IPython & 6.2.1 \\\\ \\hline\n",
       "OS & Linux 4.15.0 30 generic x86\\_64 with debian stretch sid \\\\ \\hline\n",
       "myhdl & 0.10 \\\\ \\hline\n",
       "myhdlpeek & 0.0.6 \\\\ \\hline\n",
       "numpy & 1.13.3 \\\\ \\hline\n",
       "pandas & 0.23.3 \\\\ \\hline\n",
       "matplotlib & 2.1.0 \\\\ \\hline\n",
       "sympy & 1.1.2.dev \\\\ \\hline\n",
       "random & The 'random' distribution was not found and is required by the application \\\\ \\hline\n",
       "\\hline \\multicolumn{2}{|l|}{Tue Aug 14 03:08:26 2018 MDT} \\\\ \\hline\n",
       "\\end{tabular}\n"
      ],
      "text/plain": [
       "Software versions\n",
       "Python 3.6.2 64bit [GCC 4.4.7 20120313 (Red Hat 4.4.7-1)]\n",
       "IPython 6.2.1\n",
       "OS Linux 4.15.0 30 generic x86_64 with debian stretch sid\n",
       "myhdl 0.10\n",
       "myhdlpeek 0.0.6\n",
       "numpy 1.13.3\n",
       "pandas 0.23.3\n",
       "matplotlib 2.1.0\n",
       "sympy 1.1.2.dev\n",
       "random The 'random' distribution was not found and is required by the application\n",
       "Tue Aug 14 03:08:26 2018 MDT"
      ]
     },
     "execution_count": 1,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from myhdl import *\n",
    "from myhdlpeek import Peeker\n",
    "import numpy as np\n",
    "import pandas as pd\n",
    "import matplotlib.pyplot as plt\n",
    "%matplotlib inline\n",
    "\n",
    "from sympy import *\n",
    "init_printing()\n",
    "\n",
    "import random\n",
    "\n",
    "#https://github.com/jrjohansson/version_information\n",
    "%load_ext version_information\n",
    "%version_information myhdl, myhdlpeek, numpy, pandas, matplotlib, sympy, random"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "#helper  functions to read in the .v and .vhd generated files into python\n",
    "def VerilogTextReader(loc, printresult=True):\n",
    "    with open(f'{loc}.v', 'r') as vText:\n",
    "        VerilogText=vText.read()\n",
    "    if printresult:\n",
    "        print(f'***Verilog modual from {loc}.v***\\n\\n', VerilogText)\n",
    "    return VerilogText\n",
    "\n",
    "def VHDLTextReader(loc, printresult=True):\n",
    "    with open(f'{loc}.vhd', 'r') as vText:\n",
    "        VerilogText=vText.read()\n",
    "    if printresult:\n",
    "        print(f'***VHDL modual from {loc}.vhd***\\n\\n', VerilogText)\n",
    "    return VerilogText"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Writer Pointer\n",
    "In order to use RAM memory, we must employ memory pointers which are values stored in the FIFO that tell the FIFO where the memory is stored. The write pointer (`wptr`) is an incremental counter that is increased for each data entry that is added to the memory. Thus the `write_pointer` is simply a counter with some extra controls\n",
    "\n",
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{WriterPointer.png}}\n",
    "\\caption{\\label{fig:WP} Writer Pointer Functianl Digram }\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def write_pointer(wr, fifo_full, wptr, fifo_we, clk, rst_n):\n",
    "    \"\"\"\n",
    "    Input:\n",
    "        wr(bool):write signal\n",
    "        fifo_full(bool): fifo full signal\n",
    "        clk(bool): clock\n",
    "        rst_n(bool): negtive reset signal\n",
    "        \n",
    "    Ouput:\n",
    "        wptr(5bit): the write in memory pointer\n",
    "        fifo_we(bool): the write enable indication signal\n",
    "    \"\"\"\n",
    "    \n",
    "    fifo_we_i=Signal(bool(0))\n",
    "    @always_comb\n",
    "    def enableLogic():\n",
    "        fifo_we_i.next= not fifo_full and wr\n",
    "    \n",
    "    #counter\n",
    "    wptr_i=Signal(intbv(0)[5:0])\n",
    "    @always(clk.posedge, rst_n.negedge)\n",
    "    def pointerUpdate():\n",
    "        if rst_n:\n",
    "            wptr_i.next=0\n",
    "        elif fifo_we_i:\n",
    "            wptr_i.next=wptr_i+1\n",
    "        else:\n",
    "            wptr_i.next=wptr_i\n",
    "    \n",
    "    @always_comb\n",
    "    def OuputBuffer():\n",
    "        fifo_we.next=fifo_we_i\n",
    "        wptr.next=wptr_i\n",
    "    \n",
    "    return instances()\n",
    "    "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "wr=Signal(bool(0)); Peeker(wr, 'wr')\n",
    "fifo_full=Signal(bool(0)); Peeker(fifo_full, 'fifo_full')\n",
    "wptr=Signal(intbv(0)[5:]); Peeker(wptr, 'wptr')\n",
    "fifo_we=Signal(bool(0)); Peeker(fifo_we, 'fifo_we')\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "rst_n=Signal(bool(0)); Peeker(rst_n, 'rst_n')\n",
    "\n",
    "DUT=write_pointer(wr, fifo_full, wptr, fifo_we, clk, rst_n)\n",
    "\n",
    "def write_pointerTB():\n",
    "    \"\"\"\n",
    "    myHDL only Testbench for `write_pointer module`\n",
    "    \"\"\"\n",
    "    \n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==0:\n",
    "                wr.next=1\n",
    "            elif i==10:\n",
    "                wr.next=0\n",
    "            elif i==12:\n",
    "                wr.next=1\n",
    "            elif i==14:\n",
    "                fifo_full.next=1\n",
    "            elif i==16:\n",
    "                rst_n.next=1\n",
    "            elif i==18:\n",
    "                rst_n.next=0\n",
    "            elif i==20:\n",
    "                raise StopSimulation()\n",
    "            \n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "            \n",
    "    \n",
    "    return instances()\n",
    "    \n",
    "    \n",
    "sim=Simulation(DUT, write_pointerTB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"clk\", \"wave\": \"010101010101010101010101010101010101010\"}, {\"name\": \"fifo_full\", \"wave\": \"0..........................1...........\"}, {\"name\": \"fifo_we\", \"wave\": \"1..................0...1...0...........\"}, {\"name\": \"wptr\", \"wave\": \"==.=.=.=.=.=.=.=.=.=.....=.=.....=.....\", \"data\": [\"0\", \"01\", \"02\", \"03\", \"04\", \"05\", \"06\", \"07\", \"08\", \"09\", \"0a\", \"0b\", \"0c\", \"00\"]}, {\"name\": \"wr\", \"wave\": \"1..................0...1...............\"}, {\"name\": \"rst_n[0]\", \"wave\": \"0..............................1...0...\"}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>fifo_full</th>\n",
       "      <th>fifo_we</th>\n",
       "      <th>rst_n</th>\n",
       "      <th>wptr</th>\n",
       "      <th>wr</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>2</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>4</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>5</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>6</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>7</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>8</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>9</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>10</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>10</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>10</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>11</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>12</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>12</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>12</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "    fifo_full  fifo_we  rst_n  wptr  wr\n",
       "0           0        1      0     1   1\n",
       "1           0        1      0     2   1\n",
       "2           0        1      0     3   1\n",
       "3           0        1      0     4   1\n",
       "4           0        1      0     5   1\n",
       "5           0        1      0     6   1\n",
       "6           0        1      0     7   1\n",
       "7           0        1      0     8   1\n",
       "8           0        1      0     9   1\n",
       "9           0        0      0    10   0\n",
       "10          0        0      0    10   0\n",
       "11          0        1      0    10   1\n",
       "12          0        1      0    11   1\n",
       "13          1        0      0    12   1\n",
       "14          1        0      0    12   1\n",
       "15          1        0      1    12   1\n",
       "16          1        0      1     0   1\n",
       "17          1        0      0     0   1\n",
       "18          1        0      0     0   1"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "write_pointerData=Peeker.to_dataframe()\n",
    "write_pointerData=write_pointerData[write_pointerData['clk']==1]\n",
    "write_pointerData.drop('clk', axis=1, inplace=True)\n",
    "write_pointerData.reset_index(drop=True, inplace=True)\n",
    "write_pointerData"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from write_pointer.v***\n",
      "\n",
      " // File: write_pointer.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Tue Aug 14 03:08:27 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module write_pointer (\n",
      "    wr,\n",
      "    fifo_full,\n",
      "    wptr,\n",
      "    fifo_we,\n",
      "    clk,\n",
      "    rst_n\n",
      ");\n",
      "// Input:\n",
      "//     wr(bool):write signal\n",
      "//     fifo_full(bool): fifo full signal\n",
      "//     clk(bool): clock\n",
      "//     rst_n(bool): negtive reset signal\n",
      "//     \n",
      "// Ouput:\n",
      "//     wptr(5bit): the write in memory pointer\n",
      "//     fifo_we(bool): the write enable indication signal\n",
      "\n",
      "input wr;\n",
      "input fifo_full;\n",
      "output [4:0] wptr;\n",
      "wire [4:0] wptr;\n",
      "output fifo_we;\n",
      "wire fifo_we;\n",
      "input clk;\n",
      "input rst_n;\n",
      "\n",
      "wire fifo_we_i;\n",
      "reg [4:0] wptr_i;\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "assign fifo_we_i = ((!fifo_full) && wr);\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst_n) begin: WRITE_POINTER_POINTERUPDATE\n",
      "    if (rst_n) begin\n",
      "        wptr_i <= 0;\n",
      "    end\n",
      "    else if (fifo_we_i) begin\n",
      "        wptr_i <= (wptr_i + 1);\n",
      "    end\n",
      "    else begin\n",
      "        wptr_i <= wptr_i;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign fifo_we = fifo_we_i;\n",
      "assign wptr = wptr_i;\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('write_pointer');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{write_pointerRTL.png}}\n",
    "\\caption{\\label{fig:WPRTL} write_pointer RTL schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{write_pointerSyn.png}}\n",
    "\\caption{\\label{fig:WPSYN} write_pointer Synthesized schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "***Verilog modual from write_pointerTBV.v***\n",
      "\n",
      " // File: write_pointerTBV.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Tue Aug 14 03:08:28 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module write_pointerTBV (\n",
      "\n",
      ");\n",
      "// myHDL->Verilog  Testbench for `write_pointer module`\n",
      "\n",
      "\n",
      "reg wr = 0;\n",
      "reg fifo_full = 0;\n",
      "wire [4:0] wptr;\n",
      "wire fifo_we;\n",
      "reg clk = 0;\n",
      "reg rst_n = 0;\n",
      "wire write_pointer0_0_fifo_we_i;\n",
      "reg [4:0] write_pointer0_0_wptr_i = 0;\n",
      "\n",
      "\n",
      "\n",
      "always @(fifo_full, clk, wr, fifo_we, wptr, rst_n) begin: WRITE_POINTERTBV_PRINT_DATA\n",
      "    $write(\"%h\", wr);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", fifo_full);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", wptr);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", fifo_we);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", clk);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", rst_n);\n",
      "    $write(\"\\n\");\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign write_pointer0_0_fifo_we_i = ((!fifo_full) && wr);\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst_n) begin: WRITE_POINTERTBV_WRITE_POINTER0_0_POINTERUPDATE\n",
      "    if (rst_n) begin\n",
      "        write_pointer0_0_wptr_i <= 0;\n",
      "    end\n",
      "    else if (write_pointer0_0_fifo_we_i) begin\n",
      "        write_pointer0_0_wptr_i <= (write_pointer0_0_wptr_i + 1);\n",
      "    end\n",
      "    else begin\n",
      "        write_pointer0_0_wptr_i <= write_pointer0_0_wptr_i;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign fifo_we = write_pointer0_0_fifo_we_i;\n",
      "assign wptr = write_pointer0_0_wptr_i;\n",
      "\n",
      "\n",
      "initial begin: WRITE_POINTERTBV_CLK_SIGNAL\n",
      "    while (1'b1) begin\n",
      "        clk <= (!clk);\n",
      "        # 1;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: WRITE_POINTERTBV_STIMULES\n",
      "    integer i;\n",
      "    i = 0;\n",
      "    while (1'b1) begin\n",
      "        case (i)\n",
      "            'h0: begin\n",
      "                wr <= 1;\n",
      "            end\n",
      "            'ha: begin\n",
      "                wr <= 0;\n",
      "            end\n",
      "            'hc: begin\n",
      "                wr <= 1;\n",
      "            end\n",
      "            'he: begin\n",
      "                fifo_full <= 1;\n",
      "            end\n",
      "            'h10: begin\n",
      "                rst_n <= 1;\n",
      "            end\n",
      "            'h12: begin\n",
      "                rst_n <= 0;\n",
      "            end\n",
      "            'h14: begin\n",
      "                $finish;\n",
      "            end\n",
      "            default: begin\n",
      "                // pass\n",
      "            end\n",
      "        endcase\n",
      "        i = i + 1;\n",
      "        @(posedge clk);\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "@block\n",
    "def write_pointerTBV():\n",
    "    \"\"\"\n",
    "    myHDL->Verilog  Testbench for `write_pointer module`\n",
    "    \"\"\"\n",
    "    wr=Signal(bool(0))\n",
    "    fifo_full=Signal(bool(0))\n",
    "    wptr=Signal(intbv(0)[5:])\n",
    "    fifo_we=Signal(bool(0))\n",
    "    clk=Signal(bool(0))\n",
    "    rst_n=Signal(bool(0))\n",
    "    \n",
    "    @always_comb\n",
    "    def print_data():\n",
    "        print(wr, fifo_full, wptr, fifo_we, clk, rst_n)\n",
    "\n",
    "    DUT=write_pointer(wr, fifo_full, wptr, fifo_we, clk, rst_n)\n",
    "\n",
    "\n",
    "    \n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(1)\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==0:\n",
    "                wr.next=1\n",
    "            elif i==10:\n",
    "                wr.next=0\n",
    "            elif i==12:\n",
    "                wr.next=1\n",
    "            elif i==14:\n",
    "                fifo_full.next=1\n",
    "            elif i==16:\n",
    "                rst_n.next=1\n",
    "            elif i==18:\n",
    "                rst_n.next=0\n",
    "            elif i==20:\n",
    "                raise StopSimulation()\n",
    "            else:\n",
    "                pass\n",
    "            \n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "            \n",
    "    \n",
    "    return instances()\n",
    "    \n",
    "    \n",
    "TB=write_pointerTBV()\n",
    "TB.convert(hdl=\"Verilog\", initial_values=True)\n",
    "VerilogTextReader('write_pointerTBV');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Read Pointer\n",
    "The Read pointer serves the same function as the `write_pointer` but increments the read pointer that calls up sequentially the memory location to read from.\n",
    "\n",
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{ReadPointer.png}}\n",
    "\\caption{\\label{fig:RP} Read Pointer Functianl Digram }\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def read_pointer(rd, fifo_empty, rptr, fifo_rd, clk, rst_n):\n",
    "    \"\"\"\n",
    "    Input:\n",
    "        rd(bool):write signal\n",
    "        fifo_empty(bool): fifo empty signal\n",
    "        clk(bool): clock\n",
    "        rst_n(bool): negtive reset signal\n",
    "        \n",
    "    Ouput:\n",
    "        rptr(5bit): the read out memory pointer\n",
    "        fifo_rd(bool): the read enable indication signal\n",
    "    \"\"\"\n",
    "    \n",
    "    fifo_rd_i=Signal(bool(0))\n",
    "    @always_comb\n",
    "    def enableLogic():\n",
    "        fifo_rd_i.next=not fifo_empty and rd\n",
    "    \n",
    "    rptr_i=Signal(intbv(0)[5:0])\n",
    "    @always(clk.posedge, rst_n.negedge)\n",
    "    def pointerUpdate():\n",
    "        if rst_n:\n",
    "            rptr_i.next=0\n",
    "        elif fifo_rd_i:\n",
    "            rptr_i.next=rptr_i+1\n",
    "        else:\n",
    "            rptr_i.next=rptr_i\n",
    "    \n",
    "    \n",
    "    @always_comb\n",
    "    def output():\n",
    "        fifo_rd.next=fifo_rd_i\n",
    "        rptr.next=rptr_i\n",
    "    \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "rd=Signal(bool(0)); Peeker(rd, 'rd')\n",
    "fifo_empty=Signal(bool(0)); Peeker(fifo_empty, 'fifo_empty')\n",
    "rptr=Signal(intbv(0)[5:]); Peeker(rptr, 'rptr')\n",
    "fifo_rd=Signal(bool(0)); Peeker(fifo_rd, 'fifo_rd')\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "rst_n=Signal(bool(0)); Peeker(rst_n, 'rst_n')\n",
    "\n",
    "DUT=read_pointer(rd, fifo_empty, rptr, fifo_rd, clk, rst_n)\n",
    "\n",
    "def read_pointerTB():\n",
    "    \"\"\"\n",
    "    myHDL only Testbench for `read_pointer module`\n",
    "\n",
    "    \"\"\"\n",
    "    \n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==0:\n",
    "                rd.next=1\n",
    "            elif i==10:\n",
    "                rd.next=0\n",
    "            elif i==12:\n",
    "                rd.next=1\n",
    "            elif i==14:\n",
    "                fifo_empty.next=1\n",
    "            elif i==16:\n",
    "                rst_n.next=1\n",
    "            elif i==18:\n",
    "                rst_n.next=0\n",
    "            elif i==20:\n",
    "                raise StopSimulation()\n",
    "            \n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "            \n",
    "    \n",
    "    return instances()\n",
    "    \n",
    "    \n",
    "sim=Simulation(DUT, read_pointerTB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"clk\", \"wave\": \"010101010101010101010101010101010101010\"}, {\"name\": \"fifo_empty\", \"wave\": \"0..........................1...........\"}, {\"name\": \"fifo_rd\", \"wave\": \"1..................0...1...0...........\"}, {\"name\": \"rd\", \"wave\": \"1..................0...1...............\"}, {\"name\": \"rptr\", \"wave\": \"==.=.=.=.=.=.=.=.=.=.....=.=.....=.....\", \"data\": [\"0\", \"01\", \"02\", \"03\", \"04\", \"05\", \"06\", \"07\", \"08\", \"09\", \"0a\", \"0b\", \"0c\", \"00\"]}, {\"name\": \"rst_n[0]\", \"wave\": \"0..............................1...0...\"}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>fifo_empty</th>\n",
       "      <th>fifo_rd</th>\n",
       "      <th>rd</th>\n",
       "      <th>rptr</th>\n",
       "      <th>rst_n</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>4</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>5</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>6</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>7</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>8</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>9</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>10</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>10</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>10</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>11</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>12</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>12</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>12</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "    fifo_empty  fifo_rd  rd  rptr  rst_n\n",
       "0            0        1   1     1      0\n",
       "1            0        1   1     2      0\n",
       "2            0        1   1     3      0\n",
       "3            0        1   1     4      0\n",
       "4            0        1   1     5      0\n",
       "5            0        1   1     6      0\n",
       "6            0        1   1     7      0\n",
       "7            0        1   1     8      0\n",
       "8            0        1   1     9      0\n",
       "9            0        0   0    10      0\n",
       "10           0        0   0    10      0\n",
       "11           0        1   1    10      0\n",
       "12           0        1   1    11      0\n",
       "13           1        0   1    12      0\n",
       "14           1        0   1    12      0\n",
       "15           1        0   1    12      1\n",
       "16           1        0   1     0      1\n",
       "17           1        0   1     0      0\n",
       "18           1        0   1     0      0"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "read_pointerData=Peeker.to_dataframe()\n",
    "read_pointerData=read_pointerData[read_pointerData['clk']==1]\n",
    "read_pointerData.drop('clk', axis=1, inplace=True)\n",
    "read_pointerData.reset_index(drop=True, inplace=True)\n",
    "read_pointerData"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from read_pointer.v***\n",
      "\n",
      " // File: read_pointer.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Tue Aug 14 03:08:29 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module read_pointer (\n",
      "    rd,\n",
      "    fifo_empty,\n",
      "    rptr,\n",
      "    fifo_rd,\n",
      "    clk,\n",
      "    rst_n\n",
      ");\n",
      "// Input:\n",
      "//     rd(bool):write signal\n",
      "//     fifo_empty(bool): fifo empty signal\n",
      "//     clk(bool): clock\n",
      "//     rst_n(bool): negtive reset signal\n",
      "//     \n",
      "// Ouput:\n",
      "//     rptr(5bit): the read out memory pointer\n",
      "//     fifo_rd(bool): the read enable indication signal\n",
      "\n",
      "input rd;\n",
      "input fifo_empty;\n",
      "output [4:0] rptr;\n",
      "wire [4:0] rptr;\n",
      "output fifo_rd;\n",
      "wire fifo_rd;\n",
      "input clk;\n",
      "input rst_n;\n",
      "\n",
      "wire fifo_rd_i;\n",
      "reg [4:0] rptr_i = 0;\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "assign fifo_rd_i = ((!fifo_empty) && rd);\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst_n) begin: READ_POINTER_POINTERUPDATE\n",
      "    if (rst_n) begin\n",
      "        rptr_i <= 0;\n",
      "    end\n",
      "    else if (fifo_rd_i) begin\n",
      "        rptr_i <= (rptr_i + 1);\n",
      "    end\n",
      "    else begin\n",
      "        rptr_i <= rptr_i;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign fifo_rd = fifo_rd_i;\n",
      "assign rptr = rptr_i;\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('read_pointer');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{read_pointerRTL.png}}\n",
    "\\caption{\\label{fig:RPRTL} read_pointer RTL Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{read_pointerSYN.png}}\n",
    "\\caption{\\label{fig:RPRTL} read_pointer Synthesized schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "***Verilog modual from read_pointerTBV.v***\n",
      "\n",
      " // File: read_pointerTBV.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Tue Aug 14 03:08:30 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module read_pointerTBV (\n",
      "\n",
      ");\n",
      "// myHDL -> Verilog Testbench for `read_pointer` module\n",
      "\n",
      "\n",
      "reg clk = 0;\n",
      "reg rst_n = 0;\n",
      "reg rd = 0;\n",
      "reg fifo_empty = 0;\n",
      "wire [4:0] rptr;\n",
      "wire fifo_rd;\n",
      "wire read_pointer0_0_fifo_rd_i;\n",
      "reg [4:0] read_pointer0_0_rptr_i = 0;\n",
      "\n",
      "\n",
      "\n",
      "always @(rd, clk, fifo_empty, fifo_rd, rptr, rst_n) begin: READ_POINTERTBV_PRINT_DATA\n",
      "    $write(\"%h\", rd);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", fifo_empty);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", rptr);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", fifo_rd);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", clk);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", rst_n);\n",
      "    $write(\"\\n\");\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign read_pointer0_0_fifo_rd_i = ((!fifo_empty) && rd);\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst_n) begin: READ_POINTERTBV_READ_POINTER0_0_POINTERUPDATE\n",
      "    if (rst_n) begin\n",
      "        read_pointer0_0_rptr_i <= 0;\n",
      "    end\n",
      "    else if (read_pointer0_0_fifo_rd_i) begin\n",
      "        read_pointer0_0_rptr_i <= (read_pointer0_0_rptr_i + 1);\n",
      "    end\n",
      "    else begin\n",
      "        read_pointer0_0_rptr_i <= read_pointer0_0_rptr_i;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign fifo_rd = read_pointer0_0_fifo_rd_i;\n",
      "assign rptr = read_pointer0_0_rptr_i;\n",
      "\n",
      "\n",
      "initial begin: READ_POINTERTBV_CLK_SIGNAL\n",
      "    while (1'b1) begin\n",
      "        clk <= (!clk);\n",
      "        # 1;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: READ_POINTERTBV_STIMULES\n",
      "    integer i;\n",
      "    i = 0;\n",
      "    while (1'b1) begin\n",
      "        case (i)\n",
      "            'h0: begin\n",
      "                rd <= 1;\n",
      "            end\n",
      "            'ha: begin\n",
      "                rd <= 0;\n",
      "            end\n",
      "            'hc: begin\n",
      "                rd <= 1;\n",
      "            end\n",
      "            'he: begin\n",
      "                fifo_empty <= 1;\n",
      "            end\n",
      "            'h10: begin\n",
      "                rst_n <= 1;\n",
      "            end\n",
      "            'h12: begin\n",
      "                rst_n <= 0;\n",
      "            end\n",
      "            'h14: begin\n",
      "                $finish;\n",
      "            end\n",
      "            default: begin\n",
      "                // pass\n",
      "            end\n",
      "        endcase\n",
      "        i = i + 1;\n",
      "        @(posedge clk);\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "@block\n",
    "def read_pointerTBV():\n",
    "    \"\"\"\n",
    "    myHDL -> Verilog Testbench for `read_pointer` module\n",
    "\n",
    "    \"\"\"\n",
    "    rd=Signal(bool(0))\n",
    "    fifo_empty=Signal(bool(0))\n",
    "    rptr=Signal(intbv(0)[5:])\n",
    "    fifo_rd=Signal(bool(0))\n",
    "    clk=Signal(bool(0))\n",
    "    rst_n=Signal(bool(0))\n",
    "    \n",
    "    @always_comb\n",
    "    def print_data():\n",
    "        print(rd, fifo_empty, rptr, fifo_rd, clk, rst_n)\n",
    "\n",
    "    DUT=read_pointer(rd, fifo_empty, rptr, fifo_rd, clk, rst_n)\n",
    "\n",
    "\n",
    "    \n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(1)\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==0:\n",
    "                rd.next=1\n",
    "            elif i==10:\n",
    "                rd.next=0\n",
    "            elif i==12:\n",
    "                rd.next=1\n",
    "            elif i==14:\n",
    "                fifo_empty.next=1\n",
    "            elif i==16:\n",
    "                rst_n.next=1\n",
    "            elif i==18:\n",
    "                rst_n.next=0\n",
    "            elif i==20:\n",
    "                raise StopSimulation()\n",
    "            else:\n",
    "                pass\n",
    "            \n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "            \n",
    "    \n",
    "    return instances()\n",
    "    \n",
    "    \n",
    "TB=read_pointerTBV()\n",
    "TB.convert(hdl=\"Verilog\", initial_values=True)\n",
    "VerilogTextReader('read_pointerTBV');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Memory Array\n",
    "The memory array is a simple RAM memory that uses the `wptr` to assign the `data_in` location in the RAM and the `rptr` to pull the memory to output to `data_out`\n",
    "\n",
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{Memory_array.png}}\n",
    "\\caption{\\label{fig:WP} Memory Array Functional Diagram}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def memory_array(data_in, fifo_we, wptr, rptr, data_out, clk, clear):\n",
    "    \"\"\"\n",
    "    Input:\n",
    "        data_in(8bit): data to be writen \n",
    "        fifo_we(bool): write enable\n",
    "        wptr(5bit): write memory address pointer\n",
    "        rptr(5bit): read memory address pointer\n",
    "        clk(bool): clock\n",
    "        clear(bool): signal to clear clear memeory to 0 \n",
    "    Ouput:\n",
    "        data_out(8bit): data to be read out based on`rptr`\n",
    "    \"\"\"\n",
    "    data_out_i=[Signal(intbv(0)[8:]) for _ in range(16)]\n",
    "    @always(clk.posedge)\n",
    "    def uptake():\n",
    "        if fifo_we:\n",
    "            data_out_i[wptr[4:]].next=data_in\n",
    "    \n",
    "    @always_comb\n",
    "    def output():\n",
    "        data_out.next=data_out_i[rptr[4:]]\n",
    "    \n",
    "    @always(clear.negedge)\n",
    "    def clearMem():\n",
    "        for i in range(16):\n",
    "            data_out_i[i].next=0\n",
    "        \n",
    "    \n",
    "    \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "data_in=Signal(intbv(0)[8:]); Peeker(data_in, 'data_in')\n",
    "fifo_we=Signal(bool(0)); Peeker(fifo_we, 'fifo_we') \n",
    "wptr=Signal(intbv(0)[5:]); Peeker(wptr, 'wptr')\n",
    "rptr=Signal(intbv(0)[5:]); Peeker(rptr, 'rptr')\n",
    "data_out=Signal(intbv(0)[8:]); Peeker(data_out, 'data_out') \n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "clear=Signal(bool(0)); Peeker(clear, 'clear')\n",
    "\n",
    "TestData=np.random.randint(low=data_in.min, high=data_in.max, \n",
    "                           size=16)\n",
    "TestData=TestData.astype(int)\n",
    "\n",
    "DUT=memory_array(data_in, fifo_we, wptr, rptr, data_out, clk, clear)\n",
    "\n",
    "\n",
    "def memory_arrayTB():\n",
    "    \"\"\"\n",
    "    myHDL only testbench for `memory_array` module\n",
    "    \"\"\"\n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(1)\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==0:\n",
    "                fifo_we.next=0\n",
    "            elif i==2:\n",
    "                fifo_we.next=1\n",
    "            \n",
    "            elif i==13:\n",
    "                clear.next=1\n",
    "            elif i==14:\n",
    "                clear.next=0\n",
    "                \n",
    "            elif i==16:\n",
    "                raise StopSimulation()\n",
    "            data_in.next=int(TestData[wptr])\n",
    "            wptr.next=wptr+1\n",
    "            if i!=0:\n",
    "                rptr.next=rptr+1\n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "\n",
    "sim=Simulation(DUT, memory_arrayTB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"data_in\", \"wave\": \"=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.\", \"data\": [\"163\", \"2e\", \"ec\", \"03\", \"78\", \"c9\", \"2e\", \"ca\", \"ea\", \"24\", \"13\", \"5a\", \"a2\", \"2c\", \"b8\"]}, {\"name\": \"fifo_we\", \"wave\": \"0.1...........................\"}, {\"name\": \"rptr\", \"wave\": \"=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.\", \"data\": [\"1\", \"02\", \"03\", \"04\", \"05\", \"06\", \"07\", \"08\", \"09\", \"0a\", \"0b\", \"0c\", \"0d\", \"0e\", \"0f\"]}, {\"name\": \"wptr\", \"wave\": \"=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.\", \"data\": [\"2\", \"03\", \"04\", \"05\", \"06\", \"07\", \"08\", \"09\", \"0a\", \"0b\", \"0c\", \"0d\", \"0e\", \"0f\", \"10\"]}, {\"name\": \"clear[0]\", \"wave\": \"0.......................1.0...\"}, {\"name\": \"clk[0]\", \"wave\": \"101010101010101010101010101010\"}, {\"name\": \"data_out[0]\", \"wave\": \"=...=.=.=.=.=.=.=.=.=.=.=.=.=.\", \"data\": [\"0\", \"2e\", \"ec\", \"03\", \"78\", \"c9\", \"2e\", \"ca\", \"ea\", \"24\", \"13\", \"5a\", \"00\", \"2c\"]}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>clear</th>\n",
       "      <th>data_in</th>\n",
       "      <th>data_out</th>\n",
       "      <th>fifo_we</th>\n",
       "      <th>rptr</th>\n",
       "      <th>wptr</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0</td>\n",
       "      <td>163</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>0</td>\n",
       "      <td>46</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>2</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>0</td>\n",
       "      <td>236</td>\n",
       "      <td>46</td>\n",
       "      <td>1</td>\n",
       "      <td>3</td>\n",
       "      <td>4</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "      <td>236</td>\n",
       "      <td>1</td>\n",
       "      <td>4</td>\n",
       "      <td>5</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>0</td>\n",
       "      <td>120</td>\n",
       "      <td>3</td>\n",
       "      <td>1</td>\n",
       "      <td>5</td>\n",
       "      <td>6</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>0</td>\n",
       "      <td>201</td>\n",
       "      <td>120</td>\n",
       "      <td>1</td>\n",
       "      <td>6</td>\n",
       "      <td>7</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>0</td>\n",
       "      <td>46</td>\n",
       "      <td>201</td>\n",
       "      <td>1</td>\n",
       "      <td>7</td>\n",
       "      <td>8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>0</td>\n",
       "      <td>202</td>\n",
       "      <td>46</td>\n",
       "      <td>1</td>\n",
       "      <td>8</td>\n",
       "      <td>9</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>0</td>\n",
       "      <td>234</td>\n",
       "      <td>202</td>\n",
       "      <td>1</td>\n",
       "      <td>9</td>\n",
       "      <td>10</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>0</td>\n",
       "      <td>36</td>\n",
       "      <td>234</td>\n",
       "      <td>1</td>\n",
       "      <td>10</td>\n",
       "      <td>11</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>0</td>\n",
       "      <td>19</td>\n",
       "      <td>36</td>\n",
       "      <td>1</td>\n",
       "      <td>11</td>\n",
       "      <td>12</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>0</td>\n",
       "      <td>90</td>\n",
       "      <td>19</td>\n",
       "      <td>1</td>\n",
       "      <td>12</td>\n",
       "      <td>13</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>1</td>\n",
       "      <td>162</td>\n",
       "      <td>90</td>\n",
       "      <td>1</td>\n",
       "      <td>13</td>\n",
       "      <td>14</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>0</td>\n",
       "      <td>44</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>14</td>\n",
       "      <td>15</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>0</td>\n",
       "      <td>184</td>\n",
       "      <td>44</td>\n",
       "      <td>1</td>\n",
       "      <td>15</td>\n",
       "      <td>16</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "    clear  data_in  data_out  fifo_we  rptr  wptr\n",
       "0       0      163         0        0     1     2\n",
       "1       0       46         0        1     2     3\n",
       "2       0      236        46        1     3     4\n",
       "3       0        3       236        1     4     5\n",
       "4       0      120         3        1     5     6\n",
       "5       0      201       120        1     6     7\n",
       "6       0       46       201        1     7     8\n",
       "7       0      202        46        1     8     9\n",
       "8       0      234       202        1     9    10\n",
       "9       0       36       234        1    10    11\n",
       "10      0       19        36        1    11    12\n",
       "11      0       90        19        1    12    13\n",
       "12      1      162        90        1    13    14\n",
       "13      0       44         0        1    14    15\n",
       "14      0      184        44        1    15    16"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "memoryData=Peeker.to_dataframe()\n",
    "memoryData=memoryData[memoryData['clk']==1]\n",
    "memoryData.drop('clk', axis=1, inplace=True)\n",
    "memoryData.reset_index(drop=True, inplace=True)\n",
    "memoryData"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>clear</th>\n",
       "      <th>data_in</th>\n",
       "      <th>data_out</th>\n",
       "      <th>data_out_shift-1</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0</td>\n",
       "      <td>236</td>\n",
       "      <td>46</td>\n",
       "      <td>236</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "      <td>236</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>0</td>\n",
       "      <td>120</td>\n",
       "      <td>3</td>\n",
       "      <td>120</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>0</td>\n",
       "      <td>201</td>\n",
       "      <td>120</td>\n",
       "      <td>201</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>0</td>\n",
       "      <td>46</td>\n",
       "      <td>201</td>\n",
       "      <td>46</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>0</td>\n",
       "      <td>202</td>\n",
       "      <td>46</td>\n",
       "      <td>202</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>0</td>\n",
       "      <td>234</td>\n",
       "      <td>202</td>\n",
       "      <td>234</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>0</td>\n",
       "      <td>36</td>\n",
       "      <td>234</td>\n",
       "      <td>36</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>0</td>\n",
       "      <td>19</td>\n",
       "      <td>36</td>\n",
       "      <td>19</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>0</td>\n",
       "      <td>90</td>\n",
       "      <td>19</td>\n",
       "      <td>90</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>1</td>\n",
       "      <td>162</td>\n",
       "      <td>90</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>0</td>\n",
       "      <td>44</td>\n",
       "      <td>0</td>\n",
       "      <td>44</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "    clear  data_in  data_out  data_out_shift-1\n",
       "0       0      236        46               236\n",
       "1       0        3       236                 3\n",
       "2       0      120         3               120\n",
       "3       0      201       120               201\n",
       "4       0       46       201                46\n",
       "5       0      202        46               202\n",
       "6       0      234       202               234\n",
       "7       0       36       234                36\n",
       "8       0       19        36                19\n",
       "9       0       90        19                90\n",
       "10      1      162        90                 0\n",
       "11      0       44         0                44"
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "memoryData.drop([0, 1], axis=0, inplace=True)\n",
    "memoryData.drop(['fifo_we', 'rptr', 'wptr'], axis=1, inplace=True)\n",
    "memoryData.reset_index(inplace=True, drop=True)\n",
    "memoryData['data_out_shift-1']=np.array(memoryData.data_out.shift(-1)).astype(int)\n",
    "memoryData.drop(12, axis=0, inplace=True)\n",
    "memoryData"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "False"
      ]
     },
     "execution_count": 20,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "(memoryData['data_in']==memoryData['data_out_shift-1']).all()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from memory_array.v***\n",
      "\n",
      " // File: memory_array.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Tue Aug 14 03:08:31 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module memory_array (\n",
      "    data_in,\n",
      "    fifo_we,\n",
      "    wptr,\n",
      "    rptr,\n",
      "    data_out,\n",
      "    clk,\n",
      "    clear\n",
      ");\n",
      "// Input:\n",
      "//     data_in(8bit): data to be writen \n",
      "//     fifo_we(bool): write enable\n",
      "//     wptr(5bit): write memory address pointer\n",
      "//     rptr(5bit): read memory address pointer\n",
      "//     clk(bool): clock\n",
      "//     clear(bool): signal to clear clear memeory to 0 \n",
      "// Ouput:\n",
      "//     data_out(8bit): data to be read out based on`rptr`\n",
      "\n",
      "input [7:0] data_in;\n",
      "input fifo_we;\n",
      "input [4:0] wptr;\n",
      "input [4:0] rptr;\n",
      "output [7:0] data_out;\n",
      "wire [7:0] data_out;\n",
      "input clk;\n",
      "input clear;\n",
      "\n",
      "reg [7:0] data_out_i [0:16-1];\n",
      "\n",
      "initial begin: INITIALIZE_DATA_OUT_I\n",
      "    integer i;\n",
      "    for(i=0; i<16; i=i+1) begin\n",
      "        data_out_i[i] = 0;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: MEMORY_ARRAY_UPTAKE\n",
      "    if (fifo_we) begin\n",
      "        data_out_i[wptr[4-1:0]] <= data_in;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign data_out = data_out_i[rptr[4-1:0]];\n",
      "\n",
      "\n",
      "always @(negedge clear) begin: MEMORY_ARRAY_CLEARMEM\n",
      "    integer i;\n",
      "    for (i=0; i<16; i=i+1) begin\n",
      "        data_out_i[i] <= 0;\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('memory_array');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{memory_arrayRTL.png}}\n",
    "\\caption{\\label{fig:MARTL} memory_array RTL Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{memory_arraySYN.png}}\n",
    "\\caption{\\label{fig:MASYN} memory_array Synthesized schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Testbench"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Conversion Issue :\n",
    "At present I can not get the values stored in `TestData` numpy array to be transcribed to the output Verilog code `memory_arrayTBV` If someone can figure out how to, or make an improvement to the myHDL converter. The fix would be greatly appreciated by myself and the rest of the myHDL user base"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "***Verilog modual from memory_arrayTBV.v***\n",
      "\n",
      " // File: memory_arrayTBV.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Tue Aug 14 03:08:31 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module memory_arrayTBV (\n",
      "\n",
      ");\n",
      "// myHDL -> verilog testbench for `memory_array` module\n",
      "\n",
      "\n",
      "reg [4:0] wptr = 0;\n",
      "reg fifo_we = 0;\n",
      "reg clk = 0;\n",
      "reg [4:0] rptr = 0;\n",
      "reg [7:0] data_in = 0;\n",
      "wire [7:0] data_out;\n",
      "reg clear = 0;\n",
      "wire [7:0] TestData_i [0:16-1];\n",
      "reg [7:0] memory_array0_0_data_out_i [0:16-1];\n",
      "\n",
      "initial begin: INITIALIZE_MEMORY_ARRAY0_0_DATA_OUT_I\n",
      "    integer i;\n",
      "    for(i=0; i<16; i=i+1) begin\n",
      "        memory_array0_0_data_out_i[i] = 0;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "always @(clear, data_out, clk, fifo_we, wptr, rptr, data_in) begin: MEMORY_ARRAYTBV_PRINT_DATA\n",
      "    $write(\"%h\", data_in);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", fifo_we);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", wptr);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", rptr);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", data_out);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", clk);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", clear);\n",
      "    $write(\"\\n\");\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: MEMORY_ARRAYTBV_MEMORY_ARRAY0_0_UPTAKE\n",
      "    if (fifo_we) begin\n",
      "        memory_array0_0_data_out_i[wptr[4-1:0]] <= data_in;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign data_out = memory_array0_0_data_out_i[rptr[4-1:0]];\n",
      "\n",
      "\n",
      "always @(negedge clear) begin: MEMORY_ARRAYTBV_MEMORY_ARRAY0_0_CLEARMEM\n",
      "    integer i;\n",
      "    for (i=0; i<16; i=i+1) begin\n",
      "        memory_array0_0_data_out_i[i] <= 0;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: MEMORY_ARRAYTBV_CLK_SIGNAL\n",
      "    while (1'b1) begin\n",
      "        clk <= (!clk);\n",
      "        # 1;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: MEMORY_ARRAYTBV_STIMULES\n",
      "    integer i;\n",
      "    i = 0;\n",
      "    while (1'b1) begin\n",
      "        case (i)\n",
      "            'h0: begin\n",
      "                fifo_we <= 0;\n",
      "            end\n",
      "            'h2: begin\n",
      "                fifo_we <= 1;\n",
      "            end\n",
      "            'hd: begin\n",
      "                clear <= 1;\n",
      "            end\n",
      "            'he: begin\n",
      "                clear <= 0;\n",
      "            end\n",
      "            'h10: begin\n",
      "                $finish;\n",
      "            end\n",
      "            default: begin\n",
      "                // pass\n",
      "            end\n",
      "        endcase\n",
      "        data_in <= TestData_i[wptr];\n",
      "        wptr <= (wptr + 1);\n",
      "        if ((i != 0)) begin\n",
      "            rptr <= (rptr + 1);\n",
      "        end\n",
      "        i = i + 1;\n",
      "        @(posedge clk);\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "@block\n",
    "def memory_arrayTBV():\n",
    "    \"\"\"\n",
    "    myHDL -> verilog testbench for `memory_array` module\n",
    "    \"\"\"\n",
    "    data_in=Signal(intbv(0)[8:])\n",
    "    fifo_we=Signal(bool(0))\n",
    "    wptr=Signal(intbv(0)[5:])\n",
    "    rptr=Signal(intbv(0)[5:])\n",
    "    data_out=Signal(intbv(0)[8:])\n",
    "    clk=Signal(bool(0))\n",
    "    clear=Signal(bool(0))\n",
    "    \n",
    "    TestData_i=[Signal(intbv(int(i))[8:]) for i in TestData]\n",
    "\n",
    "\n",
    "    @always_comb\n",
    "    def print_data():\n",
    "        print(data_in, fifo_we, wptr, rptr, data_out, clk, clear)\n",
    "    \n",
    "\n",
    "    DUT=memory_array(data_in, fifo_we, wptr, rptr, data_out, clk, clear)\n",
    "\n",
    "\n",
    "\n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(1)\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==0:\n",
    "                fifo_we.next=0\n",
    "            elif i==2:\n",
    "                fifo_we.next=1\n",
    "            \n",
    "            elif i==13:\n",
    "                clear.next=1\n",
    "            elif i==14:\n",
    "                clear.next=0\n",
    "                \n",
    "            elif i==16:\n",
    "                raise StopSimulation()\n",
    "            else:\n",
    "                pass\n",
    "            \n",
    "            data_in.next=TestData_i[wptr]\n",
    "            wptr.next=wptr+1\n",
    "            if i!=0:\n",
    "                rptr.next=rptr+1\n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "\n",
    "TB=memory_arrayTBV()\n",
    "TB.convert(hdl=\"Verilog\", initial_values=True)\n",
    "VerilogTextReader('memory_arrayTBV');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Status Signal\n",
    "The status signal module is a internal check module that checks for impending overflow, overflow, and underflow of the FIFO memory\n",
    "\n",
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{fifoStatus.png}}\n",
    "\\caption{\\label{fig:WP} fifoStatus Functional Diagram}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def fifoStatus(wr, rd, fifo_we, fifo_rd, wptr, rptr, \n",
    "                 fifo_full, fifo_empty, fifo_threshold, fifo_overflow, fifo_underflow, \n",
    "                 clk, rst_n):\n",
    "    \"\"\"\n",
    "    Input:\n",
    "        wr(bool): write signal\n",
    "        rd(bool): read signal \n",
    "        fifo_we(bool): write enable signal\n",
    "        fifo_rd(bool): read enable signal\n",
    "        wptr(5bit): write pointer \n",
    "        rptr(5bit): read pointer\n",
    "        clk(bool): clock\n",
    "        rst_n(bool): reset \n",
    "        \n",
    "    Ouput:\n",
    "        fifo_full(bool): signal indicating the fifo memory is full\n",
    "        fifo_empty(bool):signal indicating the fifo memory is empty\n",
    "        fifo_threshold(bool): signal indicating that the fifo is about to overflow\n",
    "        fifo_overflow(bool): signal indicating that the fifo rptr has overflowed\n",
    "        fifo_underflow(bool): signal indicating that the fifo wptr has underflowed\n",
    "    \"\"\"\n",
    "    \n",
    "    #interalStores\n",
    "    fifo_full_i=Signal(bool(0))\n",
    "    fifo_empty_i=Signal(bool(0))\n",
    "    fifo_threshold_i=Signal(bool(0))\n",
    "    fifo_overflow_i=Signal(bool(0))\n",
    "    fifo_underflow_i=Signal(bool(0))\n",
    "    \n",
    "    \n",
    "    #interal wires\n",
    "    fbit_comp=Signal(bool(0))\n",
    "    pointer_equal=Signal(bool(0))\n",
    "    pointer_result=Signal(intbv(0)[5:].signed())\n",
    "    overflow_set=Signal(bool(0))\n",
    "    underflow_set=Signal(bool(0))\n",
    "    \n",
    "    \n",
    "    \n",
    "    \n",
    "    @always_comb\n",
    "    def logic1():\n",
    "        fbit_comp.next=wptr[4]^rptr[4]\n",
    "        \n",
    "        if wptr[3:0]-rptr[3:0]:\n",
    "            pointer_equal.next=0\n",
    "        else:\n",
    "            pointer_equal.next=1\n",
    "        \n",
    "        \n",
    "        pointer_result.next=wptr[4:0]-rptr[4:0]\n",
    "        \n",
    "        overflow_set.next=fifo_full_i & wr\n",
    "        underflow_set.next=fifo_empty_i & rd\n",
    "    \n",
    "    @always_comb\n",
    "    def logic2():\n",
    "        fifo_full_i.next=fbit_comp & pointer_equal\n",
    "        fifo_empty_i.next=(not fbit_comp) & pointer_equal\n",
    "        \n",
    "        if pointer_result[4] or pointer_result[3]:\n",
    "            fifo_threshold_i.next=1\n",
    "        else:\n",
    "            fifo_threshold_i.next=0\n",
    "    \n",
    "    \n",
    "            \n",
    "    @always(clk.posedge, rst_n.negedge)\n",
    "    def overflowControl():\n",
    "        if rst_n:\n",
    "            fifo_overflow_i.next=0\n",
    "        elif overflow_set==1 and fifo_rd==0:\n",
    "            fifo_overflow_i.next=1\n",
    "        elif fifo_rd:\n",
    "            fifo_overflow_i.next=0\n",
    "        else:\n",
    "            fifo_overflow_i.next=fifo_overflow_i\n",
    "    \n",
    "    @always(clk.posedge, rst_n.negedge)\n",
    "    def underflowControl():\n",
    "        if rst_n:\n",
    "            fifo_underflow_i.next=0\n",
    "        elif underflow_set==1 and fifo_we==0:\n",
    "            fifo_underflow_i.next=1\n",
    "        elif fifo_we:\n",
    "            fifo_underflow_i.next=0\n",
    "        else:\n",
    "            fifo_underflow_i.next=fifo_underflow_i\n",
    "    \n",
    "    @always_comb\n",
    "    def outputBuffer():\n",
    "        fifo_full.next=fifo_full_i\n",
    "        fifo_empty.next=fifo_empty_i\n",
    "        fifo_threshold.next=fifo_threshold_i\n",
    "        fifo_overflow.next=fifo_overflow_i\n",
    "        fifo_underflow.next=fifo_underflow_i\n",
    "        \n",
    "        \n",
    "        \n",
    "    \n",
    "    return instances()\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "wr=Signal(bool(0)); Peeker(wr, 'wr')\n",
    "rd=Signal(bool(0)); Peeker(rd, 'rd')\n",
    "\n",
    "fifo_we=Signal(bool(0)); Peeker(fifo_we, 'fifo_we')\n",
    "fifo_rd=Signal(bool(0)); Peeker(fifo_rd, 'fifo_rd')\n",
    "wptr=Signal(intbv(0)[5:]); Peeker(wptr, 'wptr')\n",
    "rptr=Signal(intbv(0)[5:]); Peeker(rptr, 'rptr')\n",
    "\n",
    "fifo_full=Signal(bool(0)); Peeker(fifo_full, 'fifo_full')\n",
    "fifo_empty=Signal(bool(0)); Peeker(fifo_empty, 'fifo_empty')\n",
    "fifo_threshold=Signal(bool(0)); Peeker(fifo_threshold, 'fifo_threshold')\n",
    "fifo_overflow=Signal(bool(0)); Peeker(fifo_overflow, 'fifo_overflow')\n",
    "fifo_underflow=Signal(bool(0)); Peeker(fifo_underflow, 'fifo_underflow')\n",
    "\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "rst_n=Signal(bool(0)); Peeker(rst_n, 'rst_n')\n",
    "\n",
    "\n",
    "\n",
    "DUT=fifoStatus(wr, rd, fifo_we, fifo_rd, wptr, rptr, \n",
    "                 fifo_full, fifo_empty, fifo_threshold, fifo_overflow, fifo_underflow, \n",
    "                 clk, rst_n)\n",
    "\n",
    "\n",
    "def fifoStatusTB():\n",
    "    \"\"\"\n",
    "    myHDL only test bench for `fifoStatus` module\n",
    "    Note:\n",
    "        Not a complet testbench, could be better\n",
    "    \"\"\"\n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==0:\n",
    "                wr.next=1; rd.next=1\n",
    "                fifo_we.next=0; fifo_rd.next=0\n",
    "            \n",
    "            elif i==2:\n",
    "                wr.next=0; rd.next=0\n",
    "                fifo_we.next=1; fifo_rd.next=1\n",
    "            \n",
    "            elif i==4:\n",
    "                wr.next=1; rd.next=1\n",
    "                fifo_we.next=1; fifo_rd.next=1\n",
    "            \n",
    "            if i>=6 and i<=20:\n",
    "                wptr.next=wptr+1\n",
    "            if i>=7 and i<=20:\n",
    "                rptr.next=rptr+1\n",
    "            \n",
    "            if i==20:\n",
    "                rst_n.next=1\n",
    "            elif i==21:\n",
    "                rst_n.next=0\n",
    "            elif i==23:\n",
    "                raise StopSimulation()\n",
    "            \n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "\n",
    "sim=Simulation(DUT, fifoStatusTB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"fifo_empty\", \"wave\": \"1..........0.................................\"}, {\"name\": \"fifo_full\", \"wave\": \"0............................................\"}, {\"name\": \"fifo_rd\", \"wave\": \"0..1.........................................\"}, {\"name\": \"fifo_threshold\", \"wave\": \"0............................................\"}, {\"name\": \"fifo_we\", \"wave\": \"0..1.........................................\"}, {\"name\": \"rd\", \"wave\": \"1..0...1.....................................\"}, {\"name\": \"rptr\", \"wave\": \"=............=.=.=.=.=.=.=.=.=.=.=.=.=.=.....\", \"data\": [\"0\", \"01\", \"02\", \"03\", \"04\", \"05\", \"06\", \"07\", \"08\", \"09\", \"0a\", \"0b\", \"0c\", \"0d\", \"0e\"]}, {\"name\": \"wptr\", \"wave\": \"=..........=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.....\", \"data\": [\"0\", \"01\", \"02\", \"03\", \"04\", \"05\", \"06\", \"07\", \"08\", \"09\", \"0a\", \"0b\", \"0c\", \"0d\", \"0e\", \"0f\"]}, {\"name\": \"wr\", \"wave\": \"1..0...1.....................................\"}, {\"name\": \"clk[0]\", \"wave\": \"010101010101010101010101010101010101010101010\"}, {\"name\": \"fifo_overflow[0]\", \"wave\": \"0............................................\"}, {\"name\": \"fifo_underflow[0]\", \"wave\": \"01...0.......................................\"}, {\"name\": \"rst_n[0]\", \"wave\": \"0......................................1.0...\"}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>clk</th>\n",
       "      <th>fifo_empty</th>\n",
       "      <th>fifo_full</th>\n",
       "      <th>fifo_overflow</th>\n",
       "      <th>fifo_rd</th>\n",
       "      <th>fifo_threshold</th>\n",
       "      <th>fifo_underflow</th>\n",
       "      <th>fifo_we</th>\n",
       "      <th>rd</th>\n",
       "      <th>rptr</th>\n",
       "      <th>rst_n</th>\n",
       "      <th>wptr</th>\n",
       "      <th>wr</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>2</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>2</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "      <td>4</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "      <td>4</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>19</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>4</td>\n",
       "      <td>0</td>\n",
       "      <td>5</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>4</td>\n",
       "      <td>0</td>\n",
       "      <td>5</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>5</td>\n",
       "      <td>0</td>\n",
       "      <td>6</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>5</td>\n",
       "      <td>0</td>\n",
       "      <td>6</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>23</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>6</td>\n",
       "      <td>0</td>\n",
       "      <td>7</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>24</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>6</td>\n",
       "      <td>0</td>\n",
       "      <td>7</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>7</td>\n",
       "      <td>0</td>\n",
       "      <td>8</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>26</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>7</td>\n",
       "      <td>0</td>\n",
       "      <td>8</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>27</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>8</td>\n",
       "      <td>0</td>\n",
       "      <td>9</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>28</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>8</td>\n",
       "      <td>0</td>\n",
       "      <td>9</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>29</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>9</td>\n",
       "      <td>0</td>\n",
       "      <td>10</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>30</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>9</td>\n",
       "      <td>0</td>\n",
       "      <td>10</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>31</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>10</td>\n",
       "      <td>0</td>\n",
       "      <td>11</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>32</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>10</td>\n",
       "      <td>0</td>\n",
       "      <td>11</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>33</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>11</td>\n",
       "      <td>0</td>\n",
       "      <td>12</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>34</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>11</td>\n",
       "      <td>0</td>\n",
       "      <td>12</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>35</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>12</td>\n",
       "      <td>0</td>\n",
       "      <td>13</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>36</th>\n",
       "      <td>0</td>"
      ],
      "text/plain": [
       "    clk  fifo_empty  fifo_full  fifo_overflow  fifo_rd  fifo_threshold  \\\n",
       "0     0           1          0              0        0               0   \n",
       "1     1           1          0              0        0               0   \n",
       "2     0           1          0              0        0               0   \n",
       "3     1           1          0              0        1               0   \n",
       "4     0           1          0              0        1               0   \n",
       "5     1           1          0              0        1               0   \n",
       "6     0           1          0              0        1               0   \n",
       "7     1           1          0              0        1               0   \n",
       "8     0           1          0              0        1               0   \n",
       "9     1           1          0              0        1               0   \n",
       "10    0           1          0              0        1               0   \n",
       "11    1           0          0              0        1               0   \n",
       "12    0           0          0              0        1               0   \n",
       "13    1           0          0              0        1               0   \n",
       "14    0           0          0              0        1               0   \n",
       "15    1           0          0              0        1               0   \n",
       "16    0           0          0              0        1               0   \n",
       "17    1           0          0              0        1               0   \n",
       "18    0           0          0              0        1               0   \n",
       "19    1           0          0              0        1               0   \n",
       "20    0           0          0              0        1               0   \n",
       "21    1           0          0              0        1               0   \n",
       "22    0           0          0              0        1               0   \n",
       "23    1           0          0              0        1               0   \n",
       "24    0           0          0              0        1               0   \n",
       "25    1           0          0              0        1               0   \n",
       "26    0           0          0              0        1               0   \n",
       "27    1           0          0              0        1               0   \n",
       "28    0           0          0              0        1               0   \n",
       "29    1           0          0              0        1               0   \n",
       "30    0           0          0              0        1               0   \n",
       "31    1           0          0              0        1               0   \n",
       "32    0           0          0              0        1               0   \n",
       "33    1           0          0              0        1               0   \n",
       "34    0           0          0              0        1               0   \n",
       "35    1           0          0              0        1               0   \n",
       "36    0           0          0              0        1               0   \n",
       "37    1           0          0              0        1               0   \n",
       "38    0           0          0              0        1               0   \n",
       "39    1           0          0              0        1               0   \n",
       "40    0           0          0              0        1               0   \n",
       "41    1           0          0              0        1               0   \n",
       "42    0           0          0              0        1               0   \n",
       "43    1           0          0              0        1               0   \n",
       "44    0           0          0              0        1               0   \n",
       "\n",
       "    fifo_underflow  fifo_we  rd  rptr  rst_n  wptr  wr  \n",
       "0                0        0   1     0      0     0   1  \n",
       "1                1        0   1     0      0     0   1  \n",
       "2                1        0   1     0      0     0   1  \n",
       "3                1        1   0     0      0     0   0  \n",
       "4                1        1   0     0      0     0   0  \n",
       "5                0        1   0     0      0     0   0  \n",
       "6                0        1   0     0      0     0   0  \n",
       "7                0        1   1     0      0     0   1  \n",
       "8                0        1   1     0      0     0   1  \n",
       "9                0        1   1     0      0     0   1  \n",
       "10               0        1   1     0      0     0   1  \n",
       "11               0        1   1     0      0     1   1  \n",
       "12               0        1   1     0      0     1   1  \n",
       "13               0        1   1     1      0     2   1  \n",
       "14               0        1   1     1      0     2   1  \n",
       "15               0        1   1     2      0     3   1  \n",
       "16               0        1   1     2      0     3   1  \n",
       "17               0        1   1     3      0     4   1  \n",
       "18               0        1   1     3      0     4   1  \n",
       "19               0        1   1     4      0     5   1  \n",
       "20               0        1   1     4      0     5   1  \n",
       "21               0        1   1     5      0     6   1  \n",
       "22               0        1   1     5      0     6   1  \n",
       "23               0        1   1     6      0     7   1  \n",
       "24               0        1   1     6      0     7   1  \n",
       "25               0        1   1     7      0     8   1  \n",
       "26               0        1   1     7      0     8   1  \n",
       "27               0        1   1     8      0     9   1  \n",
       "28               0        1   1     8      0     9   1  \n",
       "29               0        1   1     9      0    10   1  \n",
       "30               0        1   1     9      0    10   1  \n",
       "31               0        1   1    10      0    11   1  \n",
       "32               0        1   1    10      0    11   1  \n",
       "33               0        1   1    11      0    12   1  \n",
       "34               0        1   1    11      0    12   1  \n",
       "35               0        1   1    12      0    13   1  \n",
       "36               0        1   1    12      0    13   1  \n",
       "37               0        1   1    13      0    14   1  \n",
       "38               0        1   1    13      0    14   1  \n",
       "39               0        1   1    14      1    15   1  \n",
       "40               0        1   1    14      1    15   1  \n",
       "41               0        1   1    14      0    15   1  \n",
       "42               0        1   1    14      0    15   1  \n",
       "43               0        1   1    14      0    15   1  \n",
       "44               0        1   1    14      0    15   1  "
      ]
     },
     "execution_count": 26,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "text/html": [
       "<b>limit_output extension: Maximum message size of 10000 exceeded with 12323 characters</b>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_dataframe()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from fifoStatus.v***\n",
      "\n",
      " // File: fifoStatus.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Tue Aug 14 03:08:33 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module fifoStatus (\n",
      "    wr,\n",
      "    rd,\n",
      "    fifo_we,\n",
      "    fifo_rd,\n",
      "    wptr,\n",
      "    rptr,\n",
      "    fifo_full,\n",
      "    fifo_empty,\n",
      "    fifo_threshold,\n",
      "    fifo_overflow,\n",
      "    fifo_underflow,\n",
      "    clk,\n",
      "    rst_n\n",
      ");\n",
      "// Input:\n",
      "//     wr(bool): write signal\n",
      "//     rd(bool): read signal \n",
      "//     fifo_we(bool): write enable signal\n",
      "//     fifo_rd(bool): read enable signal\n",
      "//     wptr(5bit): write pointer \n",
      "//     rptr(5bit): read pointer\n",
      "//     clk(bool): clock\n",
      "//     rst_n(bool): reset \n",
      "//     \n",
      "// Ouput:\n",
      "//     fifo_full(bool): signal indicating the fifo memory is full\n",
      "//     fifo_empty(bool):signal indicating the fifo memory is empty\n",
      "//     fifo_threshold(bool): signal indicating that the fifo is about to overflow\n",
      "//     fifo_overflow(bool): signal indicating that the fifo rptr has overflowed\n",
      "//     fifo_underflow(bool): signal indicating that the fifo wptr has underflowed\n",
      "\n",
      "input wr;\n",
      "input rd;\n",
      "input fifo_we;\n",
      "input fifo_rd;\n",
      "input [4:0] wptr;\n",
      "input [4:0] rptr;\n",
      "output fifo_full;\n",
      "wire fifo_full;\n",
      "output fifo_empty;\n",
      "wire fifo_empty;\n",
      "output fifo_threshold;\n",
      "wire fifo_threshold;\n",
      "output fifo_overflow;\n",
      "wire fifo_overflow;\n",
      "output fifo_underflow;\n",
      "wire fifo_underflow;\n",
      "input clk;\n",
      "input rst_n;\n",
      "\n",
      "reg underflow_set = 0;\n",
      "reg signed [4:0] pointer_result = 0;\n",
      "reg pointer_equal = 0;\n",
      "reg overflow_set = 0;\n",
      "reg fifo_underflow_i = 0;\n",
      "reg fifo_threshold_i = 0;\n",
      "reg fifo_overflow_i = 0;\n",
      "reg fifo_full_i = 0;\n",
      "reg fifo_empty_i = 0;\n",
      "reg fbit_comp = 0;\n",
      "\n",
      "\n",
      "\n",
      "always @(fifo_empty_i, rd, fifo_full_i, wr, wptr, rptr) begin: FIFOSTATUS_LOGIC1\n",
      "    fbit_comp = (wptr[4] ^ rptr[4]);\n",
      "    if (($signed({1'b0, wptr[3-1:0]}) - rptr[3-1:0])) begin\n",
      "        pointer_equal = 0;\n",
      "    end\n",
      "    else begin\n",
      "        pointer_equal = 1;\n",
      "    end\n",
      "    pointer_result = (wptr[4-1:0] - rptr[4-1:0]);\n",
      "    overflow_set = (fifo_full_i & wr);\n",
      "    underflow_set = (fifo_empty_i & rd);\n",
      "end\n",
      "\n",
      "\n",
      "always @(pointer_result, fbit_comp, pointer_equal) begin: FIFOSTATUS_LOGIC2\n",
      "    fifo_full_i = (fbit_comp & pointer_equal);\n",
      "    fifo_empty_i = ((!fbit_comp) & pointer_equal);\n",
      "    if ((pointer_result[4] || pointer_result[3])) begin\n",
      "        fifo_threshold_i = 1;\n",
      "    end\n",
      "    else begin\n",
      "        fifo_threshold_i = 0;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst_n) begin: FIFOSTATUS_OVERFLOWCONTROL\n",
      "    if (rst_n) begin\n",
      "        fifo_overflow_i <= 0;\n",
      "    end\n",
      "    else if (((overflow_set == 1) && (fifo_rd == 0))) begin\n",
      "        fifo_overflow_i <= 1;\n",
      "    end\n",
      "    else if (fifo_rd) begin\n",
      "        fifo_overflow_i <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        fifo_overflow_i <= fifo_overflow_i;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst_n) begin: FIFOSTATUS_UNDERFLOWCONTROL\n",
      "    if (rst_n) begin\n",
      "        fifo_underflow_i <= 0;\n",
      "    end\n",
      "    else if (((underflow_set == 1) && (fifo_we == 0))) begin\n",
      "        fifo_underflow_i <= 1;\n",
      "    end\n",
      "    else if (fifo_we) begin\n",
      "        fifo_underflow_i <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        fifo_underflow_i <= fifo_underflow_i;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign fifo_full = fifo_full_i;\n",
      "assign fifo_empty = fifo_empty_i;\n",
      "assign fifo_threshold = fifo_threshold_i;\n",
      "assign fifo_overflow = fifo_overflow_i;\n",
      "assign fifo_underflow = fifo_underflow_i;\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('fifoStatus');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{fifoStatusRTL.png}}\n",
    "\\caption{\\label{fig:FIFOStatusRTL} fifoStatus RTL Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{fifoStatusSYN.png}}\n",
    "\\caption{\\label{fig:MASYN} fifoStatus Synthesized Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "***Verilog modual from fifoStatusTBV.v***\n",
      "\n",
      " // File: fifoStatusTBV.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Tue Aug 14 03:08:35 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module fifoStatusTBV (\n",
      "\n",
      ");\n",
      "// myHDL -> verilog test bench for `fifoStatus` module\n",
      "// Note:\n",
      "//     Not a complet testbench, could be better\n",
      "\n",
      "\n",
      "reg wr = 0;\n",
      "wire fifo_full;\n",
      "reg [4:0] wptr = 0;\n",
      "reg fifo_we = 0;\n",
      "reg clk = 0;\n",
      "reg rst_n = 0;\n",
      "reg rd = 0;\n",
      "wire fifo_empty;\n",
      "reg [4:0] rptr = 0;\n",
      "reg fifo_rd = 0;\n",
      "wire fifo_threshold;\n",
      "wire fifo_overflow;\n",
      "wire fifo_underflow;\n",
      "reg fifoStatus0_0_underflow_set = 0;\n",
      "reg signed [4:0] fifoStatus0_0_pointer_result = 0;\n",
      "reg fifoStatus0_0_pointer_equal = 0;\n",
      "reg fifoStatus0_0_overflow_set = 0;\n",
      "reg fifoStatus0_0_fifo_underflow_i = 0;\n",
      "reg fifoStatus0_0_fifo_threshold_i = 0;\n",
      "reg fifoStatus0_0_fifo_overflow_i = 0;\n",
      "reg fifoStatus0_0_fifo_full_i = 0;\n",
      "reg fifoStatus0_0_fifo_empty_i = 0;\n",
      "reg fifoStatus0_0_fbit_comp = 0;\n",
      "\n",
      "\n",
      "\n",
      "always @(fifo_overflow, fifo_full, rd, fifo_threshold, fifo_underflow, wr, fifo_we, fifo_rd, fifo_empty, wptr, rptr) begin: FIFOSTATUSTBV_PRINT_DATA\n",
      "    $write(\"%h\", wr);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", rd);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", fifo_we);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", fifo_rd);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", wptr);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", rptr);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", fifo_full);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", fifo_empty);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", fifo_threshold);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", fifo_overflow);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", fifo_underflow);\n",
      "    $write(\"\\n\");\n",
      "end\n",
      "\n",
      "\n",
      "always @(fifoStatus0_0_fifo_empty_i, rd, fifoStatus0_0_fifo_full_i, wr, wptr, rptr) begin: FIFOSTATUSTBV_FIFOSTATUS0_0_LOGIC1\n",
      "    fifoStatus0_0_fbit_comp = (wptr[4] ^ rptr[4]);\n",
      "    if (($signed({1'b0, wptr[3-1:0]}) - rptr[3-1:0])) begin\n",
      "        fifoStatus0_0_pointer_equal = 0;\n",
      "    end\n",
      "    else begin\n",
      "        fifoStatus0_0_pointer_equal = 1;\n",
      "    end\n",
      "    fifoStatus0_0_pointer_result = (wptr[4-1:0] - rptr[4-1:0]);\n",
      "    fifoStatus0_0_overflow_set = (fifoStatus0_0_fifo_full_i & wr);\n",
      "    fifoStatus0_0_underflow_set = (fifoStatus0_0_fifo_empty_i & rd);\n",
      "end\n",
      "\n",
      "\n",
      "always @(fifoStatus0_0_pointer_result, fifoStatus0_0_fbit_comp, fifoStatus0_0_pointer_equal) begin: FIFOSTATUSTBV_FIFOSTATUS0_0_LOGIC2\n",
      "    fifoStatus0_0_fifo_full_i = (fifoStatus0_0_fbit_comp & fifoStatus0_0_pointer_equal);\n",
      "    fifoStatus0_0_fifo_empty_i = ((!fifoStatus0_0_fbit_comp) & fifoStatus0_0_pointer_equal);\n",
      "    if ((fifoStatus0_0_pointer_result[4] || fifoStatus0_0_pointer_result[3])) begin\n",
      "        fifoStatus0_0_fifo_threshold_i = 1;\n",
      "    end\n",
      "    else begin\n",
      "        fifoStatus0_0_fifo_threshold_i = 0;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst_n) begin: FIFOSTATUSTBV_FIFOSTATUS0_0_OVERFLOWCONTROL\n",
      "    if (rst_n) begin\n",
      "        fifoStatus0_0_fifo_overflow_i <= 0;\n",
      "    end\n",
      "    else if (((fifoStatus0_0_overflow_set == 1) && (fifo_rd == 0))) begin\n",
      "        fifoStatus0_0_fifo_overflow_i <= 1;\n",
      "    end\n",
      "    else if (fifo_rd) begin\n",
      "        fifoStatus0_0_fifo_overflow_i <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        fifoStatus0_0_fifo_overflow_i <= fifoStatus0_0_fifo_overflow_i;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst_n) begin: FIFOSTATUSTBV_FIFOSTATUS0_0_UNDERFLOWCONTROL\n",
      "    if (rst_n) begin\n",
      "        fifoStatus0_0_fifo_underflow_i <= 0;\n",
      "    end\n",
      "    else if (((fifoStatus0_0_underflow_set == 1) && (fifo_we == 0))) begin\n",
      "        fifoStatus0_0_fifo_underflow_i <= 1;\n",
      "    end\n",
      "    else if (fifo_we) begin\n",
      "        fifoStatus0_0_fifo_underflow_i <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        fifoStatus0_0_fifo_underflow_i <= fifoStatus0_0_fifo_underflow_i;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign fifo_full = fifoStatus0_0_fifo_full_i;\n",
      "assign fifo_empty = fifoStatus0_0_fifo_empty_i;\n",
      "assign fifo_threshold = fifoStatus0_0_fifo_threshold_i;\n",
      "assign fifo_overflow = fifoStatus0_0_fifo_overflow_i;\n",
      "assign fifo_underflow = fifoStatus0_0_fifo_underflow_i;\n",
      "\n",
      "\n",
      "initial begin: FIFOSTATUSTBV_CLK_SIGNAL\n",
      "    while (1'b1) begin\n",
      "        clk <= (!clk);\n",
      "        # 1;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: FIFOSTATUSTBV_STIMULES\n",
      "    integer i;\n",
      "    i = 0;\n",
      "    while (1'b1) begin\n",
      "        case (i)\n",
      "            'h0: begin\n",
      "                wr <= 1;\n",
      "                rd <= 1;\n",
      "                fifo_we <= 0;\n",
      "                fifo_rd <= 0;\n",
      "            end\n",
      "            'h2: begin\n",
      "                wr <= 0;\n",
      "                rd <= 0;\n",
      "                fifo_we <= 1;\n",
      "                fifo_rd <= 1;\n",
      "            end\n",
      "            'h4: begin\n",
      "                wr <= 1;\n",
      "                rd <= 1;\n",
      "                fifo_we <= 1;\n",
      "                fifo_rd <= 1;\n",
      "            end\n",
      "            default: begin\n",
      "                // pass\n",
      "            end\n",
      "        endcase\n",
      "        if (((i >= 6) && (i <= 20))) begin\n",
      "            wptr <= (wptr + 1);\n",
      "        end\n",
      "        if (((i >= 7) && (i <= 20))) begin\n",
      "            rptr <= (rptr + 1);\n",
      "        end\n",
      "        case (i)\n",
      "            'h14: begin\n",
      "                rst_n <= 1;\n",
      "            end\n",
      "            'h15: begin\n",
      "                rst_n <= 0;\n",
      "            end\n",
      "            'h17: begin\n",
      "                $finish;\n",
      "            end\n",
      "            default: begin\n",
      "                // pass\n",
      "            end\n",
      "        endcase\n",
      "        i = i + 1;\n",
      "        @(posedge clk);\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "@block\n",
    "def fifoStatusTBV():\n",
    "    \"\"\"\n",
    "    myHDL -> verilog test bench for `fifoStatus` module\n",
    "    Note:\n",
    "        Not a complet testbench, could be better\n",
    "    \"\"\"\n",
    "    \n",
    "    wr=Signal(bool(0)); Peeker(wr, 'wr')\n",
    "    rd=Signal(bool(0)); Peeker(rd, 'rd')\n",
    "\n",
    "    fifo_we=Signal(bool(0)); Peeker(fifo_we, 'fifo_we')\n",
    "    fifo_rd=Signal(bool(0)); Peeker(fifo_rd, 'fifo_rd')\n",
    "    wptr=Signal(intbv(0)[5:]); Peeker(wptr, 'wptr')\n",
    "    rptr=Signal(intbv(0)[5:]); Peeker(rptr, 'rptr')\n",
    "\n",
    "    fifo_full=Signal(bool(0)); Peeker(fifo_full, 'fifo_full')\n",
    "    fifo_empty=Signal(bool(0)); Peeker(fifo_empty, 'fifo_empty')\n",
    "    fifo_threshold=Signal(bool(0)); Peeker(fifo_threshold, 'fifo_threshold')\n",
    "    fifo_overflow=Signal(bool(0)); Peeker(fifo_overflow, 'fifo_overflow')\n",
    "    fifo_underflow=Signal(bool(0)); Peeker(fifo_underflow, 'fifo_underflow')\n",
    "\n",
    "    clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "    rst_n=Signal(bool(0)); Peeker(rst_n, 'rst_n')\n",
    "    \n",
    "    @always_comb\n",
    "    def print_data():\n",
    "        print(wr, rd, \n",
    "              fifo_we, fifo_rd, wptr, rptr,\n",
    "             fifo_full, fifo_empty, fifo_threshold, fifo_overflow, fifo_underflow)\n",
    "\n",
    "\n",
    "\n",
    "    DUT=fifoStatus(wr, rd, fifo_we, fifo_rd, wptr, rptr, \n",
    "                     fifo_full, fifo_empty, fifo_threshold, fifo_overflow, fifo_underflow, \n",
    "                     clk, rst_n)\n",
    "\n",
    "\n",
    "\n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(1)\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==0:\n",
    "                wr.next=1; rd.next=1\n",
    "                fifo_we.next=0; fifo_rd.next=0\n",
    "            \n",
    "            elif i==2:\n",
    "                wr.next=0; rd.next=0\n",
    "                fifo_we.next=1; fifo_rd.next=1\n",
    "            \n",
    "            elif i==4:\n",
    "                wr.next=1; rd.next=1\n",
    "                fifo_we.next=1; fifo_rd.next=1\n",
    "            else:\n",
    "                pass\n",
    "            \n",
    "            if i>=6 and i<=20:\n",
    "                wptr.next=wptr+1\n",
    "            if i>=7 and i<=20:\n",
    "                rptr.next=rptr+1\n",
    "            \n",
    "            if i==20:\n",
    "                rst_n.next=1\n",
    "            elif i==21:\n",
    "                rst_n.next=0\n",
    "            elif i==23:\n",
    "                raise StopSimulation()\n",
    "            else:\n",
    "                pass\n",
    "            \n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "\n",
    "TB=fifoStatusTBV()\n",
    "TB.convert(hdl=\"Verilog\", initial_values=True)\n",
    "VerilogTextReader('fifoStatusTBV');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# FIFO\n",
    "\n",
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{FIFO.png}}\n",
    "\\caption{\\label{fig:WP} FIFO Functional Diagram}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def fifo_mem(wr, rd, data_in, \n",
    "             fifo_full, fifo_empty, fifo_threshold, fifo_overflow, fifo_underflow,\n",
    "             data_out, clk, rst_n, clear):\n",
    "    \"\"\"\n",
    "    Input:\n",
    "        wr(bool):write signal\n",
    "        rd(bool):write signal\n",
    "        data_in(8bit): data to be writen\n",
    "        clk(bool): clock\n",
    "        rst_n(bool): negtive reset signal\n",
    "        clear(bool): signal to clear clear memeory to 0 \n",
    "        \n",
    "    Output:\n",
    "        fifo_full(bool): signal indicating the fifo memory is full\n",
    "        fifo_empty(bool):signal indicating the fifo memory is empty\n",
    "        fifo_threshold(bool): signal indicating that the fifo is about to overflow\n",
    "        fifo_overflow(bool): signal indicating that the fifo has overflowed\n",
    "        fifo_underflow(bool): signal indicating that the fifo has underflowed\n",
    "        data_out(8bit): data to be read out \n",
    "    \"\"\"\n",
    "    \n",
    "    wptr=Signal(intbv(0)[5:]); rptr=Signal(intbv(0)[5:])\n",
    "    fifo_we=Signal(bool(0)); fifo_rd=Signal(bool(0))\n",
    "    \n",
    "    WPointerAcum=write_pointer(wr, fifo_full, wptr, fifo_we, clk, rst_n)\n",
    "    RPointerAcum=read_pointer(rd, fifo_empty, rptr, fifo_rd, clk, rst_n)\n",
    "    InternalMem=memory_array(data_in, fifo_we, wptr, rptr, data_out, clk, clear)\n",
    "    FIFOControl=fifoStatus(wr, rd, fifo_we, fifo_rd, wptr, rptr, \n",
    "                 fifo_full, fifo_empty, fifo_threshold, fifo_overflow, fifo_underflow, \n",
    "                 clk, rst_n)\n",
    "    return instances()\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "wr=Signal(bool(0)); Peeker(wr, 'wr')\n",
    "rd=Signal(bool(0)); Peeker(rd, 'rd')\n",
    "data_in=Signal(intbv(0)[8:]); Peeker(data_in, 'data_in')\n",
    "\n",
    "\n",
    "\n",
    "fifo_full=Signal(bool(0)); Peeker(fifo_full, 'fifo_full')\n",
    "fifo_empty=Signal(bool(0)); Peeker(fifo_empty, 'fifo_empty')\n",
    "fifo_threshold=Signal(bool(0)); Peeker(fifo_threshold, 'fifo_threshold')\n",
    "fifo_overflow=Signal(bool(0)); Peeker(fifo_overflow, 'fifo_overflow')\n",
    "fifo_underflow=Signal(bool(0)); Peeker(fifo_underflow, 'fifo_underflow')\n",
    "\n",
    "data_out=Signal(intbv(0)[8:]); Peeker(data_out, 'data_out') \n",
    "\n",
    "\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "rst_n=Signal(bool(0)); Peeker(rst_n, 'rst_n')\n",
    "clear=Signal(bool(0)); Peeker(clear, 'clear')\n",
    "\n",
    "DUT=fifo_mem(wr, rd, data_in, \n",
    "             fifo_full, fifo_empty, fifo_threshold, fifo_overflow, fifo_underflow,\n",
    "             data_out, clk, rst_n, clear)\n",
    "\n",
    "\n",
    "\n",
    "def fifo_memTB():\n",
    "    \"\"\"\n",
    "    myHDL only test bench for `fifo_mem` module\n",
    "    Note:\n",
    "        Not a complet testbench, could be better\n",
    "    \"\"\"\n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "        \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==0:\n",
    "                wr.next=1; rd.next=1\n",
    "            elif i==16:\n",
    "                wr.next=0; rd.next=1\n",
    "            elif i==32:\n",
    "                wr.next=0; rd.next=1\n",
    "            elif i==48:\n",
    "                rst_n.next=1\n",
    "            elif i==49:\n",
    "                rst_n.next=0\n",
    "            elif i==50:\n",
    "                wr.next=1; rd.next=1\n",
    "                \n",
    "            \n",
    "                \n",
    "            if i<16:\n",
    "                data_in.next=int(TestData[i])\n",
    "            elif i>=16 and i<32:\n",
    "                data_in.next=int(TestData[i-16])\n",
    "            elif i>=32 and i<48:\n",
    "                data_in.next=int(TestData[i-32])\n",
    "            elif i==48 or i==49:\n",
    "                pass\n",
    "            else:\n",
    "                data_in.next=int(TestData[i-51])\n",
    "\n",
    "            if i==66:\n",
    "                raise StopSimulation()\n",
    "           \n",
    "            \n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "            \n",
    "        \n",
    "    \n",
    "    return instances()\n",
    "\n",
    "\n",
    "sim=Simulation(DUT, fifo_memTB(), *Peeker.instances()).run()\n",
    "\n",
    "    \n",
    "    \n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"clk\", \"wave\": \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010\"}, {\"name\": \"data_in\", \"wave\": \"==.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.......=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.\", \"data\": [\"31\", \"a3\", \"2e\", \"ec\", \"03\", \"78\", \"c9\", \"2e\", \"ca\", \"ea\", \"24\", \"13\", \"5a\", \"a2\", \"2c\", \"b8\", \"1f\", \"a3\", \"2e\", \"ec\", \"03\", \"78\", \"c9\", \"2e\", \"ca\", \"ea\", \"24\", \"13\", \"5a\", \"a2\", \"2c\", \"b8\", \"1f\", \"a3\", \"2e\", \"ec\", \"03\", \"78\", \"c9\", \"2e\", \"ca\", \"ea\", \"24\", \"13\", \"5a\", \"a2\", \"2c\", \"b8\", \"1f\", \"a3\", \"2e\", \"ec\", \"03\", \"78\", \"c9\", \"2e\", \"ca\", \"ea\", \"24\", \"13\", \"5a\", \"a2\", \"2c\"]}, {\"name\": \"data_out\", \"wave\": \"==.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=...................................................................=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.\", \"data\": [\"0\", \"1f\", \"a3\", \"2e\", \"ec\", \"03\", \"78\", \"c9\", \"2e\", \"ca\", \"ea\", \"24\", \"13\", \"5a\", \"a2\", \"2c\", \"b8\", \"1f\", \"b8\", \"1f\", \"a3\", \"2e\", \"ec\", \"03\", \"78\", \"c9\", \"2e\", \"ca\", \"ea\", \"24\", \"13\", \"5a\", \"a2\"]}, {\"name\": \"fifo_empty\", \"wave\": \"10...............................1...................................................................0.............................\"}, {\"name\": \"fifo_full\", \"wave\": \"0..................................................................................................................................\"}, {\"name\": \"fifo_overflow\", \"wave\": \"0..................................................................................................................................\"}, {\"name\": \"fifo_threshold\", \"wave\": \"0..............................1.0.................................................................................................\"}, {\"name\": \"fifo_underflow\", \"wave\": \"0..................................1.................................................................0.............................\"}, {\"name\": \"rd\", \"wave\": \"1..................................................................................................................................\"}, {\"name\": \"wr\", \"wave\": \"1..............................0...................................................................1...............................\"}, {\"name\": \"clear[0]\", \"wave\": \"0..................................................................................................................................\"}, {\"name\": \"rst_n[0]\", \"wave\": \"0..............................................................................................1.0.................................\"}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>clear</th>\n",
       "      <th>clk</th>\n",
       "      <th>data_in</th>\n",
       "      <th>data_out</th>\n",
       "      <th>fifo_empty</th>\n",
       "      <th>fifo_full</th>\n",
       "      <th>fifo_overflow</th>\n",
       "      <th>fifo_threshold</th>\n",
       "      <th>fifo_underflow</th>\n",
       "      <th>rd</th>\n",
       "      <th>rst_n</th>\n",
       "      <th>wr</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>31</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>163</td>\n",
       "      <td>31</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>163</td>\n",
       "      <td>31</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>46</td>\n",
       "      <td>163</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>46</td>\n",
       "      <td>163</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>236</td>\n",
       "      <td>46</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>236</td>\n",
       "      <td>46</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>3</td>\n",
       "      <td>236</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "      <td>236</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>120</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>120</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>201</td>\n",
       "      <td>120</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>201</td>\n",
       "      <td>120</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>46</td>\n",
       "      <td>201</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>46</td>\n",
       "      <td>201</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>202</td>\n",
       "      <td>46</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>202</td>\n",
       "      <td>46</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>234</td>\n",
       "      <td>202</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>234</td>\n",
       "      <td>202</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>19</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>36</td>\n",
       "      <td>234</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>36</td>\n",
       "      <td>234</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>19</td>\n",
       "      <td>36</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>19</td>\n",
       "      <td>36</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>23</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>90</td>\n",
       "      <td>19</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>24</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>90</td>\n",
       "      <td>19</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>162</td>\n",
       "      <td>90</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>26</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>162</td>\n",
       "      <td>90</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>27</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>44</td>\n",
       "      <td>162</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>28</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>44</td>\n",
       "      <td>162</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>29</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>184</td>\n",
       "      <td>44</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>101</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>31</td>\n",
       "      <td>184</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>102</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>31</td>\n",
       "      <td>184</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>103</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>163</td>\n",
       "      <td>31</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>104</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>163</td>\n",
       "      <td>31</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>105</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>46</td>\n",
       "      <td>163</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>106</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>46</td>\n",
       "      <td>163</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>107</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>236</td>\n",
       "      <td>46</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>108</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    "
      ],
      "text/plain": [
       "     clear  clk  data_in  data_out  fifo_empty  fifo_full  fifo_overflow  \\\n",
       "0        0    0       31         0           1          0              0   \n",
       "1        0    1      163        31           0          0              0   \n",
       "2        0    0      163        31           0          0              0   \n",
       "3        0    1       46       163           0          0              0   \n",
       "4        0    0       46       163           0          0              0   \n",
       "5        0    1      236        46           0          0              0   \n",
       "6        0    0      236        46           0          0              0   \n",
       "7        0    1        3       236           0          0              0   \n",
       "8        0    0        3       236           0          0              0   \n",
       "9        0    1      120         3           0          0              0   \n",
       "10       0    0      120         3           0          0              0   \n",
       "11       0    1      201       120           0          0              0   \n",
       "12       0    0      201       120           0          0              0   \n",
       "13       0    1       46       201           0          0              0   \n",
       "14       0    0       46       201           0          0              0   \n",
       "15       0    1      202        46           0          0              0   \n",
       "16       0    0      202        46           0          0              0   \n",
       "17       0    1      234       202           0          0              0   \n",
       "18       0    0      234       202           0          0              0   \n",
       "19       0    1       36       234           0          0              0   \n",
       "20       0    0       36       234           0          0              0   \n",
       "21       0    1       19        36           0          0              0   \n",
       "22       0    0       19        36           0          0              0   \n",
       "23       0    1       90        19           0          0              0   \n",
       "24       0    0       90        19           0          0              0   \n",
       "25       0    1      162        90           0          0              0   \n",
       "26       0    0      162        90           0          0              0   \n",
       "27       0    1       44       162           0          0              0   \n",
       "28       0    0       44       162           0          0              0   \n",
       "29       0    1      184        44           0          0              0   \n",
       "..     ...  ...      ...       ...         ...        ...            ...   \n",
       "101      0    1       31       184           0          0              0   \n",
       "102      0    0       31       184           0          0              0   \n",
       "103      0    1      163        31           0          0              0   \n",
       "104      0    0      163        31           0          0              0   \n",
       "105      0    1       46       163           0          0              0   \n",
       "106      0    0       46       163           0          0              0   \n",
       "107      0    1      236        46           0          0              0   \n",
       "108      0    0      236        46           0          0              0   \n",
       "109      0    1        3       236           0          0              0   \n",
       "110      0    0        3       236           0          0              0   \n",
       "111      0    1      120         3           0          0              0   \n",
       "112      0    0      120         3           0          0              0   \n",
       "113      0    1      201       120           0          0              0   \n",
       "114      0    0      201       120           0          0              0   \n",
       "115      0    1       46       201           0          0              0   \n",
       "116      0    0       46       201           0          0              0   \n",
       "117      0    1      202        46           0          0              0   \n",
       "118      0    0      202        46           0          0              0   \n",
       "119      0    1      234       202           0          0              0   \n",
       "120      0    0      234       202           0          0              0   \n",
       "121      0    1       36       234           0          0              0   \n",
       "122      0    0       36       234           0          0              0   \n",
       "123      0    1       19        36           0          0              0   \n",
       "124      0    0       19        36           0          0              0   \n",
       "125      0    1       90        19           0          0              0   \n",
       "126      0    0       90        19           0          0              0   \n",
       "127      0    1      162        90           0          0              0   \n",
       "128      0    0      162        90           0          0              0   \n",
       "129      0    1       44       162           0          0              0   \n",
       "130      0    0       44       162           0          0              0   \n",
       "\n",
       "     fifo_threshold  fifo_underflow  rd  rst_n  wr  \n",
       "0                 0               0   1      0   1  \n",
       "1                 0               0   1      0   1  \n",
       "2                 0               0   1      0   1  \n",
       "3                 0               0   1      0   1  \n",
       "4                 0               0   1      0   1  \n",
       "5                 0               0   1      0   1  \n",
       "6                 0               0   1      0   1  \n",
       "7                 0               0   1      0   1  \n",
       "8                 0               0   1      0   1  \n",
       "9                 0               0   1      0   1  \n",
       "10                0               0   1      0   1  \n",
       "11                0               0   1      0   1  \n",
       "12                0               0   1      0   1  \n",
       "13                0               0   1      0   1  \n",
       "14                0               0   1      0   1  \n",
       "15                0               0   1      0   1  \n",
       "16                0               0   1      0   1  \n",
       "17                0               0   1      0   1  \n",
       "18                0               0   1      0   1  \n",
       "19                0               0   1      0   1  \n",
       "20                0               0   1      0   1  \n",
       "21                0               0   1      0   1  \n",
       "22                0               0   1      0   1  \n",
       "23                0               0   1      0   1  \n",
       "24                0               0   1      0   1  \n",
       "25                0               0   1      0   1  \n",
       "26                0               0   1      0   1  \n",
       "27                0               0   1      0   1  \n",
       "28                0               0   1      0   1  \n",
       "29                0               0   1      0   1  \n",
       "..              ...             ...  ..    ...  ..  \n",
       "101               0               0   1      0   1  \n",
       "102               0               0   1      0   1  \n",
       "103               0               0   1      0   1  \n",
       "104               0               0   1      0   1  \n",
       "105               0               0   1      0   1  \n",
       "106               0               0   1      0   1  \n",
       "107               0               0   1      0   1  \n",
       "108               0               0   1      0   1  \n",
       "109               0               0   1      0   1  \n",
       "110               0               0   1      0   1  \n",
       "111               0               0   1      0   1  \n",
       "112               0               0   1      0   1  \n",
       "113               0               0   1      0   1  \n",
       "114               0               0   1      0   1  \n",
       "115               0               0   1      0   1  \n",
       "116               0               0   1      0   1  \n",
       "117               0               0   1      0   1  \n",
       "118               0               0   1      0   1  \n",
       "119               0               0   1      0   1  \n",
       "120               0               0   1      0   1  \n",
       "121               0               0   1      0   1  \n",
       "122               0               0   1      0   1  \n",
       "123               0               0   1      0   1  \n",
       "124               0               0   1      0   1  \n",
       "125               0               0   1      0   1  \n",
       "126               0               0   1      0   1  \n",
       "127               0               0   1      0   1  \n",
       "128               0               0   1      0   1  \n",
       "129               0               0   1      0   1  \n",
       "130               0               0   1      0   1  \n",
       "\n",
       "[131 rows x 12 columns]"
      ]
     },
     "execution_count": 32,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "text/html": [
       "<b>limit_output extension: Maximum message size of 10000 exceeded with 15620 characters</b>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "fifoData=Peeker.to_dataframe(); fifoData"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/iridium/anaconda3/lib/python3.6/site-packages/pandas/core/frame.py:3697: SettingWithCopyWarning: \n",
      "A value is trying to be set on a copy of a slice from a DataFrame\n",
      "\n",
      "See the caveats in the documentation: http://pandas.pydata.org/pandas-docs/stable/indexing.html#indexing-view-versus-copy\n",
      "  errors=errors)\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>clear</th>\n",
       "      <th>data_in</th>\n",
       "      <th>data_out</th>\n",
       "      <th>fifo_empty</th>\n",
       "      <th>fifo_full</th>\n",
       "      <th>fifo_overflow</th>\n",
       "      <th>fifo_threshold</th>\n",
       "      <th>fifo_underflow</th>\n",
       "      <th>rd</th>\n",
       "      <th>rst_n</th>\n",
       "      <th>wr</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0</td>\n",
       "      <td>163</td>\n",
       "      <td>31</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>0</td>\n",
       "      <td>46</td>\n",
       "      <td>163</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>0</td>\n",
       "      <td>236</td>\n",
       "      <td>46</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "      <td>236</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>0</td>\n",
       "      <td>120</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>0</td>\n",
       "      <td>201</td>\n",
       "      <td>120</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>0</td>\n",
       "      <td>46</td>\n",
       "      <td>201</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>0</td>\n",
       "      <td>202</td>\n",
       "      <td>46</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>0</td>\n",
       "      <td>234</td>\n",
       "      <td>202</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>0</td>\n",
       "      <td>36</td>\n",
       "      <td>234</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>0</td>\n",
       "      <td>19</td>\n",
       "      <td>36</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>0</td>\n",
       "      <td>90</td>\n",
       "      <td>19</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>0</td>\n",
       "      <td>162</td>\n",
       "      <td>90</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>0</td>\n",
       "      <td>44</td>\n",
       "      <td>162</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>0</td>\n",
       "      <td>184</td>\n",
       "      <td>44</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>0</td>\n",
       "      <td>31</td>\n",
       "      <td>184</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>0</td>\n",
       "      <td>163</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>0</td>\n",
       "      <td>46</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>0</td>\n",
       "      <td>236</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>19</th>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>0</td>\n",
       "      <td>120</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>0</td>\n",
       "      <td>201</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>0</td>\n",
       "      <td>46</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>23</th>\n",
       "      <td>0</td>\n",
       "      <td>202</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>24</th>\n",
       "      <td>0</td>\n",
       "      <td>234</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>0</td>\n",
       "      <td>36</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>26</th>\n",
       "      <td>0</td>\n",
       "      <td>19</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>27</th>\n",
       "      <td>0</td>\n",
       "      <td>90</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>28</th>\n",
       "      <td>0</td>\n",
       "      <td>162</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>29</th>\n",
       "      <td>0</td>\n",
       "      <td>44</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>35</th>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>36</th>\n",
       "      <td>0</td>\n",
       "      <td>120</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>37</th>\n",
       "      <td>0</td>\n",
       "      <td>201</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>38</th>\n",
       "      <td>0</td>\n",
       "      <td>46</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>39</th>\n",
       "      <td>0</td>\n",
       "      <td>202</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>40</th>\n",
       "      <td>0</td>\n",
       "      <td>234</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>41</th>\n",
       "      <td>0</td>\n",
       "      <td>36</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>42</th>\n",
       "      <td>0</td>\n",
       "      <td>19</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>43</th>\n",
       "      <td>0</td>\n",
       "      <td>90</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</"
      ],
      "text/plain": [
       "    clear  data_in  data_out  fifo_empty  fifo_full  fifo_overflow  \\\n",
       "0       0      163        31           0          0              0   \n",
       "1       0       46       163           0          0              0   \n",
       "2       0      236        46           0          0              0   \n",
       "3       0        3       236           0          0              0   \n",
       "4       0      120         3           0          0              0   \n",
       "5       0      201       120           0          0              0   \n",
       "6       0       46       201           0          0              0   \n",
       "7       0      202        46           0          0              0   \n",
       "8       0      234       202           0          0              0   \n",
       "9       0       36       234           0          0              0   \n",
       "10      0       19        36           0          0              0   \n",
       "11      0       90        19           0          0              0   \n",
       "12      0      162        90           0          0              0   \n",
       "13      0       44       162           0          0              0   \n",
       "14      0      184        44           0          0              0   \n",
       "15      0       31       184           0          0              0   \n",
       "16      0      163        31           1          0              0   \n",
       "17      0       46        31           1          0              0   \n",
       "18      0      236        31           1          0              0   \n",
       "19      0        3        31           1          0              0   \n",
       "20      0      120        31           1          0              0   \n",
       "21      0      201        31           1          0              0   \n",
       "22      0       46        31           1          0              0   \n",
       "23      0      202        31           1          0              0   \n",
       "24      0      234        31           1          0              0   \n",
       "25      0       36        31           1          0              0   \n",
       "26      0       19        31           1          0              0   \n",
       "27      0       90        31           1          0              0   \n",
       "28      0      162        31           1          0              0   \n",
       "29      0       44        31           1          0              0   \n",
       "..    ...      ...       ...         ...        ...            ...   \n",
       "35      0        3        31           1          0              0   \n",
       "36      0      120        31           1          0              0   \n",
       "37      0      201        31           1          0              0   \n",
       "38      0       46        31           1          0              0   \n",
       "39      0      202        31           1          0              0   \n",
       "40      0      234        31           1          0              0   \n",
       "41      0       36        31           1          0              0   \n",
       "42      0       19        31           1          0              0   \n",
       "43      0       90        31           1          0              0   \n",
       "44      0      162        31           1          0              0   \n",
       "45      0       44        31           1          0              0   \n",
       "46      0      184        31           1          0              0   \n",
       "47      0      184        31           1          0              0   \n",
       "48      0      184        31           1          0              0   \n",
       "49      0      184        31           1          0              0   \n",
       "50      0       31       184           0          0              0   \n",
       "51      0      163        31           0          0              0   \n",
       "52      0       46       163           0          0              0   \n",
       "53      0      236        46           0          0              0   \n",
       "54      0        3       236           0          0              0   \n",
       "55      0      120         3           0          0              0   \n",
       "56      0      201       120           0          0              0   \n",
       "57      0       46       201           0          0              0   \n",
       "58      0      202        46           0          0              0   \n",
       "59      0      234       202           0          0              0   \n",
       "60      0       36       234           0          0              0   \n",
       "61      0       19        36           0          0              0   \n",
       "62      0       90        19           0          0              0   \n",
       "63      0      162        90           0          0              0   \n",
       "64      0       44       162           0          0              0   \n",
       "\n",
       "    fifo_threshold  fifo_underflow  rd  rst_n  wr  \n",
       "0                0               0   1      0   1  \n",
       "1                0               0   1      0   1  \n",
       "2                0               0   1      0   1  \n",
       "3                0               0   1      0   1  \n",
       "4                0               0   1      0   1  \n",
       "5                0               0   1      0   1  \n",
       "6                0               0   1      0   1  \n",
       "7                0               0   1      0   1  \n",
       "8                0               0   1      0   1  \n",
       "9                0               0   1      0   1  \n",
       "10               0               0   1      0   1  \n",
       "11               0               0   1      0   1  \n",
       "12               0               0   1      0   1  \n",
       "13               0               0   1      0   1  \n",
       "14               0               0   1      0   1  \n",
       "15               1               0   1      0   0  \n",
       "16               0               0   1      0   0  \n",
       "17               0               1   1      0   0  \n",
       "18               0               1   1      0   0  \n",
       "19               0               1   1      0   0  \n",
       "20               0               1   1      0   0  \n",
       "21               0               1   1      0   0  \n",
       "22               0               1   1      0   0  \n",
       "23               0               1   1      0   0  \n",
       "24               0               1   1      0   0  \n",
       "25               0               1   1      0   0  \n",
       "26               0               1   1      0   0  \n",
       "27               0               1   1      0   0  \n",
       "28               0               1   1      0   0  \n",
       "29               0               1   1      0   0  \n",
       "..             ...             ...  ..    ...  ..  \n",
       "35               0               1   1      0   0  \n",
       "36               0               1   1      0   0  \n",
       "37               0               1   1      0   0  \n",
       "38               0               1   1      0   0  \n",
       "39               0               1   1      0   0  \n",
       "40               0               1   1      0   0  \n",
       "41               0               1   1      0   0  \n",
       "42               0               1   1      0   0  \n",
       "43               0               1   1      0   0  \n",
       "44               0               1   1      0   0  \n",
       "45               0               1   1      0   0  \n",
       "46               0               1   1      0   0  \n",
       "47               0               1   1      1   0  \n",
       "48               0               1   1      0   0  \n",
       "49               0               1   1      0   1  \n",
       "50               0               0   1      0   1  \n",
       "51               0               0   1      0   1  \n",
       "52               0               0   1      0   1  \n",
       "53               0               0   1      0   1  \n",
       "54               0               0   1      0   1  \n",
       "55               0               0   1      0   1  \n",
       "56               0               0   1      0   1  \n",
       "57               0               0   1      0   1  \n",
       "58               0               0   1      0   1  \n",
       "59               0               0   1      0   1  \n",
       "60               0               0   1      0   1  \n",
       "61               0               0   1      0   1  \n",
       "62               0               0   1      0   1  \n",
       "63               0               0   1      0   1  \n",
       "64               0               0   1      0   1  \n",
       "\n",
       "[65 rows x 11 columns]"
      ]
     },
     "execution_count": 33,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "text/html": [
       "<b>limit_output extension: Maximum message size of 10000 exceeded with 14832 characters</b>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "fifoData=fifoData[fifoData['clk']==1]\n",
    "fifoData.drop('clk', axis=1, inplace=True)\n",
    "fifoData.reset_index(drop=True, inplace=True)\n",
    "fifoData"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>clear</th>\n",
       "      <th>data_in</th>\n",
       "      <th>data_out</th>\n",
       "      <th>fifo_empty</th>\n",
       "      <th>fifo_full</th>\n",
       "      <th>fifo_overflow</th>\n",
       "      <th>fifo_threshold</th>\n",
       "      <th>fifo_underflow</th>\n",
       "      <th>rd</th>\n",
       "      <th>rst_n</th>\n",
       "      <th>wr</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>45</th>\n",
       "      <td>0</td>\n",
       "      <td>44</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>46</th>\n",
       "      <td>0</td>\n",
       "      <td>184</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>47</th>\n",
       "      <td>0</td>\n",
       "      <td>184</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>48</th>\n",
       "      <td>0</td>\n",
       "      <td>184</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>49</th>\n",
       "      <td>0</td>\n",
       "      <td>184</td>\n",
       "      <td>31</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>50</th>\n",
       "      <td>0</td>\n",
       "      <td>31</td>\n",
       "      <td>184</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>51</th>\n",
       "      <td>0</td>\n",
       "      <td>163</td>\n",
       "      <td>31</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>52</th>\n",
       "      <td>0</td>\n",
       "      <td>46</td>\n",
       "      <td>163</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>53</th>\n",
       "      <td>0</td>\n",
       "      <td>236</td>\n",
       "      <td>46</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>54</th>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "      <td>236</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>55</th>\n",
       "      <td>0</td>\n",
       "      <td>120</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>56</th>\n",
       "      <td>0</td>\n",
       "      <td>201</td>\n",
       "      <td>120</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>57</th>\n",
       "      <td>0</td>\n",
       "      <td>46</td>\n",
       "      <td>201</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>58</th>\n",
       "      <td>0</td>\n",
       "      <td>202</td>\n",
       "      <td>46</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>59</th>\n",
       "      <td>0</td>\n",
       "      <td>234</td>\n",
       "      <td>202</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>60</th>\n",
       "      <td>0</td>\n",
       "      <td>36</td>\n",
       "      <td>234</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>61</th>\n",
       "      <td>0</td>\n",
       "      <td>19</td>\n",
       "      <td>36</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>62</th>\n",
       "      <td>0</td>\n",
       "      <td>90</td>\n",
       "      <td>19</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>63</th>\n",
       "      <td>0</td>\n",
       "      <td>162</td>\n",
       "      <td>90</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>64</th>\n",
       "      <td>0</td>\n",
       "      <td>44</td>\n",
       "      <td>162</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "    clear  data_in  data_out  fifo_empty  fifo_full  fifo_overflow  \\\n",
       "45      0       44        31           1          0              0   \n",
       "46      0      184        31           1          0              0   \n",
       "47      0      184        31           1          0              0   \n",
       "48      0      184        31           1          0              0   \n",
       "49      0      184        31           1          0              0   \n",
       "50      0       31       184           0          0              0   \n",
       "51      0      163        31           0          0              0   \n",
       "52      0       46       163           0          0              0   \n",
       "53      0      236        46           0          0              0   \n",
       "54      0        3       236           0          0              0   \n",
       "55      0      120         3           0          0              0   \n",
       "56      0      201       120           0          0              0   \n",
       "57      0       46       201           0          0              0   \n",
       "58      0      202        46           0          0              0   \n",
       "59      0      234       202           0          0              0   \n",
       "60      0       36       234           0          0              0   \n",
       "61      0       19        36           0          0              0   \n",
       "62      0       90        19           0          0              0   \n",
       "63      0      162        90           0          0              0   \n",
       "64      0       44       162           0          0              0   \n",
       "\n",
       "    fifo_threshold  fifo_underflow  rd  rst_n  wr  \n",
       "45               0               1   1      0   0  \n",
       "46               0               1   1      0   0  \n",
       "47               0               1   1      1   0  \n",
       "48               0               1   1      0   0  \n",
       "49               0               1   1      0   1  \n",
       "50               0               0   1      0   1  \n",
       "51               0               0   1      0   1  \n",
       "52               0               0   1      0   1  \n",
       "53               0               0   1      0   1  \n",
       "54               0               0   1      0   1  \n",
       "55               0               0   1      0   1  \n",
       "56               0               0   1      0   1  \n",
       "57               0               0   1      0   1  \n",
       "58               0               0   1      0   1  \n",
       "59               0               0   1      0   1  \n",
       "60               0               0   1      0   1  \n",
       "61               0               0   1      0   1  \n",
       "62               0               0   1      0   1  \n",
       "63               0               0   1      0   1  \n",
       "64               0               0   1      0   1  "
      ]
     },
     "execution_count": 34,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "fifoData.tail(20)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from fifo_mem.v***\n",
      "\n",
      " // File: fifo_mem.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Tue Aug 14 03:08:37 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module fifo_mem (\n",
      "    wr,\n",
      "    rd,\n",
      "    data_in,\n",
      "    fifo_full,\n",
      "    fifo_empty,\n",
      "    fifo_threshold,\n",
      "    fifo_overflow,\n",
      "    fifo_underflow,\n",
      "    data_out,\n",
      "    clk,\n",
      "    rst_n,\n",
      "    clear\n",
      ");\n",
      "// Input:\n",
      "//     wr(bool):write signal\n",
      "//     rd(bool):write signal\n",
      "//     data_in(8bit): data to be writen\n",
      "//     clk(bool): clock\n",
      "//     rst_n(bool): negtive reset signal\n",
      "//     clear(bool): signal to clear clear memeory to 0 \n",
      "//     \n",
      "// Output:\n",
      "//     fifo_full(bool): signal indicating the fifo memory is full\n",
      "//     fifo_empty(bool):signal indicating the fifo memory is empty\n",
      "//     fifo_threshold(bool): signal indicating that the fifo is about to overflow\n",
      "//     fifo_overflow(bool): signal indicating that the fifo has overflowed\n",
      "//     fifo_underflow(bool): signal indicating that the fifo has underflowed\n",
      "//     data_out(8bit): data to be read out \n",
      "\n",
      "input wr;\n",
      "input rd;\n",
      "input [7:0] data_in;\n",
      "output fifo_full;\n",
      "wire fifo_full;\n",
      "output fifo_empty;\n",
      "wire fifo_empty;\n",
      "output fifo_threshold;\n",
      "wire fifo_threshold;\n",
      "output fifo_overflow;\n",
      "wire fifo_overflow;\n",
      "output fifo_underflow;\n",
      "wire fifo_underflow;\n",
      "output [7:0] data_out;\n",
      "wire [7:0] data_out;\n",
      "input clk;\n",
      "input rst_n;\n",
      "input clear;\n",
      "\n",
      "wire [4:0] wptr;\n",
      "wire fifo_we;\n",
      "wire [4:0] rptr;\n",
      "wire fifo_rd;\n",
      "wire write_pointer0_0_1_fifo_we_i;\n",
      "reg [4:0] write_pointer0_0_1_wptr_i = 0;\n",
      "wire read_pointer0_0_1_fifo_rd_i;\n",
      "reg [4:0] read_pointer0_0_1_rptr_i = 0;\n",
      "reg fifoStatus0_0_1_underflow_set = 0;\n",
      "reg signed [4:0] fifoStatus0_0_1_pointer_result = 0;\n",
      "reg fifoStatus0_0_1_pointer_equal = 0;\n",
      "reg fifoStatus0_0_1_overflow_set = 0;\n",
      "reg fifoStatus0_0_1_fifo_underflow_i = 0;\n",
      "reg fifoStatus0_0_1_fifo_threshold_i = 0;\n",
      "reg fifoStatus0_0_1_fifo_overflow_i = 0;\n",
      "reg fifoStatus0_0_1_fifo_full_i = 0;\n",
      "reg fifoStatus0_0_1_fifo_empty_i = 0;\n",
      "reg fifoStatus0_0_1_fbit_comp = 0;\n",
      "reg [7:0] memory_array0_0_1_data_out_i [0:16-1];\n",
      "\n",
      "initial begin: INITIALIZE_MEMORY_ARRAY0_0_1_DATA_OUT_I\n",
      "    integer i;\n",
      "    for(i=0; i<16; i=i+1) begin\n",
      "        memory_array0_0_1_data_out_i[i] = 0;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "assign write_pointer0_0_1_fifo_we_i = ((!fifo_full) && wr);\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst_n) begin: FIFO_MEM_WRITE_POINTER0_0_1_POINTERUPDATE\n",
      "    if (rst_n) begin\n",
      "        write_pointer0_0_1_wptr_i <= 0;\n",
      "    end\n",
      "    else if (write_pointer0_0_1_fifo_we_i) begin\n",
      "        write_pointer0_0_1_wptr_i <= (write_pointer0_0_1_wptr_i + 1);\n",
      "    end\n",
      "    else begin\n",
      "        write_pointer0_0_1_wptr_i <= write_pointer0_0_1_wptr_i;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign fifo_we = write_pointer0_0_1_fifo_we_i;\n",
      "assign wptr = write_pointer0_0_1_wptr_i;\n",
      "\n",
      "\n",
      "\n",
      "assign read_pointer0_0_1_fifo_rd_i = ((!fifo_empty) && rd);\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst_n) begin: FIFO_MEM_READ_POINTER0_0_1_POINTERUPDATE\n",
      "    if (rst_n) begin\n",
      "        read_pointer0_0_1_rptr_i <= 0;\n",
      "    end\n",
      "    else if (read_pointer0_0_1_fifo_rd_i) begin\n",
      "        read_pointer0_0_1_rptr_i <= (read_pointer0_0_1_rptr_i + 1);\n",
      "    end\n",
      "    else begin\n",
      "        read_pointer0_0_1_rptr_i <= read_pointer0_0_1_rptr_i;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign fifo_rd = read_pointer0_0_1_fifo_rd_i;\n",
      "assign rptr = read_pointer0_0_1_rptr_i;\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: FIFO_MEM_MEMORY_ARRAY0_0_1_UPTAKE\n",
      "    if (fifo_we) begin\n",
      "        memory_array0_0_1_data_out_i[wptr[4-1:0]] <= data_in;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign data_out = memory_array0_0_1_data_out_i[rptr[4-1:0]];\n",
      "\n",
      "\n",
      "always @(negedge clear) begin: FIFO_MEM_MEMORY_ARRAY0_0_1_CLEARMEM\n",
      "    integer i;\n",
      "    for (i=0; i<16; i=i+1) begin\n",
      "        memory_array0_0_1_data_out_i[i] <= 0;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "always @(fifoStatus0_0_1_fifo_empty_i, rd, fifoStatus0_0_1_fifo_full_i, wr, wptr, rptr) begin: FIFO_MEM_FIFOSTATUS0_0_1_LOGIC1\n",
      "    fifoStatus0_0_1_fbit_comp = (wptr[4] ^ rptr[4]);\n",
      "    if (($signed({1'b0, wptr[3-1:0]}) - rptr[3-1:0])) begin\n",
      "        fifoStatus0_0_1_pointer_equal = 0;\n",
      "    end\n",
      "    else begin\n",
      "        fifoStatus0_0_1_pointer_equal = 1;\n",
      "    end\n",
      "    fifoStatus0_0_1_pointer_result = (wptr[4-1:0] - rptr[4-1:0]);\n",
      "    fifoStatus0_0_1_overflow_set = (fifoStatus0_0_1_fifo_full_i & wr);\n",
      "    fifoStatus0_0_1_underflow_set = (fifoStatus0_0_1_fifo_empty_i & rd);\n",
      "end\n",
      "\n",
      "\n",
      "always @(fifoStatus0_0_1_pointer_result, fifoStatus0_0_1_fbit_comp, fifoStatus0_0_1_pointer_equal) begin: FIFO_MEM_FIFOSTATUS0_0_1_LOGIC2\n",
      "    fifoStatus0_0_1_fifo_full_i = (fifoStatus0_0_1_fbit_comp & fifoStatus0_0_1_pointer_equal);\n",
      "    fifoStatus0_0_1_fifo_empty_i = ((!fifoStatus0_0_1_fbit_comp) & fifoStatus0_0_1_pointer_equal);\n",
      "    if ((fifoStatus0_0_1_pointer_result[4] || fifoStatus0_0_1_pointer_result[3])) begin\n",
      "        fifoStatus0_0_1_fifo_threshold_i = 1;\n",
      "    end\n",
      "    else begin\n",
      "        fifoStatus0_0_1_fifo_threshold_i = 0;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst_n) begin: FIFO_MEM_FIFOSTATUS0_0_1_OVERFLOWCONTROL\n",
      "    if (rst_n) begin\n",
      "        fifoStatus0_0_1_fifo_overflow_i <= 0;\n",
      "    end\n",
      "    else if (((fifoStatus0_0_1_overflow_set == 1) && (fifo_rd == 0))) begin\n",
      "        fifoStatus0_0_1_fifo_overflow_i <= 1;\n",
      "    end\n",
      "    else if (fifo_rd) begin\n",
      "        fifoStatus0_0_1_fifo_overflow_i <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        fifoStatus0_0_1_fifo_overflow_i <= fifoStatus0_0_1_fifo_overflow_i;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst_n) begin: FIFO_MEM_FIFOSTATUS0_0_1_UNDERFLOWCONTROL\n",
      "    if (rst_n) begin\n",
      "        fifoStatus0_0_1_fifo_underflow_i <= 0;\n",
      "    end\n",
      "    else if (((fifoStatus0_0_1_underflow_set == 1) && (fifo_we == 0))) begin\n",
      "        fifoStatus0_0_1_fifo_underflow_i <= 1;\n",
      "    end\n",
      "    else if (fifo_we) begin\n",
      "        fifoStatus0_0_1_fifo_underflow_i <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        fifoStatus0_0_1_fifo_underflow_i <= fifoStatus0_0_1_fifo_underflow_i;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign fifo_full = fifoStatus0_0_1_fifo_full_i;\n",
      "assign fifo_empty = fifoStatus0_0_1_fifo_empty_i;\n",
      "assign fifo_threshold = fifoStatus0_0_1_fifo_threshold_i;\n",
      "assign fifo_overflow = fifoStatus0_0_1_fifo_overflow_i;\n",
      "assign fifo_underflow = fifoStatus0_0_1_fifo_underflow_i;\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:296: ToVerilogWarning: Output port is read internally: fifo_full\n",
      "  category=ToVerilogWarning\n",
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:296: ToVerilogWarning: Output port is read internally: fifo_empty\n",
      "  category=ToVerilogWarning\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('fifo_mem');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{fifo_memRTL.png}}\n",
    "\\caption{\\label{fig:FIFORTL} fifo_mem RTL Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{fifo_memSYN.png}}\n",
    "\\caption{\\label{fig:fifo_memSYN} fifo_mem Synthesized schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Testbench"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Conversion Issue :\n",
    "At present I can not get the values stored in `TestData` numpy array to be transcribed to the output Verilog code `memory_arrayTBV` If someone can figure out how to, or make an improvement to the myHDL converter. The fix would be greatly appreciated by myself and the rest of the myHDL user base"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "***Verilog modual from fifo_memTBV.v***\n",
      "\n",
      " // File: fifo_memTBV.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Tue Aug 14 03:08:40 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module fifo_memTBV (\n",
      "\n",
      ");\n",
      "// myHDL ->Verilog test bench for `fifo_mem` module\n",
      "// Note:\n",
      "//     Not a complet testbench, could be better\n",
      "\n",
      "\n",
      "reg wr = 0;\n",
      "wire fifo_full;\n",
      "reg clk = 0;\n",
      "reg rst_n = 0;\n",
      "reg rd = 0;\n",
      "wire fifo_empty;\n",
      "reg [7:0] data_in = 0;\n",
      "wire [7:0] data_out;\n",
      "wire clear;\n",
      "wire fifo_threshold;\n",
      "wire fifo_overflow;\n",
      "wire fifo_underflow;\n",
      "wire [4:0] fifo_mem0_0_wptr;\n",
      "wire fifo_mem0_0_fifo_we;\n",
      "wire [4:0] fifo_mem0_0_rptr;\n",
      "wire fifo_mem0_0_fifo_rd;\n",
      "wire fifo_mem0_0_write_pointer0_0_1_2_fifo_we_i;\n",
      "reg [4:0] fifo_mem0_0_write_pointer0_0_1_2_wptr_i = 0;\n",
      "wire fifo_mem0_0_read_pointer0_0_1_2_fifo_rd_i;\n",
      "reg [4:0] fifo_mem0_0_read_pointer0_0_1_2_rptr_i = 0;\n",
      "reg fifo_mem0_0_fifoStatus0_0_1_2_underflow_set = 0;\n",
      "reg signed [4:0] fifo_mem0_0_fifoStatus0_0_1_2_pointer_result = 0;\n",
      "reg fifo_mem0_0_fifoStatus0_0_1_2_pointer_equal = 0;\n",
      "reg fifo_mem0_0_fifoStatus0_0_1_2_overflow_set = 0;\n",
      "reg fifo_mem0_0_fifoStatus0_0_1_2_fifo_underflow_i = 0;\n",
      "reg fifo_mem0_0_fifoStatus0_0_1_2_fifo_threshold_i = 0;\n",
      "reg fifo_mem0_0_fifoStatus0_0_1_2_fifo_overflow_i = 0;\n",
      "reg fifo_mem0_0_fifoStatus0_0_1_2_fifo_full_i = 0;\n",
      "reg fifo_mem0_0_fifoStatus0_0_1_2_fifo_empty_i = 0;\n",
      "reg fifo_mem0_0_fifoStatus0_0_1_2_fbit_comp = 0;\n",
      "wire [7:0] TestData_i [0:16-1];\n",
      "reg [7:0] fifo_mem0_0_memory_array0_0_1_2_data_out_i [0:16-1];\n",
      "\n",
      "initial begin: INITIALIZE_FIFO_MEM0_0_MEMORY_ARRAY0_0_1_2_DATA_OUT_I\n",
      "    integer i;\n",
      "    for(i=0; i<16; i=i+1) begin\n",
      "        fifo_mem0_0_memory_array0_0_1_2_data_out_i[i] = 0;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "assign clear = 1'd0;\n",
      "\n",
      "\n",
      "always @(clear, fifo_full, rd, fifo_threshold, fifo_underflow, wr, data_out, clk, fifo_empty, fifo_overflow, rst_n, data_in) begin: FIFO_MEMTBV_PRINT_DATA\n",
      "    $write(\"%h\", wr);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", rd);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", data_in);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", fifo_full);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", fifo_empty);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", fifo_threshold);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", fifo_overflow);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", fifo_underflow);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", data_out);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", clk);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", rst_n);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", clear);\n",
      "    $write(\"\\n\");\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign fifo_mem0_0_write_pointer0_0_1_2_fifo_we_i = ((!fifo_full) && wr);\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst_n) begin: FIFO_MEMTBV_FIFO_MEM0_0_WRITE_POINTER0_0_1_2_POINTERUPDATE\n",
      "    if (rst_n) begin\n",
      "        fifo_mem0_0_write_pointer0_0_1_2_wptr_i <= 0;\n",
      "    end\n",
      "    else if (fifo_mem0_0_write_pointer0_0_1_2_fifo_we_i) begin\n",
      "        fifo_mem0_0_write_pointer0_0_1_2_wptr_i <= (fifo_mem0_0_write_pointer0_0_1_2_wptr_i + 1);\n",
      "    end\n",
      "    else begin\n",
      "        fifo_mem0_0_write_pointer0_0_1_2_wptr_i <= fifo_mem0_0_write_pointer0_0_1_2_wptr_i;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign fifo_mem0_0_fifo_we = fifo_mem0_0_write_pointer0_0_1_2_fifo_we_i;\n",
      "assign fifo_mem0_0_wptr = fifo_mem0_0_write_pointer0_0_1_2_wptr_i;\n",
      "\n",
      "\n",
      "\n",
      "assign fifo_mem0_0_read_pointer0_0_1_2_fifo_rd_i = ((!fifo_empty) && rd);\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst_n) begin: FIFO_MEMTBV_FIFO_MEM0_0_READ_POINTER0_0_1_2_POINTERUPDATE\n",
      "    if (rst_n) begin\n",
      "        fifo_mem0_0_read_pointer0_0_1_2_rptr_i <= 0;\n",
      "    end\n",
      "    else if (fifo_mem0_0_read_pointer0_0_1_2_fifo_rd_i) begin\n",
      "        fifo_mem0_0_read_pointer0_0_1_2_rptr_i <= (fifo_mem0_0_read_pointer0_0_1_2_rptr_i + 1);\n",
      "    end\n",
      "    else begin\n",
      "        fifo_mem0_0_read_pointer0_0_1_2_rptr_i <= fifo_mem0_0_read_pointer0_0_1_2_rptr_i;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign fifo_mem0_0_fifo_rd = fifo_mem0_0_read_pointer0_0_1_2_fifo_rd_i;\n",
      "assign fifo_mem0_0_rptr = fifo_mem0_0_read_pointer0_0_1_2_rptr_i;\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: FIFO_MEMTBV_FIFO_MEM0_0_MEMORY_ARRAY0_0_1_2_UPTAKE\n",
      "    if (fifo_mem0_0_fifo_we) begin\n",
      "        fifo_mem0_0_memory_array0_0_1_2_data_out_i[fifo_mem0_0_wptr[4-1:0]] <= data_in;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign data_out = fifo_mem0_0_memory_array0_0_1_2_data_out_i[fifo_mem0_0_rptr[4-1:0]];\n",
      "\n",
      "\n",
      "always @(negedge clear) begin: FIFO_MEMTBV_FIFO_MEM0_0_MEMORY_ARRAY0_0_1_2_CLEARMEM\n",
      "    integer i;\n",
      "    for (i=0; i<16; i=i+1) begin\n",
      "        fifo_mem0_0_memory_array0_0_1_2_data_out_i[i] <= 0;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "always @(fifo_mem0_0_fifoStatus0_0_1_2_fifo_empty_i, rd, fifo_mem0_0_fifoStatus0_0_1_2_fifo_full_i, wr, fifo_mem0_0_wptr, fifo_mem0_0_rptr) begin: FIFO_MEMTBV_FIFO_MEM0_0_FIFOSTATUS0_0_1_2_LOGIC1\n",
      "    fifo_mem0_0_fifoStatus0_0_1_2_fbit_comp = (fifo_mem0_0_wptr[4] ^ fifo_mem0_0_rptr[4]);\n",
      "    if (($signed({1'b0, fifo_mem0_0_wptr[3-1:0]}) - fifo_mem0_0_rptr[3-1:0])) begin\n",
      "        fifo_mem0_0_fifoStatus0_0_1_2_pointer_equal = 0;\n",
      "    end\n",
      "    else begin\n",
      "        fifo_mem0_0_fifoStatus0_0_1_2_pointer_equal = 1;\n",
      "    end\n",
      "    fifo_mem0_0_fifoStatus0_0_1_2_pointer_result = (fifo_mem0_0_wptr[4-1:0] - fifo_mem0_0_rptr[4-1:0]);\n",
      "    fifo_mem0_0_fifoStatus0_0_1_2_overflow_set = (fifo_mem0_0_fifoStatus0_0_1_2_fifo_full_i & wr);\n",
      "    fifo_mem0_0_fifoStatus0_0_1_2_underflow_set = (fifo_mem0_0_fifoStatus0_0_1_2_fifo_empty_i & rd);\n",
      "end\n",
      "\n",
      "\n",
      "always @(fifo_mem0_0_fifoStatus0_0_1_2_pointer_result, fifo_mem0_0_fifoStatus0_0_1_2_fbit_comp, fifo_mem0_0_fifoStatus0_0_1_2_pointer_equal) begin: FIFO_MEMTBV_FIFO_MEM0_0_FIFOSTATUS0_0_1_2_LOGIC2\n",
      "    fifo_mem0_0_fifoStatus0_0_1_2_fifo_full_i = (fifo_mem0_0_fifoStatus0_0_1_2_fbit_comp & fifo_mem0_0_fifoStatus0_0_1_2_pointer_equal);\n",
      "    fifo_mem0_0_fifoStatus0_0_1_2_fifo_empty_i = ((!fifo_mem0_0_fifoStatus0_0_1_2_fbit_comp) & fifo_mem0_0_fifoStatus0_0_1_2_pointer_equal);\n",
      "    if ((fifo_mem0_0_fifoStatus0_0_1_2_pointer_result[4] || fifo_mem0_0_fifoStatus0_0_1_2_pointer_result[3])) begin\n",
      "        fifo_mem0_0_fifoStatus0_0_1_2_fifo_threshold_i = 1;\n",
      "    end\n",
      "    else begin\n",
      "        fifo_mem0_0_fifoStatus0_0_1_2_fifo_threshold_i = 0;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst_n) begin: FIFO_MEMTBV_FIFO_MEM0_0_FIFOSTATUS0_0_1_2_OVERFLOWCONTROL\n",
      "    if (rst_n) begin\n",
      "        fifo_mem0_0_fifoStatus0_0_1_2_fifo_overflow_i <= 0;\n",
      "    end\n",
      "    else if (((fifo_mem0_0_fifoStatus0_0_1_2_overflow_set == 1) && (fifo_mem0_0_fifo_rd == 0))) begin\n",
      "        fifo_mem0_0_fifoStatus0_0_1_2_fifo_overflow_i <= 1;\n",
      "    end\n",
      "    else if (fifo_mem0_0_fifo_rd) begin\n",
      "        fifo_mem0_0_fifoStatus0_0_1_2_fifo_overflow_i <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        fifo_mem0_0_fifoStatus0_0_1_2_fifo_overflow_i <= fifo_mem0_0_fifoStatus0_0_1_2_fifo_overflow_i;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst_n) begin: FIFO_MEMTBV_FIFO_MEM0_0_FIFOSTATUS0_0_1_2_UNDERFLOWCONTROL\n",
      "    if (rst_n) begin\n",
      "        fifo_mem0_0_fifoStatus0_0_1_2_fifo_underflow_i <= 0;\n",
      "    end\n",
      "    else if (((fifo_mem0_0_fifoStatus0_0_1_2_underflow_set == 1) && (fifo_mem0_0_fifo_we == 0))) begin\n",
      "        fifo_mem0_0_fifoStatus0_0_1_2_fifo_underflow_i <= 1;\n",
      "    end\n",
      "    else if (fifo_mem0_0_fifo_we) begin\n",
      "        fifo_mem0_0_fifoStatus0_0_1_2_fifo_underflow_i <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        fifo_mem0_0_fifoStatus0_0_1_2_fifo_underflow_i <= fifo_mem0_0_fifoStatus0_0_1_2_fifo_underflow_i;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign fifo_full = fifo_mem0_0_fifoStatus0_0_1_2_fifo_full_i;\n",
      "assign fifo_empty = fifo_mem0_0_fifoStatus0_0_1_2_fifo_empty_i;\n",
      "assign fifo_threshold = fifo_mem0_0_fifoStatus0_0_1_2_fifo_threshold_i;\n",
      "assign fifo_overflow = fifo_mem0_0_fifoStatus0_0_1_2_fifo_overflow_i;\n",
      "assign fifo_underflow = fifo_mem0_0_fifoStatus0_0_1_2_fifo_underflow_i;\n",
      "\n",
      "\n",
      "initial begin: FIFO_MEMTBV_CLK_SIGNAL\n",
      "    while (1'b1) begin\n",
      "        clk <= (!clk);\n",
      "        # 1;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: FIFO_MEMTBV_STIMULES\n",
      "    integer i;\n",
      "    i = 0;\n",
      "    while (1'b1) begin\n",
      "        case (i)\n",
      "            'h0: begin\n",
      "                wr <= 1;\n",
      "                rd <= 1;\n",
      "            end\n",
      "            'h10: begin\n",
      "                wr <= 0;\n",
      "                rd <= 1;\n",
      "            end\n",
      "            'h20: begin\n",
      "                wr <= 0;\n",
      "                rd <= 1;\n",
      "            end\n",
      "            'h30: begin\n",
      "                rst_n <= 1;\n",
      "            end\n",
      "            'h31: begin\n",
      "                rst_n <= 0;\n",
      "            end\n",
      "            'h32: begin\n",
      "                wr <= 1;\n",
      "                rd <= 1;\n",
      "            end\n",
      "            default: begin\n",
      "                // pass\n",
      "            end\n",
      "        endcase\n",
      "        if ((i < 16)) begin\n",
      "            data_in <= TestData_i[i];\n",
      "        end\n",
      "        else if (((i >= 16) && (i < 32))) begin\n",
      "            data_in <= TestData_i[($signed({1'b0, i}) - 16)];\n",
      "        end\n",
      "        else if (((i >= 32) && (i < 48))) begin\n",
      "            data_in <= TestData_i[($signed({1'b0, i}) - 32)];\n",
      "        end\n",
      "        else if (((i == 48) || (i == 49))) begin\n",
      "            // pass\n",
      "        end\n",
      "        else begin\n",
      "            data_in <= TestData_i[($signed({1'b0, i}) - 51)];\n",
      "        end\n",
      "        if ((i == 66)) begin\n",
      "            $finish;\n",
      "        end\n",
      "        i = i + 1;\n",
      "        @(posedge clk);\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: clear\n",
      "  category=ToVerilogWarning\n"
     ]
    }
   ],
   "source": [
    "@block\n",
    "def fifo_memTBV():\n",
    "    \"\"\"\n",
    "    myHDL ->Verilog test bench for `fifo_mem` module\n",
    "    Note:\n",
    "        Not a complet testbench, could be better\n",
    "    \"\"\"\n",
    "    \n",
    "    wr=Signal(bool(0))\n",
    "    rd=Signal(bool(0))\n",
    "    data_in=Signal(intbv(0)[8:])\n",
    "    TestData_i=[Signal(intbv(int(i))[8:]) for i in TestData]\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "    fifo_full=Signal(bool(0))\n",
    "    fifo_empty=Signal(bool(0))\n",
    "    fifo_threshold=Signal(bool(0))\n",
    "    fifo_overflow=Signal(bool(0))\n",
    "    fifo_underflow=Signal(bool(0))\n",
    "\n",
    "    data_out=Signal(intbv(0)[8:])\n",
    "\n",
    "\n",
    "    clk=Signal(bool(0))\n",
    "    rst_n=Signal(bool(0))\n",
    "    clear=Signal(bool(0))\n",
    "    \n",
    "    @always_comb\n",
    "    def print_data():\n",
    "        print(wr, rd, data_in, \n",
    "                 fifo_full, fifo_empty, fifo_threshold, fifo_overflow, fifo_underflow,\n",
    "                 data_out, clk, rst_n, clear)\n",
    "\n",
    "    DUT=fifo_mem(wr, rd, data_in, \n",
    "                 fifo_full, fifo_empty, fifo_threshold, fifo_overflow, fifo_underflow,\n",
    "                 data_out, clk, rst_n, clear)\n",
    "\n",
    "\n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(1)\n",
    "        \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==0:\n",
    "                wr.next=1; rd.next=1\n",
    "            elif i==16:\n",
    "                wr.next=0; rd.next=1\n",
    "            elif i==32:\n",
    "                wr.next=0; rd.next=1\n",
    "            elif i==48:\n",
    "                rst_n.next=1\n",
    "            elif i==49:\n",
    "                rst_n.next=0\n",
    "            elif i==50:\n",
    "                wr.next=1; rd.next=1\n",
    "            else:\n",
    "                pass\n",
    "                \n",
    "            \n",
    "                \n",
    "            if i<16:\n",
    "                data_in.next=int(TestData_i[i])\n",
    "            elif i>=16 and i<32:\n",
    "                data_in.next=int(TestData_i[i-16])\n",
    "            elif i>=32 and i<48:\n",
    "                data_in.next=int(TestData_i[i-32])\n",
    "            elif i==48 or i==49:\n",
    "                pass\n",
    "            else:\n",
    "                data_in.next=int(TestData_i[i-51])\n",
    "\n",
    "            if i==66:\n",
    "                raise StopSimulation()\n",
    "           \n",
    "            \n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "            \n",
    "        \n",
    "    \n",
    "    return instances()\n",
    "\n",
    "\n",
    "    \n",
    "TB=fifo_memTBV()\n",
    "TB.convert(hdl=\"Verilog\", initial_values=True)\n",
    "VerilogTextReader('fifo_memTBV');"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "author": "First in First out (FIFO) memory in myHDL",
  "hide_input": false,
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.2"
  },
  "latex_envs": {
   "LaTeX_envs_menu_present": true,
   "autoclose": false,
   "autocomplete": true,
   "bibliofile": "biblio.bib",
   "cite_by": "apalike",
   "current_citInitial": 1,
   "eqLabelWithNumbers": true,
   "eqNumInitial": 1,
   "hotkeys": {
    "equation": "Ctrl-E",
    "itemize": "Ctrl-I"
   },
   "labels_anchors": false,
   "latex_user_defs": false,
   "report_style_numbering": false,
   "user_envs_cfg": false
  },
  "toc": {
   "nav_menu": {},
   "number_sections": true,
   "sideBar": true,
   "skip_h1_title": false,
   "toc_cell": true,
   "toc_position": {
    "height": "684px",
    "left": "0px",
    "right": "638.011px",
    "top": "185px",
    "width": "212px"
   },
   "toc_section_display": true,
   "toc_window_display": true
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
