{"vcs1":{"timestamp_begin":1684310314.910801073, "rt":1.39, "ut":0.33, "st":0.20}}
{"vcselab":{"timestamp_begin":1684310316.393256889, "rt":1.63, "ut":0.44, "st":0.16}}
{"link":{"timestamp_begin":1684310318.101093945, "rt":0.44, "ut":0.19, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684310314.258950966}
{"VCS_COMP_START_TIME": 1684310314.258950966}
{"VCS_COMP_END_TIME": 1684310320.152322271}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 328576}}
{"stitch_vcselab": {"peak_mem": 211968}}
