

<p><strong>Debasish Das</strong></p>






<p>3560 Flora Vista Ave, Apt # 223</p>


<p>Santa Clara, CA 95051</p>


<p>Email: debasish.das83@gmail.com</p>


<p>(312) 354-0014</p>
<h1 id="objective">OBJECTIVE</h1>
<p>A challenging software engineering position in the field of large scale global optimization and mathematical modeling.</p>
<h1 id="education">EDUCATION</h1>
<p><span><em>Doctoral in Computer Engineering</em></span> GPA : 3.9/4.0<br />
Department of Electrical Engineering and Computer Science,<br />
Robert R McCormick School of Engineering and Applied Sciences,<br />
Northwestern University, Evanston, USA</p>
<p><span><em>Bachelor of Technology (B.Tech, Hons, 2004)</em></span> GPA : 8.3/10.0<br />
Department of Computer Science and Engineering<br />
India Institute of Technology, Kharagpur, India</p>
<h1 id="technical-skills">TECHNICAL SKILLS</h1>
<ul>
<li><p>Languages: C++, Python, Java, Javascript, Tcl, Visual C++, Verilog</p></li>
<li><p>Tools: gdb, lex, yacc, gprof, CPLEX, AMPL, TLA+, Mentor Graphics EDA Suite, Synopsys DC/ICC</p></li>
</ul>
<h1 id="open-source">OPEN SOURCE</h1>
<ul>
<li><p><a href="www.stalkerbot.com">StalkerBot</a> aggregates sentiments of Hacker News user on a particular article based on the associated comments. The application uses Diffbot API for tag generation and EffectCheck API for sentiment generation. Conceived and prototyped at AOL/StartX/Diffbot Hackathon.<a href="https://github.com/debasish83/StalkerBot">(Code)</a></p></li>
<li><p><a href="https://github.com/debasish83/liblbfgs">LBFGS solver for convex optimization</a></p></li>
<li><p><a href="https://github.com/debasish83/sprinklersystem">Java Simulator for Garden Sprinkler System</a></p></li>
</ul>
<h1 id="achievements">ACHIEVEMENTS</h1>
<ul>
<li><p>Place and Route Division, Mentor Graphics Excellence Award for architecting the multithreaded direct timing engine to drive timing driven placement.</p></li>
<li><p>Place and Route Group Excellence Award for developing the timing driven placement engine TESLA and replace the old offering with the new engine.</p></li>
<li><p>Nominated for Intel Foundation PhD Fellowship from Robert R McCormick School of Engineering and Applied Sciences, Northwestern University for year 2007.</p></li>
<li><p>Awarded Walter P Murphy Fellowship by the Department of Electrical Engineering and Computer Science, Robert R McCormick School of Engineering and Applied Sciences, Northwestern University for 2004-2005.</p></li>
</ul>
<h1 id="immigration-status">IMMIGRATION STATUS</h1>
<p>EB1-OR EAD card, AC21 Jan 2nd 2013, Green Card Expected Jan 2013</p>
<h1 id="experience">EXPERIENCE</h1>
<p><span><em>Staff Research and Design Engineer</em></span> April 2012 - Present<br />
Synopsys Inc, Mountain View, CA, USA<br />
Advisor: Will Naylor</p>
<ul>
<li><p>Generating timing models from post-routed sign-off timing data using physical models and convex machine learning techniques (nonlinear regression). For solution QoR and runtime, compared effectiveness of Batch/Stochastic Gradient Descent, Conjugate Direction, Conjugate Gradient and L-BFGS-B solvers.</p></li>
<li><p>Benchmarked internal network simplex solvers with cost scaling push-relabel algorithm and IBM CPLEX network optimizer. Network flow solvers are used in density optimization for top level fragmented floorplans.</p></li>
</ul>
<p><span><em>Member of Consulting Staff</em></span> May 2011 - Present<br />
Magma Design Automation, San Jose, CA, USA (Acquired by Synopsys Inc)<br />
Manager: Saurabh Adya</p>
<ul>
<li><p>Developed algorithms to solve quadratic programs with nonlinear objectives derived from performance and legality constraints of VLSI circuit placement in Talus Vortex and Talus FX platform.</p></li>
<li><p>Developed timing objective driven placement algorithms for quadratic programming based placement framework.</p></li>
<li><p>Used multithreading and streaming instructions to generate efficient implementation of the proposed optimization algorithms.</p></li>
</ul>
<p><span><em>Place and Route Development Engineer</em></span> September 2009 - May 2011<br />
Mentor Graphics, San Jose, CA, USA<br />
Manager: Arash Hassibi and Phiroze Parakh</p>
<ul>
<li><p>Developed an automatic differentiation engine (Direct Timing) for handling timing constraints in an analytical timing framework. This engine is used to generate derivatives of timing QoR metrices (TNS and WNS) with respect to placement coordinates.</p></li>
<li><p>Developed the vectorized and scalable multithreaded version(3X faster on 1 thread and 6X faster on 4 threads than production Timer) of Direct Timing engine.</p></li>
<li><p>Developed analytical placement algorithms that use Direct Timing to generate descent direction and guide analytical placer to produce better timing QoR(TNS and WNS) without affecting wirelength and routability metrics.</p></li>
<li><p>Developed Augmented Lagrangian based algorithms using core Quasi Newton Solvers (L-BFGS/L-BFGS-B) to solve large scale nonlinear/linear constrained optimization problems (tested upto 100M nodes and edges) involving wirelength, spread and direct timing modules.</p></li>
</ul>
<p><span><em>Research Assistant</em></span> Spring 2005 - August 2009<br />
EECS Department, Northwestern University, Evanston, IL, USA<br />
Advisor: Professor Hai Zhou</p>
<ul>
<li><p>Developed algorithms and charge sharing based models to improve efficiency and accuracy of iterative Static timing analysis with crosstalk effects for early stages of design cycle. Industry collaborators were Strategic CAD Lab, Intel and Faraday Technology.</p></li>
<li><p>Developed a sub-gradient optimizer for general gate sizing problem. Assuming the convexity on gate delays, developed an efficient method of feasible direction based solver to improve the efficiency of general purpose sub-gradient optimizer (which is the state-of-the art algorithm for sizing used in industry). This project is supported in parts by a NSF grant and a grant from Intel.</p></li>
<li><p>Developed an efficient incremental algorithm for minimum period retiming in general delay models for NSF supported project. Our algorithm achieved average performance and memory improvements of 100X and 40X over previously proposed algorithm.</p></li>
</ul>
<p><span><em>Research Assistant</em></span> Fall 2004 - Winter 2005<br />
EECS Department, Northwestern University, Evanston, IL, USA<br />
Advisor: Professor Seda Memik</p>
<ul>
<li><p>Developed an algorithm to save leakage power in FPGAs using multiplexer shutdown.</p></li>
<li><p>Developed a tool based on VPR for the analysis of routing patterns in FPGAs.</p></li>
</ul>
<p><span><em>Graduate Summer Intern</em></span> Fall 2007 - Winter 2008<br />
Magma Design Automation, San Jose, CA, USA<br />
Advisor: Dr. William Scott</p>
<ul>
<li><p>Developed a current based model to improve efficiency and accuracy of crosstalk induced delta delay computation for coupling analysis in late design stages. Model is generated from delay and slew tables rather than ECSM/CCSM data.</p></li>
<li><p>Reviewed state-of-the-art coupling analysis algorithms and found their ineffectiveness with extreme interconnect scaling for present and future process nodes.</p></li>
<li><p>Developed an algorithm based on the convexity of aggressor alignment curve to compute spice accurate crosstalk delta delay improving the ineffectiveness of present analysis algorithms.</p></li>
</ul>
<p><span><em>Graduate Summer Intern</em></span> Summer 2007<br />
Circuit Simulation Group, Intel Corporation, Santa Clara, CA, USA<br />
Manager: Dr. Eric Grimme</p>
<ul>
<li><p>Improved the complexity of general purpose transistor sizing by removing the constraints using lagrange multipliers from cell based sizer.</p></li>
<li><p>Developed a hybrid algorithm to merge sub-gradient optimization techniques used in standard cell based sizer with nonlinear optimization techniques used for transistor sizing.</p></li>
</ul>
<p><span><em>Graduate Summer Intern</em></span> Summer 2006<br />
Strategic CAD Lab, Intel Corporation, Hillsboro, OR, USA<br />
Manager: Dr. Noel Menezes<br />
Advisor: Kip Killpack and Dr. Chandramouli Kashyap</p>
<ul>
<li><p>Developed an iterative algorithm for pessimism reduction in static timing analysis in presence of crosstalk using logic and timing filtering.</p></li>
<li><p>Derived a sensitivity based metric to select important aggressors for logic constraints analysis.</p></li>
</ul>
<p><span><em>Graduate Summer Intern</em></span> Summer 2005<br />
Calypto Design System Inc, San Jose, CA, USA<br />
Manager: Dr. Sumit Roy<br />
Advisor: Rajat Subhra Mukerjee and Abhishek Ranjan</p>
<ul>
<li><p>Enhancements to SLEC Optimization engine like propagating constants across different types, optimization of scan-latch designs and strength reductions.</p></li>
<li><p>Developed an efficient timing macromodeling algorithm for word level static timing analysis. For timing analysis of system level designs, fast generation of accurate timing macromodel for system level blocks are essential.</p></li>
</ul>
<h1 id="referred-publications">REFERRED PUBLICATIONS</h1>
<ul>
<li><p>Somsubhra Mondal, Debasish Das and Seda Memik. Hierarchical LUT Structures for Leakage Power Reduction, Poster Paper, Proc. International Symposium on FPGAs (FPGA), Monterey, CA, 2005.</p></li>
<li><p>Debasish Das, Ahmed Shebaita, Hai Zhou, Yehea Ismail and Kip Killpack. FA-STAC: A Framework for Fast and Accurate Static Timing Analysis with Coupling, IEEE International Conference on Computer Design (ICCD), San Jose, CA, 2006.</p></li>
<li><p>Debasish Das, Ahmed Shebaita, Yehea Ismail, Hai Zhou and Kip Killpack. Nostra-XTalk: A Predictive Framework for Accurate Static Timing Analysis in UDSM VLSI Circuits, ACM Great Lakes Symposium on VLSI (GLSVLSI), Stresa, Italy, 2007.</p></li>
<li><p>Jia Wang, Debasish Das and Hai Zhou. Gate Sizing by Lagrangian Relaxation Revisited, IEEE/ACM International Conference on Computer-Aided Design (ICCAD), San Jose, CA, 2007</p></li>
<li><p>Debasish Das, Kip Killpack, Chandramouli Kashyap, Abhijit Jas and Hai Zhou. Pessimism Reduction in Coupling Aware Static Timing Analysis Using Timing and Logic Filtering, IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Seoul, Korea, 2008. (Best Paper Award Nominee : 10/350)</p></li>
<li><p>Debasish Das, William Scott, Shahin Nazarian and Hai Zhou. An efficient Current Based Logic Cell Model for Crosstalk Delay Analysis, Accepted to International Symposium on Quality Electronic Design (ISQED), San Jose, CA, 2009.</p></li>
<li><p>Debasish Das, Jia Wang and Hai Zhou. iRetILP: An efficient incremental algorithm for min-period retiming under general delay model, Accepted to IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Hsinchu, Taiwan, 2010.</p></li>
<li><p>Jia Wang, Debasish Das, and Hai Zhou. Gate Sizing by Lagrangian Relaxation Revisited. Accepted to IEEE Transactions on Computer-Aided Design (TCAD).</p></li>
<li><p>Debasish Das, Ahmed Shebaita, Hai Zhou, Yehea Ismail and Kip Killpack. FA-STAC: An Algorithmic Framework for Fast and Accurate Coupling Aware Static Timing Analysis. Accepted to IEEE Transactions on VLSI (TVLSI).</p></li>
<li><p>Debasish Das, Kip Killpack, Chandramouli Kashyap, Abhijit Jas and Hai Zhou, Pessimism Reduction in Coupling Aware Static Timing Analysis Using Timing and Logic Filtering. Accepted to IEEE Transactions on Computer-Aided Design (TCAD).</p></li>
<li><p>Ahmed Shebaita, Debasish Das, Dusan Petranovic and Yehea Ismail, A Novel Moment Based Framework For Accurate and Efficient Static Timing Analysis. Accepted to IEEE Transactions on Computer-Aided Design (TCAD).</p></li>
</ul>
<h1 id="nonreferred-publications">NONREFERRED PUBLICATIONS</h1>
<ul>
<li><p>Debasish Das, Jia Wang and Hai Zhou. iRetILP: An efficient incremental algorithm for min- retiming under general delay model, Accepted to ACM International Workshop on Timing Issues (TAU), Austin, TX, 2009.</p></li>
<li><p>Debasish Das, William Scott, Shahin Nazarian and Hai Zhou. An Efficient Current Based Logic Cell Model for Crosstalk Delay Analysis,ECM workshop, IEEE/ACM International Conference on Computer Aided Design, San Jose, CA, 2008.</p></li>
<li><p>Abhijit Jas, Kip Killpack, Chandramouli Kashyap, Debasish Das and Hai Zhou. Using Boolean Satisfiability to Eliminate False Aggressor Combinations in Timing Analysis, International Test Synthesis Workshop, San Antonio, Texas, USA, 2007.</p></li>
<li><p>Debasish Das. Symbolic Solver for live variable analysis of high level design languages. Accepted to IEEE Computer Society Annual Symposium on VLSI, Karlsruhe, Germany, 2006.</p></li>
<li><p>Debasish Das, Abhishek Ranjan, Sumit Roy and Venky Ramachandran. Efficient Timing Macromodeling for Word Level Static Timing Analysis, Internal Report, Calypto Design Systems Inc.</p></li>
</ul>
<h1 id="scores">SCORES</h1>
<ul>
<li><p>GRE: Quantative:800/800 Verbal:550/800 Analytical:4.5/6.0</p></li>
<li><p>TOEFL: 270/300, TSE: 45/60</p></li>
</ul>
<h1 id="relevant-courses">RELEVANT COURSES</h1>
<p><span><em>Graduate Courses</em></span><br />
Computer Architecture, VLSI System Design, Introduction to VLSI CAD, Design and Analysis of High Speed ICs, Formal Techniques in Design and Verification of Digital Systems, Design and Analysis of Algorithms, Advanced Algorithms, Seminar on Computer Security and Information Assurance, Random Processes in Communications and Control – I, Advanced Computer Architecture – II, Numerical Methods for Engineers, Mathematical Programming<br />
<span><em>Undergraduate Courses</em></span><br />
Programming and Data Structure, Discrete Structures, Switching Circuits and Logic Design, Design and Analysis of Algorithms, Computer Organization and Architecture, Formal Language and Automata Theory, Operating Systems, Computer Networks, Microprocessors and Microcontrollers, Software Engineering, Electronic Design Automation, Artificial Intelligence, Compiler Construction, VLSI System Design, Embedded Systems, Applied Graph Theory, Low power circuits and systems, File Organization and Database Systems, Basic Electronics, Electrical Technology, Electromagnetic Engineering, Semiconductor Devices, Probability and Statistics, Signals and Networks, Linear Algebra.</p>
<h1 id="additional-activities">ADDITIONAL ACTIVITIES</h1>
<ul>
<li><p>Reviewer: TCAD, TVLSI, DAC, ICCAD, ISPD, ISQED, TAU, VLSI India</p></li>
<li><p>Teaching Assistant for ECE203 (Introduction to Computer Engineering) Fall, Spring 2005, ECE231 (Advanced Programming for Computer Engineers) Winter 2006, ECE357 (Introduction to VLSI CAD) Fall 2006, EECS366 (Design and Analysis of Algorithms) Winter 2006.</p></li>
</ul>
<h1 id="references">REFERENCES</h1>
<ul>
<li><p>Dr. Premal Buch, Vice President, Altera Corporation, San Jose, USA<br />
Email : pbuch@altera.com</p></li>
<li><p>Dr. Phiroze Parakh, MTS, Google, Mountain View, USA<br />
Email : phiroze.parakh@gmail.com</p></li>
<li><p>Dr. Arash Hassibi, Software Engineer, iCelero Technologies<br />
Email : arash.hassibi@gmail.com</p></li>
<li><p>Dr. Sumit Roy, Group Director, Synopsys Inc, Mountain View, USA<br />
Email : sroy@synopsys.com</p></li>
<li><p>Professor Hai Zhou, Department of EECS, Northwestern University, USA<br />
Email : haizhou@eecs.northwestern.edu</p></li>
<li><p>Professor Yehea Ismail, Department of EECS, Northwestern University, USA<br />
Email : ismail@eecs.northwestern.edu</p></li>
<li><p>Dr. Noel Menezes, Manager, Strategic CAD Lab, Intel Corporation, USA<br />
Email : noel.menezes@intel.com</p></li>
<li><p>Dr. Eric Grimme, Manager, Circuit Simulation Group, Intel Corporation, USA<br />
Email : eric.grimme@intel.com</p></li>
<li><p>Professor Ajit Pal, Department of CSE, IIT Kharagpur, India<br />
Email : apal@cse.iitkgp.ac.in</p></li>
</ul>
