

================================================================
== Vivado HLS Report for 'vadd'
================================================================
* Date:           Fri Sep 16 15:39:06 2022

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vadd_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        41|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         6|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!tmp_50)
	46  / (tmp_50)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	5  / true
46 --> 
	47  / (tmp_39)
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	46  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 52 [2/2] (8.75ns)   --->   "%length_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %length_a, i32 1) nounwind" [accel.c:7]   --->   Operation 52 'readreq' 'length_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 53 [1/2] (8.75ns)   --->   "%length_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %length_a, i32 1) nounwind" [accel.c:7]   --->   Operation 53 'readreq' 'length_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 54 [1/1] (8.75ns)   --->   "%length = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %length_a) nounwind" [accel.c:7]   --->   Operation 54 'read' 'length' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_44 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %length, i32 3, i32 31)" [accel.c:7]   --->   Operation 55 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.04>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %length_a) nounwind, !map !21"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %b_c) nounwind, !map !27"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !31"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @vadd_str) nounwind"   --->   Operation 59 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %length_a, [7 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 10, [1 x i8]* @p_str18, [1 x i8]* @p_str18, [1 x i8]* @p_str18, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str18, [1 x i8]* @p_str18) nounwind" [accel.c:4]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %b_c, [7 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 10, [1 x i8]* @p_str18, [1 x i8]* @p_str18, [1 x i8]* @p_str18, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str18, [1 x i8]* @p_str18) nounwind" [accel.c:5]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%i_5 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_44, i3 0)" [accel.c:14]   --->   Operation 62 'bitconcatenate' 'i_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %length, i32 31)" [accel.c:7]   --->   Operation 63 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.88ns)   --->   "%i_5_op_op = add i32 %i_5, 7" [accel.c:14]   --->   Operation 64 'add' 'i_5_op_op' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_5_op_op, i32 31)" [accel.c:14]   --->   Operation 65 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.88ns)   --->   "%p_neg = sub i32 -7, %i_5" [accel.c:14]   --->   Operation 66 'sub' 'p_neg' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%p_lshr = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %p_neg, i32 3, i32 31)" [accel.c:14]   --->   Operation 67 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.86ns)   --->   "%p_neg_t = sub i29 0, %p_lshr" [accel.c:14]   --->   Operation 68 'sub' 'p_neg_t' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_46 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %i_5_op_op, i32 3, i32 31)" [accel.c:14]   --->   Operation 69 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_47 = select i1 %tmp_45, i29 %p_neg_t, i29 %tmp_46" [accel.c:14]   --->   Operation 70 'select' 'tmp_47' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.29ns) (out node of the LUT)   --->   "%tmp_48 = select i1 %tmp, i29 0, i29 %tmp_47" [accel.c:7]   --->   Operation 71 'select' 'tmp_48' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_48, i3 0)" [accel.c:7]   --->   Operation 72 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.60ns)   --->   "br label %1" [accel.c:16]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.60>

State 5 <SV = 4> <Delay = 0.88>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %0 ], [ %i_2, %2 ]"   --->   Operation 74 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.85ns)   --->   "%tmp_50 = icmp eq i32 %i, %tmp_49" [accel.c:16]   --->   Operation 75 'icmp' 'tmp_50' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %tmp_50, label %.preheader.preheader, label %2" [accel.c:16]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_1 = or i32 %i, 1" [accel.c:18]   --->   Operation 77 'or' 'tmp_1' <Predicate = (!tmp_50)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i32 %tmp_1 to i33" [accel.c:18]   --->   Operation 78 'sext' 'tmp_2_cast' <Predicate = (!tmp_50)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.88ns)   --->   "%a_0_sum1 = add i33 %tmp_2_cast, 1" [accel.c:18]   --->   Operation 79 'add' 'a_0_sum1' <Predicate = (!tmp_50)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%a_0_sum1_cast = sext i33 %a_0_sum1 to i64" [accel.c:18]   --->   Operation 80 'sext' 'a_0_sum1_cast' <Predicate = (!tmp_50)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%length_a_addr = getelementptr inbounds i32* %length_a, i64 %a_0_sum1_cast" [accel.c:18]   --->   Operation 81 'getelementptr' 'length_a_addr' <Predicate = (!tmp_50)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.60ns)   --->   "br label %.preheader" [accel.c:30]   --->   Operation 82 'br' <Predicate = (tmp_50)> <Delay = 0.60>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_2 = sext i32 %tmp_1 to i64" [accel.c:18]   --->   Operation 83 'sext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [2/2] (8.75ns)   --->   "%length_a_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %length_a_addr, i32 1) nounwind" [accel.c:18]   --->   Operation 84 'readreq' 'length_a_load_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%b_c_addr = getelementptr inbounds i32* %b_c, i64 %tmp_2" [accel.c:18]   --->   Operation 85 'getelementptr' 'b_c_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (8.75ns)   --->   "%b_c_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b_c_addr, i32 1) nounwind" [accel.c:18]   --->   Operation 86 'readreq' 'b_c_load_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 87 [1/2] (8.75ns)   --->   "%length_a_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %length_a_addr, i32 1) nounwind" [accel.c:18]   --->   Operation 87 'readreq' 'length_a_load_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_7 : Operation 88 [1/2] (8.75ns)   --->   "%b_c_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b_c_addr, i32 1) nounwind" [accel.c:18]   --->   Operation 88 'readreq' 'b_c_load_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 89 [1/1] (8.75ns)   --->   "%length_a_addr_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %length_a_addr) nounwind" [accel.c:18]   --->   Operation 89 'read' 'length_a_addr_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_8 : Operation 90 [1/1] (8.75ns)   --->   "%b_c_addr_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %b_c_addr) nounwind" [accel.c:18]   --->   Operation 90 'read' 'b_c_addr_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 9 <SV = 8> <Delay = 0.88>
ST_9 : Operation 91 [1/1] (0.88ns)   --->   "%tmp_3 = add nsw i32 %b_c_addr_read, %length_a_addr_read" [accel.c:18]   --->   Operation 91 'add' 'tmp_3' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.88ns)   --->   "%tmp_5 = add i32 %tmp_1, %length" [accel.c:18]   --->   Operation 92 'add' 'tmp_5' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_6 = sext i32 %tmp_5 to i64" [accel.c:18]   --->   Operation 93 'sext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%b_c_addr_1 = getelementptr inbounds i32* %b_c, i64 %tmp_6" [accel.c:18]   --->   Operation 94 'getelementptr' 'b_c_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (8.75ns)   --->   "%b_c_addr_1_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %b_c_addr_1, i32 1) nounwind" [accel.c:18]   --->   Operation 95 'writereq' 'b_c_addr_1_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_10 : Operation 96 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.i32P(i32* %b_c_addr_1, i32 %tmp_3) nounwind" [accel.c:18]   --->   Operation 96 'write' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_7 = sext i32 %i to i64" [accel.c:19]   --->   Operation 97 'sext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%a_0_sum2 = or i64 %tmp_7, 1" [accel.c:19]   --->   Operation 98 'or' 'a_0_sum2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%length_a_addr_1 = getelementptr inbounds i32* %length_a, i64 %a_0_sum2" [accel.c:19]   --->   Operation 99 'getelementptr' 'length_a_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [2/2] (8.75ns)   --->   "%length_a_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %length_a_addr_1, i32 1) nounwind" [accel.c:19]   --->   Operation 100 'readreq' 'length_a_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%b_c_addr_2 = getelementptr inbounds i32* %b_c, i64 %tmp_7" [accel.c:19]   --->   Operation 101 'getelementptr' 'b_c_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [2/2] (8.75ns)   --->   "%b_c_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b_c_addr_2, i32 1) nounwind" [accel.c:19]   --->   Operation 102 'readreq' 'b_c_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 103 [1/2] (8.75ns)   --->   "%length_a_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %length_a_addr_1, i32 1) nounwind" [accel.c:19]   --->   Operation 103 'readreq' 'length_a_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_12 : Operation 104 [1/2] (8.75ns)   --->   "%b_c_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b_c_addr_2, i32 1) nounwind" [accel.c:19]   --->   Operation 104 'readreq' 'b_c_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 105 [1/1] (8.75ns)   --->   "%length_a_addr_1_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %length_a_addr_1) nounwind" [accel.c:19]   --->   Operation 105 'read' 'length_a_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_13 : Operation 106 [1/1] (8.75ns)   --->   "%b_c_addr_2_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %b_c_addr_2) nounwind" [accel.c:19]   --->   Operation 106 'read' 'b_c_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 14 <SV = 13> <Delay = 0.88>
ST_14 : Operation 107 [1/1] (0.88ns)   --->   "%tmp_8 = add nsw i32 %b_c_addr_2_read, %length_a_addr_1_read" [accel.c:19]   --->   Operation 107 'add' 'tmp_8' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [1/1] (0.88ns)   --->   "%tmp_9 = add i32 %length, %i" [accel.c:19]   --->   Operation 108 'add' 'tmp_9' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_s = sext i32 %tmp_9 to i64" [accel.c:19]   --->   Operation 109 'sext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%b_c_addr_3 = getelementptr inbounds i32* %b_c, i64 %tmp_s" [accel.c:19]   --->   Operation 110 'getelementptr' 'b_c_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (8.75ns)   --->   "%b_c_addr_3_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %b_c_addr_3, i32 1) nounwind" [accel.c:19]   --->   Operation 111 'writereq' 'b_c_addr_3_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_15 : Operation 112 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.i32P(i32* %b_c_addr_3, i32 %tmp_8) nounwind" [accel.c:19]   --->   Operation 112 'write' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_4 = or i32 %i, 2" [accel.c:20]   --->   Operation 113 'or' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_10 = sext i32 %tmp_4 to i64" [accel.c:20]   --->   Operation 114 'sext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%a_0_sum3 = or i64 %tmp_10, 1" [accel.c:20]   --->   Operation 115 'or' 'a_0_sum3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%length_a_addr_2 = getelementptr inbounds i32* %length_a, i64 %a_0_sum3" [accel.c:20]   --->   Operation 116 'getelementptr' 'length_a_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [2/2] (8.75ns)   --->   "%length_a_load_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %length_a_addr_2, i32 1) nounwind" [accel.c:20]   --->   Operation 117 'readreq' 'length_a_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%b_c_addr_4 = getelementptr inbounds i32* %b_c, i64 %tmp_10" [accel.c:20]   --->   Operation 118 'getelementptr' 'b_c_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [2/2] (8.75ns)   --->   "%b_c_load_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b_c_addr_4, i32 1) nounwind" [accel.c:20]   --->   Operation 119 'readreq' 'b_c_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 120 [1/2] (8.75ns)   --->   "%length_a_load_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %length_a_addr_2, i32 1) nounwind" [accel.c:20]   --->   Operation 120 'readreq' 'length_a_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_17 : Operation 121 [1/2] (8.75ns)   --->   "%b_c_load_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b_c_addr_4, i32 1) nounwind" [accel.c:20]   --->   Operation 121 'readreq' 'b_c_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 122 [1/1] (8.75ns)   --->   "%length_a_addr_2_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %length_a_addr_2) nounwind" [accel.c:20]   --->   Operation 122 'read' 'length_a_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_18 : Operation 123 [1/1] (8.75ns)   --->   "%b_c_addr_4_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %b_c_addr_4) nounwind" [accel.c:20]   --->   Operation 123 'read' 'b_c_addr_4_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 19 <SV = 18> <Delay = 0.88>
ST_19 : Operation 124 [1/1] (0.88ns)   --->   "%tmp_11 = add nsw i32 %b_c_addr_4_read, %length_a_addr_2_read" [accel.c:20]   --->   Operation 124 'add' 'tmp_11' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 125 [1/1] (0.88ns)   --->   "%tmp_12 = add i32 %tmp_4, %length" [accel.c:20]   --->   Operation 125 'add' 'tmp_12' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_13 = sext i32 %tmp_12 to i64" [accel.c:20]   --->   Operation 126 'sext' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%b_c_addr_5 = getelementptr inbounds i32* %b_c, i64 %tmp_13" [accel.c:20]   --->   Operation 127 'getelementptr' 'b_c_addr_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 128 [1/1] (8.75ns)   --->   "%b_c_addr_5_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %b_c_addr_5, i32 1) nounwind" [accel.c:20]   --->   Operation 128 'writereq' 'b_c_addr_5_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_20 : Operation 129 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.i32P(i32* %b_c_addr_5, i32 %tmp_11) nounwind" [accel.c:20]   --->   Operation 129 'write' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_14 = or i32 %i, 3" [accel.c:21]   --->   Operation 130 'or' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_17_cast = sext i32 %tmp_14 to i33" [accel.c:21]   --->   Operation 131 'sext' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.88ns)   --->   "%a_0_sum6 = add i33 %tmp_17_cast, 1" [accel.c:21]   --->   Operation 132 'add' 'a_0_sum6' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "%a_0_sum6_cast = sext i33 %a_0_sum6 to i64" [accel.c:21]   --->   Operation 133 'sext' 'a_0_sum6_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%length_a_addr_3 = getelementptr inbounds i32* %length_a, i64 %a_0_sum6_cast" [accel.c:21]   --->   Operation 134 'getelementptr' 'length_a_addr_3' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_15 = sext i32 %tmp_14 to i64" [accel.c:21]   --->   Operation 135 'sext' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 136 [2/2] (8.75ns)   --->   "%length_a_load_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %length_a_addr_3, i32 1) nounwind" [accel.c:21]   --->   Operation 136 'readreq' 'length_a_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%b_c_addr_6 = getelementptr inbounds i32* %b_c, i64 %tmp_15" [accel.c:21]   --->   Operation 137 'getelementptr' 'b_c_addr_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 138 [2/2] (8.75ns)   --->   "%b_c_load_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b_c_addr_6, i32 1) nounwind" [accel.c:21]   --->   Operation 138 'readreq' 'b_c_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 139 [1/2] (8.75ns)   --->   "%length_a_load_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %length_a_addr_3, i32 1) nounwind" [accel.c:21]   --->   Operation 139 'readreq' 'length_a_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_22 : Operation 140 [1/2] (8.75ns)   --->   "%b_c_load_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b_c_addr_6, i32 1) nounwind" [accel.c:21]   --->   Operation 140 'readreq' 'b_c_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 141 [1/1] (8.75ns)   --->   "%length_a_addr_3_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %length_a_addr_3) nounwind" [accel.c:21]   --->   Operation 141 'read' 'length_a_addr_3_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_23 : Operation 142 [1/1] (8.75ns)   --->   "%b_c_addr_6_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %b_c_addr_6) nounwind" [accel.c:21]   --->   Operation 142 'read' 'b_c_addr_6_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 24 <SV = 23> <Delay = 0.88>
ST_24 : Operation 143 [1/1] (0.88ns)   --->   "%tmp_16 = add nsw i32 %b_c_addr_6_read, %length_a_addr_3_read" [accel.c:21]   --->   Operation 143 'add' 'tmp_16' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 144 [1/1] (0.88ns)   --->   "%tmp_17 = add i32 %tmp_14, %length" [accel.c:21]   --->   Operation 144 'add' 'tmp_17' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_18 = sext i32 %tmp_17 to i64" [accel.c:21]   --->   Operation 145 'sext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%b_c_addr_7 = getelementptr inbounds i32* %b_c, i64 %tmp_18" [accel.c:21]   --->   Operation 146 'getelementptr' 'b_c_addr_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (8.75ns)   --->   "%b_c_addr_7_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %b_c_addr_7, i32 1) nounwind" [accel.c:21]   --->   Operation 147 'writereq' 'b_c_addr_7_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_25 : Operation 148 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.i32P(i32* %b_c_addr_7, i32 %tmp_16) nounwind" [accel.c:21]   --->   Operation 148 'write' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_19 = or i32 %i, 4" [accel.c:23]   --->   Operation 149 'or' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_20 = sext i32 %tmp_19 to i64" [accel.c:23]   --->   Operation 150 'sext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 151 [1/1] (0.00ns)   --->   "%a_0_sum4 = or i64 %tmp_20, 1" [accel.c:23]   --->   Operation 151 'or' 'a_0_sum4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 152 [1/1] (0.00ns)   --->   "%length_a_addr_4 = getelementptr inbounds i32* %length_a, i64 %a_0_sum4" [accel.c:23]   --->   Operation 152 'getelementptr' 'length_a_addr_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 153 [2/2] (8.75ns)   --->   "%length_a_load_4_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %length_a_addr_4, i32 1) nounwind" [accel.c:23]   --->   Operation 153 'readreq' 'length_a_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%b_c_addr_8 = getelementptr inbounds i32* %b_c, i64 %tmp_20" [accel.c:23]   --->   Operation 154 'getelementptr' 'b_c_addr_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 155 [2/2] (8.75ns)   --->   "%b_c_load_4_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b_c_addr_8, i32 1) nounwind" [accel.c:23]   --->   Operation 155 'readreq' 'b_c_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 156 [1/2] (8.75ns)   --->   "%length_a_load_4_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %length_a_addr_4, i32 1) nounwind" [accel.c:23]   --->   Operation 156 'readreq' 'length_a_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_27 : Operation 157 [1/2] (8.75ns)   --->   "%b_c_load_4_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b_c_addr_8, i32 1) nounwind" [accel.c:23]   --->   Operation 157 'readreq' 'b_c_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 158 [1/1] (8.75ns)   --->   "%length_a_addr_4_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %length_a_addr_4) nounwind" [accel.c:23]   --->   Operation 158 'read' 'length_a_addr_4_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_28 : Operation 159 [1/1] (8.75ns)   --->   "%b_c_addr_8_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %b_c_addr_8) nounwind" [accel.c:23]   --->   Operation 159 'read' 'b_c_addr_8_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 29 <SV = 28> <Delay = 0.88>
ST_29 : Operation 160 [1/1] (0.88ns)   --->   "%tmp_21 = add nsw i32 %b_c_addr_8_read, %length_a_addr_4_read" [accel.c:23]   --->   Operation 160 'add' 'tmp_21' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 161 [1/1] (0.88ns)   --->   "%tmp_22 = add i32 %tmp_19, %length" [accel.c:23]   --->   Operation 161 'add' 'tmp_22' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_23 = sext i32 %tmp_22 to i64" [accel.c:23]   --->   Operation 162 'sext' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 163 [1/1] (0.00ns)   --->   "%b_c_addr_9 = getelementptr inbounds i32* %b_c, i64 %tmp_23" [accel.c:23]   --->   Operation 163 'getelementptr' 'b_c_addr_9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 164 [1/1] (8.75ns)   --->   "%b_c_addr_9_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %b_c_addr_9, i32 1) nounwind" [accel.c:23]   --->   Operation 164 'writereq' 'b_c_addr_9_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_30 : Operation 165 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.i32P(i32* %b_c_addr_9, i32 %tmp_21) nounwind" [accel.c:23]   --->   Operation 165 'write' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_30 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_24 = or i32 %i, 5" [accel.c:24]   --->   Operation 166 'or' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_29_cast = sext i32 %tmp_24 to i33" [accel.c:24]   --->   Operation 167 'sext' 'tmp_29_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 168 [1/1] (0.88ns)   --->   "%a_0_sum9 = add i33 %tmp_29_cast, 1" [accel.c:24]   --->   Operation 168 'add' 'a_0_sum9' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 169 [1/1] (0.00ns)   --->   "%a_0_sum9_cast = sext i33 %a_0_sum9 to i64" [accel.c:24]   --->   Operation 169 'sext' 'a_0_sum9_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 170 [1/1] (0.00ns)   --->   "%length_a_addr_5 = getelementptr inbounds i32* %length_a, i64 %a_0_sum9_cast" [accel.c:24]   --->   Operation 170 'getelementptr' 'length_a_addr_5' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_25 = sext i32 %tmp_24 to i64" [accel.c:24]   --->   Operation 171 'sext' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 172 [2/2] (8.75ns)   --->   "%length_a_load_5_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %length_a_addr_5, i32 1) nounwind" [accel.c:24]   --->   Operation 172 'readreq' 'length_a_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_31 : Operation 173 [1/1] (0.00ns)   --->   "%b_c_addr_10 = getelementptr inbounds i32* %b_c, i64 %tmp_25" [accel.c:24]   --->   Operation 173 'getelementptr' 'b_c_addr_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 174 [2/2] (8.75ns)   --->   "%b_c_load_5_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b_c_addr_10, i32 1) nounwind" [accel.c:24]   --->   Operation 174 'readreq' 'b_c_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 175 [1/2] (8.75ns)   --->   "%length_a_load_5_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %length_a_addr_5, i32 1) nounwind" [accel.c:24]   --->   Operation 175 'readreq' 'length_a_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_32 : Operation 176 [1/2] (8.75ns)   --->   "%b_c_load_5_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b_c_addr_10, i32 1) nounwind" [accel.c:24]   --->   Operation 176 'readreq' 'b_c_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 177 [1/1] (8.75ns)   --->   "%length_a_addr_5_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %length_a_addr_5) nounwind" [accel.c:24]   --->   Operation 177 'read' 'length_a_addr_5_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_33 : Operation 178 [1/1] (8.75ns)   --->   "%b_c_addr_10_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %b_c_addr_10) nounwind" [accel.c:24]   --->   Operation 178 'read' 'b_c_addr_10_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 34 <SV = 33> <Delay = 0.88>
ST_34 : Operation 179 [1/1] (0.88ns)   --->   "%tmp_26 = add nsw i32 %b_c_addr_10_read, %length_a_addr_5_read" [accel.c:24]   --->   Operation 179 'add' 'tmp_26' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 180 [1/1] (0.88ns)   --->   "%tmp_27 = add i32 %tmp_24, %length" [accel.c:24]   --->   Operation 180 'add' 'tmp_27' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_28 = sext i32 %tmp_27 to i64" [accel.c:24]   --->   Operation 181 'sext' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 182 [1/1] (0.00ns)   --->   "%b_c_addr_11 = getelementptr inbounds i32* %b_c, i64 %tmp_28" [accel.c:24]   --->   Operation 182 'getelementptr' 'b_c_addr_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 183 [1/1] (8.75ns)   --->   "%b_c_addr_11_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %b_c_addr_11, i32 1) nounwind" [accel.c:24]   --->   Operation 183 'writereq' 'b_c_addr_11_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_35 : Operation 184 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.i32P(i32* %b_c_addr_11, i32 %tmp_26) nounwind" [accel.c:24]   --->   Operation 184 'write' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_29 = or i32 %i, 6" [accel.c:25]   --->   Operation 185 'or' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_30 = sext i32 %tmp_29 to i64" [accel.c:25]   --->   Operation 186 'sext' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 187 [1/1] (0.00ns)   --->   "%a_0_sum5 = or i64 %tmp_30, 1" [accel.c:25]   --->   Operation 187 'or' 'a_0_sum5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 188 [1/1] (0.00ns)   --->   "%length_a_addr_6 = getelementptr inbounds i32* %length_a, i64 %a_0_sum5" [accel.c:25]   --->   Operation 188 'getelementptr' 'length_a_addr_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 189 [2/2] (8.75ns)   --->   "%length_a_load_6_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %length_a_addr_6, i32 1) nounwind" [accel.c:25]   --->   Operation 189 'readreq' 'length_a_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_36 : Operation 190 [1/1] (0.00ns)   --->   "%b_c_addr_12 = getelementptr inbounds i32* %b_c, i64 %tmp_30" [accel.c:25]   --->   Operation 190 'getelementptr' 'b_c_addr_12' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 191 [2/2] (8.75ns)   --->   "%b_c_load_6_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b_c_addr_12, i32 1) nounwind" [accel.c:25]   --->   Operation 191 'readreq' 'b_c_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 192 [1/2] (8.75ns)   --->   "%length_a_load_6_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %length_a_addr_6, i32 1) nounwind" [accel.c:25]   --->   Operation 192 'readreq' 'length_a_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_37 : Operation 193 [1/2] (8.75ns)   --->   "%b_c_load_6_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b_c_addr_12, i32 1) nounwind" [accel.c:25]   --->   Operation 193 'readreq' 'b_c_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 38 <SV = 37> <Delay = 8.75>
ST_38 : Operation 194 [1/1] (8.75ns)   --->   "%length_a_addr_6_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %length_a_addr_6) nounwind" [accel.c:25]   --->   Operation 194 'read' 'length_a_addr_6_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_38 : Operation 195 [1/1] (8.75ns)   --->   "%b_c_addr_12_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %b_c_addr_12) nounwind" [accel.c:25]   --->   Operation 195 'read' 'b_c_addr_12_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 39 <SV = 38> <Delay = 0.88>
ST_39 : Operation 196 [1/1] (0.88ns)   --->   "%tmp_31 = add nsw i32 %b_c_addr_12_read, %length_a_addr_6_read" [accel.c:25]   --->   Operation 196 'add' 'tmp_31' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 197 [1/1] (0.88ns)   --->   "%tmp_32 = add i32 %tmp_29, %length" [accel.c:25]   --->   Operation 197 'add' 'tmp_32' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 8.75>
ST_40 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_33 = sext i32 %tmp_32 to i64" [accel.c:25]   --->   Operation 198 'sext' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 199 [1/1] (0.00ns)   --->   "%b_c_addr_13 = getelementptr inbounds i32* %b_c, i64 %tmp_33" [accel.c:25]   --->   Operation 199 'getelementptr' 'b_c_addr_13' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 200 [1/1] (8.75ns)   --->   "%b_c_addr_13_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %b_c_addr_13, i32 1) nounwind" [accel.c:25]   --->   Operation 200 'writereq' 'b_c_addr_13_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_40 : Operation 201 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.i32P(i32* %b_c_addr_13, i32 %tmp_31) nounwind" [accel.c:25]   --->   Operation 201 'write' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_40 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_34 = or i32 %i, 7" [accel.c:26]   --->   Operation 202 'or' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_41_cast = sext i32 %tmp_34 to i33" [accel.c:26]   --->   Operation 203 'sext' 'tmp_41_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 204 [1/1] (0.88ns)   --->   "%a_0_sum7 = add i33 %tmp_41_cast, 1" [accel.c:26]   --->   Operation 204 'add' 'a_0_sum7' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 205 [1/1] (0.00ns)   --->   "%a_0_sum7_cast = sext i33 %a_0_sum7 to i64" [accel.c:26]   --->   Operation 205 'sext' 'a_0_sum7_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 206 [1/1] (0.00ns)   --->   "%length_a_addr_7 = getelementptr inbounds i32* %length_a, i64 %a_0_sum7_cast" [accel.c:26]   --->   Operation 206 'getelementptr' 'length_a_addr_7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 207 [1/1] (0.88ns)   --->   "%i_2 = add nsw i32 %i, 8" [accel.c:16]   --->   Operation 207 'add' 'i_2' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.75>
ST_41 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_35 = sext i32 %tmp_34 to i64" [accel.c:26]   --->   Operation 208 'sext' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 209 [2/2] (8.75ns)   --->   "%length_a_load_7_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %length_a_addr_7, i32 1) nounwind" [accel.c:26]   --->   Operation 209 'readreq' 'length_a_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_41 : Operation 210 [1/1] (0.00ns)   --->   "%b_c_addr_14 = getelementptr inbounds i32* %b_c, i64 %tmp_35" [accel.c:26]   --->   Operation 210 'getelementptr' 'b_c_addr_14' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 211 [2/2] (8.75ns)   --->   "%b_c_load_7_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b_c_addr_14, i32 1) nounwind" [accel.c:26]   --->   Operation 211 'readreq' 'b_c_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_41 : Operation 212 [1/1] (0.88ns)   --->   "%tmp_37 = add i32 %tmp_34, %length" [accel.c:26]   --->   Operation 212 'add' 'tmp_37' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 8.75>
ST_42 : Operation 213 [1/2] (8.75ns)   --->   "%length_a_load_7_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %length_a_addr_7, i32 1) nounwind" [accel.c:26]   --->   Operation 213 'readreq' 'length_a_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_42 : Operation 214 [1/2] (8.75ns)   --->   "%b_c_load_7_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b_c_addr_14, i32 1) nounwind" [accel.c:26]   --->   Operation 214 'readreq' 'b_c_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 43 <SV = 42> <Delay = 8.75>
ST_43 : Operation 215 [1/1] (8.75ns)   --->   "%length_a_addr_7_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %length_a_addr_7) nounwind" [accel.c:26]   --->   Operation 215 'read' 'length_a_addr_7_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_43 : Operation 216 [1/1] (8.75ns)   --->   "%b_c_addr_14_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %b_c_addr_14) nounwind" [accel.c:26]   --->   Operation 216 'read' 'b_c_addr_14_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 44 <SV = 43> <Delay = 0.88>
ST_44 : Operation 217 [1/1] (0.88ns)   --->   "%tmp_36 = add nsw i32 %b_c_addr_14_read, %length_a_addr_7_read" [accel.c:26]   --->   Operation 217 'add' 'tmp_36' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 8.75>
ST_45 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_38 = sext i32 %tmp_37 to i64" [accel.c:26]   --->   Operation 218 'sext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 219 [1/1] (0.00ns)   --->   "%b_c_addr_15 = getelementptr inbounds i32* %b_c, i64 %tmp_38" [accel.c:26]   --->   Operation 219 'getelementptr' 'b_c_addr_15' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 220 [1/1] (8.75ns)   --->   "%b_c_addr_15_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %b_c_addr_15, i32 1) nounwind" [accel.c:26]   --->   Operation 220 'writereq' 'b_c_addr_15_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_45 : Operation 221 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.i32P(i32* %b_c_addr_15, i32 %tmp_36) nounwind" [accel.c:26]   --->   Operation 221 'write' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_45 : Operation 222 [1/1] (0.00ns)   --->   "br label %1" [accel.c:16]   --->   Operation 222 'br' <Predicate = true> <Delay = 0.00>

State 46 <SV = 5> <Delay = 0.88>
ST_46 : Operation 223 [1/1] (0.00ns)   --->   "%i_1 = phi i32 [ %i_3, %3 ], [ %i_5, %.preheader.preheader ]"   --->   Operation 223 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 224 [1/1] (0.85ns)   --->   "%tmp_39 = icmp slt i32 %i_1, %length" [accel.c:30]   --->   Operation 224 'icmp' 'tmp_39' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 225 [1/1] (0.00ns)   --->   "br i1 %tmp_39, label %3, label %4" [accel.c:30]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_47_cast = sext i32 %i_1 to i33" [accel.c:31]   --->   Operation 226 'sext' 'tmp_47_cast' <Predicate = (tmp_39)> <Delay = 0.00>
ST_46 : Operation 227 [1/1] (0.88ns)   --->   "%a_0_sum = add i33 %tmp_47_cast, 1" [accel.c:31]   --->   Operation 227 'add' 'a_0_sum' <Predicate = (tmp_39)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 228 [1/1] (0.00ns)   --->   "%a_0_sum_cast = sext i33 %a_0_sum to i64" [accel.c:31]   --->   Operation 228 'sext' 'a_0_sum_cast' <Predicate = (tmp_39)> <Delay = 0.00>
ST_46 : Operation 229 [1/1] (0.00ns)   --->   "%length_a_addr_8 = getelementptr inbounds i32* %length_a, i64 %a_0_sum_cast" [accel.c:31]   --->   Operation 229 'getelementptr' 'length_a_addr_8' <Predicate = (tmp_39)> <Delay = 0.00>
ST_46 : Operation 230 [1/1] (0.00ns)   --->   "ret i32 0" [accel.c:33]   --->   Operation 230 'ret' <Predicate = (!tmp_39)> <Delay = 0.00>

State 47 <SV = 6> <Delay = 8.75>
ST_47 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_40 = sext i32 %i_1 to i64" [accel.c:31]   --->   Operation 231 'sext' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 232 [2/2] (8.75ns)   --->   "%length_a_load_8_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %length_a_addr_8, i32 1) nounwind" [accel.c:31]   --->   Operation 232 'readreq' 'length_a_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_47 : Operation 233 [1/1] (0.00ns)   --->   "%b_c_addr_16 = getelementptr inbounds i32* %b_c, i64 %tmp_40" [accel.c:31]   --->   Operation 233 'getelementptr' 'b_c_addr_16' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 234 [2/2] (8.75ns)   --->   "%b_c_load_8_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b_c_addr_16, i32 1) nounwind" [accel.c:31]   --->   Operation 234 'readreq' 'b_c_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 48 <SV = 7> <Delay = 8.75>
ST_48 : Operation 235 [1/2] (8.75ns)   --->   "%length_a_load_8_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %length_a_addr_8, i32 1) nounwind" [accel.c:31]   --->   Operation 235 'readreq' 'length_a_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_48 : Operation 236 [1/2] (8.75ns)   --->   "%b_c_load_8_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b_c_addr_16, i32 1) nounwind" [accel.c:31]   --->   Operation 236 'readreq' 'b_c_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 49 <SV = 8> <Delay = 8.75>
ST_49 : Operation 237 [1/1] (8.75ns)   --->   "%length_a_addr_8_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %length_a_addr_8) nounwind" [accel.c:31]   --->   Operation 237 'read' 'length_a_addr_8_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_49 : Operation 238 [1/1] (8.75ns)   --->   "%b_c_addr_16_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %b_c_addr_16) nounwind" [accel.c:31]   --->   Operation 238 'read' 'b_c_addr_16_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 50 <SV = 9> <Delay = 0.88>
ST_50 : Operation 239 [1/1] (0.88ns)   --->   "%tmp_41 = add nsw i32 %b_c_addr_16_read, %length_a_addr_8_read" [accel.c:31]   --->   Operation 239 'add' 'tmp_41' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 240 [1/1] (0.88ns)   --->   "%tmp_42 = add nsw i32 %length, %i_1" [accel.c:31]   --->   Operation 240 'add' 'tmp_42' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 241 [1/1] (0.88ns)   --->   "%i_3 = add nsw i32 %i_1, 1" [accel.c:30]   --->   Operation 241 'add' 'i_3' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 10> <Delay = 8.75>
ST_51 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_43 = sext i32 %tmp_42 to i64" [accel.c:31]   --->   Operation 242 'sext' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 243 [1/1] (0.00ns)   --->   "%b_c_addr_17 = getelementptr inbounds i32* %b_c, i64 %tmp_43" [accel.c:31]   --->   Operation 243 'getelementptr' 'b_c_addr_17' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 244 [1/1] (8.75ns)   --->   "%b_c_addr_17_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %b_c_addr_17, i32 1) nounwind" [accel.c:31]   --->   Operation 244 'writereq' 'b_c_addr_17_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_51 : Operation 245 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.i32P(i32* %b_c_addr_17, i32 %tmp_41) nounwind" [accel.c:31]   --->   Operation 245 'write' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_51 : Operation 246 [1/1] (0.00ns)   --->   "br label %.preheader" [accel.c:30]   --->   Operation 246 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.75ns
The critical path consists of the following:
	bus request on port 'length_a' (accel.c:7) [9]  (8.75 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'length_a' (accel.c:7) [9]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus read on port 'length_a' (accel.c:7) [10]  (8.75 ns)

 <State 4>: 2.04ns
The critical path consists of the following:
	'sub' operation ('p_neg', accel.c:14) [16]  (0.88 ns)
	'sub' operation ('p_neg_t', accel.c:14) [18]  (0.862 ns)
	'select' operation ('tmp_47', accel.c:14) [20]  (0 ns)
	'select' operation ('tmp_48', accel.c:7) [21]  (0.3 ns)

 <State 5>: 0.88ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', accel.c:16) [25]  (0 ns)
	'or' operation ('tmp_1', accel.c:18) [29]  (0 ns)
	'add' operation ('a_0_sum1', accel.c:18) [32]  (0.88 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('b_c_addr', accel.c:18) [37]  (0 ns)
	bus request on port 'b_c' (accel.c:18) [38]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'length_a' (accel.c:18) [35]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus read on port 'length_a' (accel.c:18) [36]  (8.75 ns)

 <State 9>: 0.88ns
The critical path consists of the following:
	'add' operation ('tmp_3', accel.c:18) [40]  (0.88 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('b_c_addr_1', accel.c:18) [43]  (0 ns)
	bus write on port 'b_c' (accel.c:18) [45]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	'or' operation ('a_0_sum2', accel.c:19) [47]  (0 ns)
	'getelementptr' operation ('length_a_addr_1', accel.c:19) [48]  (0 ns)
	bus request on port 'length_a' (accel.c:19) [49]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'length_a' (accel.c:19) [49]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus read on port 'length_a' (accel.c:19) [50]  (8.75 ns)

 <State 14>: 0.88ns
The critical path consists of the following:
	'add' operation ('tmp_8', accel.c:19) [54]  (0.88 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('b_c_addr_3', accel.c:19) [57]  (0 ns)
	bus request on port 'b_c' (accel.c:19) [58]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	'or' operation ('tmp_4', accel.c:20) [60]  (0 ns)
	'or' operation ('a_0_sum3', accel.c:20) [62]  (0 ns)
	'getelementptr' operation ('length_a_addr_2', accel.c:20) [63]  (0 ns)
	bus request on port 'length_a' (accel.c:20) [64]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'length_a' (accel.c:20) [64]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus read on port 'length_a' (accel.c:20) [65]  (8.75 ns)

 <State 19>: 0.88ns
The critical path consists of the following:
	'add' operation ('tmp_11', accel.c:20) [69]  (0.88 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('b_c_addr_5', accel.c:20) [72]  (0 ns)
	bus request on port 'b_c' (accel.c:20) [73]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('b_c_addr_6', accel.c:21) [83]  (0 ns)
	bus request on port 'b_c' (accel.c:21) [84]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus request on port 'length_a' (accel.c:21) [81]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus read on port 'length_a' (accel.c:21) [82]  (8.75 ns)

 <State 24>: 0.88ns
The critical path consists of the following:
	'add' operation ('tmp_16', accel.c:21) [86]  (0.88 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('b_c_addr_7', accel.c:21) [89]  (0 ns)
	bus request on port 'b_c' (accel.c:21) [90]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	'or' operation ('tmp_19', accel.c:23) [92]  (0 ns)
	'or' operation ('a_0_sum4', accel.c:23) [94]  (0 ns)
	'getelementptr' operation ('length_a_addr_4', accel.c:23) [95]  (0 ns)
	bus request on port 'length_a' (accel.c:23) [96]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus request on port 'length_a' (accel.c:23) [96]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus read on port 'length_a' (accel.c:23) [97]  (8.75 ns)

 <State 29>: 0.88ns
The critical path consists of the following:
	'add' operation ('tmp_21', accel.c:23) [101]  (0.88 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('b_c_addr_9', accel.c:23) [104]  (0 ns)
	bus request on port 'b_c' (accel.c:23) [105]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('b_c_addr_10', accel.c:24) [115]  (0 ns)
	bus request on port 'b_c' (accel.c:24) [116]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus request on port 'length_a' (accel.c:24) [113]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus read on port 'length_a' (accel.c:24) [114]  (8.75 ns)

 <State 34>: 0.88ns
The critical path consists of the following:
	'add' operation ('tmp_26', accel.c:24) [118]  (0.88 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('b_c_addr_11', accel.c:24) [121]  (0 ns)
	bus request on port 'b_c' (accel.c:24) [122]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	'or' operation ('tmp_29', accel.c:25) [124]  (0 ns)
	'or' operation ('a_0_sum5', accel.c:25) [126]  (0 ns)
	'getelementptr' operation ('length_a_addr_6', accel.c:25) [127]  (0 ns)
	bus request on port 'length_a' (accel.c:25) [128]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus request on port 'length_a' (accel.c:25) [128]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus read on port 'length_a' (accel.c:25) [129]  (8.75 ns)

 <State 39>: 0.88ns
The critical path consists of the following:
	'add' operation ('tmp_31', accel.c:25) [133]  (0.88 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('b_c_addr_13', accel.c:25) [136]  (0 ns)
	bus request on port 'b_c' (accel.c:25) [137]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('b_c_addr_14', accel.c:26) [147]  (0 ns)
	bus request on port 'b_c' (accel.c:26) [148]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus request on port 'length_a' (accel.c:26) [145]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus read on port 'length_a' (accel.c:26) [146]  (8.75 ns)

 <State 44>: 0.88ns
The critical path consists of the following:
	'add' operation ('tmp_36', accel.c:26) [150]  (0.88 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('b_c_addr_15', accel.c:26) [153]  (0 ns)
	bus request on port 'b_c' (accel.c:26) [154]  (8.75 ns)

 <State 46>: 0.88ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', accel.c:14) ('i', accel.c:30) [161]  (0 ns)
	'add' operation ('a_0_sum', accel.c:31) [167]  (0.88 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('b_c_addr_16', accel.c:31) [172]  (0 ns)
	bus request on port 'b_c' (accel.c:31) [173]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	bus request on port 'length_a' (accel.c:31) [170]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	bus read on port 'length_a' (accel.c:31) [171]  (8.75 ns)

 <State 50>: 0.88ns
The critical path consists of the following:
	'add' operation ('tmp_41', accel.c:31) [175]  (0.88 ns)

 <State 51>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('b_c_addr_17', accel.c:31) [178]  (0 ns)
	bus request on port 'b_c' (accel.c:31) [179]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
