
---------- Begin Simulation Statistics ----------
sim_seconds                                 30.425321                       # Number of seconds simulated
sim_ticks                                30425320976500                       # Number of ticks simulated
final_tick                               35220027000500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 290268                       # Simulator instruction rate (inst/s)
host_op_rate                                   535780                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            36039763664                       # Simulator tick rate (ticks/s)
host_mem_usage                                 880788                       # Number of bytes of host memory used
host_seconds                                   844.22                       # Real time elapsed on the host
sim_insts                                   245048632                       # Number of instructions simulated
sim_ops                                     452313537                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.dtb.walker         2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst         121920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         192896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          47168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          60992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data          46080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          16128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         134592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             627840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       121920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        47168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        16128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        188800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         2688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            2688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker           41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst            1905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            3014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data             953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data             720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            2103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            42                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 42                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.dtb.walker           86                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst              4007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data              6340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker            2                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker            8                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst              1550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data              2005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker            2                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst               118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data              1515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker           11                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst               530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data              4424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 20635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst         4007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst         1550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst          118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst          530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             6205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks              88                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                   88                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks              88                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker           86                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst             4007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data             6340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker            2                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker            8                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst             1550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data             2005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker            2                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst              118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data             1515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker           11                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst              530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data             4424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                20724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        9810                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         42                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9810                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       42                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 626688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  627840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2688                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       175064                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  30375471676000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9810                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   42                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    162.480684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.286856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   209.565650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2346     60.82%     60.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          862     22.35%     83.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          249      6.46%     89.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          120      3.11%     92.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           67      1.74%     94.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           38      0.99%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      0.86%     96.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      0.67%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          116      3.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3857                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    152802500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               336402500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   48960000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15604.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34354.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.12                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5935                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  3083178205.03                       # Average gap between requests
system.mem_ctrls.pageHitRate                    60.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   29407440606250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    1015968200000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      1908366250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                14976360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                14182560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                 8171625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                 7738500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0               39039000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1               37338600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        1987233799200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        1987233799200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        659186178885                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        658978358310                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        17676956805000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        17677139103750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          20323438970070                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          20323410520920                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.977884                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.976949                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq             880611                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            880611                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             22828                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            22828                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            10832                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          184076                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         184076                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19072                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19072                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       251350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       346730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         1308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side       254143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         2969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side          960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side         1570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       224270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       263945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side           26                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       226530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       277028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1854455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8043200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1952320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        41664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side      8132096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        92992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        95126                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side        25216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        46016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7176640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1213476                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side          832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side        12480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      7248960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1175520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side        10496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               35267098                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          369551                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1094586                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  15                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15               1094586    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1094586                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          580958993                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         188845748                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         220801576                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            989498                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         190626994                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           2310248                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           2205522                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            849749                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1278247                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         168210748                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         253946981                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy            19500                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           292750                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        169948741                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        254038677                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy           246500                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.membus.trans_dist::ReadReq                7701                       # Transaction distribution
system.membus.trans_dist::ReadResp               7701                       # Transaction distribution
system.membus.trans_dist::WriteReq              22828                       # Transaction distribution
system.membus.trans_dist::WriteResp             22828                       # Transaction distribution
system.membus.trans_dist::Writeback                42                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           183727                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          175064                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2114                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2114                       # Transaction distribution
system.membus.trans_dist::MessageReq                2                       # Transaction distribution
system.membus.trans_dist::MessageResp               2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio        15200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu2.interrupts.pio        15218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu3.interrupts.pio        15216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       378453                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       424119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu2.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::total            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 424123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           18                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio        30400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu2.interrupts.pio        30436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu3.interrupts.pio        30432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       630528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       721818                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu2.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  721826                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             8663                       # Total snoops (count)
system.membus.snoop_fanout::samples            193579                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  193579    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              193579                       # Request fanout histogram
system.membus.reqLayer0.occupancy               30500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15210500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy            15239500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            15242500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer9.occupancy           209308500                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          442358191                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy               3000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.l2.tags.replacements                       158                       # number of replacements
system.l2.tags.tagsinuse                  8195.935531                       # Cycle average of tags in use
system.l2.tags.total_refs                      535221                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9081                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     58.938553                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1583.672342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker    34.085385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker    10.169423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      1696.214376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      1552.643112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     0.999991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     3.999966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       734.526217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       489.805603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     0.978811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        54.348327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       488.176640                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     4.673556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       234.111645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data      1307.530138                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.048330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.001040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.051764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.047383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.022416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.014948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.014898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.007145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.039903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.250120                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8923                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8923                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.272308                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5813696                       # Number of tag accesses
system.l2.tags.data_accesses                  5813696                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker        127023                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker           633                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst              123770                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data               22761                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker           616                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker           334                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                 716                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                 297                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker           194                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker            13                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst              112079                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               14837                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker           159                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker             1                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst              113013                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data               10861                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  527307                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10832                       # number of Writeback hits
system.l2.Writeback_hits::total                 10832                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data               77                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data               37                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data              230                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  352                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data               408                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data               495                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data               749                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1669                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker         127023                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker            633                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst               123770                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                23169                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker            616                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker            334                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                  716                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                  314                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker            194                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker             13                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst               112079                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                15332                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker            159                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker              1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst               113013                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                11610                       # number of demand (read+write) hits
system.l2.demand_hits::total                   528976                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker        127023                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker           633                       # number of overall hits
system.l2.overall_hits::cpu0.inst              123770                       # number of overall hits
system.l2.overall_hits::cpu0.data               23169                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker           616                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker           334                       # number of overall hits
system.l2.overall_hits::cpu1.inst                 716                       # number of overall hits
system.l2.overall_hits::cpu1.data                 314                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker           194                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker            13                       # number of overall hits
system.l2.overall_hits::cpu2.inst              112079                       # number of overall hits
system.l2.overall_hits::cpu2.data               15332                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker           159                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker             1                       # number of overall hits
system.l2.overall_hits::cpu3.inst              113013                       # number of overall hits
system.l2.overall_hits::cpu3.data               11610                       # number of overall hits
system.l2.overall_hits::total                  528976                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker           41                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker           18                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst              1905                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data              1884                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               737                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data               501                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                56                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data               568                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst               252                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data              1724                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7697                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data          91080                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data             24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          37983                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          45974                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             175061                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1133                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             452                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             152                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             380                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2117                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker           41                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker           18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst               1905                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               3017                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                737                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                953                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 56                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                720                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                252                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data               2104                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9814                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker           41                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker           18                       # number of overall misses
system.l2.overall_misses::cpu0.inst              1905                       # number of overall misses
system.l2.overall_misses::cpu0.data              3017                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker            4                       # number of overall misses
system.l2.overall_misses::cpu1.inst               737                       # number of overall misses
system.l2.overall_misses::cpu1.data               953                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::cpu2.inst                56                       # number of overall misses
system.l2.overall_misses::cpu2.data               720                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker            5                       # number of overall misses
system.l2.overall_misses::cpu3.inst               252                       # number of overall misses
system.l2.overall_misses::cpu3.data              2104                       # number of overall misses
system.l2.overall_misses::total                  9814                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.dtb.walker      3345000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.itb.walker      1384500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.inst    139554500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data    156520248                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.dtb.walker        88750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.itb.walker       341250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst     53503250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data     40160500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.dtb.walker        88750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      4922500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data     46550500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.dtb.walker       402000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst     18636500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data    136314000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       601812248                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data        46998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data      4527805                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4574803                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     83502997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     36615000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     11499000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     29051249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     160668246                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.dtb.walker      3345000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.itb.walker      1384500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.inst    139554500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    240023245                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.dtb.walker        88750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.itb.walker       341250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst     53503250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     76775500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.dtb.walker        88750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      4922500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     58049500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.dtb.walker       402000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst     18636500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data    165365249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        762480494                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.dtb.walker      3345000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.itb.walker      1384500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.inst    139554500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    240023245                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.dtb.walker        88750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.itb.walker       341250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst     53503250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     76775500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.dtb.walker        88750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      4922500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     58049500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.dtb.walker       402000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst     18636500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data    165365249                       # number of overall miss cycles
system.l2.overall_miss_latency::total       762480494                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.dtb.walker       127064                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker          651                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst          125675                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data           24645                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker          617                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker          338                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            1453                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data             798                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker          195                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst          112135                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           15405                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker          164                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst          113265                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data           12585                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              535004                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10832                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10832                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data        91157                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        38020                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        46204                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           175413                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          1541                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           469                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          1129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3786                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker       127064                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker          651                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst           125675                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data            26186                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker          617                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker          338                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             1453                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             1267                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker          195                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst           112135                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            16052                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker          164                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst           113265                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            13714                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               538790                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker       127064                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker          651                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst          125675                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data           26186                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker          617                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker          338                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            1453                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            1267                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker          195                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst          112135                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           16052                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker          164                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst          113265                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           13714                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              538790                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.000323                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.027650                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.015158                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.076446                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.001621                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.011834                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.507226                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.627820                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.005128                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.000499                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.036871                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.030488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.002225                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.136988                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.014387                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.999155                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.999027                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.995022                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.997993                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.735237                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.963753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.234930                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.336581                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.559165                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.000323                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.027650                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.015158                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.115214                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.001621                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.011834                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.507226                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.752170                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.005128                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.000499                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.044854                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.030488                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.002225                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.153420                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.018215                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.000323                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.027650                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.015158                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.115214                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.001621                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.011834                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.507226                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.752170                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.005128                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.000499                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.044854                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.030488                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.002225                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.153420                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.018215                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.dtb.walker 81585.365854                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.itb.walker 76916.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.inst 73256.955381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 83078.687898                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.dtb.walker        88750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.itb.walker 85312.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 72595.997286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 80160.678643                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.dtb.walker        88750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 87901.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 81955.105634                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.dtb.walker        80400                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 73954.365079                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 79068.445476                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 78187.897622                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data  1958.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data    98.486210                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total    26.132622                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 73700.791703                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 81006.637168                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 75651.315789                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 76450.655263                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75894.306094                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.dtb.walker 81585.365854                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.itb.walker 76916.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 73256.955381                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 79556.925754                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.dtb.walker        88750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.itb.walker 85312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 72595.997286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 80561.909759                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.dtb.walker        88750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 87901.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 80624.305556                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.dtb.walker        80400                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 73954.365079                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 78595.650665                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77693.141838                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.dtb.walker 81585.365854                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.itb.walker 76916.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 73256.955381                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 79556.925754                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.dtb.walker        88750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.itb.walker 85312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 72595.997286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 80561.909759                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.dtb.walker        88750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 87901.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 80624.305556                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.dtb.walker        80400                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 73954.365079                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 78595.650665                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77693.141838                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                   42                       # number of writebacks
system.l2.writebacks::total                        42                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu0.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.dtb.walker           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.itb.walker           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.inst         1905                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data         1883                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.dtb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.itb.walker            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          737                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data          501                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.dtb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           56                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data          568                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.dtb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst          252                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data         1724                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7696                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data        91080                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        37983                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data        45974                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        175061                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          452                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          152                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          380                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2117                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.dtb.walker           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.itb.walker           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.inst          1905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          3016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.itb.walker            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.dtb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst           252                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data          2104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9813                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.dtb.walker           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.itb.walker           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.inst         1905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         3016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.itb.walker            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.dtb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst          252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data         2104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9813                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.dtb.walker      2831500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.itb.walker      1158000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.inst    115653000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data    133112498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.dtb.walker        76250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.itb.walker       292250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst     44249750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data     33962500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.dtb.walker        76250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      4223000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data     39474500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.dtb.walker       340000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst     15458500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data    114917000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    505824998                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data    910902078                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data       245023                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data    379872982                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data    459788973                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1750809056                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     69343001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     30975000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data      9590500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     24280251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    134188752                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.dtb.walker      2831500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.itb.walker      1158000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst    115653000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    202455499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.dtb.walker        76250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.itb.walker       292250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst     44249750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     64937500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.dtb.walker        76250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      4223000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     49065000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.dtb.walker       340000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst     15458500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data    139197251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    640013750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.dtb.walker      2831500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.itb.walker      1158000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst    115653000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    202455499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.dtb.walker        76250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.itb.walker       292250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst     44249750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     64937500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.dtb.walker        76250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      4223000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     49065000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.dtb.walker       340000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst     15458500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data    139197251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    640013750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu0.data       220000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu1.data       420500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       640500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu0.data    835780000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu1.data      1793000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu2.data    836992000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu3.data    836880000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total   2511445000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu0.data    836000000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu1.data      2213500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu2.data    836992000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu3.data    836880000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   2512085500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.000323                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.027650                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.015158                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.076405                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.001621                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.011834                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.507226                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.627820                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.dtb.walker     0.005128                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.000499                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.036871                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.dtb.walker     0.030488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.002225                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.136988                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.014385                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.999155                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.999027                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.995022                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.997993                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.735237                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.963753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.234930                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.336581                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.559165                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.dtb.walker     0.000323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.itb.walker     0.027650                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.015158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.115176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.dtb.walker     0.001621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.itb.walker     0.011834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.507226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.752170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.dtb.walker     0.005128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.000499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.044854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.dtb.walker     0.030488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.002225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.153420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.018213                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.dtb.walker     0.000323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.itb.walker     0.027650                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.015158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.115176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.dtb.walker     0.001621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.itb.walker     0.011834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.507226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.752170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.dtb.walker     0.005128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.000499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.044854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.dtb.walker     0.030488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.002225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.153420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.018213                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 69060.975610                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 64333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 60710.236220                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 70691.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker        76250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 73062.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 60040.366350                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 67789.421158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker        76250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 75410.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 69497.359155                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.dtb.walker        68000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 61343.253968                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 66657.192575                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65725.701403                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10001.120751                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10209.291667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 10001.131612                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 10001.065233                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 10001.137067                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 61203.001765                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 68528.761062                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 63095.394737                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 63895.397368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63386.278696                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.dtb.walker 69060.975610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.itb.walker 64333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 60710.236220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 67127.154841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.dtb.walker        76250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.itb.walker 73062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 60040.366350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 68140.083945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.dtb.walker        76250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 75410.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 68145.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.dtb.walker        68000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 61343.253968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 66158.389259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65221.007847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.dtb.walker 69060.975610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.itb.walker 64333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 60710.236220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 67127.154841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.dtb.walker        76250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.itb.walker 73062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 60040.366350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 68140.083945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.dtb.walker        76250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 75410.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 68145.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.dtb.walker        68000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 61343.253968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 66158.389259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65221.007847                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                    3                       # Transaction distribution
system.iobus.trans_dist::ReadResp                   3                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  12                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 12                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio           18                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           18                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       18                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer3.occupancy                27000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               18000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu0.branchPred.lookups               80102909                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         80102909                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           235302                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            41173779                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               40010683                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.175154                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 702960                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             63333                       # Number of incorrect RAS predictions.
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.numCycles                       140425765                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           7032727                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     213398030                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   80102909                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          40713643                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                    132408592                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 611154                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                      4191                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles               98827                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         2174                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles       431064                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  4278404                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                92644                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes                    164                       # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples         140283159                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.781904                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.121040                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                55874736     39.83%     39.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                19999860     14.26%     54.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 7550536      5.38%     59.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5452904      3.89%     63.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7608204      5.42%     68.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7929846      5.65%     74.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 5372173      3.83%     78.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 7479634      5.33%     83.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                23015266     16.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           140283159                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.570429                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.519650                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                19551274                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             70177252                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 12003801                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             38245246                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                305577                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts             387717206                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                305577                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                31729294                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                4274282                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles       8412801                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 38037859                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             57523337                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             386258664                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 1784                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents              45068536                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 51504                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                326715                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          355484548                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            873048410                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       450443137                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups             3800                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            346100708                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 9383682                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts            316482                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts        324199                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                165288824                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            45141734                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4250483                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          1654982                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          885317                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 384291339                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded             504943                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                382379090                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued           104273                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        6885227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      9732203                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved        103016                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    140283159                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.725766                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.635724                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           16838107     12.00%     12.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           14683591     10.47%     22.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           30507992     21.75%     44.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32642380     23.27%     67.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           27718838     19.76%     87.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           10914304      7.78%     95.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5971589      4.26%     99.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             574895      0.41%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             431463      0.31%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      140283159                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 390067     43.58%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    6      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                296777     33.16%     76.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               208249     23.27%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass           375514      0.10%      0.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            333166354     87.13%     87.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              115745      0.03%     87.26% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                53794      0.01%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd               1368      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            44765824     11.71%     98.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3900491      1.02%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             382379090                       # Type of FU issued
system.cpu0.iq.rate                          2.722998                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     895099                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002341                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         906036895                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        391748164                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    381448011                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads               3813                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes              2995                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1843                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             382896767                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                   1908                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         1138648                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1297861                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          353                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation        69731                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       654977                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           36                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         2078                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                305577                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                2402451                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles              1569567                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          384796282                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts           108898                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             45141734                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             4250483                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts            323746                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                 45989                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents              1445884                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents         69731                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        151187                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       139579                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              290766                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            381725225                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             44560533                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           561427                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                    48382031                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                79167055                       # Number of branches executed
system.cpu0.iew.exec_stores                   3821498                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.718342                       # Inst execution rate
system.cpu0.iew.wb_sent                     381546195                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    381449854                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                241927869                       # num instructions producing a value
system.cpu0.iew.wb_consumers                376340010                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.716381                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.642844                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts        6710488                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls         401927                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           235415                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    139239895                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.713355                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.458912                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     16054259     11.53%     11.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      3157091      2.27%     13.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39390852     28.29%     42.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     38983767     28.00%     70.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     37925244     27.24%     97.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       441818      0.32%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       510431      0.37%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       266954      0.19%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2509479      1.80%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    139239895                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           207654022                       # Number of instructions committed
system.cpu0.commit.committedOps             377807258                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      47439360                       # Number of memory references committed
system.cpu0.commit.loads                     43843854                       # Number of loads committed
system.cpu0.commit.membars                     148728                       # Number of memory barriers committed
system.cpu0.commit.branches                  78834552                       # Number of branches committed
system.cpu0.commit.fp_insts                      1356                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                339929107                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              595584                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       254160      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       329943692     87.33%     87.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         115265      0.03%     87.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           53781      0.01%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          1000      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       43843854     11.60%     99.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3595506      0.95%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        377807258                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              2509479                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                   521126420                       # The number of ROB reads
system.cpu0.rob.rob_writes                  770064287                       # The number of ROB writes
system.cpu0.timesIdled                          10807                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         142606                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                 60710216189                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                  207654022                       # Number of Instructions Simulated
system.cpu0.committedOps                    377807258                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.676249                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.676249                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.478746                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.478746                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               442409031                       # number of integer regfile reads
system.cpu0.int_regfile_writes              260721550                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     3024                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1469                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                209963254                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                88828856                       # number of cc regfile writes
system.cpu0.misc_regfile_reads              207491223                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                306931                       # number of misc regfile writes
system.cpu0.icache.tags.replacements           125163                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999459                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4143981                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           125675                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            32.973790                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     4794834522250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.999459                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          8682481                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         8682481                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      4143981                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4143981                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      4143981                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4143981                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      4143981                       # number of overall hits
system.cpu0.icache.overall_hits::total        4143981                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       134422                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       134422                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       134422                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        134422                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       134422                       # number of overall misses
system.cpu0.icache.overall_misses::total       134422                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   1821242998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1821242998                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   1821242998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1821242998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   1821242998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1821242998                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      4278403                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4278403                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      4278403                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4278403                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      4278403                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4278403                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.031419                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031419                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.031419                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031419                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.031419                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031419                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13548.697371                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13548.697371                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13548.697371                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13548.697371                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13548.697371                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13548.697371                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          407                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           43                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    33.916667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           43                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         8747                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8747                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         8747                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8747                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         8747                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8747                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       125675                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       125675                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       125675                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       125675                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       125675                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       125675                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   1503021502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1503021502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   1503021502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1503021502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   1503021502                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1503021502                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.029374                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029374                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.029374                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029374                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.029374                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029374                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11959.590229                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11959.590229                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11959.590229                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 11959.590229                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11959.590229                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 11959.590229                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.itb_walker_cache.tags.replacements          635                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse     9.999980                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs           66                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          645                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     0.102326                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::cpu0.itb.walker     9.999980                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::cpu0.itb.walker     0.624999                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.624999                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses         2103                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses         2103                       # Number of data accesses
system.cpu0.itb_walker_cache.ReadReq_hits::cpu0.itb.walker           66                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total           66                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::cpu0.itb.walker           66                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total           66                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::cpu0.itb.walker           66                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total           66                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::cpu0.itb.walker          657                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total          657                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::cpu0.itb.walker          657                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total          657                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::cpu0.itb.walker          657                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total          657                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::cpu0.itb.walker      9703250                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total      9703250                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::cpu0.itb.walker      9703250                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total      9703250                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::cpu0.itb.walker      9703250                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total      9703250                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::cpu0.itb.walker          723                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total          723                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::cpu0.itb.walker          723                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total          723                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::cpu0.itb.walker          723                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total          723                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::cpu0.itb.walker     0.908714                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.908714                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::cpu0.itb.walker     0.908714                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.908714                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::cpu0.itb.walker     0.908714                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.908714                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::cpu0.itb.walker 14769.025875                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total 14769.025875                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::cpu0.itb.walker 14769.025875                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total 14769.025875                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::cpu0.itb.walker 14769.025875                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total 14769.025875                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::cpu0.itb.walker          657                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total          657                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::cpu0.itb.walker          657                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total          657                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::cpu0.itb.walker          657                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total          657                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::cpu0.itb.walker      8381254                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total      8381254                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::cpu0.itb.walker      8381254                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total      8381254                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::cpu0.itb.walker      8381254                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total      8381254                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.908714                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.908714                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::cpu0.itb.walker     0.908714                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.908714                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::cpu0.itb.walker     0.908714                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.908714                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 12756.855403                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 12756.855403                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 12756.855403                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 12756.855403                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 12756.855403                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 12756.855403                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu0.dtb_walker_cache.tags.replacements       127050                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    13.960739                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs          290                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs       127064                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     0.002282                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::cpu0.dtb.walker    13.960739                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::cpu0.dtb.walker     0.872546                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.872546                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses       381817                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses       381817                       # Number of data accesses
system.cpu0.dtb_walker_cache.ReadReq_hits::cpu0.dtb.walker          290                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total          290                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::cpu0.dtb.walker          290                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total          290                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::cpu0.dtb.walker          290                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total          290                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::cpu0.dtb.walker       127079                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total       127079                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::cpu0.dtb.walker       127079                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total       127079                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::cpu0.dtb.walker       127079                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total       127079                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::cpu0.dtb.walker   1654873747                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total   1654873747                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::cpu0.dtb.walker   1654873747                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total   1654873747                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::cpu0.dtb.walker   1654873747                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total   1654873747                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::cpu0.dtb.walker       127369                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total       127369                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::cpu0.dtb.walker       127369                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total       127369                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::cpu0.dtb.walker       127369                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total       127369                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::cpu0.dtb.walker     0.997723                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.997723                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::cpu0.dtb.walker     0.997723                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.997723                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::cpu0.dtb.walker     0.997723                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.997723                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 13022.401396                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 13022.401396                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::cpu0.dtb.walker 13022.401396                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 13022.401396                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::cpu0.dtb.walker 13022.401396                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 13022.401396                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::cpu0.dtb.walker       127079                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total       127079                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::cpu0.dtb.walker       127079                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total       127079                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::cpu0.dtb.walker       127079                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total       127079                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker   1400698759                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total   1400698759                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::cpu0.dtb.walker   1400698759                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total   1400698759                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::cpu0.dtb.walker   1400698759                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total   1400698759                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.997723                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.997723                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::cpu0.dtb.walker     0.997723                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.997723                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::cpu0.dtb.walker     0.997723                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.997723                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 11022.267715                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 11022.267715                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 11022.267715                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 11022.267715                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 11022.267715                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 11022.267715                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            25880                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          973.074971                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           46766234                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            26853                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          1741.564592                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   973.074971                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.950269                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.950269                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          973                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          973                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.950195                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         94219064                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        94219064                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     43236022                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       43236022                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      3501948                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3501948                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data          660                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          660                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::cpu0.data     46737970                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        46737970                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     46738630                       # number of overall hits
system.cpu0.dcache.overall_hits::total       46738630                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       211732                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       211732                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       101148                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       101148                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data         2369                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         2369                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::cpu0.data       312880                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        312880                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       315249                       # number of overall misses
system.cpu0.dcache.overall_misses::total       315249                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   1819017216                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1819017216                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   2445386571                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2445386571                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   4264403787                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4264403787                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   4264403787                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4264403787                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     43447754                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43447754                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      3603096                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3603096                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data         3029                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         3029                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     47050850                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     47050850                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     47053879                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     47053879                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.004873                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004873                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.028073                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.028073                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.782106                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.782106                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.006650                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006650                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.006700                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006700                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data  8591.130372                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  8591.130372                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 24176.321539                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 24176.321539                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 13629.518624                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13629.518624                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 13527.096952                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13527.096952                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        10556                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              944                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    11.182203                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3844                       # number of writebacks
system.cpu0.dcache.writebacks::total             3844                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       104399                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       104399                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data          507                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          507                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       104906                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       104906                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       104906                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       104906                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       107333                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       107333                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       100641                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       100641                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data         2369                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         2369                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       207974                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       207974                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       210343                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       210343                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    578266751                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    578266751                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   2234813917                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2234813917                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data     60052750                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     60052750                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   2813080668                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2813080668                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   2873133418                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2873133418                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data       246500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       246500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    926968000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    926968000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    927214500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    927214500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.002470                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002470                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.027932                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027932                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.782106                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.782106                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.004420                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004420                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.004470                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004470                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data  5387.595157                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  5387.595157                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 22205.799992                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22205.799992                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 25349.409033                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 25349.409033                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 13526.117053                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13526.117053                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 13659.277551                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13659.277551                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  19945                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            19945                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             2563                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               12463                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   5704                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            45.767472                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   2034                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               417                       # Number of incorrect RAS predictions.
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.numCycles                          252656                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             43152                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         92246                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      19945                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              7738                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       140767                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   5874                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                      5259                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                  29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         3856                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles          928                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    13657                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 1208                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes                    107                       # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples            196929                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.903361                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.355929                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  166399     84.50%     84.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    3970      2.02%     86.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    1625      0.83%     87.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    2085      1.06%     88.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    1845      0.94%     89.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    2101      1.07%     90.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    1505      0.76%     91.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1684      0.86%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   15715      7.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              196929                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.078941                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.365105                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   40989                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               129882                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    19547                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 3574                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  2937                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts                151929                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                  2937                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   43265                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  54813                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles         32442                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    20593                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                42879                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                140306                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                   76                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  2156                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   362                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 38981                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands             151112                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               351835                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          217224                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups              309                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps                78863                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   72249                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts              1261                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          1286                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    19807                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               20028                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              13539                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             4208                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            2184                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    125594                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               2402                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   110044                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              809                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          52515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        76073                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           955                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       196929                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.558800                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.435747                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             159291     80.89%     80.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              13254      6.73%     87.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               6505      3.30%     90.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               4499      2.28%     93.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               4475      2.27%     95.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5               3834      1.95%     97.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               3000      1.52%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               1355      0.69%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                716      0.36%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         196929                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                    764     32.44%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     32.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  1115     47.35%     79.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  476     20.21%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass             1626      1.48%      1.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                79075     71.86%     73.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 192      0.17%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   14      0.01%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 61      0.06%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               17516     15.92%     89.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              11560     10.50%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                110044                       # Type of FU issued
system.cpu1.iq.rate                          0.435549                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       2355                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021401                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            419943                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           180345                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       102308                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                238                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes               311                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses           82                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                110659                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                    114                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads            1047                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         8377                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          148                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         4276                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          351                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  2937                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  22710                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                28106                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             127996                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts              199                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                20028                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               13539                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              1274                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   124                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                27895                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           148                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           712                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         2636                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                3348                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               104947                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                16249                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             4574                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                       27161                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   10309                       # Number of branches executed
system.cpu1.iew.exec_stores                     10912                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.415375                       # Inst execution rate
system.cpu1.iew.wb_sent                        103300                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       102390                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    61898                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    99319                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.405255                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.623224                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          54531                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           1447                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             2708                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       187815                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.390405                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.309301                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       162593     86.57%     86.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        10895      5.80%     92.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         3529      1.88%     94.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         3202      1.70%     95.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         2126      1.13%     97.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1375      0.73%     97.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          950      0.51%     98.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          474      0.25%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         2671      1.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       187815                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               41052                       # Number of instructions committed
system.cpu1.commit.committedOps                 73324                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         20914                       # Number of memory references committed
system.cpu1.commit.loads                        11651                       # Number of loads committed
system.cpu1.commit.membars                        696                       # Number of memory barriers committed
system.cpu1.commit.branches                      7569                       # Number of branches committed
system.cpu1.commit.fp_insts                        37                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    72027                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 905                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass          530      0.72%      0.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           51672     70.47%     71.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            166      0.23%     71.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              14      0.02%     71.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd            28      0.04%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          11651     15.89%     87.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          9263     12.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            73324                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 2671                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                      312575                       # The number of ROB reads
system.cpu1.rob.rob_writes                     264928                       # The number of ROB writes
system.cpu1.timesIdled                            752                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          55727                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                  9589756102                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      41052                       # Number of Instructions Simulated
system.cpu1.committedOps                        73324                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.154536                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.154536                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.162482                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162482                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  156300                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  79432                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                      136                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                      76                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    43178                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   28673                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  49813                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                   976                       # number of misc regfile writes
system.cpu1.icache.tags.replacements              950                       # number of replacements
system.cpu1.icache.tags.tagsinuse          502.996561                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              11943                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1453                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             8.219546                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   502.996561                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.982415                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.982415                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            28767                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           28767                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        11943                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          11943                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        11943                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           11943                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        11943                       # number of overall hits
system.cpu1.icache.overall_hits::total          11943                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1714                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1714                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1714                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1714                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1714                       # number of overall misses
system.cpu1.icache.overall_misses::total         1714                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     75533498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     75533498                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     75533498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     75533498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     75533498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     75533498                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        13657                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        13657                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        13657                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        13657                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        13657                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        13657                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.125503                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.125503                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.125503                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.125503                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.125503                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.125503                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 44068.551925                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44068.551925                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 44068.551925                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44068.551925                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 44068.551925                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44068.551925                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          124                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          261                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          261                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          261                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          261                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          261                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          261                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1453                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1453                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1453                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1453                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1453                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1453                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     62142752                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     62142752                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     62142752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     62142752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     62142752                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     62142752                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.106392                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.106392                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.106392                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.106392                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.106392                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.106392                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 42768.583620                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42768.583620                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 42768.583620                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42768.583620                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 42768.583620                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42768.583620                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.itb_walker_cache.tags.replacements          540                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    10.999923                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs          146                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs          551                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     0.264973                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::cpu1.itb.walker    10.999923                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::cpu1.itb.walker     0.687495                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.687495                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses         1990                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses         1990                       # Number of data accesses
system.cpu1.itb_walker_cache.ReadReq_hits::cpu1.itb.walker          146                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total          146                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::cpu1.itb.walker          146                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total          146                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::cpu1.itb.walker          146                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total          146                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::cpu1.itb.walker          566                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total          566                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::cpu1.itb.walker          566                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total          566                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::cpu1.itb.walker          566                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total          566                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::cpu1.itb.walker      5648249                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total      5648249                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::cpu1.itb.walker      5648249                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total      5648249                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::cpu1.itb.walker      5648249                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total      5648249                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::cpu1.itb.walker          712                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total          712                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::cpu1.itb.walker          712                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total          712                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::cpu1.itb.walker          712                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total          712                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::cpu1.itb.walker     0.794944                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.794944                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::cpu1.itb.walker     0.794944                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.794944                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::cpu1.itb.walker     0.794944                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.794944                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::cpu1.itb.walker  9979.238516                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total  9979.238516                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::cpu1.itb.walker  9979.238516                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total  9979.238516                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::cpu1.itb.walker  9979.238516                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total  9979.238516                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.itb_walker_cache.writebacks::writebacks           56                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total           56                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::cpu1.itb.walker          566                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total          566                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::cpu1.itb.walker          566                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total          566                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::cpu1.itb.walker          566                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total          566                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::cpu1.itb.walker      4514751                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total      4514751                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::cpu1.itb.walker      4514751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total      4514751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::cpu1.itb.walker      4514751                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total      4514751                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.794944                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.794944                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::cpu1.itb.walker     0.794944                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.794944                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::cpu1.itb.walker     0.794944                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.794944                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker  7976.591873                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7976.591873                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::cpu1.itb.walker  7976.591873                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total  7976.591873                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::cpu1.itb.walker  7976.591873                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total  7976.591873                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.dtb_walker_cache.tags.replacements          826                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    11.999920                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs           90                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs          838                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     0.107399                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::cpu1.dtb.walker    11.999920                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::cpu1.dtb.walker     0.749995                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.749995                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses         2733                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses         2733                       # Number of data accesses
system.cpu1.dtb_walker_cache.ReadReq_hits::cpu1.dtb.walker           90                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total           90                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::cpu1.dtb.walker           90                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total           90                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::cpu1.dtb.walker           90                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total           90                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::cpu1.dtb.walker          851                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total          851                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::cpu1.dtb.walker          851                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total          851                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::cpu1.dtb.walker          851                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total          851                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::cpu1.dtb.walker      9084249                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total      9084249                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::cpu1.dtb.walker      9084249                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total      9084249                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::cpu1.dtb.walker      9084249                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total      9084249                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::cpu1.dtb.walker          941                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total          941                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::cpu1.dtb.walker          941                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total          941                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::cpu1.dtb.walker          941                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total          941                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::cpu1.dtb.walker     0.904357                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.904357                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::cpu1.dtb.walker     0.904357                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.904357                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::cpu1.dtb.walker     0.904357                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.904357                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 10674.793184                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 10674.793184                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::cpu1.dtb.walker 10674.793184                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 10674.793184                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::cpu1.dtb.walker 10674.793184                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 10674.793184                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.dtb_walker_cache.writebacks::writebacks          102                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total          102                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::cpu1.dtb.walker          851                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total          851                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::cpu1.dtb.walker          851                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total          851                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::cpu1.dtb.walker          851                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total          851                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker      7378755                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total      7378755                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::cpu1.dtb.walker      7378755                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total      7378755                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::cpu1.dtb.walker      7378755                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total      7378755                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.904357                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.904357                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::cpu1.dtb.walker     0.904357                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.904357                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::cpu1.dtb.walker     0.904357                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.904357                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker  8670.687427                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8670.687427                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker  8670.687427                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8670.687427                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker  8670.687427                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8670.687427                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements              402                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          935.674264                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              22010                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1333                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.511628                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   935.674264                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.913744                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.913744                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          931                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          931                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.909180                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            49524                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           49524                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        13333                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          13333                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         8688                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          8688                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data          110                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          110                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data        22021                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           22021                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        22131                       # number of overall hits
system.cpu1.dcache.overall_hits::total          22131                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         1101                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1101                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          563                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          563                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data          292                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          292                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::cpu1.data         1664                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1664                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         1956                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1956                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     55249249                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     55249249                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     40571021                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     40571021                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     95820270                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     95820270                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     95820270                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     95820270                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        14434                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        14434                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         9251                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         9251                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data          402                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          402                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        23685                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        23685                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        24087                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        24087                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.076278                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.076278                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.060858                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.060858                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.726368                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.726368                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.070255                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.070255                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.081206                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.081206                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 50180.970936                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50180.970936                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 72062.204263                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72062.204263                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 57584.296875                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 57584.296875                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 48987.868098                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 48987.868098                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1088                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    28.631579                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          219                       # number of writebacks
system.cpu1.dcache.writebacks::total              219                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          510                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          510                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           18                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          528                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          528                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          528                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          528                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          591                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          591                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          545                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          545                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data          283                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          283                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         1136                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1136                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         1419                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1419                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     30567001                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     30567001                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     37911725                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     37911725                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data     13641000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     13641000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     68478726                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     68478726                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     82119726                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     82119726                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data       459500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       459500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data      1949000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1949000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data      2408500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      2408500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.040945                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040945                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.058913                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.058913                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.703980                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.703980                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.047963                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047963                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.058911                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.058911                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 51720.813875                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 51720.813875                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 69562.798165                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69562.798165                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 48201.413428                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 48201.413428                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 60280.568662                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 60280.568662                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 57871.547569                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57871.547569                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                4849101                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          4849101                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           229185                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             3425813                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                2305776                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            67.305950                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 623998                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             62412                       # Number of incorrect RAS predictions.
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.numCycles                        22472400                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           6390718                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      23469261                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    4849101                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           2929774                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     15258248                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 565912                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles                       448                       # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles               98893                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          930                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles       431501                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.CacheLines                  3809102                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                77036                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.ItlbSquashes                     10                       # Number of outstanding ITLB misses that were squashed
system.cpu2.fetch.rateDist::samples          22463694                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.134338                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.168511                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                13832362     61.58%     61.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 1230598      5.48%     67.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  495254      2.20%     69.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  673627      3.00%     72.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  457198      2.04%     74.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  870239      3.87%     78.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  654569      2.91%     81.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  403040      1.79%     82.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 3846807     17.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            22463694                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.215780                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.044359                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 5185940                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              9636676                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  6661749                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               696373                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                282956                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts              45593500                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                282956                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 5571459                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                2779471                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       5528243                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  6941472                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              1360093                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              44327269                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                   97                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                461796                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 57387                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                517817                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           50093324                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            112117771                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        68144957                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             42052342                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 8040982                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            277273                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        284426                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  3359641                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             6656466                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            3656510                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          1133992                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          564999                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  42595355                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             417606                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 41130479                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            54039                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        5714338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined      7951361                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         93443                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     22463694                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.830976                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.215856                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           10260176     45.67%     45.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2687854     11.97%     57.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2218816      9.88%     67.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2025996      9.02%     76.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1759843      7.83%     84.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1420375      6.32%     90.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1215640      5.41%     96.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             508034      2.26%     98.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             366960      1.63%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       22463694                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 285723     48.24%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     48.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                195886     33.07%     81.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               110705     18.69%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass           371033      0.90%      0.90% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             30720624     74.69%     75.59% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              108219      0.26%     75.86% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                53521      0.13%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             6440414     15.66%     91.64% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3436668      8.36%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              41130479                       # Type of FU issued
system.cpu2.iq.rate                          1.830266                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     592314                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.014401                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         105371005                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         48773004                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     40254842                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              41351760                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         1033654                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      1009363                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          293                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation        45729                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       499836                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         1293                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                282956                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1580222                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               944202                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           43012961                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           105780                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              6656466                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             3656510                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            284806                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  8818                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents               874236                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents         45729                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        142022                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       134143                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              276165                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             40533340                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              6257518                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           508548                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                     9618932                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 3982348                       # Number of branches executed
system.cpu2.iew.exec_stores                   3361414                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.803694                       # Inst execution rate
system.cpu2.iew.wb_sent                      40343631                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     40254842                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 28127611                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 48111464                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.791301                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.584634                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        5635576                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         324163                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           229267                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     21577004                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.719351                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.627315                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     11625545     53.88%     53.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2839452     13.16%     67.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1889265      8.76%     75.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1460897      6.77%     82.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       436134      2.02%     84.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       385912      1.79%     86.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       414918      1.92%     88.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       264886      1.23%     89.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2259995     10.47%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     21577004                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            18609954                       # Number of instructions committed
system.cpu2.commit.committedOps              37098439                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       8803777                       # Number of memory references committed
system.cpu2.commit.loads                      5647103                       # Number of loads committed
system.cpu2.commit.membars                     101831                       # Number of memory barriers committed
system.cpu2.commit.branches                   3679805                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 36683684                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              533867                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass       252062      0.68%      0.68% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        27881093     75.15%     75.83% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         107987      0.29%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv           53520      0.14%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5647103     15.22%     91.49% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3156674      8.51%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         37098439                       # Class of committed instruction
system.cpu2.commit.bw_lim_events              2259995                       # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads                    61929280                       # The number of ROB reads
system.cpu2.rob.rob_writes                   86339784                       # The number of ROB writes
system.cpu2.timesIdled                           9005                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           8706                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                 70414772119                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   18609954                       # Number of Instructions Simulated
system.cpu2.committedOps                     37098439                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.207547                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.207547                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.828125                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.828125                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                61681037                       # number of integer regfile reads
system.cpu2.int_regfile_writes               32626821                       # number of integer regfile writes
system.cpu2.cc_regfile_reads                 21581683                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                12378753                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               17913727                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                275955                       # number of misc regfile writes
system.cpu2.icache.tags.replacements           111734                       # number of replacements
system.cpu2.icache.tags.tagsinuse          394.680783                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3689325                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           112135                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            32.900745                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   394.680783                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.770861                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.770861                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7730339                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7730339                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      3689325                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3689325                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      3689325                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3689325                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      3689325                       # number of overall hits
system.cpu2.icache.overall_hits::total        3689325                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       119777                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       119777                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       119777                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        119777                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       119777                       # number of overall misses
system.cpu2.icache.overall_misses::total       119777                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   1495319998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1495319998                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   1495319998                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1495319998                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   1495319998                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1495319998                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      3809102                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3809102                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      3809102                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3809102                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      3809102                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3809102                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.031445                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.031445                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.031445                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.031445                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.031445                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.031445                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 12484.199788                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 12484.199788                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 12484.199788                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 12484.199788                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 12484.199788                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 12484.199788                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         7642                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7642                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         7642                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7642                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         7642                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7642                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       112135                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       112135                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       112135                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       112135                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       112135                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       112135                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   1237911752                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1237911752                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   1237911752                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1237911752                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   1237911752                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1237911752                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.029439                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.029439                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.029439                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.029439                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.029439                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.029439                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 11039.476988                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 11039.476988                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 11039.476988                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 11039.476988                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 11039.476988                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 11039.476988                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.itb_walker_cache.tags.replacements           11                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse     1.999994                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs          150                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs           13                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    11.538462                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::cpu2.itb.walker     1.999994                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::cpu2.itb.walker     0.125000                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.125000                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses          339                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses          339                       # Number of data accesses
system.cpu2.itb_walker_cache.ReadReq_hits::cpu2.itb.walker          150                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total          150                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::cpu2.itb.walker          150                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total          150                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::cpu2.itb.walker          150                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total          150                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::cpu2.itb.walker           13                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::cpu2.itb.walker           13                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total           13                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::cpu2.itb.walker           13                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total           13                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::cpu2.itb.walker       170000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total       170000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::cpu2.itb.walker       170000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total       170000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::cpu2.itb.walker       170000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total       170000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::cpu2.itb.walker          163                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total          163                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::cpu2.itb.walker          163                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total          163                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::cpu2.itb.walker          163                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total          163                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::cpu2.itb.walker     0.079755                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.079755                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::cpu2.itb.walker     0.079755                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.079755                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::cpu2.itb.walker     0.079755                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.079755                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::cpu2.itb.walker 13076.923077                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 13076.923077                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::cpu2.itb.walker 13076.923077                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 13076.923077                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::cpu2.itb.walker 13076.923077                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 13076.923077                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu2.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::cpu2.itb.walker           13                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::cpu2.itb.walker           13                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::cpu2.itb.walker           13                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::cpu2.itb.walker       144000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total       144000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::cpu2.itb.walker       144000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total       144000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::cpu2.itb.walker       144000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total       144000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::cpu2.itb.walker     0.079755                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.079755                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::cpu2.itb.walker     0.079755                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.079755                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::cpu2.itb.walker     0.079755                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.079755                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu2.itb.walker 11076.923077                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 11076.923077                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::cpu2.itb.walker 11076.923077                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total 11076.923077                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::cpu2.itb.walker 11076.923077                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total 11076.923077                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu2.dtb_walker_cache.tags.replacements          185                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse     9.854011                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs        81242                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          195                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs   416.625641                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::cpu2.dtb.walker     9.854011                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::cpu2.dtb.walker     0.615876                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.615876                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses       163069                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses       163069                       # Number of data accesses
system.cpu2.dtb_walker_cache.ReadReq_hits::cpu2.dtb.walker        81242                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total        81242                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::cpu2.dtb.walker        81242                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total        81242                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::cpu2.dtb.walker        81242                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total        81242                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::cpu2.dtb.walker          195                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          195                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::cpu2.dtb.walker          195                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          195                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::cpu2.dtb.walker          195                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          195                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::cpu2.dtb.walker      2614750                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      2614750                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::cpu2.dtb.walker      2614750                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      2614750                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::cpu2.dtb.walker      2614750                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      2614750                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::cpu2.dtb.walker        81437                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total        81437                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::cpu2.dtb.walker        81437                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total        81437                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::cpu2.dtb.walker        81437                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total        81437                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::cpu2.dtb.walker     0.002394                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.002394                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::cpu2.dtb.walker     0.002394                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.002394                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::cpu2.dtb.walker     0.002394                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.002394                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::cpu2.dtb.walker 13408.974359                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 13408.974359                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::cpu2.dtb.walker 13408.974359                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 13408.974359                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::cpu2.dtb.walker 13408.974359                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 13408.974359                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu2.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::cpu2.dtb.walker          195                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          195                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::cpu2.dtb.walker          195                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::cpu2.dtb.walker          195                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu2.dtb.walker      2224250                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2224250                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::cpu2.dtb.walker      2224250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      2224250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::cpu2.dtb.walker      2224250                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      2224250                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu2.dtb.walker     0.002394                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.002394                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::cpu2.dtb.walker     0.002394                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.002394                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::cpu2.dtb.walker     0.002394                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.002394                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 11406.410256                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 11406.410256                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu2.dtb.walker 11406.410256                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total 11406.410256                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu2.dtb.walker 11406.410256                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total 11406.410256                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            15522                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          689.982562                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            8079302                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            16241                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           497.463334                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   689.982562                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.673811                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.673811                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          719                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          719                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.702148                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         16938991                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        16938991                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      4957015                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4957015                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      3117352                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3117352                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data          503                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          503                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data      8074367                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8074367                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      8074870                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8074870                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       269028                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       269028                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        46930                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        46930                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data         1717                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total         1717                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::cpu2.data       315958                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        315958                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       317675                       # number of overall misses
system.cpu2.dcache.overall_misses::total       317675                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   1795025696                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1795025696                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   1022491482                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1022491482                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   2817517178                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2817517178                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   2817517178                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2817517178                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      5226043                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5226043                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      3164282                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3164282                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data         2220                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         2220                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      8390325                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8390325                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      8392545                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8392545                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.051478                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.051478                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.014831                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.014831                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.773423                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.773423                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.037657                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037657                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.037852                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037852                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data  6672.263467                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  6672.263467                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 21787.587513                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 21787.587513                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data  8917.378823                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  8917.378823                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data  8869.181327                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  8869.181327                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        29299                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             8447                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     3.468569                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2433                       # number of writebacks
system.cpu2.dcache.writebacks::total             2433                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       125127                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       125127                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data          326                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          326                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       125453                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       125453                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       125453                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       125453                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       143901                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       143901                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        46604                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        46604                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data         1717                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total         1717                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       190505                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       190505                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       192222                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       192222                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    559975501                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    559975501                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    922505518                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    922505518                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data     19065000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total     19065000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1482481019                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1482481019                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1501546019                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1501546019                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data    928321500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    928321500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data    928321500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    928321500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.027535                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.027535                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.014728                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.014728                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.773423                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.773423                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.022705                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.022705                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.022904                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.022904                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  3891.394090                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  3891.394090                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 19794.556647                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 19794.556647                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 11103.669190                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 11103.669190                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data  7781.848345                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  7781.848345                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data  7811.520112                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  7811.520112                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                4886094                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          4886094                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           230756                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             3449242                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                2316917                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            67.171773                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 629680                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             62553                       # Number of incorrect RAS predictions.
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.numCycles                        23240422                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           6458706                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      23719945                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    4886094                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           2946597                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     15941046                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 570780                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles                       313                       # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles               98879                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         1537                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles       431898                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  3840227                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                77879                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.ItlbSquashes                      7                       # Number of outstanding ITLB misses that were squashed
system.cpu3.fetch.rateDist::samples          23217815                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.084642                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.148178                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                14508071     62.49%     62.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 1242333      5.35%     67.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  490648      2.11%     69.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  677689      2.92%     72.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  473629      2.04%     74.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  883419      3.80%     78.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  654325      2.82%     81.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  395030      1.70%     83.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 3892671     16.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            23217815                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.210241                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.020633                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 5183809                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             10365591                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  6639301                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               743724                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                285390                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts              45999827                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                285390                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 5610729                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                2855279                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles       5969496                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  6931315                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              1565606                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              44709324                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                78234                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                557632                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                139613                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                539634                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           50541157                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            113092256                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        68850719                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             42337271                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 8203886                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts            279070                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts        286687                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  3699857                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             6706195                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3704770                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          1145636                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          587051                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  42939316                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded             420153                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 41447285                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            55944                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        5818635                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined      8083349                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved         93857                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     23217815                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.785150                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.210594                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           10958519     47.20%     47.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            2682902     11.56%     58.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2225066      9.58%     68.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2018440      8.69%     77.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1770662      7.63%     84.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1462582      6.30%     90.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1216955      5.24%     96.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             499869      2.15%     98.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             382820      1.65%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       23217815                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 345921     52.94%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     52.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                198160     30.32%     83.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               109387     16.74%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass           372821      0.90%      0.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             30934421     74.64%     75.54% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              109120      0.26%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                60181      0.15%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.94% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             6492908     15.67%     91.61% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3477834      8.39%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              41447285                       # Type of FU issued
system.cpu3.iq.rate                          1.783414                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     653468                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.015766                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         106821797                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         49224575                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     40558784                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              41727932                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         1060810                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      1026669                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          450                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation        46544                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       519841                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         3915                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                285390                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1607954                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               966292                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           43359469                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts           123623                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              6706195                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             3704770                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts            286117                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                  9434                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents               895566                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents         46544                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        142615                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       135971                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              278586                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             40842646                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              6304977                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           512518                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                     9705354                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 4008229                       # Number of branches executed
system.cpu3.iew.exec_stores                   3400377                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.757397                       # Inst execution rate
system.cpu3.iew.wb_sent                      40649301                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     40558784                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 28334726                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 48616617                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.745183                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.582820                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts        5744077                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls         326296                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           230844                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     22314523                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.673104                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.594669                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     12221875     54.77%     54.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2914685     13.06%     67.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1875233      8.40%     76.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1523632      6.83%     83.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       454924      2.04%     85.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       396948      1.78%     86.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       438076      1.96%     88.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       247623      1.11%     89.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2241527     10.05%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     22314523                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            18743604                       # Number of instructions committed
system.cpu3.commit.committedOps              37334516                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       8864455                       # Number of memory references committed
system.cpu3.commit.loads                      5679526                       # Number of loads committed
system.cpu3.commit.membars                     102886                       # Number of memory barriers committed
system.cpu3.commit.branches                   3698767                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 36923365                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              537590                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass       253021      0.68%      0.68% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        28048031     75.13%     75.80% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         108893      0.29%     76.10% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv           60116      0.16%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5679526     15.21%     91.47% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3184929      8.53%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         37334516                       # Class of committed instruction
system.cpu3.commit.bw_lim_events              2241527                       # number cycles where commit BW limit reached
system.cpu3.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu3.rob.rob_reads                    63029861                       # The number of ROB reads
system.cpu3.rob.rob_writes                   87045601                       # The number of ROB writes
system.cpu3.timesIdled                           9208                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          22607                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                 70413100065                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   18743604                       # Number of Instructions Simulated
system.cpu3.committedOps                     37334516                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.239912                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.239912                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.806509                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.806509                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                62234158                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32883103                       # number of integer regfile writes
system.cpu3.cc_regfile_reads                 21666259                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                12467950                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               18053305                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                277026                       # number of misc regfile writes
system.cpu3.icache.tags.replacements           112873                       # number of replacements
system.cpu3.icache.tags.tagsinuse          380.132282                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3718862                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           113265                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            32.833285                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   380.132282                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.742446                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.742446                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          392                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          389                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7793719                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7793719                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      3718862                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3718862                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      3718862                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3718862                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      3718862                       # number of overall hits
system.cpu3.icache.overall_hits::total        3718862                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       121365                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       121365                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       121365                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        121365                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       121365                       # number of overall misses
system.cpu3.icache.overall_misses::total       121365                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   1526188739                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1526188739                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   1526188739                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1526188739                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   1526188739                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1526188739                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      3840227                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3840227                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      3840227                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3840227                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      3840227                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3840227                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.031604                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.031604                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.031604                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.031604                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.031604                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.031604                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 12575.196630                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 12575.196630                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 12575.196630                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 12575.196630                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 12575.196630                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 12575.196630                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          330                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    25.384615                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst         8100                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         8100                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst         8100                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         8100                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst         8100                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         8100                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst       113265                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       113265                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst       113265                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       113265                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst       113265                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       113265                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   1262080507                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1262080507                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   1262080507                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1262080507                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   1262080507                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1262080507                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.029494                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.029494                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.029494                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.029494                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.029494                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.029494                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 11142.722880                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 11142.722880                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 11142.722880                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 11142.722880                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 11142.722880                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 11142.722880                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse     0.999989                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs          201                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          201                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::cpu3.itb.walker     0.999989                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::cpu3.itb.walker     0.062499                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.062499                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses          405                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses          405                       # Number of data accesses
system.cpu3.itb_walker_cache.ReadReq_hits::cpu3.itb.walker          201                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total          201                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::cpu3.itb.walker          201                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total          201                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::cpu3.itb.walker          201                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total          201                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::cpu3.itb.walker            1                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::cpu3.itb.walker            1                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total            1                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::cpu3.itb.walker            1                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total            1                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::cpu3.itb.walker        13000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total        13000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::cpu3.itb.walker        13000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total        13000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::cpu3.itb.walker        13000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total        13000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::cpu3.itb.walker          202                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total          202                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::cpu3.itb.walker          202                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total          202                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::cpu3.itb.walker          202                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total          202                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::cpu3.itb.walker     0.004950                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.004950                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::cpu3.itb.walker     0.004950                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.004950                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::cpu3.itb.walker     0.004950                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.004950                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::cpu3.itb.walker        13000                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total        13000                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::cpu3.itb.walker        13000                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total        13000                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::cpu3.itb.walker        13000                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total        13000                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu3.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::cpu3.itb.walker            1                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::cpu3.itb.walker            1                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::cpu3.itb.walker            1                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::cpu3.itb.walker        11000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total        11000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::cpu3.itb.walker        11000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total        11000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::cpu3.itb.walker        11000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total        11000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::cpu3.itb.walker     0.004950                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.004950                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::cpu3.itb.walker     0.004950                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.004950                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::cpu3.itb.walker     0.004950                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.004950                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu3.itb.walker        11000                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        11000                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::cpu3.itb.walker        11000                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total        11000                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::cpu3.itb.walker        11000                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total        11000                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu3.dtb_walker_cache.tags.replacements          152                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    11.728293                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs        84265                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs          164                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs   513.810976                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::cpu3.dtb.walker    11.728293                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::cpu3.dtb.walker     0.733018                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.733018                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses       169022                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses       169022                       # Number of data accesses
system.cpu3.dtb_walker_cache.ReadReq_hits::cpu3.dtb.walker        84265                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total        84265                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::cpu3.dtb.walker        84265                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total        84265                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::cpu3.dtb.walker        84265                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total        84265                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::cpu3.dtb.walker          164                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total          164                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::cpu3.dtb.walker          164                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total          164                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::cpu3.dtb.walker          164                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total          164                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::cpu3.dtb.walker      2485500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total      2485500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::cpu3.dtb.walker      2485500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total      2485500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::cpu3.dtb.walker      2485500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total      2485500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::cpu3.dtb.walker        84429                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total        84429                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::cpu3.dtb.walker        84429                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total        84429                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::cpu3.dtb.walker        84429                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total        84429                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::cpu3.dtb.walker     0.001942                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.001942                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::cpu3.dtb.walker     0.001942                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.001942                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::cpu3.dtb.walker     0.001942                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.001942                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::cpu3.dtb.walker 15155.487805                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 15155.487805                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::cpu3.dtb.walker 15155.487805                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 15155.487805                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::cpu3.dtb.walker 15155.487805                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 15155.487805                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu3.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::cpu3.dtb.walker          164                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total          164                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::cpu3.dtb.walker          164                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total          164                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::cpu3.dtb.walker          164                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total          164                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu3.dtb.walker      2156500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2156500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::cpu3.dtb.walker      2156500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total      2156500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::cpu3.dtb.walker      2156500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total      2156500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu3.dtb.walker     0.001942                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.001942                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::cpu3.dtb.walker     0.001942                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.001942                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::cpu3.dtb.walker     0.001942                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.001942                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu3.dtb.walker 13149.390244                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 13149.390244                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu3.dtb.walker 13149.390244                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 13149.390244                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu3.dtb.walker 13149.390244                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 13149.390244                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            13191                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          820.002906                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            8158098                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            14095                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           578.793757                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   820.002906                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.800784                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.800784                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          904                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          904                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         17026625                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        17026625                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      4974922                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4974922                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      3136698                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3136698                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data          412                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          412                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data      8111620                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8111620                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      8112032                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8112032                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       267973                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       267973                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        55839                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        55839                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data         1935                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         1935                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::cpu3.data       323812                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        323812                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       325747                       # number of overall misses
system.cpu3.dcache.overall_misses::total       325747                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   1874138400                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1874138400                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   1248617424                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1248617424                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   3122755824                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3122755824                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   3122755824                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3122755824                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      5242895                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      5242895                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      3192537                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3192537                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data         2347                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         2347                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      8435432                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8435432                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      8437779                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8437779                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.051112                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.051112                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.017490                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.017490                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.824457                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.824457                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.038387                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.038387                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.038606                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.038606                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data  6993.758326                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  6993.758326                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 22361.027669                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 22361.027669                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data  9643.731004                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  9643.731004                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data  9586.445382                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  9586.445382                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        48995                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             8299                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     5.903723                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         4178                       # number of writebacks
system.cpu3.dcache.writebacks::total             4178                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       127541                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       127541                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data          482                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          482                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       128023                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       128023                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       128023                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       128023                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       140432                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       140432                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        55357                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        55357                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data         1927                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         1927                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       195789                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       195789                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       197716                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       197716                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    590688001                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    590688001                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   1129825568                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1129825568                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data     30209000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     30209000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   1720513569                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1720513569                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   1750722569                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1750722569                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data    928202500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    928202500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data    928202500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    928202500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.026785                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.026785                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.017340                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.017340                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.821048                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.821048                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.023210                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.023210                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.023432                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.023432                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  4206.220811                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  4206.220811                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 20409.804867                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 20409.804867                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data 15676.699533                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 15676.699533                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data  8787.590564                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  8787.590564                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data  8854.733906                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  8854.733906                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
