

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Tue Jul 12 16:33:38 2022

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _TMR3ON	set	32136
    49  0000                     _OSCCON	set	4051
    50  0000                     _LATC2	set	31834
    51  0000                     _TRISC2	set	31906
    52  0000                     _T3CON	set	4017
    53  0000                     _CCP1IF	set	31986
    54  0000                     _TMR3	set	4018
    55  0000                     _CCP1CON	set	4029
    56  0000                     _CCPR1	set	4030
    57                           
    58                           ; #config settings
    59                           
    60                           	psect	cinit
    61  007FB6                     __pcinit:
    62                           	callstack 0
    63  007FB6                     start_initialization:
    64                           	callstack 0
    65  007FB6                     __initialization:
    66                           	callstack 0
    67  007FB6                     end_of_initialization:
    68                           	callstack 0
    69  007FB6                     __end_of__initialization:
    70                           	callstack 0
    71  007FB6  0100               	movlb	0
    72  007FB8  EFDE  F03F         	goto	_main	;jump to C main() function
    73                           
    74                           	psect	cstackCOMRAM
    75  000000                     __pcstackCOMRAM:
    76                           	callstack 0
    77  000000                     
    78                           ; 1 bytes @ 0x0
    79 ;;
    80 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    81 ;;
    82 ;; *************** function _main *****************
    83 ;; Defined at:
    84 ;;		line 5 in file "main.c"
    85 ;; Parameters:    Size  Location     Type
    86 ;;		None
    87 ;; Auto vars:     Size  Location     Type
    88 ;;		None
    89 ;; Return value:  Size  Location     Type
    90 ;;                  1    wreg      void 
    91 ;; Registers used:
    92 ;;		wreg, status,2
    93 ;; Tracked objects:
    94 ;;		On entry : 0/0
    95 ;;		On exit  : 0/0
    96 ;;		Unchanged: 0/0
    97 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    98 ;;      Params:         0       0       0       0       0       0       0       0       0
    99 ;;      Locals:         0       0       0       0       0       0       0       0       0
   100 ;;      Temps:          0       0       0       0       0       0       0       0       0
   101 ;;      Totals:         0       0       0       0       0       0       0       0       0
   102 ;;Total ram usage:        0 bytes
   103 ;; This function calls:
   104 ;;		Nothing
   105 ;; This function is called by:
   106 ;;		Startup code after reset
   107 ;; This function uses a non-reentrant model
   108 ;;
   109                           
   110                           	psect	text0
   111  007FBC                     __ptext0:
   112                           	callstack 0
   113  007FBC                     _main:
   114                           	callstack 31
   115  007FBC                     
   116                           ;main.c: 7:     OSCCON=0x72;
   117  007FBC  0E72               	movlw	114
   118  007FBE  6ED3               	movwf	211,c	;volatile
   119  007FC0                     
   120                           ;main.c: 8:     TRISC2=0;
   121  007FC0  9494               	bcf	3988,2,c	;volatile
   122  007FC2                     
   123                           ;main.c: 9:     LATC2=1;
   124  007FC2  848B               	bsf	3979,2,c	;volatile
   125                           
   126                           ;main.c: 10:     T3CON=0xC0;
   127  007FC4  0EC0               	movlw	192
   128  007FC6  6EB1               	movwf	177,c	;volatile
   129                           
   130                           ;main.c: 11:     CCP1CON=0x02;
   131  007FC8  0E02               	movlw	2
   132  007FCA  6EBD               	movwf	189,c	;volatile
   133                           
   134                           ;main.c: 12:     TMR3=0;
   135  007FCC  0E00               	movlw	0
   136  007FCE  6EB3               	movwf	179,c	;volatile
   137  007FD0  0E00               	movlw	0
   138  007FD2  6EB2               	movwf	178,c	;volatile
   139  007FD4                     
   140                           ;main.c: 13:     CCP1IF=0;
   141  007FD4  949E               	bcf	3998,2,c	;volatile
   142                           
   143                           ;main.c: 14:     CCPR1=1000;
   144  007FD6  0E03               	movlw	3
   145  007FD8  6EBF               	movwf	191,c	;volatile
   146  007FDA  0EE8               	movlw	232
   147  007FDC  6EBE               	movwf	190,c	;volatile
   148  007FDE                     
   149                           ;main.c: 15:     TMR3ON=1;
   150  007FDE  80B1               	bsf	4017,0,c	;volatile
   151  007FE0                     l24:
   152  007FE0  A49E               	btfss	3998,2,c	;volatile
   153  007FE2  EFF5  F03F         	goto	u11
   154  007FE6  EFF7  F03F         	goto	u10
   155  007FEA                     u11:
   156  007FEA  EFF0  F03F         	goto	l24
   157  007FEE                     u10:
   158  007FEE                     
   159                           ;main.c: 20:         CCP1IF=0;
   160  007FEE  949E               	bcf	3998,2,c	;volatile
   161  007FF0                     
   162                           ;main.c: 21:         TMR3=0;
   163  007FF0  0E00               	movlw	0
   164  007FF2  6EB3               	movwf	179,c	;volatile
   165  007FF4  0E00               	movlw	0
   166  007FF6  6EB2               	movwf	178,c	;volatile
   167  007FF8  EFF0  F03F         	goto	l24
   168  007FFC  EF00  F000         	goto	start
   169  008000                     __end_of_main:
   170                           	callstack 0
   171  0000                     
   172                           	psect	rparam
   173  0000                     
   174                           	psect	idloc
   175                           
   176                           ;Config register IDLOC0 @ 0x200000
   177                           ;	unspecified, using default values
   178  200000                     	org	2097152
   179  200000  FF                 	db	255
   180                           
   181                           ;Config register IDLOC1 @ 0x200001
   182                           ;	unspecified, using default values
   183  200001                     	org	2097153
   184  200001  FF                 	db	255
   185                           
   186                           ;Config register IDLOC2 @ 0x200002
   187                           ;	unspecified, using default values
   188  200002                     	org	2097154
   189  200002  FF                 	db	255
   190                           
   191                           ;Config register IDLOC3 @ 0x200003
   192                           ;	unspecified, using default values
   193  200003                     	org	2097155
   194  200003  FF                 	db	255
   195                           
   196                           ;Config register IDLOC4 @ 0x200004
   197                           ;	unspecified, using default values
   198  200004                     	org	2097156
   199  200004  FF                 	db	255
   200                           
   201                           ;Config register IDLOC5 @ 0x200005
   202                           ;	unspecified, using default values
   203  200005                     	org	2097157
   204  200005  FF                 	db	255
   205                           
   206                           ;Config register IDLOC6 @ 0x200006
   207                           ;	unspecified, using default values
   208  200006                     	org	2097158
   209  200006  FF                 	db	255
   210                           
   211                           ;Config register IDLOC7 @ 0x200007
   212                           ;	unspecified, using default values
   213  200007                     	org	2097159
   214  200007  FF                 	db	255
   215                           
   216                           	psect	config
   217                           
   218                           ;Config register CONFIG1L @ 0x300000
   219                           ;	PLL Prescaler Selection bits
   220                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   221                           ;	System Clock Postscaler Selection bits
   222                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   223                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   224                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   225  300000                     	org	3145728
   226  300000  00                 	db	0
   227                           
   228                           ;Config register CONFIG1H @ 0x300001
   229                           ;	Oscillator Selection bits
   230                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   231                           ;	Fail-Safe Clock Monitor Enable bit
   232                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   233                           ;	Internal/External Oscillator Switchover bit
   234                           ;	IESO = OFF, Oscillator Switchover mode disabled
   235  300001                     	org	3145729
   236  300001  08                 	db	8
   237                           
   238                           ;Config register CONFIG2L @ 0x300002
   239                           ;	Power-up Timer Enable bit
   240                           ;	PWRT = OFF, PWRT disabled
   241                           ;	Brown-out Reset Enable bits
   242                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   243                           ;	Brown-out Reset Voltage bits
   244                           ;	BORV = 3, Minimum setting 2.05V
   245                           ;	USB Voltage Regulator Enable bit
   246                           ;	VREGEN = OFF, USB voltage regulator disabled
   247  300002                     	org	3145730
   248  300002  1F                 	db	31
   249                           
   250                           ;Config register CONFIG2H @ 0x300003
   251                           ;	Watchdog Timer Enable bit
   252                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   253                           ;	Watchdog Timer Postscale Select bits
   254                           ;	WDTPS = 32768, 1:32768
   255  300003                     	org	3145731
   256  300003  1E                 	db	30
   257                           
   258                           ; Padding undefined space
   259  300004                     	org	3145732
   260  300004  FF                 	db	255
   261                           
   262                           ;Config register CONFIG3H @ 0x300005
   263                           ;	CCP2 MUX bit
   264                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   265                           ;	PORTB A/D Enable bit
   266                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   267                           ;	Low-Power Timer 1 Oscillator Enable bit
   268                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   269                           ;	MCLR Pin Enable bit
   270                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   271  300005                     	org	3145733
   272  300005  01                 	db	1
   273                           
   274                           ;Config register CONFIG4L @ 0x300006
   275                           ;	Stack Full/Underflow Reset Enable bit
   276                           ;	STVREN = ON, Stack full/underflow will cause Reset
   277                           ;	Single-Supply ICSP Enable bit
   278                           ;	LVP = OFF, Single-Supply ICSP disabled
   279                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   280                           ;	ICPRT = OFF, ICPORT disabled
   281                           ;	Extended Instruction Set Enable bit
   282                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   283                           ;	Background Debugger Enable bit
   284                           ;	DEBUG = 0x1, unprogrammed default
   285  300006                     	org	3145734
   286  300006  81                 	db	129
   287                           
   288                           ; Padding undefined space
   289  300007                     	org	3145735
   290  300007  FF                 	db	255
   291                           
   292                           ;Config register CONFIG5L @ 0x300008
   293                           ;	Code Protection bit
   294                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   295                           ;	Code Protection bit
   296                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   297                           ;	Code Protection bit
   298                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   299                           ;	Code Protection bit
   300                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   301  300008                     	org	3145736
   302  300008  0F                 	db	15
   303                           
   304                           ;Config register CONFIG5H @ 0x300009
   305                           ;	Boot Block Code Protection bit
   306                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   307                           ;	Data EEPROM Code Protection bit
   308                           ;	CPD = OFF, Data EEPROM is not code-protected
   309  300009                     	org	3145737
   310  300009  C0                 	db	192
   311                           
   312                           ;Config register CONFIG6L @ 0x30000A
   313                           ;	Write Protection bit
   314                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   315                           ;	Write Protection bit
   316                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   317                           ;	Write Protection bit
   318                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   319                           ;	Write Protection bit
   320                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   321  30000A                     	org	3145738
   322  30000A  0F                 	db	15
   323                           
   324                           ;Config register CONFIG6H @ 0x30000B
   325                           ;	Configuration Register Write Protection bit
   326                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   327                           ;	Boot Block Write Protection bit
   328                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   329                           ;	Data EEPROM Write Protection bit
   330                           ;	WRTD = OFF, Data EEPROM is not write-protected
   331  30000B                     	org	3145739
   332  30000B  E0                 	db	224
   333                           
   334                           ;Config register CONFIG7L @ 0x30000C
   335                           ;	Table Read Protection bit
   336                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   337                           ;	Table Read Protection bit
   338                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   339                           ;	Table Read Protection bit
   340                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   341                           ;	Table Read Protection bit
   342                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   343  30000C                     	org	3145740
   344  30000C  0F                 	db	15
   345                           
   346                           ;Config register CONFIG7H @ 0x30000D
   347                           ;	Boot Block Table Read Protection bit
   348                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   349  30000D                     	org	3145741
   350  30000D  40                 	db	64
   351                           tosu	equ	0xFFF
   352                           tosh	equ	0xFFE
   353                           tosl	equ	0xFFD
   354                           stkptr	equ	0xFFC
   355                           pclatu	equ	0xFFB
   356                           pclath	equ	0xFFA
   357                           pcl	equ	0xFF9
   358                           tblptru	equ	0xFF8
   359                           tblptrh	equ	0xFF7
   360                           tblptrl	equ	0xFF6
   361                           tablat	equ	0xFF5
   362                           prodh	equ	0xFF4
   363                           prodl	equ	0xFF3
   364                           indf0	equ	0xFEF
   365                           postinc0	equ	0xFEE
   366                           postdec0	equ	0xFED
   367                           preinc0	equ	0xFEC
   368                           plusw0	equ	0xFEB
   369                           fsr0h	equ	0xFEA
   370                           fsr0l	equ	0xFE9
   371                           wreg	equ	0xFE8
   372                           indf1	equ	0xFE7
   373                           postinc1	equ	0xFE6
   374                           postdec1	equ	0xFE5
   375                           preinc1	equ	0xFE4
   376                           plusw1	equ	0xFE3
   377                           fsr1h	equ	0xFE2
   378                           fsr1l	equ	0xFE1
   379                           bsr	equ	0xFE0
   380                           indf2	equ	0xFDF
   381                           postinc2	equ	0xFDE
   382                           postdec2	equ	0xFDD
   383                           preinc2	equ	0xFDC
   384                           plusw2	equ	0xFDB
   385                           fsr2h	equ	0xFDA
   386                           fsr2l	equ	0xFD9
   387                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRh          2C      0       0      20        0.0%
BITBIGSFRlhhh       13      0       0      21        0.0%
BITBIGSFRlhhl        9      0       0      22        0.0%
BITBIGSFRlhlh       12      0       0      23        0.0%
BITBIGSFRlhll        9      0       0      24        0.0%
BITBIGSFRllh         8      0       0      25        0.0%
BITBIGSFRlll        2B      0       0      26        0.0%
ABS                  0      0       0      27        0.0%
BIGRAM             7FF      0       0      28        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Tue Jul 12 16:33:38 2022

                     l24 7FE0                       l26 7FEE                       u10 7FEE  
                     u11 7FEA                      l711 7FD4                      l713 7FDE  
                    l705 7FBC                      l715 7FF0                      l707 7FC0  
                    l709 7FC2                     _TMR3 000FB2                     _main 7FBC  
                   start 0000             ___param_bank 000000                    ?_main 0000  
                  _CCPR1 000FBE                    _T3CON 000FB1                    _LATC2 007C5A  
        __initialization 7FB6             __end_of_main 8000                   ??_main 0000  
          __activetblptr 000000                   _CCP1IF 007CF2                   _OSCCON 000FD3  
                 _TMR3ON 007D88                   _TRISC2 007CA2                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7FB6            ___rparam_used 000001  
         __pcstackCOMRAM 0000                  _CCP1CON 000FBD                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FB6                  __ramtop 0800  
                __ptext0 7FBC     end_of_initialization 7FB6      start_initialization 7FB6  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
