 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : top_pipe
Version: O-2018.06
Date   : Thu Jan  9 19:06:24 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: top0/ID_stage/cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top0/ID_stage/clk_gate_instn_LW_SW_reg_2/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ID_stage           35000                 saed32hvt_ss0p95v125c
  top                140000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top0/ID_stage/cnt_reg_0_/CLK (DFFSSRX1_HVT)             0.00       0.00 r
  top0/ID_stage/cnt_reg_0_/Q (DFFSSRX1_HVT)               0.25       0.25 f
  top0/ID_stage/U149/Y (OR2X1_HVT)                        0.09       0.34 f
  top0/ID_stage/U213/Y (INVX0_HVT)                        0.04       0.37 r
  top0/ID_stage/U214/Y (NAND2X0_HVT)                      0.07       0.44 f
  top0/ID_stage/U223/Y (NOR2X0_HVT)                       0.13       0.57 r
  top0/ID_stage/U249/Y (NAND2X0_HVT)                      0.09       0.66 f
  top0/ID_stage/U250/Y (OR2X1_HVT)                        0.09       0.74 f
  top0/ID_stage/U251/Y (OR2X1_HVT)                        0.08       0.82 f
  top0/ID_stage/U252/Y (OR2X1_HVT)                        0.09       0.91 f
  top0/ID_stage/U253/Y (OR2X1_HVT)                        0.07       0.98 f
  top0/ID_stage/U254/Y (OR2X1_HVT)                        0.08       1.05 f
  top0/ID_stage/U255/Y (OR2X1_HVT)                        0.08       1.13 f
  top0/ID_stage/U256/Y (OR2X1_HVT)                        0.08       1.21 f
  top0/ID_stage/U277/Y (OR2X1_HVT)                        0.08       1.29 f
  top0/ID_stage/U278/Y (OR2X1_HVT)                        0.08       1.37 f
  top0/ID_stage/U292/Y (OR2X1_HVT)                        0.08       1.46 f
  top0/ID_stage/U295/Y (OR2X1_HVT)                        0.08       1.54 f
  top0/ID_stage/U298/Y (OR2X1_HVT)                        0.09       1.62 f
  top0/ID_stage/U133/Y (INVX0_HVT)                        0.03       1.66 r
  top0/ID_stage/U134/Y (INVX0_HVT)                        0.04       1.69 f
  top0/ID_stage/U299/Y (XNOR2X1_HVT)                      0.15       1.85 r
  top0/ID_stage/U356/Y (OR3X1_HVT)                        0.11       1.96 r
  top0/ID_stage/U357/Y (OA21X1_HVT)                       0.11       2.07 r
  top0/ID_stage/U358/Y (NOR4X1_HVT)                       0.15       2.22 f
  top0/ID_stage/U371/Y (NAND2X0_HVT)                      0.06       2.28 r
  top0/ID_stage/clk_gate_instn_LW_SW_reg_2/EN (SNPS_CLOCK_GATE_HIGH_ID_stage_mydesign_1)
                                                          0.00       2.28 r
  top0/ID_stage/clk_gate_instn_LW_SW_reg_2/latch/D (LATCHX1_HVT)
                                                          0.00       2.28 r
  data arrival time                                                  2.28

  clock clk' (rise edge)                                  1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  top0/ID_stage/clk_gate_instn_LW_SW_reg_2/latch/CLK (LATCHX1_HVT)
                                                          0.00       1.90 r
  time borrowed from endpoint                             0.38       2.28
  data required time                                                 2.28
  --------------------------------------------------------------------------
  data required time                                                 2.28
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                1.90   
  library setup time                                     -0.12   
  --------------------------------------------------------------
  max time borrow                                         1.78   
  actual time borrow                                      0.38   
  --------------------------------------------------------------


  Startpoint: top0/ID_EXE/EXE_ALUSrc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top0/EX_MEM/alu_result_v7_o_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_pipe           140000                saed32hvt_ss0p95v125c
  top                140000                saed32hvt_ss0p95v125c
  alu                70000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top0/ID_EXE/EXE_ALUSrc_reg/CLK (DFFSSRX1_HVT)           0.00 #     0.00 r
  top0/ID_EXE/EXE_ALUSrc_reg/Q (DFFSSRX1_HVT)             0.26       0.26 f
  top0/ID_EXE/EXE_ALUSrc (ID_EXE)                         0.00       0.26 f
  top0/EXE_stage/ALUSrc (EXE_stage)                       0.00       0.26 f
  top0/EXE_stage/alu/ALUSrc (alu)                         0.00       0.26 f
  top0/EXE_stage/alu/U188/Y (INVX1_HVT)                   0.06       0.32 r
  top0/EXE_stage/alu/U76/Y (INVX1_HVT)                    0.08       0.39 f
  top0/EXE_stage/alu/U7642/Y (AND2X1_HVT)                 0.09       0.48 f
  top0/EXE_stage/alu/U581/Y (AOI21X1_HVT)                 0.11       0.59 r
  top0/EXE_stage/alu/U569/Y (INVX0_HVT)                   0.05       0.64 f
  top0/EXE_stage/alu/U2618/Y (AND2X1_HVT)                 0.11       0.74 f
  top0/EXE_stage/alu/U831/Y (AO21X1_HVT)                  0.09       0.83 f
  top0/EXE_stage/alu/U477/Y (INVX0_HVT)                   0.05       0.88 r
  top0/EXE_stage/alu/U4661/Y (INVX0_HVT)                  0.04       0.92 f
  top0/EXE_stage/alu/U3709/Y (XOR2X1_HVT)                 0.15       1.07 r
  top0/EXE_stage/alu/U7883/Y (NOR2X0_HVT)                 0.12       1.19 f
  top0/EXE_stage/alu/U7913/Y (OAI21X1_HVT)                0.14       1.33 r
  top0/EXE_stage/alu/U7914/Y (AOI21X1_HVT)                0.11       1.44 f
  top0/EXE_stage/alu/U602/Y (OR2X1_HVT)                   0.06       1.51 f
  top0/EXE_stage/alu/U601/Y (NAND2X0_HVT)                 0.06       1.57 r
  top0/EXE_stage/alu/U600/Y (NAND2X0_HVT)                 0.06       1.63 f
  top0/EXE_stage/alu/U598/Y (AND2X1_HVT)                  0.09       1.72 f
  top0/EXE_stage/alu/U597/Y (OR2X1_HVT)                   0.07       1.79 f
  top0/EXE_stage/alu/U591/Y (NAND2X0_HVT)                 0.06       1.85 r
  top0/EXE_stage/alu/U8766/CO (FADDX1_HVT)                0.18       2.03 r
  top0/EXE_stage/alu/U8825/CO (FADDX1_HVT)                0.16       2.19 r
  top0/EXE_stage/alu/U8891/CO (FADDX1_HVT)                0.16       2.35 r
  top0/EXE_stage/alu/U8952/CO (FADDX1_HVT)                0.17       2.52 r
  top0/EXE_stage/alu/U9020/CO (FADDX1_HVT)                0.14       2.66 r
  top0/EXE_stage/alu/U9087/CO (FADDX1_HVT)                0.14       2.80 r
  top0/EXE_stage/alu/U9157/CO (FADDX1_HVT)                0.14       2.94 r
  top0/EXE_stage/alu/U9225/CO (FADDX1_HVT)                0.14       3.09 r
  top0/EXE_stage/alu/U9293/CO (FADDX1_HVT)                0.14       3.23 r
  top0/EXE_stage/alu/U9368/CO (FADDX1_HVT)                0.14       3.36 r
  top0/EXE_stage/alu/U378/Y (XOR2X1_HVT)                  0.10       3.46 r
  top0/EXE_stage/alu/U9376/Y (AO21X1_HVT)                 0.11       3.57 r
  top0/EXE_stage/alu/U2740/Y (AO21X1_HVT)                 0.07       3.64 r
  top0/EXE_stage/alu/alu_result_v7[31] (alu)              0.00       3.64 r
  top0/EXE_stage/alu_result_v7[31] (EXE_stage)            0.00       3.64 r
  top0/EX_MEM/alu_result_v7_i[31] (EX_MEM)                0.00       3.64 r
  top0/EX_MEM/alu_result_v7_o_reg_31_/D (DFFSSRX1_HVT)
                                                          0.00       3.64 r
  data arrival time                                                  3.64

  clock clk (rise edge)                                   3.80       3.80
  clock network delay (ideal)                             0.00       3.80
  top0/EX_MEM/alu_result_v7_o_reg_31_/CLK (DFFSSRX1_HVT)
                                                          0.00       3.80 r
  library setup time                                     -0.16       3.64
  data required time                                                 3.64
  --------------------------------------------------------------------------
  data required time                                                 3.64
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: top0/ID_EXE/EXE_ALUSrc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top0/EX_MEM/alu_result_v4_o_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_pipe           140000                saed32hvt_ss0p95v125c
  top                140000                saed32hvt_ss0p95v125c
  alu                70000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top0/ID_EXE/EXE_ALUSrc_reg/CLK (DFFSSRX1_HVT)           0.00 #     0.00 r
  top0/ID_EXE/EXE_ALUSrc_reg/Q (DFFSSRX1_HVT)             0.26       0.26 f
  top0/ID_EXE/EXE_ALUSrc (ID_EXE)                         0.00       0.26 f
  top0/EXE_stage/ALUSrc (EXE_stage)                       0.00       0.26 f
  top0/EXE_stage/alu/ALUSrc (alu)                         0.00       0.26 f
  top0/EXE_stage/alu/U188/Y (INVX1_HVT)                   0.06       0.32 r
  top0/EXE_stage/alu/U76/Y (INVX1_HVT)                    0.08       0.39 f
  top0/EXE_stage/alu/U7642/Y (AND2X1_HVT)                 0.09       0.48 f
  top0/EXE_stage/alu/U581/Y (AOI21X1_HVT)                 0.11       0.59 r
  top0/EXE_stage/alu/U569/Y (INVX0_HVT)                   0.05       0.64 f
  top0/EXE_stage/alu/U2618/Y (AND2X1_HVT)                 0.11       0.74 f
  top0/EXE_stage/alu/U12407/Y (AO21X1_HVT)                0.09       0.83 f
  top0/EXE_stage/alu/U475/Y (INVX0_HVT)                   0.04       0.87 r
  top0/EXE_stage/alu/U4663/Y (INVX0_HVT)                  0.04       0.91 f
  top0/EXE_stage/alu/U3711/Y (XOR2X1_HVT)                 0.15       1.06 r
  top0/EXE_stage/alu/U12408/Y (NOR2X0_HVT)                0.12       1.18 f
  top0/EXE_stage/alu/U12438/Y (OAI21X1_HVT)               0.14       1.32 r
  top0/EXE_stage/alu/U12439/Y (AOI21X1_HVT)               0.11       1.43 f
  top0/EXE_stage/alu/U42/Y (OAI21X1_HVT)                  0.16       1.59 r
  top0/EXE_stage/alu/U12892/Y (AOI21X1_HVT)               0.15       1.74 f
  top0/EXE_stage/alu/U41/Y (OAI21X1_HVT)                  0.16       1.89 r
  top0/EXE_stage/alu/U13284/CO (FADDX1_HVT)               0.17       2.06 r
  top0/EXE_stage/alu/U111/CO (FADDX1_HVT)                 0.15       2.22 r
  top0/EXE_stage/alu/U13406/CO (FADDX1_HVT)               0.16       2.38 r
  top0/EXE_stage/alu/U13466/CO (FADDX1_HVT)               0.15       2.53 r
  top0/EXE_stage/alu/U13532/CO (FADDX1_HVT)               0.14       2.67 r
  top0/EXE_stage/alu/U13598/CO (FADDX1_HVT)               0.14       2.81 r
  top0/EXE_stage/alu/U13668/CO (FADDX1_HVT)               0.14       2.96 r
  top0/EXE_stage/alu/U13734/CO (FADDX1_HVT)               0.14       3.10 r
  top0/EXE_stage/alu/U13801/CO (FADDX1_HVT)               0.14       3.24 r
  top0/EXE_stage/alu/U88/Y (NAND2X0_HVT)                  0.06       3.30 f
  top0/EXE_stage/alu/U86/Y (NAND2X0_HVT)                  0.06       3.36 r
  top0/EXE_stage/alu/U33/Y (XOR2X1_HVT)                   0.10       3.46 r
  top0/EXE_stage/alu/U13879/Y (AO21X1_HVT)                0.11       3.57 r
  top0/EXE_stage/alu/U2733/Y (AO21X1_HVT)                 0.07       3.64 r
  top0/EXE_stage/alu/alu_result_v4[31] (alu)              0.00       3.64 r
  top0/EXE_stage/alu_result_v4[31] (EXE_stage)            0.00       3.64 r
  top0/EX_MEM/alu_result_v4_i[31] (EX_MEM)                0.00       3.64 r
  top0/EX_MEM/alu_result_v4_o_reg_31_/D (DFFSSRX1_HVT)
                                                          0.00       3.64 r
  data arrival time                                                  3.64

  clock clk (rise edge)                                   3.80       3.80
  clock network delay (ideal)                             0.00       3.80
  top0/EX_MEM/alu_result_v4_o_reg_31_/CLK (DFFSSRX1_HVT)
                                                          0.00       3.80 r
  library setup time                                     -0.16       3.64
  data required time                                                 3.64
  --------------------------------------------------------------------------
  data required time                                                 3.64
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: top0/ID_EXE/EXE_ALUOp_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top0/EX_MEM/alu_result_v6_o_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_pipe           140000                saed32hvt_ss0p95v125c
  ID_EXE             8000                  saed32hvt_ss0p95v125c
  top                140000                saed32hvt_ss0p95v125c
  alu                70000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top0/ID_EXE/EXE_ALUOp_reg_0_/CLK (DFFSSRX1_HVT)         0.00 #     0.00 r
  top0/ID_EXE/EXE_ALUOp_reg_0_/QN (DFFSSRX1_HVT)          0.16       0.16 f
  top0/ID_EXE/U115/Y (INVX1_HVT)                          0.04       0.20 r
  top0/ID_EXE/EXE_ALUOp[0] (ID_EXE)                       0.00       0.20 r
  top0/EXE_stage/ALUOp[0] (EXE_stage)                     0.00       0.20 r
  top0/EXE_stage/alu/ALUOp[0] (alu)                       0.00       0.20 r
  top0/EXE_stage/alu/U79/Y (INVX1_HVT)                    0.05       0.25 f
  top0/EXE_stage/alu/U75/Y (AND2X1_HVT)                   0.12       0.38 f
  top0/EXE_stage/alu/U125/Y (INVX2_HVT)                   0.05       0.43 r
  top0/EXE_stage/alu/U4748/Y (INVX0_HVT)                  0.10       0.53 f
  top0/EXE_stage/alu/U127/Y (INVX1_HVT)                   0.09       0.62 r
  top0/EXE_stage/alu/U5516/Y (INVX0_HVT)                  0.11       0.73 f
  top0/EXE_stage/alu/U556/Y (AOI21X1_HVT)                 0.19       0.91 r
  top0/EXE_stage/alu/U4515/Y (INVX0_HVT)                  0.07       0.98 f
  top0/EXE_stage/alu/U6543/Y (INVX0_HVT)                  0.09       1.07 r
  top0/EXE_stage/alu/U9685/Y (NOR2X0_HVT)                 0.12       1.19 f
  top0/EXE_stage/alu/U9746/SO (HADDX1_HVT)                0.14       1.33 r
  top0/EXE_stage/alu/U9743/CO (FADDX1_HVT)                0.14       1.47 r
  top0/EXE_stage/alu/U9774/CO (FADDX1_HVT)                0.15       1.63 r
  top0/EXE_stage/alu/U9829/CO (FADDX1_HVT)                0.15       1.78 r
  top0/EXE_stage/alu/U9868/S (FADDX1_HVT)                 0.23       2.01 f
  top0/EXE_stage/alu/U9856/S (FADDX1_HVT)                 0.20       2.21 r
  top0/EXE_stage/alu/U9837/Y (NOR2X0_HVT)                 0.12       2.33 f
  top0/EXE_stage/alu/U159/Y (OAI21X2_HVT)                 0.14       2.47 r
  top0/EXE_stage/alu/U9907/Y (AOI21X1_HVT)                0.13       2.60 f
  top0/EXE_stage/alu/U2694/Y (OAI21X1_HVT)                0.13       2.73 r
  top0/EXE_stage/alu/U10115/Y (AOI21X1_HVT)               0.15       2.88 f
  top0/EXE_stage/alu/U6256/Y (OAI21X1_HVT)                0.16       3.04 r
  top0/EXE_stage/alu/U10726/Y (AO21X1_HVT)                0.12       3.16 r
  top0/EXE_stage/alu/U10792/CO (FADDX1_HVT)               0.14       3.29 r
  top0/EXE_stage/alu/U10800/CO (FADDX1_HVT)               0.14       3.43 r
  top0/EXE_stage/alu/U20/Y (XOR2X1_HVT)                   0.10       3.53 r
  top0/EXE_stage/alu/U2731/Y (AO21X1_HVT)                 0.11       3.64 r
  top0/EXE_stage/alu/alu_result_v6[31] (alu)              0.00       3.64 r
  top0/EXE_stage/alu_result_v6[31] (EXE_stage)            0.00       3.64 r
  top0/EX_MEM/alu_result_v6_i[31] (EX_MEM)                0.00       3.64 r
  top0/EX_MEM/alu_result_v6_o_reg_31_/D (DFFSSRX1_HVT)
                                                          0.00       3.64 r
  data arrival time                                                  3.64

  clock clk (rise edge)                                   3.80       3.80
  clock network delay (ideal)                             0.00       3.80
  top0/EX_MEM/alu_result_v6_o_reg_31_/CLK (DFFSSRX1_HVT)
                                                          0.00       3.80 r
  library setup time                                     -0.16       3.64
  data required time                                                 3.64
  --------------------------------------------------------------------------
  data required time                                                 3.64
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
