\# AI Accelerator for MNIST on FPGA



This project implements a neural network inference engine for MNIST digit classification on an FPGA using Verilog and PyTorch.



\## Features

\- 2-layer MLP trained in PyTorch

\- Dense layers and ReLU in Verilog

\- Memory-mapped inputs/weights using `.mem` files

\- Simulated in Vivado 2024.1

\- Successfully deployed on Xilinx Artix-7 FPGA



\## Tools

Python • PyTorch • Verilog • Vivado • Git • UART



\## Output

Classified MNIST image on hardware and printed result over UART.



