strict digraph "" {
	node [label="\N"];
	"2798:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f69334d0>",
		fillcolor=springgreen,
		label="2798:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2799:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6933510>",
		fillcolor=firebrick,
		label="2799:NS
rx_ack <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6933510>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2798:IF" -> "2799:NS"	 [cond="['go_rx_ack']",
		label=go_rx_ack,
		lineno=2798];
	"2797:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6933710>",
		fillcolor=firebrick,
		label="2797:NS
rx_ack <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6933710>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_2792:AL"	 [def_var="['rx_ack']",
		label="Leaf_2792:AL"];
	"2797:NS" -> "Leaf_2792:AL"	 [cond="[]",
		lineno=None];
	"2793:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f69338d0>",
		fillcolor=turquoise,
		label="2793:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"2794:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6933910>",
		fillcolor=springgreen,
		label="2794:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2793:BL" -> "2794:IF"	 [cond="[]",
		lineno=None];
	"2792:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6933c50>",
		clk_sens=True,
		fillcolor=gold,
		label="2792:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'go_rx_ack', 'go_error_frame', 'go_rx_ack_lim']"];
	"2792:AL" -> "2793:BL"	 [cond="[]",
		lineno=None];
	"2799:NS" -> "Leaf_2792:AL"	 [cond="[]",
		lineno=None];
	"2795:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6933ad0>",
		fillcolor=firebrick,
		label="2795:NS
rx_ack <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6933ad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2795:NS" -> "Leaf_2792:AL"	 [cond="[]",
		lineno=None];
	"2796:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6933950>",
		fillcolor=springgreen,
		label="2796:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2796:IF" -> "2798:IF"	 [cond="['go_rx_ack_lim', 'go_error_frame']",
		label="!((go_rx_ack_lim | go_error_frame))",
		lineno=2796];
	"2796:IF" -> "2797:NS"	 [cond="['go_rx_ack_lim', 'go_error_frame']",
		label="(go_rx_ack_lim | go_error_frame)",
		lineno=2796];
	"2794:IF" -> "2795:NS"	 [cond="['rst']",
		label=rst,
		lineno=2794];
	"2794:IF" -> "2796:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=2794];
}
