Creating asmprof
acPowerGen.py
Register format: "%r"[1..31]
Variables: disp30=30,imm7=7,imm22=22,an='',cond='a',disp22=22:s,simm13=13:s
Variable list: [['disp30', 30, False], ['imm7', 7, False], ['imm22', 22, False], ['an', '', False], ['cond', 'a', False], ['disp22', 22, 's'], ['simm13', 13, 's']]
Defining register syntax:  %%r%d
Register range: 1 to 31
Sample: %r19
filename: ldsb_reg_1.s
Sample:  ldsb [%r20 + %r23], %r10


Generating...
filename: ldsh_reg_1.s
Sample:  ldsh [%r28 + %r7], %r16


Generating...
filename: ldub_reg_1.s
Sample:  ldub [%r10 + %r5], %r6


Generating...
filename: lduh_reg_1.s
Sample:  lduh [%r1 + %r29], %r26


Generating...
filename: ld_reg_1.s
Sample:  ld [%r1 + %r18], %r30


Generating...
filename: ldd_reg_1.s
Sample:  ldd [%r23 + %r28], %r22


Generating...
filename: stb_reg_1.s
Sample:  stb %r31, [%r26 + %r3]


Generating...
filename: sth_reg_1.s
Sample:  sth %r24, [%r12 + %r30]


Generating...
filename: st_reg_1.s
Sample:  st %r22, [%r3 + %r11]


Generating...
filename: std_reg_1.s
Sample:  std %r15, [%r24 + %r6]


Generating...
filename: ldstub_reg_1.s
Sample:  ldstub [%r27 + %r24], %r2


Generating...
filename: swap_reg_1.s
Sample:  swap [%r24 + %r15], %r13


Generating...
filename: ldsb_imm_1.s
Sample:  ldsb [%r18 + %lo(-293)], %r24


Generating...
filename: ldsh_imm_1.s
Sample:  ldsh [%r14 + %lo(791)], %r7


Generating...
filename: ldub_imm_1.s
Sample:  ldub [%r12 + %lo(1057)], %r18


Generating...
filename: lduh_imm_1.s
Sample:  lduh [%r6 + %lo(-1631)], %r29


Generating...
filename: ld_imm_1.s
Sample:  ld [%r24 + %lo(1128)], %r29


Generating...
filename: ldd_imm_1.s
Sample:  ldd [%r23 + %lo(-1373)], %r24


Generating...
filename: stb_imm_1.s
Sample:  stb %r5, [%r17 + %lo(293)]


Generating...
filename: sth_imm_1.s
Sample:  sth %r27, [%r17 + %lo(-1744)]


Generating...
filename: st_imm_1.s
Sample:  st %r21, [%r14 + %lo(790)]


Generating...
filename: std_imm_1.s
Sample:  std %r20, [%r6 + %lo(1943)]


Generating...
filename: ldstub_imm_1.s
Sample:  ldstub [%r29 + %lo(-3403)], %r16


Generating...
filename: swap_imm_1.s
Sample:  swap [%r26 + %lo(-1423)], %r9


Generating...
filename: nop_1.s
Sample:  nop


Generating...
filename: sethi_1.s
Sample:  sethi 1287300, %r27


Generating...
filename: and_reg_1.s
Sample:  and %r8, %r19, %r27


Generating...
filename: and_imm_1.s
Sample:  and %r27, %lo(-1802), %r28


Generating...
filename: andcc_reg_1.s
Sample:  andcc %r11, %r4, %r9


Generating...
filename: andcc_imm_1.s
Sample:  andcc %r23, %lo(-3824), %r20


Generating...
filename: andn_reg_1.s
Sample:  andn %r6, %r13, %r22


Generating...
filename: andn_imm_1.s
Sample:  andn %r10, %lo(-3934), %r14


Generating...
filename: andncc_reg_1.s
Sample:  andncc %r13, %r20, %r14


Generating...
filename: andncc_imm_1.s
Sample:  andncc %r12, %lo(-391), %r28


Generating...
filename: or_reg_1.s
Sample:  or %r18, %r3, %r10


Generating...
filename: or_imm_1.s
Sample:  or %r25, %lo(-1720), %r22


Generating...
filename: orcc_reg_1.s
Sample:  orcc %r29, %r13, %r13


Generating...
filename: orcc_imm_1.s
Sample:  orcc %r20, %lo(-2496), %r7


Generating...
filename: orn_reg_1.s
Sample:  orn %r13, %r23, %r2


Generating...
filename: orn_imm_1.s
Sample:  orn %r13, %lo(-125), %r15


Generating...
filename: orncc_reg_1.s
Sample:  orncc %r1, %r20, %r30


Generating...
filename: orncc_imm_1.s
Sample:  orncc %r26, %lo(1419), %r31


Generating...
filename: xor_reg_1.s
Sample:  xor %r3, %r8, %r15


Generating...
filename: xor_imm_1.s
Sample:  xor %r12, %lo(-3139), %r20


Generating...
filename: xorcc_reg_1.s
Sample:  xorcc %r3, %r4, %r22


Generating...
filename: xorcc_imm_1.s
Sample:  xorcc %r31, %lo(2028), %r7


Generating...
filename: xnor_reg_1.s
Sample:  xnor %r2, %r30, %r18


Generating...
filename: xnor_imm_1.s
Sample:  xnor %r12, %lo(1902), %r22


Generating...
filename: xnorcc_reg_1.s
Sample:  xnorcc %r24, %r24, %r26


Generating...
filename: xnorcc_imm_1.s
Sample:  xnorcc %r28, %lo(220), %r5


Generating...
filename: sll_reg_1.s
Sample:  sll %r29, %r3, %r7


Generating...
filename: sll_imm_1.s
Sample:  sll %r15, %lo(-814), %r23


Generating...
filename: srl_reg_1.s
Sample:  srl %r17, %r10, %r18


Generating...
filename: srl_imm_1.s
Sample:  srl %r24, %lo(-1609), %r7


Generating...
filename: sra_reg_1.s
Sample:  sra %r3, %r3, %r2


Generating...
filename: sra_imm_1.s
Sample:  sra %r14, %lo(-1959), %r11


Generating...
filename: add_reg_1.s
Sample:  add %r31, %r16, %r16


Generating...
filename: add_imm_1.s
Sample:  add %r31, %lo(752), %r27


Generating...
filename: addcc_reg_1.s
Sample:  addcc %r26, %r21, %r9


Generating...
filename: addcc_imm_1.s
Sample:  addcc %r3, %lo(-1609), %r26


Generating...
filename: addx_reg_1.s
Sample:  addx %r28, %r6, %r4


Generating...
filename: addx_imm_1.s
Sample:  addx %r17, %lo(-1729), %r2


Generating...
filename: addxcc_reg_1.s
Sample:  addxcc %r1, %r28, %r31


Generating...
filename: addxcc_imm_1.s
Sample:  addxcc %r9, %lo(-1763), %r5


Generating...
filename: sub_reg_1.s
Sample:  sub %r24, %r9, %r16


Generating...
filename: sub_imm_1.s
Sample:  sub %r11, %lo(-3264), %r7


Generating...
filename: subcc_reg_1.s
Sample:  subcc %r28, %r9, %r24


Generating...
filename: subcc_imm_1.s
Sample:  subcc %r28, %lo(1308), %r7


Generating...
filename: subx_reg_1.s
Sample:  subx %r21, %r9, %r11


Generating...
filename: subx_imm_1.s
Sample:  subx %r9, %lo(-3296), %r28


Generating...
filename: subxcc_reg_1.s
Sample:  subxcc %r21, %r1, %r16


Generating...
filename: subxcc_imm_1.s
Sample:  subxcc %r18, %lo(1101), %r5


Generating...
filename: umulcc_imm_1.s
Sample:  umulcc %r2, %lo(-521), %r18


Generating...
filename: umul_imm_1.s
Sample:  umul %r4, %lo(366), %r2


Generating...
filename: umulcc_reg_1.s
Sample:  umulcc %r2, %r30, %r5


Generating...
filename: umul_reg_1.s
Sample:  umul %r8, %r20, %r27


Generating...
filename: smul_imm_1.s
Sample:  smul %r31, -2054, %r18


Generating...
filename: smulcc_imm_1.s
Sample:  smulcc %r1, %lo(1190), %r13


Generating...
filename: smul_reg_1.s
Sample:  smul %r3, %r16, %r1


Generating...
filename: smulcc_reg_1.s
Sample:  smulcc %r8, %r14, %r28


Generating...
filename: mulscc_reg_1.s
Sample:  mulscc %r24, %r22, %r9


Generating...
filename: mulscc_imm_1.s
Sample:  mulscc %r10, %lo(-2212), %r28


Generating...
filename: udiv_reg_1.s
Sample:  udiv %r22, %r22, %r9


Generating...
filename: udivcc_reg_1.s
Sample:  smul %r22, %r1, %r19


Generating...
filename: udiv_imm_1.s
Sample:  udiv %r4, %lo(-4039), %r20


Generating...
filename: udivcc_imm_1.s
Sample:  udivcc %r25, %lo(-1249), %r28


Generating...
filename: sdiv_reg_1.s
Sample:  sdiv %r31, %r10, %r3


Generating...
filename: sdivcc_reg_1.s
Sample:  sdivcc %r10, %r30, %r5


Generating...
filename: sdiv_imm_1.s
Sample:  sdiv %r16, %lo(1478), %r27


Generating...
filename: sdivcc_imm_1.s
Sample:  sdivcc %r18, %lo(588), %r27


Generating...
filename: save_reg_1.s
Sample:  save %r19, %r5, %r10


Generating...
filename: save_imm_1.s
Sample:  save %r29, %lo(-3436), %r4


Generating...
filename: restore_reg_1.s
Sample:  restore %r30, %r8, %r20


Generating...
filename: restore_imm_1.s
Sample:  restore %r26, %lo(-2528), %r2


Generating...
filename: ba_1.s
Sample:  b  317555


Generating...
filename: bn_1.s
Sample:  bn 455428


Generating...
filename: bne_1.s
Sample:  bne -1018049


Generating...
filename: be_1.s
Sample:  be -528081


Generating...
filename: bg_1.s
Sample:  bg 229853


Generating...
filename: ble_1.s
Sample:  ble -488931


Generating...
filename: bge_1.s
Sample:  bge 236968


Generating...
filename: bl_1.s
Sample:  bl -1865002


Generating...
filename: bgu_1.s
Sample:  bgu 547288


Generating...
filename: bleu_1.s
Sample:  bleu 238978


Generating...
filename: bcc_1.s
Sample:  bcc -1952265


Generating...
filename: bcs_1.s
Sample:  bcs -1115270


Generating...
filename: bpos_1.s
Sample:  bpos -915688


Generating...
filename: bneg_1.s
Sample:  bneg 660517


Generating...
filename: bvc_1.s
Sample:  bvc -1040428


Generating...
filename: bvs_1.s
Sample:  bvs -393356


Generating...
filename: call_1.s
Sample:  call 1000800358


Generating...
filename: rdy_1.s
Sample:  rd %y, %r27


Generating...
filename: jmpl_reg_1.s
Sample:  jmp %r12


Generating...
filename: jmpl_imm_1.s
Sample:  jmpl %r30 + 1027, %r22


Generating...
filename: wry_reg_1.s
Sample:  wr %r25, %y


Generating...
filename: wry_imm_1.s
Sample:  wr %r7, 1305, %y


Generating...
filename: trap_imm_1.s
Sample:  ta 2


Generating...
filename: trap_reg_1.s
Sample:  ta %r14


Generating...
filename: unimplemented_1.s
Sample:  unimp 3603059


Generating...
