#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025a508a4310 .scope module, "cpu_control_datapath_tb" "cpu_control_datapath_tb" 2 1;
 .timescale 0 0;
v0000025a5091fa60_0 .var "clk", 0 0;
v0000025a50920960_0 .var "instr", 7 0;
v0000025a50920b40_0 .var "reset", 0 0;
S_0000025a508abd30 .scope module, "DUT" "cpu_top" 2 7, 3 1 0, S_0000025a508a4310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "instr";
v0000025a5091dd00_0 .net "alu_op", 2 0, L_0000025a50920be0;  1 drivers
v0000025a5091db20_0 .net "alu_out", 7 0, v0000025a508a0120_0;  1 drivers
v0000025a5091ca40_0 .net "bus_a", 7 0, L_0000025a508a32b0;  1 drivers
v0000025a5091df80_0 .net "bus_b", 7 0, L_0000025a508a3470;  1 drivers
v0000025a5091c900_0 .net "c_alu", 0 0, L_0000025a50921360;  1 drivers
v0000025a5091e2a0_0 .net "clk", 0 0, v0000025a5091fa60_0;  1 drivers
v0000025a5091dbc0_0 .net "cw", 15 0, v0000025a508a01c0_0;  1 drivers
v0000025a5091d3a0_0 .net "flag_write", 0 0, L_0000025a509214a0;  1 drivers
v0000025a5091d440_0 .net "instr", 7 0, v0000025a50920960_0;  1 drivers
v0000025a5091d4e0_0 .net "ir_out", 7 0, v0000025a5091d6c0_0;  1 drivers
v0000025a5091c9a0_0 .net "reg_write", 0 0, L_0000025a50920280;  1 drivers
v0000025a5091e200_0 .net "reset", 0 0, v0000025a50920b40_0;  1 drivers
v0000025a5091dee0_0 .net "sel_a", 2 0, L_0000025a50920140;  1 drivers
v0000025a5091cb80_0 .net "sel_b", 2 0, L_0000025a50920a00;  1 drivers
v0000025a5091d620_0 .net "sel_d", 2 0, L_0000025a50920000;  1 drivers
v0000025a5091e020_0 .net "uaddr", 3 0, v0000025a5091ccc0_0;  1 drivers
v0000025a5091cc20_0 .net "z_alu", 0 0, L_0000025a509200a0;  1 drivers
S_0000025a508b2ea0 .scope module, "ALU" "alu" 3 57, 4 1 0, S_0000025a508abd30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 3 "opr";
    .port_info 3 /OUTPUT 8 "y";
    .port_info 4 /OUTPUT 1 "z";
    .port_info 5 /OUTPUT 1 "c";
v0000025a508a0ee0_0 .net *"_ivl_0", 31 0, L_0000025a509203c0;  1 drivers
L_0000025a50960160 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a508a0d00_0 .net *"_ivl_3", 23 0, L_0000025a50960160;  1 drivers
L_0000025a509601a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a508a0440_0 .net/2u *"_ivl_4", 31 0, L_0000025a509601a8;  1 drivers
v0000025a508a0bc0_0 .net "a", 7 0, L_0000025a508a32b0;  alias, 1 drivers
v0000025a508a0da0_0 .net "b", 7 0, L_0000025a508a3470;  alias, 1 drivers
v0000025a508a0580_0 .net "c", 0 0, L_0000025a50921360;  alias, 1 drivers
v0000025a508a0f80_0 .net "opr", 2 0, L_0000025a50920be0;  alias, 1 drivers
v0000025a508a0080_0 .var "temp", 8 0;
v0000025a508a0120_0 .var "y", 7 0;
v0000025a508a0b20_0 .net "z", 0 0, L_0000025a509200a0;  alias, 1 drivers
E_0000025a508c8b30 .event anyedge, v0000025a508a0f80_0, v0000025a508a0bc0_0, v0000025a508a0da0_0, v0000025a508a0080_0;
L_0000025a509203c0 .concat [ 8 24 0 0], v0000025a508a0120_0, L_0000025a50960160;
L_0000025a509200a0 .cmp/eq 32, L_0000025a509203c0, L_0000025a509601a8;
L_0000025a50921360 .part v0000025a508a0080_0, 8, 1;
S_0000025a508b3030 .scope module, "CM" "control_memory" 3 30, 5 1 0, S_0000025a508abd30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "addr";
    .port_info 1 /OUTPUT 16 "cw";
v0000025a508a04e0_0 .net "addr", 3 0, v0000025a5091ccc0_0;  alias, 1 drivers
v0000025a508a01c0_0 .var "cw", 15 0;
E_0000025a508c8570 .event anyedge, v0000025a508a04e0_0;
S_0000025a508b26d0 .scope module, "CU" "cu" 3 35, 6 1 0, S_0000025a508abd30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "cw";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "flag_write";
    .port_info 3 /OUTPUT 3 "sel_a";
    .port_info 4 /OUTPUT 3 "sel_b";
    .port_info 5 /OUTPUT 3 "sel_d";
    .port_info 6 /OUTPUT 3 "alu_op";
v0000025a508a0260_0 .net "alu_op", 2 0, L_0000025a50920be0;  alias, 1 drivers
v0000025a508a0300_0 .net "cw", 15 0, v0000025a508a01c0_0;  alias, 1 drivers
v0000025a508a0800_0 .net "flag_write", 0 0, L_0000025a509214a0;  alias, 1 drivers
v0000025a508a0620_0 .net "reg_write", 0 0, L_0000025a50920280;  alias, 1 drivers
v0000025a508a08a0_0 .net "sel_a", 2 0, L_0000025a50920140;  alias, 1 drivers
v0000025a508a0940_0 .net "sel_b", 2 0, L_0000025a50920a00;  alias, 1 drivers
v0000025a508a0c60_0 .net "sel_d", 2 0, L_0000025a50920000;  alias, 1 drivers
L_0000025a50920280 .part v0000025a508a01c0_0, 15, 1;
L_0000025a509214a0 .part v0000025a508a01c0_0, 14, 1;
L_0000025a50920140 .part v0000025a508a01c0_0, 11, 3;
L_0000025a50920a00 .part v0000025a508a01c0_0, 8, 3;
L_0000025a50920000 .part v0000025a508a01c0_0, 5, 3;
L_0000025a50920be0 .part v0000025a508a01c0_0, 2, 3;
S_0000025a508b2860 .scope module, "FLAGS" "flags" 3 66, 7 1 0, S_0000025a508abd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "flag_write";
    .port_info 3 /INPUT 1 "z_in";
    .port_info 4 /INPUT 1 "c_in";
    .port_info 5 /OUTPUT 1 "z";
    .port_info 6 /OUTPUT 1 "c";
v0000025a5091cf40_0 .var "c", 0 0;
v0000025a5091dc60_0 .net "c_in", 0 0, L_0000025a50921360;  alias, 1 drivers
v0000025a5091cfe0_0 .net "clk", 0 0, v0000025a5091fa60_0;  alias, 1 drivers
v0000025a5091e340_0 .net "flag_write", 0 0, L_0000025a509214a0;  alias, 1 drivers
v0000025a5091e7a0_0 .net "reset", 0 0, v0000025a50920b40_0;  alias, 1 drivers
v0000025a5091d260_0 .var "z", 0 0;
v0000025a5091e0c0_0 .net "z_in", 0 0, L_0000025a509200a0;  alias, 1 drivers
E_0000025a508c8e30 .event posedge, v0000025a5091cfe0_0;
S_0000025a508baf60 .scope module, "IR" "instruction_register" 3 16, 8 1 0, S_0000025a508abd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
v0000025a5091d080_0 .net "clk", 0 0, v0000025a5091fa60_0;  alias, 1 drivers
v0000025a5091e660_0 .net "in", 7 0, v0000025a50920960_0;  alias, 1 drivers
L_0000025a50960088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000025a5091ce00_0 .net "load", 0 0, L_0000025a50960088;  1 drivers
v0000025a5091d6c0_0 .var "out", 7 0;
S_0000025a508bb0f0 .scope module, "MS" "micro_sequencer" 3 23, 9 1 0, S_0000025a508abd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "opcode";
    .port_info 3 /OUTPUT 4 "uaddr";
v0000025a5091e3e0_0 .net "clk", 0 0, v0000025a5091fa60_0;  alias, 1 drivers
v0000025a5091d120_0 .net "opcode", 7 0, v0000025a5091d6c0_0;  alias, 1 drivers
v0000025a5091d8a0_0 .net "reset", 0 0, v0000025a50920b40_0;  alias, 1 drivers
v0000025a5091ccc0_0 .var "uaddr", 3 0;
S_0000025a508bd020 .scope module, "RF" "gpr" 3 45, 10 1 0, S_0000025a508abd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 3 "sel_a";
    .port_info 4 /INPUT 3 "sel_b";
    .port_info 5 /INPUT 3 "sel_d";
    .port_info 6 /INPUT 8 "data_in";
    .port_info 7 /OUTPUT 8 "bus_a";
    .port_info 8 /OUTPUT 8 "bus_b";
L_0000025a508a32b0 .functor BUFZ 8, L_0000025a5091fc40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000025a508a3470 .functor BUFZ 8, L_0000025a50921680, C4<00000000>, C4<00000000>, C4<00000000>;
v0000025a5091cea0_0 .net *"_ivl_0", 7 0, L_0000025a5091fc40;  1 drivers
v0000025a5091e160_0 .net *"_ivl_10", 4 0, L_0000025a509208c0;  1 drivers
L_0000025a50960118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025a5091da80_0 .net *"_ivl_13", 1 0, L_0000025a50960118;  1 drivers
v0000025a5091d760_0 .net *"_ivl_2", 4 0, L_0000025a5091fec0;  1 drivers
L_0000025a509600d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025a5091e480_0 .net *"_ivl_5", 1 0, L_0000025a509600d0;  1 drivers
v0000025a5091d580_0 .net *"_ivl_8", 7 0, L_0000025a50921680;  1 drivers
v0000025a5091cd60_0 .net "bus_a", 7 0, L_0000025a508a32b0;  alias, 1 drivers
v0000025a5091dda0_0 .net "bus_b", 7 0, L_0000025a508a3470;  alias, 1 drivers
v0000025a5091de40_0 .net "clk", 0 0, v0000025a5091fa60_0;  alias, 1 drivers
v0000025a5091d800_0 .net "data_in", 7 0, v0000025a508a0120_0;  alias, 1 drivers
v0000025a5091d300_0 .var/i "i", 31 0;
v0000025a5091e700 .array "r", 7 0, 7 0;
v0000025a5091e520_0 .net "reg_write", 0 0, L_0000025a50920280;  alias, 1 drivers
v0000025a5091d940_0 .net "reset", 0 0, v0000025a50920b40_0;  alias, 1 drivers
v0000025a5091d9e0_0 .net "sel_a", 2 0, L_0000025a50920140;  alias, 1 drivers
v0000025a5091e5c0_0 .net "sel_b", 2 0, L_0000025a50920a00;  alias, 1 drivers
v0000025a5091cae0_0 .net "sel_d", 2 0, L_0000025a50920000;  alias, 1 drivers
L_0000025a5091fc40 .array/port v0000025a5091e700, L_0000025a5091fec0;
L_0000025a5091fec0 .concat [ 3 2 0 0], L_0000025a50920140, L_0000025a509600d0;
L_0000025a50921680 .array/port v0000025a5091e700, L_0000025a509208c0;
L_0000025a509208c0 .concat [ 3 2 0 0], L_0000025a50920a00, L_0000025a50960118;
S_0000025a508abba0 .scope module, "shifter" "shifter" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 8 "out";
o0000025a508cc568 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000025a50920c80_0 .net "in", 7 0, o0000025a508cc568;  0 drivers
v0000025a509210e0_0 .var "out", 7 0;
o0000025a508cc5c8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000025a509205a0_0 .net "sel", 1 0, o0000025a508cc5c8;  0 drivers
E_0000025a508c8a30 .event anyedge, v0000025a509205a0_0, v0000025a50920c80_0;
    .scope S_0000025a508baf60;
T_0 ;
    %wait E_0000025a508c8e30;
    %load/vec4 v0000025a5091ce00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000025a5091e660_0;
    %assign/vec4 v0000025a5091d6c0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025a508bb0f0;
T_1 ;
    %wait E_0000025a508c8e30;
    %load/vec4 v0000025a5091d8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025a5091ccc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000025a5091d120_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025a5091ccc0_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025a5091ccc0_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025a5091ccc0_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025a5091ccc0_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025a508b3030;
T_2 ;
    %wait E_0000025a508c8570;
    %load/vec4 v0000025a508a04e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000025a508a01c0_0, 0, 16;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 12368, 0, 16;
    %store/vec4 v0000025a508a01c0_0, 0, 16;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 13536, 0, 16;
    %store/vec4 v0000025a508a01c0_0, 0, 16;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 14656, 0, 16;
    %store/vec4 v0000025a508a01c0_0, 0, 16;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000025a508bd020;
T_3 ;
    %wait E_0000025a508c8e30;
    %load/vec4 v0000025a5091d940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025a5091d300_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000025a5091d300_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000025a5091d300_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a5091e700, 0, 4;
    %load/vec4 v0000025a5091d300_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025a5091d300_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000025a5091e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000025a5091d800_0;
    %load/vec4 v0000025a5091cae0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a5091e700, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000025a508b2ea0;
T_4 ;
    %wait E_0000025a508c8b30;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000025a508a0080_0, 0, 9;
    %load/vec4 v0000025a508a0f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000025a508a0080_0, 0, 9;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0000025a508a0bc0_0;
    %pad/u 9;
    %load/vec4 v0000025a508a0da0_0;
    %pad/u 9;
    %add;
    %store/vec4 v0000025a508a0080_0, 0, 9;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0000025a508a0bc0_0;
    %pad/u 9;
    %load/vec4 v0000025a508a0da0_0;
    %pad/u 9;
    %sub;
    %store/vec4 v0000025a508a0080_0, 0, 9;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0000025a508a0bc0_0;
    %pad/u 9;
    %load/vec4 v0000025a508a0da0_0;
    %pad/u 9;
    %and;
    %store/vec4 v0000025a508a0080_0, 0, 9;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0000025a508a0bc0_0;
    %pad/u 9;
    %load/vec4 v0000025a508a0da0_0;
    %pad/u 9;
    %or;
    %store/vec4 v0000025a508a0080_0, 0, 9;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0000025a508a0bc0_0;
    %pad/u 9;
    %load/vec4 v0000025a508a0da0_0;
    %pad/u 9;
    %xor;
    %store/vec4 v0000025a508a0080_0, 0, 9;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0000025a508a0da0_0;
    %pad/u 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000025a508a0080_0, 0, 9;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0000025a508a0da0_0;
    %pad/u 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000025a508a0080_0, 0, 9;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %load/vec4 v0000025a508a0080_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000025a508a0120_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000025a508b2860;
T_5 ;
    %wait E_0000025a508c8e30;
    %load/vec4 v0000025a5091e7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025a5091d260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025a5091cf40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000025a5091e340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000025a5091e0c0_0;
    %assign/vec4 v0000025a5091d260_0, 0;
    %load/vec4 v0000025a5091dc60_0;
    %assign/vec4 v0000025a5091cf40_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000025a508a4310;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025a5091fa60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025a50920b40_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000025a508a4310;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0000025a5091fa60_0;
    %inv;
    %store/vec4 v0000025a5091fa60_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000025a508a4310;
T_8 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025a50920b40_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025a5091e700, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025a5091e700, 4, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000025a50920960_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 20 "$display", "R3 = %h", &A<v0000025a5091e700, 3> {0 0 0};
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000025a50920960_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 25 "$display", "R4 = %h", &A<v0000025a5091e700, 4> {0 0 0};
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000025a50920960_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 30 "$display", "R5 = %h", &A<v0000025a5091e700, 5> {0 0 0};
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000025a508abba0;
T_9 ;
    %wait E_0000025a508c8a30;
    %load/vec4 v0000025a509205a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0000025a50920c80_0;
    %store/vec4 v0000025a509210e0_0, 0, 8;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0000025a50920c80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000025a509210e0_0, 0, 8;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0000025a50920c80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000025a509210e0_0, 0, 8;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0000025a50920c80_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000025a50920c80_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025a509210e0_0, 0, 8;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench/cpu_control_datapath_tb.v";
    "rtl/top/cpu_top.v";
    "rtl/datapath/alu.v";
    "rtl/control/control_memory.v";
    "rtl/control/cu.v";
    "rtl/datapath/flags.v";
    "rtl/control/instruction_register.v";
    "rtl/control/micro_sequencer.v";
    "rtl/datapath/gpr.v";
    "rtl/datapath/shifter.v";
