-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
-- Date        : Tue Aug 24 09:01:38 2021
-- Host        : ugt-synth running 64-bit Ubuntu 16.04.7 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/bergauer/github/cms-l1-globaltrigger/mp7_ugt_legacy/firmware/ngc/rom_lut_muon_inv_dr_sq_9/rom_lut_muon_inv_dr_sq_9_sim_netlist.vhdl
-- Design      : rom_lut_muon_inv_dr_sq_9
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FB3921B2CDA673DDE59B1D4922EBDA79DB60D10EF8E4180EDEA76DF040922D9A",
      INIT_01 => X"7A5B1970711D9A5F44D2812FBB390D6191434A83F0A3E2262F6C306A0C28246B",
      INIT_02 => X"7E8705A22C749AC4F3BA5D7706EB28139694C3E0EAA26B6B24D013AA7584FD37",
      INIT_03 => X"562C87EFEF42D870FB3C8A6F96BCCFB3BE04DFC99FFEF7AC5B3E1EA683B318D5",
      INIT_04 => X"50D0AF0260310189BC1E48B1C1103CEF694888A22D85961D04091A8EFF18976B",
      INIT_05 => X"8949CE2A9157B32ABA4C3DB10B634E258291CB231EE3091B7BE5031B52407D65",
      INIT_06 => X"55446DA0FB61F2C1359FCFB38D3DE8D0E185A94D634D00F014E0C5D74728C186",
      INIT_07 => X"57FD33E5AF5FD319C218973EA9D796F64E330C87A34E59D496091A7A364F955A",
      INIT_08 => X"254F8F81EE40419D6C148D624CD8DFFFD82FE19913F9192E423934E1FB4D87A4",
      INIT_09 => X"D5104DD43CEC5C1582273639A707E4B574838728CE026E9A76F21C5C4D87A45F",
      INIT_0A => X"FA020A29E38E5FCD7069BBCCE170E08709F6C4EA9D5496B991A4115EC2E42BF0",
      INIT_0B => X"DCE5128593503F54086A45EE8A7DEB3813DF9C8F0C48A962CA23E463E5BF36AF",
      INIT_0C => X"5BF110EB852FEEF3C6081A4EA879E610999AD293FF3B8A1EA19535B65934B8EB",
      INIT_0D => X"D1C0D43CEB22E4509B7CC5A94AB816862419DC7F342D6D147AA6F59BA850B5F9",
      INIT_0E => X"B1CAD4FF4DBF758165A32710613B9E9B3DD303DE66CB1E4206384848497ED684",
      INIT_0F => X"65444567AC049E5C037C3B4FB98AC181F82ECD05D8569E7332380B9B1A78C523",
      INIT_10 => X"B83AF10C5CF0EA27B719E232FA3B03433F92A059BDDCA73D1EA61C60A3C4D5E6",
      INIT_11 => X"54E21ADB474BD9F07043D33E563BDB36044F69828A70562922E7CEC7D11D5AC9",
      INIT_12 => X"D0C0D1E416497CAFF8947385CA22AB569813E207714F4299B22D1F795A925176",
      INIT_13 => X"F87D9C55A79215014DE65A7A45CAFAC4FBFAC56EE42624EE2198ED317496A582",
      INIT_14 => X"0DF624A55A436EABA55A55B66B559314B43712734A68EAC22A8D890D097C66B6",
      INIT_15 => X"BAD4ED061E05D98B1A79F98A0A9A0967B0868E98B3EE2A55BB0A9C4128214B66",
      INIT_16 => X"7559F9546B2C98ADF4C768C4FDD170CAA77B2DBC083115C59E74591DBE3C88A0",
      INIT_17 => X"B2B6435A082ECBCFC7569E5FB9AC07F9EF281CAAD293ECCE292FE05C62136C5F",
      INIT_18 => X"82DB9AC05B3C62FC964459E5D72FDDE0A9AD392D9778BF5BAD292DA9AD17F940",
      INIT_19 => X"16D5E840ECBCCE14A070941EDCDE148D17F940EDDE149E5C5D72FDCD038E5D61",
      INIT_1A => X"70A40C964322234507F93EA6310FFF004A2A3E952FECCCDE4A192C73FDCBBCDF",
      INIT_1B => X"E159D27D3A18F6E5DDEF0258C049D28D6310FFF01357AD14A40C9754444568AC",
      INIT_1C => X"9C037BF48D26B0596532222223445677B50B62EB741EB9638F5D5D5E71B5E93D",
      INIT_1D => X"E6E6F8091A2B3B2AF1469CF259CE1468630DB96420ECA7524C4C5D6F82B4D6F7",
      INIT_1E => X"13579BDE01234444D83E950B50B5F92BD16BF49D26AE269C21FDCA976420EB96",
      INIT_1F => X"BBBBBA987541FC957F807F7E5C28E49D778889998875420DA3C5E709191907E4",
      INIT_20 => X"578ABBCCCBA9752F8092A2A19F6C27C0CCCCCCBA98641EA62A2A2907E4A05AF3",
      INIT_21 => X"A17D27C159CF1355851EA61C71B5E6E669D0358ABCDDDDCA5FA4E7092A2907D2",
      INIT_22 => X"641FC850C71B5E7F37BE135799AA98750A4D6F7F6D4AF59DDDDCCA9752FB73E8",
      INIT_23 => X"5E5D3A06B058CF13852EB72D82C5E6D48BDF12344331FDA7808F7D4A05AE258A",
      INIT_24 => X"8C047ACE011110EC3C5D5D4A16C058CEB9741D950B5F80901479BCDEEEDCA851",
      INIT_25 => X"E024567776531EA75C29E38D147ACDEE95FA4E70807E4A04AA987530D950B609",
      INIT_26 => X"7ACEF0110FECA740F6C16B047ADF01223D71A3B3A18E38D021FC963FA50A3C5D",
      INIT_27 => X"7CF358ACDEEEDCA83B29F5A048CF246794FA4D6F7F6D39E3B98641EA61C70A3B",
      INIT_28 => X"29F5B16AF258ACEE4E81A3B3A17D27C00DA73FA50A4D5D5C778776531EB73FA4",
      INIT_29 => X"A50A4E70808F5B16641FB840B60A3C4CBCCCCCB9752FB72D9D1479BDEEFEDCA8",
      INIT_2A => X"66665431EC851C72D03579ABBBA97630E49E27AE13578888708F7E4A059E258A",
      INIT_2B => X"B28E39D269DF24561A3B3B29F5AF48CF0B61B5F81918F6C2642FC840B60A3C5D",
      INIT_2C => X"0EC962E950A4E7F87776542FDA62E94F68ACDDEDDCB9741ED159CF1457888876",
      INIT_2D => X"E39E27BE2479BCDD8F7E4A06B048CF2492C5D5D5C39F5AE31D83E82B4D6E5C39",
      INIT_2E => X"B9752FC840B60A4D9A9987531EB840B6F12445555431FCA6BF258ACE001110FE",
      INIT_2F => X"18F6D39F49E26ADF6F80918F6D39E48D1C61B4E6F7F6E4B13FC83E94E82B3C4B",
      INIT_30 => X"8ABCCCCCBA8752FC58BDF1234454421F8D158CF13578999918D38C159CF24689",
      INIT_31 => X"B73E93E81B4D5D5C2FC951D83E82C5F7FDB9742EB72E94E81100FECA853FC84F",
      INIT_32 => X"4B18D38D26AE14796E6D4B18D38D26AEE7080808F5C28D37A4E82B4D5D5D4A17",
      INIT_33 => X"E0234556655421FDCF2579BCDEEEEEDC048BF2579BDEF0018D27B047BE13579A",
      INIT_34 => X"31EB840C83F94E82FECA8530C951C83DFFFEDB98530DA62E45666654320EB963",
      INIT_35 => X"F92B4C5D4C3A17D3A4F92C5E7F7F7E5C94FA50A4D7091A29C840C83E83D70A3B",
      INIT_36 => X"E49F49D26AD1479C8F6C27D27C059C037E6D4A17D28D26BF91A2A1906D39F5AF",
      INIT_37 => X"CE024568899999876ADF2468ABCDEEEE59D147ADF13568898D16AE259CE13578",
      INIT_38 => X"43210ECA8530C9511100FEDCA9742FC91122222110EDB97546789AABBAA98764",
      INIT_39 => X"40C840B61B60A4D730D962EA51C71C60531EB851D951C72DB98641FC962EA62D",
      INIT_3A => X"82B5E6F80807F6D4A5F92C5E7081908F0B50A5E82B4D6E6E84FB60B50A3D6F81",
      INIT_3B => X"E5C3906C27D27C054C3B2906D39F4AF4D6E6D5C4B18E5B0692B4C4C4C3A18F5B",
      INIT_3C => X"27C059D047AD0357D28D16BF37BE158AB06C16C059E269D0B18E4AF5AF48D159",
      INIT_3D => X"358ACE0234677888369CE13579BCDEF059C0369CE024689AAF37AE158ADF2467",
      INIT_3E => X"DDEEEEEEDDCBA8752345667777665432BCEF012333333321589BDE0123344444",
      INIT_3F => X"EDBA86420DB852FBA98765310EB9741E8887654320ECA86399A9998765421FDB",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => addra(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 4),
      DOADO(3 downto 0) => douta(3 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"498E64E3B338998F4CC36670273CB38F99C3D8E0CCF04C786E3E663F663F663F",
      INITP_01 => X"55ADAA5255A4AA5B95A64A49A5B652492D3696C84B27A4989267499826C79331",
      INITP_02 => X"2DADDAD6A52B5AD5A56A5AB5A5565AAAA5554AAAB5546AADD54AAA95552BAA56",
      INITP_03 => X"7333CCCC3333CCCC99B3664C99B2364DC9B232494DB692496DB4924B6DA5D25A",
      INITP_04 => X"E3C78E1C38E3E38E8E3838E7E71C9C7371CEC63918C66319CC67399CE67398CC",
      INITP_05 => X"0F837C1FE07883E11F07783CE1F007873E1EF0F0C3C31E1E7870C3C70E1C3871",
      INITP_06 => X"F00F807F03FC1FC0FE03F01F80FE07F03F81FC0FE07E03F01F817C0FF07E83F0",
      INITP_07 => X"003F03FF3FFCFFC0FE00E003003F01FF1FF8FFC0FC00E00F007F07FC3FE0FE00",
      INITP_08 => X"0001001F01FF1FFFFFFEFFE0FE00E0000003003F03FF3FFFFFF0FF00F0008007",
      INITP_09 => X"7FFFFFFFFFFFFFF0FF00E00000000000000F01FF1FFFFFFFFFFCFFC0FC00C000",
      INITP_0A => X"00000001003F07FFFFFFFFFFFFFFFFFFFFF0FE00C000000000000000001F03FF",
      INITP_0B => X"000000000000000F03FF7FFFFFFFFFFFFFFFFFFFFFFFFFC0F800000000000000",
      INITP_0C => X"0000003F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF00E000000000000000",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFF80E00000000000000000000000000000000000",
      INITP_0E => X"000000000000000000000000000000000000001F0FFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0E0000000000000000000",
      INIT_00 => X"50BB2EA92BB74BE78D3DF6BA8860443255C033AE31BC50EE9444FDC18F674B3A",
      INIT_01 => X"2892047DFF891BB75B09C1834F2607F441AC1E981BA539D57B2AE2A5724A2D1B",
      INIT_02 => X"D941B027A62DBD56F7A35716DEB29079066EDF57D861F28C30DC93531EF3D3BE",
      INIT_03 => X"63C733A622A531C6630ABA733705DEC1A30976EC69EF7D13B35C0FCB92623E25",
      INIT_04 => X"C7278EFD73F278089F40EA9E5B22F4D01A7CE557D051DA6C07AB580FCF9A7050",
      INIT_05 => X"0761C32C9D15951EAF48EB974C0BD4A86BC92D990D880C982DCA7020DA9D6B43",
      INIT_06 => X"2478D4369F10890A9324BE610DC3824B9AF150B52397149926BC5A02B36D3100",
      INIT_07 => X"216EC21C7EE757CF4FD76801A24D01BFA6F74FAD1380F571F68318B65D0DC78B",
      INIT_08 => X"FF4490E23B9B0271E764EA780EAD550594DD2D83E145B1249F22AE41DD8230E7",
      INIT_09 => X"C1FE408AD92F8DF15CCF49CB55E7812463A4EC398EE94BB5259E1EA636CE6F19",
      INIT_0A => X"699DD6165BA7FA53B31987FD7AFE8B1F18508ED31E6FC7258BF86CE86BF68A26",
      INIT_0B => X"FA245489C4054D9AEE49AA1281F876FBB4E3185293D9267AD4349C0B81FE8411",
      INIT_0C => X"7697BCE7174D89CA1260B40E70D846BD3B608ABBF02C6DB50357B2137BEB61DF",
      INIT_0D => X"E1F712325781B1E72162A9F648A20168AEC9E90E39699FDB1C63B1045EBF2695",
      INIT_0E => X"3C47586D87A5C9F220548DCB105AAA01102137517195BFEE235D9DE22E80D836",
      INIT_0F => X"8A8B909AA9BCD3F011376393C905468C646B768599B2D0F21A4779B1EE3179C8",
      INIT_10 => X"CDC4BFBDC0C8D3E3F8112E5179A5D70DADA9A9ADB6C3D4EB05254A73A2D60F4E",
      INIT_11 => X"09F5E5D8D0CBCBCFD6E2F308213F6188ECDDD3CCC9CAD0DAE8FA112D4D729CCB",
      INIT_12 => X"3E2005EEDACABEB5B0AFB3BAC5D4E800240BF5E4D6CBC5C2C4C9D3E1F30A2544",
      INIT_13 => X"6F472200E1C5AD99887A706A68696F78573414F7DEC8B6A79C959292969FABBC",
      INIT_14 => X"9F6C3C10E6C09C7C5F452F1C0C00F7F2875A2F08E4C3A58A73604F433A343235",
      INIT_15 => X"CD915821EDBB8D613813F0D0B49A8471B67F4A18E9BD946E4B2C0FF6DFCDBDB1",
      INIT_16 => X"FEB87433F5B9804916E4B68A613B18F8E5A4662AF0BA865526FBD2AC8A6A4D33",
      INIT_17 => X"30E1944A02BC7837F8BC824B16E3B48717CC843EFBBA7B3F06CF9B693A0EE5BE",
      INIT_18 => X"670FB96513C4762BE19A5613D3955A204BF8A6570ABF7630ECAA6B2EF3BB8552",
      INIT_19 => X"A342E3872CD37B26D38233E59A510AC68428CE751FCA7827D98D43FBB57231F2",
      INIT_1A => X"E57C15AF4BE9892ACE731AC26D19C878C35EFB9A3ADD8127CF7925D38234E79D",
      INIT_1B => X"2DBD4DE07309A038D26E0CAB4BEE9238089B30C65EF89330CF6F11B55B02AB56",
      INIT_1C => X"7E058E19A532C050E275099F37CF6A0655E06DFB8B1CAF43D97009A33FDD7C1D",
      INIT_1D => X"D657D85BDF65EB73FD8713A02FBF50E3A92DB239C14AD561EE7D0D9E31C55BF2",
      INIT_1E => X"37B12CA724A222A223A62AAF35BC45CF06830180018205890F951DA630BC49D7",
      INIT_1F => X"A21589FE74EB63DC56D14ECB49C849CA6CE259D14BC541BD3BBA3ABB3DC145CB",
      INIT_20 => X"1682F05FCE3FB02295097EF46BE35CD5DB4ABB2DA01388FE74EC64DE58D450CE",
      INIT_21 => X"93FA62CA339E0974E14EBC2C9B0C7EF053BD2893FF6DDB4AB92A9C0E82F66BE1",
      INIT_22 => X"1B7CDE40A4086DD339A00871DA44AF1AD63A9E046AD139A20B76E14CB9269403",
      INIT_23 => X"AC0864C2207EDD3D9EFF61C3268AEE5462C12080E042A4066ACE3398FE65CD35",
      INIT_24 => X"479EF64EA6005AB40F6BC72381DF3D9CF852AC0662BD1A77D53392F252B31476",
      INIT_25 => X"EC3F91E5388DE1378DE33A91E9419AF398ED4298EE459CF44CA5FF59B30E6AC6",
      INIT_26 => X"9BE93786D52575C51668BA0C5FB205594393E33485D72A7DD02478CD2278CE25",
      INIT_27 => X"549EE8327DC81460ACF94694E2307FCEF7428EDB2875C31160AFFE4E9EEF4092",
      INIT_28 => X"175DA3E93077BE064E96DF2871BB0550B5FC448CD51E68B1FC4691DC2874C00D",
      INIT_29 => X"E42567AAED3073B7FB3F84C90E5399DF7CC004488DD2175DA3E93077BE064E96",
      INIT_2A => X"B9F83675B4F33373B3F43475B7F83A7C4D8DCE0E4F90D2145698DB1E61A4E82C",
      INIT_2B => X"98D30E4A85C1FE3A77B3F12E6BA9E7252864A1DE1B5997D5145291D0104F8FCF",
      INIT_2C => X"80B8F0286199D20B457EB8F22C66A0DB0B447EB8F22C67A1DC17538ECA06427F",
      INIT_2D => X"71A6DB10457BB1E71D538AC0F72E659CF72E649BD2094078AFE71F5890C9013A",
      INIT_2E => X"6A9CCF01346699CCFF33669ACD013569ED205487BBF024588DC2F72C6196CC01",
      INIT_2F => X"6C9CCBFB2B5B8BBBEC1C4D7DAEDF1041EA1B4C7DAEDF114274A6D80A3D6FA1D4",
      INIT_30 => X"76A3D0FD2B5886B3E10F3D6B99C7F624F01E4D7BAAD807366594C4F3225282B2",
      INIT_31 => X"88B3DD08335E89B5E00B37628EBAE511FE2A5682AEDA06335F8CB9E5123F6C9A",
      INIT_32 => X"A2CAF21B446D95BEE7103A638CB5DF08143D6791BAE40E38638DB7E10C36618C",
      INIT_33 => X"C3E90F365C83AAD1F71E456C93BAE209315980A8CFF71F466E96BEE60F375F87",
      INIT_34 => X"EB0F34587DA1C6EB1034597EA3C8ED12567BA1C6EC11375D82A8CEF41A40668C",
      INIT_35 => X"1A3D5F82A5C7EA0D30537699BCDF022582A5C8EC1033577B9FC3E70A2E52779B",
      INIT_36 => X"507192B3D3F4153758799ABBDCFD1F40B4D6F8193B5D7FA1C3E507294B6D8FB1",
      INIT_37 => X"8CACCBEA0929486787A6C6E504244363ED0D2D4D6E8EAECEEE0F2F4F6F90B0D0",
      INIT_38 => X"CFED0B284664819FBDDBF9163452708E2D4B6A88A7C5E40221405E7D9BBAD9F7",
      INIT_39 => X"1834516D89A5C1DEFA16334F6B88A4C07390ADCAE704213E5B7895B2CFEC0926",
      INIT_3A => X"67829DB7D2ED08233E59738EA9C4DFFABFDAF6112D48647F9BB7D2EE0925405C",
      INIT_3B => X"BBD5EE08213B556E88A1BBD4EE07213A102B455F7993ADC8E2FC16304B657F99",
      INIT_3C => X"152E465E768FA7BFD8F0082039516981688199B2CBE4FD162F48617A92ABC4DD",
      INIT_3D => X"758CA3BAD1E8FF162E455C738AA1B8CFC4DCF40B233B536A829AB1C9E0F81027",
      INIT_3E => X"D9EF051B31475D73899FB5CBE1F70D22263D536A8097AEC4DBF1081E354B6178",
      INIT_3F => X"42576C8196ABC0D5EAFF14293D52677C8DA2B8CEE3F80E23394E64798EA4B9CE",
      INIT_40 => X"B0C4D8EC0014283C5064788CA0B3C7DBF90D22364B5F74889CB1C5DAEE02162B",
      INIT_41 => X"2336495C6F8295A8BBCEE1F4071A2D3F697D90A4B7CBDEF205182C3F5366798D",
      INIT_42 => X"9AACBED1E3F507192B3D4F61738597A9DEF00316283B4E60738598AABDCFE1F4",
      INIT_43 => X"152738495B6C7D8FA0B1C2D3E5F6071857697B8C9EB0C2D3E5F7081A2B3D4E60",
      INIT_44 => X"95A5B6C6D7E7F80819293A4A5A6B7B8BD4E5F60718293A4B5C6D7D8E9FB0C0D1",
      INIT_45 => X"182838475767778796A6B6C5D5E4F4035666768697A7B7C7D7E7F70717273747",
      INIT_46 => X"9FAEBDCCDCEBFA091827364553627180DBEBFA09192838475766758494A3B2C1",
      INIT_47 => X"2A3847556472818F9DACBAC8D6E4F301647382909FAEBDCBDAE9F70614233140",
      INIT_48 => X"B8C6D4E2F0FD0B192734424F5D6B7886F1FF0D1B29374553616F7D8B99A7B5C3",
      INIT_49 => X"4A5765727F8C99A6B4C1CEDBE8F5010E818E9CA9B7C4D2DFEDFA0715222F3C49",
      INIT_4A => X"DFECF805121E2B3844515D6976828F9B14212E3B4855626F7B8895A2AEBBC8D4",
      INIT_4B => X"7784909CA8B4C0CCD8E4F0FC08131F2BABB7C4D0DCE9F5010E1A26323E4A5662",
      INIT_4C => X"131E2A36414D58646F7B86919DA8B3BF45515C6874808C97A3AFBBC6D2DDE9F4",
      INIT_4D => X"B1BCC7D2DDE9F4FF0A141F2A35404B56E1EDF8040F1A26313C47525D69747F8A",
      INIT_4E => X"525D67727D87929CA7B1BCC6D1DBE5F0818C97A2ADB8C2CDD8E3EDF8030D1822",
      INIT_4F => X"F6000A151F29333D47515B656F79838D242E39434D58626D77818B95A0AAB4BE",
      INIT_50 => X"9DA6B0BAC4CDD7E1EBF4FE07111A242DC9D3DDE7F1FB050F19222C364049535D",
      INIT_51 => X"464F58626B757E87909AA3ACB5BEC7D0717A848E97A1AAB4BDC7D0D9E3ECF5FF",
      INIT_52 => X"F1FA030C151E273039424B535C656E761B242E374049525B646D767F88919AA3",
      INIT_53 => X"9FA8B1B9C2CAD3DCE4EDF5FD060E171FC8D1DAE2EBF4FD060E1720283139424A",
      INIT_54 => X"4F58606871798189929AA2AAB2BAC2CA7780889099A1AAB2BBC3CBD3DCE4ECF4",
      INIT_55 => X"020A121A222A323A4149515961687078283139414951596169717981899199A1",
      INIT_56 => X"B7BEC6CED5DDE4ECF4FB030A11192028DCE4ECF3FB030B131A222A313940484F",
      INIT_57 => X"6D757C838B9299A1A8AFB6BDC5CCD3DA9299A1A8B0B7BFC6CDD5DCE3EBF2F900",
      INIT_58 => X"262D343B424950575E656C737A81888E4951585F666D757C838A91989FA6ADB4",
      INIT_59 => X"E1E7EEF5FC030910171E242B31383E45030A11181F262D333A41484F555C6369",
      INIT_5A => X"9DA4AAB1B7BEC4CBD1D8DEE4EBF1F7FEBFC5CCD3D9E0E7EDF4FA01070E141B21",
      INIT_5B => X"5B62686E757B81878E949AA0A6ACB2B87C82898F969CA3A9AFB6BCC2C8CED5DB",
      INIT_5C => X"1B22282E343A40464C52585E63696F753B41484E545A60666D73797F858B9096",
      INIT_5D => X"DDE3E9EFF5FA00060C12171D23282E33FC02080E141A20262C31373D43494E54",
      INIT_5E => X"A1A6ACB2B7BDC2C8CDD3D8DEE3E9EEF4BFC4CAD0D6DBE1E7ECF2F8FD03080E13",
      INIT_5F => X"666B70767B81868B91969BA1A6ABB0B583888E94999FA4A9AFB4BABFC4CACFD4",
      INIT_60 => X"2C31373C41464B51565B60656A6F7479494E53595E63696E73787D83888D9297",
      INIT_61 => X"F4F9FE03080D12171C21262B3035393E10151A1F242A2F34393E43484D52575B",
      INIT_62 => X"BDC2C7CCD1D6DBDFE4E9EEF2F7FC0005D9DEE3E8ECF1F6FB00050A0E13181D21",
      INIT_63 => X"888D92969BA0A4A9AEB2B7BBC0C4C9CDA3A7ACB1B6BBBFC4C9CDD2D7DBE0E4E9",
      INIT_64 => X"54595E62676B7074787D81868A8E93976E73777C81858A8E93979CA0A5A9AEB2",
      INIT_65 => X"22262B2F33383C4045494D51565A5E623B3F44484D51565A5E63676B7074787C",
      INIT_66 => X"F1F5F9FD01060A0E12161A1E22272B2F090D12161A1F23272B2F34383C404448",
      INIT_67 => X"C0C5C9CDD1D5D9DDE1E5E9EDF1F5F8FCD8DCE1E5E9EDF1F5F9FD0105090D1115",
      INIT_68 => X"9195999DA1A5A9ADB1B5B9BCC0C4C8CBA9ADB1B5B9BDC1C5C9CDD1D4D8DCE0E4",
      INIT_69 => X"64686B6F73777B7E8286898D9194989C7A7E82868A8E9296999DA1A5A8ACB0B3",
      INIT_6A => X"373B3E42464A4D5154585C5F63666A6D4D5155595C6064676B6F72767A7D8184",
      INIT_6B => X"0B0F13161A1D2124282B2F3236393C402125282C3033373A3E4145484C4F5356",
      INIT_6C => X"E1E4E8EBEFF2F6F9FC0003060A0D1013F6FAFD0104080B0F1215191C1F232629",
      INIT_6D => X"B7BBBEC1C5C8CBCFD2D5D8DCDFE2E5E8CCCFD3D6DADDE0E4E7EAEEF1F4F7FBFE",
      INIT_6E => X"8F9295999C9FA2A5A8ACAFB2B5B8BBBEA3A6AAADB0B3B7BABDC0C3C7CACDD0D3",
      INIT_6F => X"676A6E7174777A7D808386898C8F92957B7E8184888B8E9194979A9DA0A3A6A9",
      INIT_70 => X"4144474A4D505356595C5E6164676A6D54575A5D606366696C6F7275787B7E81",
      INIT_71 => X"1B1E212427292C2F3235383B3D4043462E313437393C3F4245484B4E51535659",
      INIT_72 => X"F6F9FCFE0104070A0C0F1215171A1D1F080B0E111417191C1F2225272A2D3032",
      INIT_73 => X"D2D5D7DADDE0E2E5E8EAEDF0F2F5F7FAE4E7E9ECEFF2F4F7FAFDFF0205070A0D",
      INIT_74 => X"AFB1B4B7B9BCBEC1C4C6C9CBCED0D3D5C0C3C5C8CBCED0D3D6D8DBDDE0E2E5E8",
      INIT_75 => X"8C8F919496999B9EA1A3A6A8AAADAFB29DA0A2A5A8AAADAFB2B5B7BABCBFC1C3",
      INIT_76 => X"6A6D6F727477797C7E818385888A8D8F7B7E808385888A8D8F929497999B9EA0",
      INIT_77 => X"494C4E515356585A5D5F616466686B6D5A5C5F616466696B6D70727477797B7E",
      INIT_78 => X"292C2E303335373A3C3E40434547494C393C3E404345474A4C4E515355585A5C",
      INIT_79 => X"0A0C0E111315171A1C1E20222527292B191C1E20232527292C2E30323537393B",
      INIT_7A => X"EBEDEFF2F4F6F8FAFCFF01030507090BFAFCFF010305080A0C0E10121517191B",
      INIT_7B => X"CDCFD1D3D5D7DADCDEE0E2E4E6E8EAECDCDEE0E2E4E7E9EBEDEFF1F3F5F7F9FC",
      INIT_7C => X"AFB1B3B5B8BABCBEC0C2C4C6C8CACCCEBEC0C2C4C6C8CBCDCFD1D3D5D7D9DBDD",
      INIT_7D => X"929496989A9C9EA0A2A4A6A8AAACAEB0A1A3A5A7A9ABADAFB1B3B5B7B9BBBDBF",
      INIT_7E => X"76787A7C7E8082848688898B8D8F91938486888A8C8E90929496989A9C9D9FA1",
      INIT_7F => X"5A5C5E60626466686A6B6D6F71737476686A6C6E7072747678797B7D7F818384",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"32323334353536373839393A3B3C3D3E32323334353536373839393A3B3C3D3E",
      INIT_01 => X"32323334343536373839393A3B3C3D3E32323334353536373839393A3B3C3D3E",
      INIT_02 => X"31323334343536373738393A3B3C3D3E32323334343536373838393A3B3C3D3E",
      INIT_03 => X"31323333343536363738393A3B3C3C3D31323333343536373738393A3B3C3D3E",
      INIT_04 => X"3132323334343536373838393A3B3C3D31323233343535363738393A3A3B3C3D",
      INIT_05 => X"3131323333343536363738393A3B3B3C3131323334343536373738393A3B3C3D",
      INIT_06 => X"303131323334343536373738393A3B3C303132323334353536373839393A3B3C",
      INIT_07 => X"30303132323334343536373838393A3B303031323333343535363738393A3A3B",
      INIT_08 => X"2F30303132323334343536373838393A2F303131323333343536363738393A3A",
      INIT_09 => X"2E2F30303132323334343536373738392F2F303131323333343536363738393A",
      INIT_0A => X"2E2E2F303031313233343435363637382E2F2F30313132333334353536373839",
      INIT_0B => X"2D2E2E2F2F30313132333334353536372D2E2F2F303031323233343535363738",
      INIT_0C => X"2C2D2D2E2F2F303031323233343435362D2D2E2E2F3030313232333434353636",
      INIT_0D => X"2B2C2D2D2E2E2F2F30313132333334352C2C2D2E2E2F2F303131323333343535",
      INIT_0E => X"2B2B2C2C2D2D2E2E2F303031323233342B2C2C2D2D2E2E2F3030313132333334",
      INIT_0F => X"2A2A2B2B2C2C2D2D2E2F2F30303132322A2B2B2C2C2D2D2E2F2F303031323233",
      INIT_10 => X"29292A2A2B2B2C2C2D2E2E2F2F303031292A2A2B2B2C2C2D2E2E2F2F30303132",
      INIT_11 => X"282829292A2A2B2B2C2C2D2E2E2F2F302829292A2A2B2B2C2C2D2E2E2F2F3030",
      INIT_12 => X"2728282829292A2A2B2B2C2C2D2D2E2F28282829292A2A2B2B2C2C2D2D2E2F2F",
      INIT_13 => X"26272728282829292A2A2B2B2C2C2D2D272728282829292A2A2B2B2C2C2D2D2E",
      INIT_14 => X"252626272727282829292A2A2B2B2B2C2626272727282829292A2A2B2B2C2C2D",
      INIT_15 => X"242525262626272728282829292A2A2B2525262626272728282929292A2A2B2B",
      INIT_16 => X"2324242525252626272727282829292924242525252626272727282829292A2A",
      INIT_17 => X"2323232424242525252626272727282823232424242525262626272728282829",
      INIT_18 => X"2222222323232424242525262626272722222323242424252525262626272728",
      INIT_19 => X"2121212222222323232424242525262621222222232323242424252525262626",
      INIT_1A => X"2020212121212222222323232424242520212121222222232323242424252525",
      INIT_1B => X"1F1F202020212121212222222323232420202020212121222222232323242424",
      INIT_1C => X"1E1F1F1F1F20202020212121222222231F1F1F1F202020212121222222222323",
      INIT_1D => X"1D1E1E1E1E1F1F1F1F202020212121211E1E1E1F1F1F1F202020212121212222",
      INIT_1E => X"1D1D1D1D1E1E1E1E1F1F1F1F202020201D1D1E1E1E1E1F1F1F1F202020202121",
      INIT_1F => X"1C1C1C1C1D1D1D1D1E1E1E1E1F1F1F1F1C1C1D1D1D1D1E1E1E1E1F1F1F1F2020",
      INIT_20 => X"1B1B1B1C1C1C1C1D1D1D1D1D1E1E1E1E1B1C1C1C1C1D1D1D1D1D1E1E1E1E1F1F",
      INIT_21 => X"1A1A1B1B1B1B1C1C1C1C1C1D1D1D1D1D1B1B1B1B1B1C1C1C1C1D1D1D1D1D1E1E",
      INIT_22 => X"1A1A1A1A1A1B1B1B1B1B1C1C1C1C1C1D1A1A1A1B1B1B1B1B1C1C1C1C1C1D1D1D",
      INIT_23 => X"191919191A1A1A1A1A1A1B1B1B1B1B1C19191A1A1A1A1A1B1B1B1B1B1B1C1C1C",
      INIT_24 => X"18181819191919191A1A1A1A1A1A1B1B1819191919191A1A1A1A1A1A1B1B1B1B",
      INIT_25 => X"171818181818181919191919191A1A1A18181818181919191919191A1A1A1A1A",
      INIT_26 => X"171717171718181818181819191919191717171818181818181919191919191A",
      INIT_27 => X"1616161717171717171718181818181816171717171717181818181818181919",
      INIT_28 => X"1616161616161617171717171717181816161616161717171717171718181818",
      INIT_29 => X"1515151515161616161616161717171715151616161616161616171717171717",
      INIT_2A => X"1414151515151515151516161616161615151515151515161616161616161617",
      INIT_2B => X"1414141414141415151515151515151614141414151515151515151516161616",
      INIT_2C => X"1313131414141414141414141515151514141414141414141415151515151515",
      INIT_2D => X"1313131313131313141414141414141413131313131414141414141414141515",
      INIT_2E => X"1212121313131313131313131314141412131313131313131313131414141414",
      INIT_2F => X"1212121212121212121313131313131312121212121213131313131313131313",
      INIT_30 => X"1111111112121212121212121212121311121212121212121212121213131313",
      INIT_31 => X"1111111111111111111212121212121211111111111112121212121212121212",
      INIT_32 => X"1010101111111111111111111111111211111111111111111111111112121212",
      INIT_33 => X"1010101010101010101111111111111110101010101011111111111111111111",
      INIT_34 => X"0F10101010101010101010101010101110101010101010101010101011111111",
      INIT_35 => X"0F0F0F0F0F0F0F1010101010101010100F0F0F0F101010101010101010101010",
      INIT_36 => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F10100F0F0F0F0F0F0F0F0F0F101010101010",
      INIT_37 => X"0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_38 => X"0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F",
      INIT_39 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F",
      INIT_3A => X"0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3B => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E",
      INIT_3C => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_3D => X"0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_3E => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0D0D0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D",
      INIT_3F => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_40 => X"0B0B0B0B0C0C0C0C0C0C0C0C0C0C0C0C0B0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_41 => X"0B0B0B0B0B0B0B0B0B0B0B0B0C0C0C0C0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C",
      INIT_42 => X"0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_43 => X"0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_44 => X"0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0A0A0A0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_45 => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0B0A0A0A0A0A0A0A0A0A0A0A0B0B0B0B0B",
      INIT_46 => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_47 => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_48 => X"0909090909090A0A0A0A0A0A0A0A0A0A09090A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_49 => X"09090909090909090909090909090A0A090909090909090909090A0A0A0A0A0A",
      INIT_4A => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_4B => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_4C => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_4D => X"0808080808080808090909090909090908080809090909090909090909090909",
      INIT_4E => X"0808080808080808080808080808080808080808080808080808080809090909",
      INIT_4F => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_50 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_51 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_52 => X"0707080808080808080808080808080808080808080808080808080808080808",
      INIT_53 => X"0707070707070707070707070808080807070707070707080808080808080808",
      INIT_54 => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_55 => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_56 => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_57 => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_58 => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_59 => X"0606060606070707070707070707070707070707070707070707070707070707",
      INIT_5A => X"0606060606060606060606060606060606060606060606060606070707070707",
      INIT_5B => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_5C => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_5D => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_5E => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_5F => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_60 => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_61 => X"0505050606060606060606060606060606060606060606060606060606060606",
      INIT_62 => X"0505050505050505050505050505060605050505050505050606060606060606",
      INIT_63 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_64 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_65 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_66 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_67 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_68 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_69 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_6A => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_6B => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_6C => X"0404040404040404040505050505050504040405050505050505050505050505",
      INIT_6D => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_6E => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_6F => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_70 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_71 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_72 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_73 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_74 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_75 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_76 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_77 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_78 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_79 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_7A => X"0303030303030303030304040404040403030304040404040404040404040404",
      INIT_7B => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_7C => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_7D => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_7E => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_7F => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\,
      DOADO(5 downto 0) => douta(5 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_width;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(5 downto 0) => douta(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_9_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end rom_lut_muon_inv_dr_sq_9_blk_mem_gen_generic_cstr;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
\ramloop[1].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(12 downto 4)
    );
\ramloop[2].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_9_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(5 downto 0) => douta(18 downto 13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_9_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_top : entity is "blk_mem_gen_top";
end rom_lut_muon_inv_dr_sq_9_blk_mem_gen_top;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_top is
begin
\valid.cstr\: entity work.rom_lut_muon_inv_dr_sq_9_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(18 downto 0) => douta(18 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.rom_lut_muon_inv_dr_sq_9_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(18 downto 0) => douta(18 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 18 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 18 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 18 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     5.810399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_9.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_9.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 19;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 19;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 19;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 19;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "yes";
end rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(18 downto 0) => douta(18 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_9 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rom_lut_muon_inv_dr_sq_9 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_lut_muon_inv_dr_sq_9 : entity is "rom_lut_muon_inv_dr_sq_9,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_9 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_lut_muon_inv_dr_sq_9 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end rom_lut_muon_inv_dr_sq_9;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_9 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.810399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_lut_muon_inv_dr_sq_9.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_lut_muon_inv_dr_sq_9.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 19;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 19;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 19;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 19;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.rom_lut_muon_inv_dr_sq_9_blk_mem_gen_v8_4_4
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(18 downto 0) => B"0000000000000000000",
      dinb(18 downto 0) => B"0000000000000000000",
      douta(18 downto 0) => douta(18 downto 0),
      doutb(18 downto 0) => NLW_U0_doutb_UNCONNECTED(18 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(18 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(18 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(18 downto 0) => B"0000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
