Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Jan 18 20:32:17 2022
| Host         : iMalt-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file drinkinator_timing_summary_routed.rpt -pb drinkinator_timing_summary_routed.pb -rpx drinkinator_timing_summary_routed.rpx -warn_on_violation
| Design       : drinkinator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    92          
TIMING-18  Warning           Missing input or output delay  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (92)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (638)
5. checking no_input_delay (3)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (92)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: disp/fps/cnt_reg[15]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: nolabel_line67/clkdiv_2/cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line67/clkdiv_25/cnt_reg[24]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (638)
--------------------------------------------------
 There are 638 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.363        0.000                      0                  840        0.019        0.000                      0                  840        4.500        0.000                       0                   500  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.363        0.000                      0                  840        0.019        0.000                      0                  840        4.500        0.000                       0                   500  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 bartender/water_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bartender/stage_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.607ns  (logic 1.753ns (23.045%)  route 5.854ns (76.955%))
  Logic Levels:           7  (LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.563     5.084    bartender/clk_IBUF_BUFG
    SLICE_X30Y39         FDCE                                         r  bartender/water_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.478     5.562 f  bartender/water_reg[4]/Q
                         net (fo=3, routed)           1.003     6.565    bartender/water_reg_n_0_[4]
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.301     6.866 f  bartender/water[40]_i_18/O
                         net (fo=2, routed)           0.692     7.558    bartender/water[40]_i_18_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I4_O)        0.150     7.708 f  bartender/water[40]_i_8/O
                         net (fo=12, routed)          0.912     8.620    bartender/water[40]_i_8_n_0
    SLICE_X29Y45         LUT4 (Prop_lut4_I2_O)        0.328     8.948 r  bartender/water[40]_i_4/O
                         net (fo=52, routed)          1.032     9.980    bartender/water[40]_i_4_n_0
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124    10.104 f  bartender/m_wa_i_6/O
                         net (fo=2, routed)           0.840    10.944    bartender/m_wa_i_6_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I1_O)        0.124    11.068 f  bartender/stage[0]_i_6/O
                         net (fo=1, routed)           0.693    11.761    bartender/stage[0]_i_6_n_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.885 f  bartender/stage[0]_i_3/O
                         net (fo=1, routed)           0.682    12.567    bartender/stage[0]_i_3_n_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I1_O)        0.124    12.691 r  bartender/stage[0]_i_1/O
                         net (fo=1, routed)           0.000    12.691    bartender/stage[0]_i_1_n_0
    SLICE_X33Y41         FDCE                                         r  bartender/stage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.444    14.785    bartender/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  bartender/stage_reg[0]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y41         FDCE (Setup_fdce_C_D)        0.029    15.054    bartender/stage_reg[0]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -12.691    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 c_vo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bartender/vodka_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.431ns  (logic 3.695ns (49.724%)  route 3.736ns (50.276%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X50Y43         FDCE                                         r  c_vo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.478     5.570 r  c_vo_reg[2]/Q
                         net (fo=23, routed)          1.586     7.156    c_vo_reg_n_0_[2]
    SLICE_X48Y33         LUT3 (Prop_lut3_I0_O)        0.296     7.452 r  vodka[10]_i_4/O
                         net (fo=1, routed)           0.000     7.452    vodka[10]_i_4_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.853 r  vodka_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.853    vodka_reg[10]_i_2_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  vodka_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.967    vodka_reg[22]_i_11_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.301 r  vodka_reg[26]_i_11/O[1]
                         net (fo=6, routed)           1.109     9.410    vodka1[17]
    SLICE_X47Y35         LUT3 (Prop_lut3_I0_O)        0.331     9.741 r  vodka[22]_i_5/O
                         net (fo=2, routed)           0.469    10.209    vodka[22]_i_5_n_0
    SLICE_X47Y35         LUT4 (Prop_lut4_I3_O)        0.326    10.535 r  vodka[22]_i_9/O
                         net (fo=1, routed)           0.000    10.535    vodka[22]_i_9_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.085 r  vodka_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.085    vodka_reg[22]_i_2_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.199 r  vodka_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.199    vodka_reg[26]_i_2_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.313 r  vodka_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.313    vodka_reg[30]_i_2_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  vodka_reg[33]_i_2/O[1]
                         net (fo=1, routed)           0.573    12.220    bartender/vodka_reg[33]_0[1]
    SLICE_X44Y37         LUT5 (Prop_lut5_I1_O)        0.303    12.523 r  bartender/vodka[32]_i_1/O
                         net (fo=1, routed)           0.000    12.523    bartender/vodka[32]_i_1_n_0
    SLICE_X44Y37         FDCE                                         r  bartender/vodka_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.444    14.785    bartender/clk_IBUF_BUFG
    SLICE_X44Y37         FDCE                                         r  bartender/vodka_reg[32]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X44Y37         FDCE (Setup_fdce_C_D)        0.031    15.041    bartender/vodka_reg[32]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -12.523    
  -------------------------------------------------------------------
                         slack                                  2.518    

Slack (MET) :             2.648ns  (required time - arrival time)
  Source:                 c_wh_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bartender/whiskey_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 3.416ns (46.790%)  route 3.885ns (53.210%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X46Y44         FDCE                                         r  c_wh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  c_wh_reg[2]/Q
                         net (fo=32, routed)          1.387     6.993    c_wh_reg_n_0_[2]
    SLICE_X45Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.117 r  whiskey[10]_i_4/O
                         net (fo=1, routed)           0.000     7.117    whiskey[10]_i_4_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.518 r  whiskey_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.518    whiskey_reg[10]_i_2_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.831 f  whiskey_reg[22]_i_11/O[3]
                         net (fo=6, routed)           1.316     9.147    whiskey1[15]
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.331     9.478 r  whiskey[22]_i_6/O
                         net (fo=2, routed)           0.594    10.072    whiskey[22]_i_6_n_0
    SLICE_X41Y35         LUT4 (Prop_lut4_I3_O)        0.332    10.404 r  whiskey[22]_i_10/O
                         net (fo=1, routed)           0.000    10.404    whiskey[22]_i_10_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.936 r  whiskey_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.936    whiskey_reg[22]_i_2_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.050 r  whiskey_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.050    whiskey_reg[26]_i_2_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.164 r  whiskey_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.164    whiskey_reg[30]_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.498 r  whiskey_reg[33]_i_2/O[1]
                         net (fo=1, routed)           0.588    12.086    bartender/whiskey_reg[33]_0[1]
    SLICE_X36Y36         LUT5 (Prop_lut5_I1_O)        0.303    12.389 r  bartender/whiskey[32]_i_1/O
                         net (fo=1, routed)           0.000    12.389    bartender/whiskey[32]_i_1_n_0
    SLICE_X36Y36         FDCE                                         r  bartender/whiskey_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.440    14.781    bartender/clk_IBUF_BUFG
    SLICE_X36Y36         FDCE                                         r  bartender/whiskey_reg[32]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X36Y36         FDCE (Setup_fdce_C_D)        0.031    15.037    bartender/whiskey_reg[32]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -12.389    
  -------------------------------------------------------------------
                         slack                                  2.648    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 c_wh_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bartender/whiskey_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 3.284ns (45.081%)  route 4.001ns (54.919%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X46Y44         FDCE                                         r  c_wh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  c_wh_reg[2]/Q
                         net (fo=32, routed)          1.387     6.993    c_wh_reg_n_0_[2]
    SLICE_X45Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.117 r  whiskey[10]_i_4/O
                         net (fo=1, routed)           0.000     7.117    whiskey[10]_i_4_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.518 r  whiskey_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.518    whiskey_reg[10]_i_2_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.831 f  whiskey_reg[22]_i_11/O[3]
                         net (fo=6, routed)           1.316     9.147    whiskey1[15]
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.331     9.478 r  whiskey[22]_i_6/O
                         net (fo=2, routed)           0.594    10.072    whiskey[22]_i_6_n_0
    SLICE_X41Y35         LUT4 (Prop_lut4_I3_O)        0.332    10.404 r  whiskey[22]_i_10/O
                         net (fo=1, routed)           0.000    10.404    whiskey[22]_i_10_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.936 r  whiskey_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.936    whiskey_reg[22]_i_2_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.050 r  whiskey_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.050    whiskey_reg[26]_i_2_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.363 r  whiskey_reg[30]_i_3/O[3]
                         net (fo=1, routed)           0.704    12.067    bartender/whiskey_reg[30]_0[3]
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.306    12.373 r  bartender/whiskey[30]_i_1/O
                         net (fo=1, routed)           0.000    12.373    bartender/whiskey[30]_i_1_n_0
    SLICE_X36Y35         FDCE                                         r  bartender/whiskey_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.440    14.781    bartender/clk_IBUF_BUFG
    SLICE_X36Y35         FDCE                                         r  bartender/whiskey_reg[30]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X36Y35         FDCE (Setup_fdce_C_D)        0.032    15.038    bartender/whiskey_reg[30]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -12.373    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.674ns  (required time - arrival time)
  Source:                 c_vo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bartender/vodka_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 3.563ns (48.983%)  route 3.711ns (51.017%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X50Y43         FDCE                                         r  c_vo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.478     5.570 r  c_vo_reg[2]/Q
                         net (fo=23, routed)          1.586     7.156    c_vo_reg_n_0_[2]
    SLICE_X48Y33         LUT3 (Prop_lut3_I0_O)        0.296     7.452 r  vodka[10]_i_4/O
                         net (fo=1, routed)           0.000     7.452    vodka[10]_i_4_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.853 r  vodka_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.853    vodka_reg[10]_i_2_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  vodka_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.967    vodka_reg[22]_i_11_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.301 r  vodka_reg[26]_i_11/O[1]
                         net (fo=6, routed)           1.109     9.410    vodka1[17]
    SLICE_X47Y35         LUT3 (Prop_lut3_I0_O)        0.331     9.741 r  vodka[22]_i_5/O
                         net (fo=2, routed)           0.469    10.209    vodka[22]_i_5_n_0
    SLICE_X47Y35         LUT4 (Prop_lut4_I3_O)        0.326    10.535 r  vodka[22]_i_9/O
                         net (fo=1, routed)           0.000    10.535    vodka[22]_i_9_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.085 r  vodka_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.085    vodka_reg[22]_i_2_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.199 r  vodka_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.199    vodka_reg[26]_i_2_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.512 r  vodka_reg[30]_i_2/O[3]
                         net (fo=1, routed)           0.548    12.060    bartender/vodka_reg[30]_0[3]
    SLICE_X43Y37         LUT5 (Prop_lut5_I1_O)        0.306    12.366 r  bartender/vodka[30]_i_1/O
                         net (fo=1, routed)           0.000    12.366    bartender/vodka[30]_i_1_n_0
    SLICE_X43Y37         FDCE                                         r  bartender/vodka_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.443    14.784    bartender/clk_IBUF_BUFG
    SLICE_X43Y37         FDCE                                         r  bartender/vodka_reg[30]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X43Y37         FDCE (Setup_fdce_C_D)        0.031    15.040    bartender/vodka_reg[30]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                  2.674    

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 c_vo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bartender/vodka_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 3.579ns (49.259%)  route 3.687ns (50.741%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X50Y43         FDCE                                         r  c_vo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.478     5.570 r  c_vo_reg[2]/Q
                         net (fo=23, routed)          1.586     7.156    c_vo_reg_n_0_[2]
    SLICE_X48Y33         LUT3 (Prop_lut3_I0_O)        0.296     7.452 r  vodka[10]_i_4/O
                         net (fo=1, routed)           0.000     7.452    vodka[10]_i_4_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.853 r  vodka_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.853    vodka_reg[10]_i_2_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  vodka_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.967    vodka_reg[22]_i_11_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.301 r  vodka_reg[26]_i_11/O[1]
                         net (fo=6, routed)           1.109     9.410    vodka1[17]
    SLICE_X47Y35         LUT3 (Prop_lut3_I0_O)        0.331     9.741 r  vodka[22]_i_5/O
                         net (fo=2, routed)           0.469    10.209    vodka[22]_i_5_n_0
    SLICE_X47Y35         LUT4 (Prop_lut4_I3_O)        0.326    10.535 r  vodka[22]_i_9/O
                         net (fo=1, routed)           0.000    10.535    vodka[22]_i_9_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.085 r  vodka_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.085    vodka_reg[22]_i_2_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.199 r  vodka_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.199    vodka_reg[26]_i_2_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.313 r  vodka_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.313    vodka_reg[30]_i_2_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.535 r  vodka_reg[33]_i_2/O[0]
                         net (fo=1, routed)           0.524    12.059    bartender/vodka_reg[33]_0[0]
    SLICE_X49Y37         LUT5 (Prop_lut5_I1_O)        0.299    12.358 r  bartender/vodka[31]_i_1/O
                         net (fo=1, routed)           0.000    12.358    bartender/vodka[31]_i_1_n_0
    SLICE_X49Y37         FDCE                                         r  bartender/vodka_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.447    14.788    bartender/clk_IBUF_BUFG
    SLICE_X49Y37         FDCE                                         r  bartender/vodka_reg[31]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X49Y37         FDCE (Setup_fdce_C_D)        0.029    15.042    bartender/vodka_reg[31]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -12.358    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 c_vo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bartender/vodka_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 3.599ns (49.597%)  route 3.657ns (50.403%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X50Y43         FDCE                                         r  c_vo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.478     5.570 r  c_vo_reg[2]/Q
                         net (fo=23, routed)          1.586     7.156    c_vo_reg_n_0_[2]
    SLICE_X48Y33         LUT3 (Prop_lut3_I0_O)        0.296     7.452 r  vodka[10]_i_4/O
                         net (fo=1, routed)           0.000     7.452    vodka[10]_i_4_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.853 r  vodka_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.853    vodka_reg[10]_i_2_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  vodka_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.967    vodka_reg[22]_i_11_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.301 r  vodka_reg[26]_i_11/O[1]
                         net (fo=6, routed)           1.109     9.410    vodka1[17]
    SLICE_X47Y35         LUT3 (Prop_lut3_I0_O)        0.331     9.741 r  vodka[22]_i_5/O
                         net (fo=2, routed)           0.469    10.209    vodka[22]_i_5_n_0
    SLICE_X47Y35         LUT4 (Prop_lut4_I3_O)        0.326    10.535 r  vodka[22]_i_9/O
                         net (fo=1, routed)           0.000    10.535    vodka[22]_i_9_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.085 r  vodka_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.085    vodka_reg[22]_i_2_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.199 r  vodka_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.199    vodka_reg[26]_i_2_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.313 r  vodka_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.313    vodka_reg[30]_i_2_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.552 r  vodka_reg[33]_i_2/O[2]
                         net (fo=1, routed)           0.494    12.047    bartender/vodka_reg[33]_0[2]
    SLICE_X49Y38         LUT5 (Prop_lut5_I1_O)        0.302    12.349 r  bartender/vodka[33]_i_1/O
                         net (fo=1, routed)           0.000    12.349    bartender/vodka[33]_i_1_n_0
    SLICE_X49Y38         FDCE                                         r  bartender/vodka_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.448    14.789    bartender/clk_IBUF_BUFG
    SLICE_X49Y38         FDCE                                         r  bartender/vodka_reg[33]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X49Y38         FDCE (Setup_fdce_C_D)        0.029    15.043    bartender/vodka_reg[33]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 c_wh_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bartender/whiskey_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 3.300ns (45.830%)  route 3.901ns (54.170%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X46Y44         FDCE                                         r  c_wh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  c_wh_reg[2]/Q
                         net (fo=32, routed)          1.387     6.993    c_wh_reg_n_0_[2]
    SLICE_X45Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.117 r  whiskey[10]_i_4/O
                         net (fo=1, routed)           0.000     7.117    whiskey[10]_i_4_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.518 r  whiskey_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.518    whiskey_reg[10]_i_2_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.831 f  whiskey_reg[22]_i_11/O[3]
                         net (fo=6, routed)           1.316     9.147    whiskey1[15]
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.331     9.478 r  whiskey[22]_i_6/O
                         net (fo=2, routed)           0.594    10.072    whiskey[22]_i_6_n_0
    SLICE_X41Y35         LUT4 (Prop_lut4_I3_O)        0.332    10.404 r  whiskey[22]_i_10/O
                         net (fo=1, routed)           0.000    10.404    whiskey[22]_i_10_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.936 r  whiskey_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.936    whiskey_reg[22]_i_2_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.050 r  whiskey_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.050    whiskey_reg[26]_i_2_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.164 r  whiskey_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.164    whiskey_reg[30]_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.386 r  whiskey_reg[33]_i_2/O[0]
                         net (fo=1, routed)           0.604    11.990    bartender/whiskey_reg[33]_0[0]
    SLICE_X36Y36         LUT5 (Prop_lut5_I1_O)        0.299    12.289 r  bartender/whiskey[31]_i_1/O
                         net (fo=1, routed)           0.000    12.289    bartender/whiskey[31]_i_1_n_0
    SLICE_X36Y36         FDCE                                         r  bartender/whiskey_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.440    14.781    bartender/clk_IBUF_BUFG
    SLICE_X36Y36         FDCE                                         r  bartender/whiskey_reg[31]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X36Y36         FDCE (Setup_fdce_C_D)        0.029    15.035    bartender/whiskey_reg[31]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 c_wh_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bartender/whiskey_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 3.320ns (46.120%)  route 3.879ns (53.880%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X46Y44         FDCE                                         r  c_wh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  c_wh_reg[2]/Q
                         net (fo=32, routed)          1.387     6.993    c_wh_reg_n_0_[2]
    SLICE_X45Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.117 r  whiskey[10]_i_4/O
                         net (fo=1, routed)           0.000     7.117    whiskey[10]_i_4_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.518 r  whiskey_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.518    whiskey_reg[10]_i_2_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.831 f  whiskey_reg[22]_i_11/O[3]
                         net (fo=6, routed)           1.316     9.147    whiskey1[15]
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.331     9.478 r  whiskey[22]_i_6/O
                         net (fo=2, routed)           0.594    10.072    whiskey[22]_i_6_n_0
    SLICE_X41Y35         LUT4 (Prop_lut4_I3_O)        0.332    10.404 r  whiskey[22]_i_10/O
                         net (fo=1, routed)           0.000    10.404    whiskey[22]_i_10_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.936 r  whiskey_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.936    whiskey_reg[22]_i_2_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.050 r  whiskey_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.050    whiskey_reg[26]_i_2_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.164 r  whiskey_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.164    whiskey_reg[30]_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.403 r  whiskey_reg[33]_i_2/O[2]
                         net (fo=1, routed)           0.582    11.985    bartender/whiskey_reg[33]_0[2]
    SLICE_X36Y36         LUT5 (Prop_lut5_I1_O)        0.302    12.287 r  bartender/whiskey[33]_i_1/O
                         net (fo=1, routed)           0.000    12.287    bartender/whiskey[33]_i_1_n_0
    SLICE_X36Y36         FDCE                                         r  bartender/whiskey_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.440    14.781    bartender/clk_IBUF_BUFG
    SLICE_X36Y36         FDCE                                         r  bartender/whiskey_reg[33]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X36Y36         FDCE (Setup_fdce_C_D)        0.031    15.037    bartender/whiskey_reg[33]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 c_le_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bartender/lemon_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 3.295ns (45.710%)  route 3.914ns (54.290%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  c_le_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  c_le_reg[3]/Q
                         net (fo=18, routed)          1.514     7.124    c_le_reg_n_0_[3]
    SLICE_X48Y39         LUT3 (Prop_lut3_I0_O)        0.124     7.248 r  lemon[22]_i_15/O
                         net (fo=1, routed)           0.000     7.248    lemon[22]_i_15_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.798 r  lemon_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.798    lemon_reg[22]_i_11_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.111 r  lemon_reg[26]_i_11/O[3]
                         net (fo=6, routed)           1.045     9.156    lemon1[19]
    SLICE_X50Y39         LUT3 (Prop_lut3_I0_O)        0.335     9.491 r  lemon[22]_i_3/O
                         net (fo=2, routed)           0.708    10.199    lemon[22]_i_3_n_0
    SLICE_X50Y39         LUT4 (Prop_lut4_I3_O)        0.331    10.530 r  lemon[22]_i_7/O
                         net (fo=1, routed)           0.000    10.530    lemon[22]_i_7_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.906 r  lemon_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.906    lemon_reg[22]_i_2_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.023 r  lemon_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.023    lemon_reg[26]_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.140 r  lemon_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.140    lemon_reg[30]_i_2_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.359 r  lemon_reg[33]_i_2/O[0]
                         net (fo=1, routed)           0.647    12.006    bartender/lemon_reg[33]_0[0]
    SLICE_X51Y42         LUT5 (Prop_lut5_I1_O)        0.295    12.301 r  bartender/lemon[31]_i_1/O
                         net (fo=1, routed)           0.000    12.301    bartender/lemon[31]_i_1_n_0
    SLICE_X51Y42         FDCE                                         r  bartender/lemon_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.451    14.792    bartender/clk_IBUF_BUFG
    SLICE_X51Y42         FDCE                                         r  bartender/lemon_reg[31]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X51Y42         FDCE (Setup_fdce_C_D)        0.029    15.060    bartender/lemon_reg[31]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -12.301    
  -------------------------------------------------------------------
                         slack                                  2.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 kD/inst/Ps2Interface_i/rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kD/inst/key_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.543%)  route 0.216ns (60.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.565     1.448    kD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X49Y50         FDCE                                         r  kD/inst/Ps2Interface_i/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  kD/inst/Ps2Interface_i/rx_data_reg[3]/Q
                         net (fo=4, routed)           0.216     1.805    kD/inst/rx_data[3]
    SLICE_X49Y49         FDCE                                         r  kD/inst/key_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.837     1.964    kD/inst/clk_IBUF_BUFG
    SLICE_X49Y49         FDCE                                         r  kD/inst/key_in_reg[3]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X49Y49         FDCE (Hold_fdce_C_D)         0.066     1.786    kD/inst/key_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 kD/inst/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kD/been_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.187ns (35.147%)  route 0.345ns (64.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.565     1.448    kD/inst/clk_IBUF_BUFG
    SLICE_X48Y50         FDCE                                         r  kD/inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  kD/inst/valid_reg/Q
                         net (fo=5, routed)           0.345     1.934    kD/inst/valid
    SLICE_X46Y49         LUT5 (Prop_lut5_I3_O)        0.046     1.980 r  kD/inst/been_ready_i_1/O
                         net (fo=1, routed)           0.000     1.980    kD/inst_n_0
    SLICE_X46Y49         FDCE                                         r  kD/been_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.835     1.962    kD/clk_IBUF_BUFG
    SLICE_X46Y49         FDCE                                         r  kD/been_ready_reg/C
                         clock pessimism             -0.244     1.718    
    SLICE_X46Y49         FDCE (Hold_fdce_C_D)         0.131     1.849    kD/been_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 kD/inst/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kD/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.091%)  route 0.344ns (64.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.565     1.448    kD/inst/clk_IBUF_BUFG
    SLICE_X48Y50         FDCE                                         r  kD/inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  kD/inst/valid_reg/Q
                         net (fo=5, routed)           0.344     1.933    kD/inst/valid
    SLICE_X46Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.978 r  kD/inst/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.978    kD/state__1[1]
    SLICE_X46Y49         FDCE                                         r  kD/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.835     1.962    kD/clk_IBUF_BUFG
    SLICE_X46Y49         FDCE                                         r  kD/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X46Y49         FDCE (Hold_fdce_C_D)         0.121     1.839    kD/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 kD/inst/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kD/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.025%)  route 0.345ns (64.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.565     1.448    kD/inst/clk_IBUF_BUFG
    SLICE_X48Y50         FDCE                                         r  kD/inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 f  kD/inst/valid_reg/Q
                         net (fo=5, routed)           0.345     1.934    kD/inst/valid
    SLICE_X46Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.979 r  kD/inst/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.979    kD/state__1[0]
    SLICE_X46Y49         FDCE                                         r  kD/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.835     1.962    kD/clk_IBUF_BUFG
    SLICE_X46Y49         FDCE                                         r  kD/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X46Y49         FDCE (Hold_fdce_C_D)         0.120     1.838    kD/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 kD/inst/Ps2Interface_i/rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kD/inst/key_in_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.128ns (28.047%)  route 0.328ns (71.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.565     1.448    kD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X49Y50         FDCE                                         r  kD/inst/Ps2Interface_i/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.128     1.576 r  kD/inst/Ps2Interface_i/rx_data_reg[7]/Q
                         net (fo=3, routed)           0.328     1.905    kD/inst/rx_data[7]
    SLICE_X49Y49         FDCE                                         r  kD/inst/key_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.837     1.964    kD/inst/clk_IBUF_BUFG
    SLICE_X49Y49         FDCE                                         r  kD/inst/key_in_reg[7]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X49Y49         FDCE (Hold_fdce_C_D)         0.017     1.737    kD/inst/key_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 kD/inst/key_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kD/key_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.900%)  route 0.328ns (61.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.565     1.448    kD/inst/clk_IBUF_BUFG
    SLICE_X50Y50         FDCE                                         r  kD/inst/key_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  kD/inst/key_in_reg[0]/Q
                         net (fo=2, routed)           0.328     1.941    kD/inst/key_in[0]
    SLICE_X47Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.986 r  kD/inst/key[0]_i_1/O
                         net (fo=1, routed)           0.000     1.986    kD/key0_in[0]
    SLICE_X47Y49         FDCE                                         r  kD/key_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.835     1.962    kD/clk_IBUF_BUFG
    SLICE_X47Y49         FDCE                                         r  kD/key_reg[0]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X47Y49         FDCE (Hold_fdce_C_D)         0.092     1.810    kD/key_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 kD/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kD/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.562     1.445    kD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X44Y54         FDCE                                         r  kD/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  kD/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.095     1.682    kD/inst/Ps2Interface_i/clk_count[3]
    SLICE_X45Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.727 r  kD/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.727    kD/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X45Y54         FDPE                                         r  kD/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.831     1.959    kD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X45Y54         FDPE                                         r  kD/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.501     1.458    
    SLICE_X45Y54         FDPE (Hold_fdpe_C_D)         0.092     1.550    kD/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 kD/inst/Ps2Interface_i/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kD/inst/Ps2Interface_i/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.639%)  route 0.097ns (34.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.562     1.445    kD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  kD/inst/Ps2Interface_i/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  kD/inst/Ps2Interface_i/data_count_reg[1]/Q
                         net (fo=5, routed)           0.097     1.684    kD/inst/Ps2Interface_i/data_count[1]
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.729 r  kD/inst/Ps2Interface_i/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.729    kD/inst/Ps2Interface_i/data_count[3]_i_1_n_0
    SLICE_X41Y52         FDCE                                         r  kD/inst/Ps2Interface_i/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.832     1.959    kD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  kD/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X41Y52         FDCE (Hold_fdce_C_D)         0.092     1.550    kD/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 kD/inst/Ps2Interface_i/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kD/inst/Ps2Interface_i/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.408%)  route 0.098ns (34.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.562     1.445    kD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  kD/inst/Ps2Interface_i/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  kD/inst/Ps2Interface_i/data_count_reg[1]/Q
                         net (fo=5, routed)           0.098     1.685    kD/inst/Ps2Interface_i/data_count[1]
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.730 r  kD/inst/Ps2Interface_i/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.730    kD/inst/Ps2Interface_i/data_count[0]_i_1_n_0
    SLICE_X41Y52         FDCE                                         r  kD/inst/Ps2Interface_i/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.832     1.959    kD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  kD/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X41Y52         FDCE (Hold_fdce_C_D)         0.091     1.549    kD/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X43Y46         FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  FSM_sequential_state_reg[0]/Q
                         net (fo=30, routed)          0.134     1.721    bartender/state[0]
    SLICE_X42Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.766 r  bartender/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.766    bartender_n_12
    SLICE_X42Y46         FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X42Y46         FDCE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X42Y46         FDCE (Hold_fdce_C_D)         0.120     1.579    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y46   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y46   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y46   LED_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y47   LED_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y44   LED_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y46   LED_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y44   LED_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y46   LED_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y46   c_le_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y46   FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y46   FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   LED_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   LED_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y47   LED_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y47   LED_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y44   LED_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y44   LED_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y46   FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y46   FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   LED_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   LED_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y47   LED_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y47   LED_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y44   LED_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y44   LED_reg[2]/C



