POSITION;FUNCTION;PORT
CLK tile[0, 0] clk_side=E Output0;;
CLK tile[0, 0] clk_side=E Output1;;
CLK tile[0, 0] clk_side=E Input0;LOGIC_AS_CLK0;i_lac0
CLK tile[0, 0] clk_side=E Input1;LOGIC_AS_CLK1;
CLK tile[0, 0] clk_side=W Output0;;
CLK tile[0, 0] clk_side=W Output1;;
CLK tile[0, 0] clk_side=W Input0;OSC_CLK;i_clk
CLK tile[0, 0] clk_side=W Input1;PLL_CLK;
CLK tile[0, 0] clk_side=N Output0;REF_BRAM(0..3)_READ_CLK;scan_clk_out
CLK tile[0, 0] clk_side=N Output1;REF_BRAM(0..3)_WRITE_CLK;scan_clk_out
CLK tile[0, 0] clk_side=N Input0;;
CLK tile[0, 0] clk_side=N Input1;;
CLK tile[0, 0] clk_side=S Output0;REF_BRAM(4..7)_READ_CLK;
CLK tile[0, 0] clk_side=S Output1;REF_BRAM(4..7)_WRITE_CLK;
CLK tile[0, 0] clk_side=S Input0;;
CLK tile[0, 0] clk_side=S Input1;;
IOB tile[0, 0] coord[ 0,  0] Output0;BRAM4_WDATA[5];
IOB tile[0, 0] coord[ 0,  0] Output1;BRAM4_WDATA[4];
IOB tile[0, 0] coord[ 0,  0] Input0;BRAM4_RDATA[5];
IOB tile[0, 0] coord[ 0,  0] Input1;BRAM4_RDATA[4];
IOB tile[0, 0] coord[ 0,  1] Output0;BRAM4_WDATA[7];
IOB tile[0, 0] coord[ 0,  1] Output1;BRAM4_WDATA[6];
IOB tile[0, 0] coord[ 0,  1] Input0;BRAM4_RDATA[7];
IOB tile[0, 0] coord[ 0,  1] Input1;BRAM4_RDATA[6];
IOB tile[0, 0] coord[ 0,  2] Output0;BRAM4_WCLKINV;
IOB tile[0, 0] coord[ 0,  2] Output1;BRAM4_RCLKINV;
IOB tile[0, 0] coord[ 0,  2] Input0;;
IOB tile[0, 0] coord[ 0,  2] Input1;;
IOB tile[0, 0] coord[ 0,  3] Output0;BRAM4_RATIO[0];
IOB tile[0, 0] coord[ 0,  3] Output1;BRAM4_RATIO[1];
IOB tile[0, 0] coord[ 0,  3] Input0;;
IOB tile[0, 0] coord[ 0,  3] Input1;;
IOB tile[0, 0] coord[ 0,  4] Output0;BRAM4_nREN;
IOB tile[0, 0] coord[ 0,  4] Output1;BRAM4_nRCLKEN;
IOB tile[0, 0] coord[ 0,  4] Input0;;
IOB tile[0, 0] coord[ 0,  4] Input1;;
IOB tile[0, 0] coord[ 0,  5] Output0;BRAM4_nWEN;
IOB tile[0, 0] coord[ 0,  5] Output1;BRAM4_nWCLKEN;
IOB tile[0, 0] coord[ 0,  5] Input0;;
IOB tile[0, 0] coord[ 0,  5] Input1;;
IOB tile[0, 0] coord[ 0,  6] Output0;[PIN 13] GPIO0_OUT;o_row[1]
IOB tile[0, 0] coord[ 0,  6] Output1;[PIN 13] GPIO0_OE;o_row_oe[1]
IOB tile[0, 0] coord[ 0,  6] Input0;[PIN 13] GPIO0_IN;
IOB tile[0, 0] coord[ 0,  6] Input1;;
IOB tile[0, 0] coord[ 0,  7] Output0;[PIN 14] GPIO1_OUT;o_row[3]
IOB tile[0, 0] coord[ 0,  7] Output1;[PIN 14] GPIO1_OE;o_row_oe[3]
IOB tile[0, 0] coord[ 0,  7] Input0;[PIN 14] GPIO1_IN;
IOB tile[0, 0] coord[ 0,  7] Input1;;
IOB tile[0, 0] coord[ 0,  8] Output0;[PIN 15] GPIO2_OUT;o_row[5]
IOB tile[0, 0] coord[ 0,  8] Output1;[PIN 15] GPIO2_OE;o_row_oe[5]
IOB tile[0, 0] coord[ 0,  8] Input0;[PIN 15] GPIO2_IN;
IOB tile[0, 0] coord[ 0,  8] Input1;;
IOB tile[0, 0] coord[ 0,  9] Output0;[PIN 16] GPIO3_OUT;o_row[7]
IOB tile[0, 0] coord[ 0,  9] Output1;[PIN 16] GPIO3_OE;o_row_oe[7]
IOB tile[0, 0] coord[ 0,  9] Input0;[PIN 16] GPIO3_IN;
IOB tile[0, 0] coord[ 0,  9] Input1;;
IOB tile[0, 0] coord[ 0, 10] Output0;[PIN 17] GPIO4_OUT;o_row[0]
IOB tile[0, 0] coord[ 0, 10] Output1;[PIN 17] GPIO4_OE;o_row_oe[0]
IOB tile[0, 0] coord[ 0, 10] Input0;[PIN 17] GPIO4_IN;
IOB tile[0, 0] coord[ 0, 10] Input1;;
IOB tile[0, 0] coord[ 0, 11] Output0;PLL_REF_CLK_SEL;
IOB tile[0, 0] coord[ 0, 11] Output1;PLL_BYPASS;
IOB tile[0, 0] coord[ 0, 11] Input0;;
IOB tile[0, 0] coord[ 0, 11] Input1;;
IOB tile[0, 0] coord[ 0, 12] Output0;PLL_FBDIV[0];
IOB tile[0, 0] coord[ 0, 12] Output1;PLL_FBDIV[1];
IOB tile[0, 0] coord[ 0, 12] Input0;;
IOB tile[0, 0] coord[ 0, 12] Input1;PLL_LOCK;
IOB tile[0, 0] coord[ 0, 13] Output0;PLL_FBDIV[2];
IOB tile[0, 0] coord[ 0, 13] Output1;PLL_FBDIV[3];
IOB tile[0, 0] coord[ 0, 13] Input0;;
IOB tile[0, 0] coord[ 0, 13] Input1;;
IOB tile[0, 0] coord[ 0, 14] Output0;PLL_FBDIV[4];
IOB tile[0, 0] coord[ 0, 14] Output1;PLL_FBDIV[5];
IOB tile[0, 0] coord[ 0, 14] Input0;;
IOB tile[0, 0] coord[ 0, 14] Input1;;
IOB tile[0, 0] coord[ 0, 15] Output0;PLL_FBDIV[6];
IOB tile[0, 0] coord[ 0, 15] Output1;PLL_FBDIV[7];
IOB tile[0, 0] coord[ 0, 15] Input0;;
IOB tile[0, 0] coord[ 0, 15] Input1;;
IOB tile[0, 0] coord[ 0, 16] Output0;PLL_FBDIV[8];
IOB tile[0, 0] coord[ 0, 16] Output1;PLL_FBDIV[9];
IOB tile[0, 0] coord[ 0, 16] Input0;;
IOB tile[0, 0] coord[ 0, 16] Input1;;
IOB tile[0, 0] coord[ 0, 17] Output0;PLL_FBDIV[10];
IOB tile[0, 0] coord[ 0, 17] Output1;PLL_FBDIV[11];
IOB tile[0, 0] coord[ 0, 17] Input0;;
IOB tile[0, 0] coord[ 0, 17] Input1;;
IOB tile[0, 0] coord[ 0, 18] Output0;PLL_EN;
IOB tile[0, 0] coord[ 0, 18] Output1;INT_FPGA_SLEEP;
IOB tile[0, 0] coord[ 0, 18] Input0;;
IOB tile[0, 0] coord[ 0, 18] Input1;;
IOB tile[0, 0] coord[ 0, 19] Output0;PLL_POSTDIV1[0];
IOB tile[0, 0] coord[ 0, 19] Output1;PLL_POSTDIV1[1];
IOB tile[0, 0] coord[ 0, 19] Input0;;
IOB tile[0, 0] coord[ 0, 19] Input1;;
IOB tile[0, 0] coord[ 0, 20] Output0;PLL_POSTDIV1[2];
IOB tile[0, 0] coord[ 0, 20] Output1;PLL_POSTDIV2[0];
IOB tile[0, 0] coord[ 0, 20] Input0;;
IOB tile[0, 0] coord[ 0, 20] Input1;;
IOB tile[0, 0] coord[ 0, 21] Output0;PLL_POSTDIV2[1];
IOB tile[0, 0] coord[ 0, 21] Output1;PLL_POSTDIV2[2];
IOB tile[0, 0] coord[ 0, 21] Input0;;
IOB tile[0, 0] coord[ 0, 21] Input1;;
IOB tile[0, 0] coord[ 0, 22] Output0;[PIN 18] GPIO5_OUT;o_row[2]
IOB tile[0, 0] coord[ 0, 22] Output1;[PIN 18] GPIO5_OE;o_row_oe[2]
IOB tile[0, 0] coord[ 0, 22] Input0;[PIN 18] GPIO5_IN;
IOB tile[0, 0] coord[ 0, 22] Input1;;
IOB tile[0, 0] coord[ 0, 23] Output0;[PIN 19] GPIO6_OUT;o_row[4]
IOB tile[0, 0] coord[ 0, 23] Output1;[PIN 19] GPIO6_OE;o_row_oe[4]
IOB tile[0, 0] coord[ 0, 23] Input0;[PIN 19] GPIO6_IN;
IOB tile[0, 0] coord[ 0, 23] Input1;;
IOB tile[0, 0] coord[ 0, 24] Output0;[PIN 20] GPIO7_OUT;o_row[6]
IOB tile[0, 0] coord[ 0, 24] Output1;[PIN 20] GPIO7_OE;o_row_oe[6]
IOB tile[0, 0] coord[ 0, 24] Input0;[PIN 20] GPIO7_IN;
IOB tile[0, 0] coord[ 0, 24] Input1;;
IOB tile[0, 0] coord[ 0, 25] Output0;OSC_EN;osc_en
IOB tile[0, 0] coord[ 0, 25] Output1;;
IOB tile[0, 0] coord[ 0, 25] Input0;OSC_READY;
IOB tile[0, 0] coord[ 0, 25] Input1;;
IOB tile[0, 0] coord[ 0, 26] Output0;BRAM0_nWEN;
IOB tile[0, 0] coord[ 0, 26] Output1;BRAM0_nWCLKEN;
IOB tile[0, 0] coord[ 0, 26] Input0;;
IOB tile[0, 0] coord[ 0, 26] Input1;;
IOB tile[0, 0] coord[ 0, 27] Output0;BRAM0_nREN;
IOB tile[0, 0] coord[ 0, 27] Output1;BRAM0_nRCLKEN;
IOB tile[0, 0] coord[ 0, 27] Input0;;
IOB tile[0, 0] coord[ 0, 27] Input1;;
IOB tile[0, 0] coord[ 0, 28] Output0;BRAM0_RATIO[0];
IOB tile[0, 0] coord[ 0, 28] Output1;BRAM0_RATIO[1];
IOB tile[0, 0] coord[ 0, 28] Input0;;
IOB tile[0, 0] coord[ 0, 28] Input1;;
IOB tile[0, 0] coord[ 0, 29] Output0;BRAM0_WCLKINV;
IOB tile[0, 0] coord[ 0, 29] Output1;BRAM0_RCLKINV;
IOB tile[0, 0] coord[ 0, 29] Input0;;
IOB tile[0, 0] coord[ 0, 29] Input1;;
IOB tile[0, 0] coord[ 0, 30] Output0;BRAM0_WDATA[7];
IOB tile[0, 0] coord[ 0, 30] Output1;BRAM0_WDATA[6];
IOB tile[0, 0] coord[ 0, 30] Input0;BRAM0_RDATA[7];
IOB tile[0, 0] coord[ 0, 30] Input1;BRAM0_RDATA[6];
IOB tile[0, 0] coord[ 0, 31] Output0;BRAM0_WDATA[5];
IOB tile[0, 0] coord[ 0, 31] Output1;BRAM0_WDATA[4];
IOB tile[0, 0] coord[ 0, 31] Input0;BRAM0_RDATA[5];
IOB tile[0, 0] coord[ 0, 31] Input1;BRAM0_RDATA[4];
IOB tile[0, 0] coord[ 1,  0] Output0;BRAM4_WDATA[1];
IOB tile[0, 0] coord[ 1,  0] Output1;BRAM4_WDATA[0];
IOB tile[0, 0] coord[ 1,  0] Input0;BRAM4_RDATA[1];
IOB tile[0, 0] coord[ 1,  0] Input1;BRAM4_RDATA[0];
IOB tile[0, 0] coord[ 1,  1] Output0;BRAM4_WDATA[3];
IOB tile[0, 0] coord[ 1,  1] Output1;BRAM4_WDATA[2];
IOB tile[0, 0] coord[ 1,  1] Input0;BRAM4_RDATA[3];
IOB tile[0, 0] coord[ 1,  1] Input1;BRAM4_RDATA[2];
IOB tile[0, 0] coord[ 1, 30] Output0;BRAM0_WDATA[3];
IOB tile[0, 0] coord[ 1, 30] Output1;BRAM0_WDATA[2];
IOB tile[0, 0] coord[ 1, 30] Input0;BRAM0_RDATA[3];
IOB tile[0, 0] coord[ 1, 30] Input1;BRAM0_RDATA[2];
IOB tile[0, 0] coord[ 1, 31] Output0;BRAM0_WDATA[1];
IOB tile[0, 0] coord[ 1, 31] Output1;BRAM0_WDATA[0];
IOB tile[0, 0] coord[ 1, 31] Input0;BRAM0_RDATA[1];
IOB tile[0, 0] coord[ 1, 31] Input1;BRAM0_RDATA[0];
IOB tile[0, 0] coord[ 2,  0] Output0;BRAM4_WADDR[6];
IOB tile[0, 0] coord[ 2,  0] Output1;BRAM4_WADDR[5];
IOB tile[0, 0] coord[ 2,  0] Input0;;
IOB tile[0, 0] coord[ 2,  0] Input1;;
IOB tile[0, 0] coord[ 2,  1] Output0;BRAM4_WADDR[8];
IOB tile[0, 0] coord[ 2,  1] Output1;BRAM4_WADDR[7];
IOB tile[0, 0] coord[ 2,  1] Input0;;
IOB tile[0, 0] coord[ 2,  1] Input1;;
IOB tile[0, 0] coord[ 2, 30] Output0;BRAM0_WADDR[8];
IOB tile[0, 0] coord[ 2, 30] Output1;BRAM0_WADDR[7];
IOB tile[0, 0] coord[ 2, 30] Input0;;
IOB tile[0, 0] coord[ 2, 30] Input1;;
IOB tile[0, 0] coord[ 2, 31] Output0;BRAM0_WADDR[6];
IOB tile[0, 0] coord[ 2, 31] Output1;BRAM0_WADDR[5];
IOB tile[0, 0] coord[ 2, 31] Input0;;
IOB tile[0, 0] coord[ 2, 31] Input1;;
IOB tile[0, 0] coord[ 3,  0] Output0;BRAM4_WADDR[2];
IOB tile[0, 0] coord[ 3,  0] Output1;BRAM4_WADDR[1];
IOB tile[0, 0] coord[ 3,  0] Input0;;
IOB tile[0, 0] coord[ 3,  0] Input1;;
IOB tile[0, 0] coord[ 3,  1] Output0;BRAM4_WADDR[4];
IOB tile[0, 0] coord[ 3,  1] Output1;BRAM4_WADDR[3];
IOB tile[0, 0] coord[ 3,  1] Input0;;
IOB tile[0, 0] coord[ 3,  1] Input1;;
IOB tile[0, 0] coord[ 3, 30] Output0;BRAM0_WADDR[4];
IOB tile[0, 0] coord[ 3, 30] Output1;BRAM0_WADDR[3];
IOB tile[0, 0] coord[ 3, 30] Input0;;
IOB tile[0, 0] coord[ 3, 30] Input1;;
IOB tile[0, 0] coord[ 3, 31] Output0;BRAM0_WADDR[2];
IOB tile[0, 0] coord[ 3, 31] Output1;BRAM0_WADDR[1];
IOB tile[0, 0] coord[ 3, 31] Input0;;
IOB tile[0, 0] coord[ 3, 31] Input1;;
IOB tile[0, 0] coord[ 4,  0] Output0;BRAM4_RADDR[7];
IOB tile[0, 0] coord[ 4,  0] Output1;BRAM4_RADDR[6];
IOB tile[0, 0] coord[ 4,  0] Input0;;
IOB tile[0, 0] coord[ 4,  0] Input1;;
IOB tile[0, 0] coord[ 4,  1] Output0;BRAM4_WADDR[0];
IOB tile[0, 0] coord[ 4,  1] Output1;BRAM4_RADDR[8];
IOB tile[0, 0] coord[ 4,  1] Input0;;
IOB tile[0, 0] coord[ 4,  1] Input1;;
IOB tile[0, 0] coord[ 4, 30] Output0;BRAM0_WADDR[0];
IOB tile[0, 0] coord[ 4, 30] Output1;BRAM0_RADDR[8];
IOB tile[0, 0] coord[ 4, 30] Input0;;
IOB tile[0, 0] coord[ 4, 30] Input1;;
IOB tile[0, 0] coord[ 4, 31] Output0;BRAM0_RADDR[7];
IOB tile[0, 0] coord[ 4, 31] Output1;BRAM0_RADDR[6];
IOB tile[0, 0] coord[ 4, 31] Input0;;
IOB tile[0, 0] coord[ 4, 31] Input1;;
IOB tile[0, 0] coord[ 5,  0] Output0;BRAM4_RADDR[3];
IOB tile[0, 0] coord[ 5,  0] Output1;BRAM4_RADDR[2];
IOB tile[0, 0] coord[ 5,  0] Input0;;
IOB tile[0, 0] coord[ 5,  0] Input1;;
IOB tile[0, 0] coord[ 5,  1] Output0;BRAM4_RADDR[5];
IOB tile[0, 0] coord[ 5,  1] Output1;BRAM4_RADDR[4];
IOB tile[0, 0] coord[ 5,  1] Input0;;
IOB tile[0, 0] coord[ 5,  1] Input1;;
IOB tile[0, 0] coord[ 5, 30] Output0;BRAM0_RADDR[5];
IOB tile[0, 0] coord[ 5, 30] Output1;BRAM0_RADDR[4];
IOB tile[0, 0] coord[ 5, 30] Input0;;
IOB tile[0, 0] coord[ 5, 30] Input1;;
IOB tile[0, 0] coord[ 5, 31] Output0;BRAM0_RADDR[3];
IOB tile[0, 0] coord[ 5, 31] Output1;BRAM0_RADDR[2];
IOB tile[0, 0] coord[ 5, 31] Input0;;
IOB tile[0, 0] coord[ 5, 31] Input1;;
IOB tile[0, 0] coord[ 6,  0] Output0;;
IOB tile[0, 0] coord[ 6,  0] Output1;;
IOB tile[0, 0] coord[ 6,  0] Input0;BRAM5_RDATA[7];
IOB tile[0, 0] coord[ 6,  0] Input1;BRAM5_RDATA[6];
IOB tile[0, 0] coord[ 6,  1] Output0;BRAM4_RADDR[1];
IOB tile[0, 0] coord[ 6,  1] Output1;BRAM4_RADDR[0];
IOB tile[0, 0] coord[ 6,  1] Input0;;
IOB tile[0, 0] coord[ 6,  1] Input1;;
IOB tile[0, 0] coord[ 6, 30] Output0;BRAM0_RADDR[1];
IOB tile[0, 0] coord[ 6, 30] Output1;BRAM0_RADDR[0];
IOB tile[0, 0] coord[ 6, 30] Input0;;
IOB tile[0, 0] coord[ 6, 30] Input1;;
IOB tile[0, 0] coord[ 6, 31] Output0;;
IOB tile[0, 0] coord[ 6, 31] Output1;;
IOB tile[0, 0] coord[ 6, 31] Input0;BRAM1_RDATA[7];
IOB tile[0, 0] coord[ 6, 31] Input1;BRAM1_RDATA[6];
IOB tile[0, 0] coord[ 7,  0] Output0;BRAM5_nREN;
IOB tile[0, 0] coord[ 7,  0] Output1;BRAM5_nRCLKEN;
IOB tile[0, 0] coord[ 7,  0] Input0;BRAM5_RDATA[5];
IOB tile[0, 0] coord[ 7,  0] Input1;BRAM5_RDATA[4];
IOB tile[0, 0] coord[ 7,  1] Output0;BRAM5_nWEN;
IOB tile[0, 0] coord[ 7,  1] Output1;BRAM5_nWCLKEN;
IOB tile[0, 0] coord[ 7,  1] Input0;;
IOB tile[0, 0] coord[ 7,  1] Input1;;
IOB tile[0, 0] coord[ 7, 30] Output0;BRAM1_nWEN;
IOB tile[0, 0] coord[ 7, 30] Output1;BRAM1_nWCLKEN;
IOB tile[0, 0] coord[ 7, 30] Input0;;
IOB tile[0, 0] coord[ 7, 30] Input1;;
IOB tile[0, 0] coord[ 7, 31] Output0;BRAM1_nREN;
IOB tile[0, 0] coord[ 7, 31] Output1;BRAM1_nRCLKEN;
IOB tile[0, 0] coord[ 7, 31] Input0;BRAM1_RDATA[5];
IOB tile[0, 0] coord[ 7, 31] Input1;BRAM1_RDATA[4];
IOB tile[0, 0] coord[ 8,  0] Output0;BRAM5_WCLKINV;
IOB tile[0, 0] coord[ 8,  0] Output1;BRAM5_RCLKINV;
IOB tile[0, 0] coord[ 8,  0] Input0;BRAM5_RDATA[1];
IOB tile[0, 0] coord[ 8,  0] Input1;BRAM5_RDATA[0];
IOB tile[0, 0] coord[ 8,  1] Output0;BRAM5_RATIO[1];
IOB tile[0, 0] coord[ 8,  1] Output1;BRAM5_RATIO[0];
IOB tile[0, 0] coord[ 8,  1] Input0;BRAM5_RDATA[3];
IOB tile[0, 0] coord[ 8,  1] Input1;BRAM5_RDATA[2];
IOB tile[0, 0] coord[ 8, 30] Output0;BRAM1_RATIO[1];
IOB tile[0, 0] coord[ 8, 30] Output1;BRAM1_RATIO[0];
IOB tile[0, 0] coord[ 8, 30] Input0;BRAM1_RDATA[3];
IOB tile[0, 0] coord[ 8, 30] Input1;BRAM1_RDATA[2];
IOB tile[0, 0] coord[ 8, 31] Output0;BRAM1_WCLKINV;
IOB tile[0, 0] coord[ 8, 31] Output1;BRAM1_RCLKINV;
IOB tile[0, 0] coord[ 8, 31] Input0;BRAM1_RDATA[1];
IOB tile[0, 0] coord[ 8, 31] Input1;BRAM1_RDATA[0];
IOB tile[0, 0] coord[ 9,  0] Output0;BRAM5_WDATA[5];
IOB tile[0, 0] coord[ 9,  0] Output1;BRAM5_WDATA[4];
IOB tile[0, 0] coord[ 9,  0] Input0;;
IOB tile[0, 0] coord[ 9,  0] Input1;;
IOB tile[0, 0] coord[ 9,  1] Output0;BRAM5_WDATA[7];
IOB tile[0, 0] coord[ 9,  1] Output1;BRAM5_WDATA[6];
IOB tile[0, 0] coord[ 9,  1] Input0;;
IOB tile[0, 0] coord[ 9,  1] Input1;;
IOB tile[0, 0] coord[ 9, 30] Output0;BRAM1_WDATA[7];
IOB tile[0, 0] coord[ 9, 30] Output1;BRAM1_WDATA[6];
IOB tile[0, 0] coord[ 9, 30] Input0;;
IOB tile[0, 0] coord[ 9, 30] Input1;;
IOB tile[0, 0] coord[ 9, 31] Output0;BRAM1_WDATA[5];
IOB tile[0, 0] coord[ 9, 31] Output1;BRAM1_WDATA[4];
IOB tile[0, 0] coord[ 9, 31] Input0;;
IOB tile[0, 0] coord[ 9, 31] Input1;;
IOB tile[0, 0] coord[10,  0] Output0;BRAM5_WDATA[1];
IOB tile[0, 0] coord[10,  0] Output1;BRAM5_WDATA[0];
IOB tile[0, 0] coord[10,  0] Input0;;
IOB tile[0, 0] coord[10,  0] Input1;;
IOB tile[0, 0] coord[10,  1] Output0;BRAM5_WDATA[3];
IOB tile[0, 0] coord[10,  1] Output1;BRAM5_WDATA[2];
IOB tile[0, 0] coord[10,  1] Input0;;
IOB tile[0, 0] coord[10,  1] Input1;;
IOB tile[0, 0] coord[10, 30] Output0;BRAM1_WDATA[3];
IOB tile[0, 0] coord[10, 30] Output1;BRAM1_WDATA[2];
IOB tile[0, 0] coord[10, 30] Input0;;
IOB tile[0, 0] coord[10, 30] Input1;;
IOB tile[0, 0] coord[10, 31] Output0;BRAM1_WDATA[1];
IOB tile[0, 0] coord[10, 31] Output1;BRAM1_WDATA[0];
IOB tile[0, 0] coord[10, 31] Input0;;
IOB tile[0, 0] coord[10, 31] Input1;;
IOB tile[0, 0] coord[11,  0] Output0;BRAM5_WADDR[6];
IOB tile[0, 0] coord[11,  0] Output1;BRAM5_WADDR[5];
IOB tile[0, 0] coord[11,  0] Input0;;
IOB tile[0, 0] coord[11,  0] Input1;;
IOB tile[0, 0] coord[11,  1] Output0;BRAM5_WADDR[8];
IOB tile[0, 0] coord[11,  1] Output1;BRAM5_WADDR[7];
IOB tile[0, 0] coord[11,  1] Input0;;
IOB tile[0, 0] coord[11,  1] Input1;;
IOB tile[0, 0] coord[11, 30] Output0;BRAM1_WADDR[8];
IOB tile[0, 0] coord[11, 30] Output1;BRAM1_WADDR[7];
IOB tile[0, 0] coord[11, 30] Input0;;
IOB tile[0, 0] coord[11, 30] Input1;;
IOB tile[0, 0] coord[11, 31] Output0;BRAM1_WADDR[6];
IOB tile[0, 0] coord[11, 31] Output1;BRAM1_WADDR[5];
IOB tile[0, 0] coord[11, 31] Input0;;
IOB tile[0, 0] coord[11, 31] Input1;;
IOB tile[0, 0] coord[12,  0] Output0;BRAM5_WADDR[2];
IOB tile[0, 0] coord[12,  0] Output1;BRAM5_WADDR[1];
IOB tile[0, 0] coord[12,  0] Input0;;
IOB tile[0, 0] coord[12,  0] Input1;;
IOB tile[0, 0] coord[12,  1] Output0;BRAM5_WADDR[4];
IOB tile[0, 0] coord[12,  1] Output1;BRAM5_WADDR[3];
IOB tile[0, 0] coord[12,  1] Input0;;
IOB tile[0, 0] coord[12,  1] Input1;;
IOB tile[0, 0] coord[12, 30] Output0;BRAM1_WADDR[4];
IOB tile[0, 0] coord[12, 30] Output1;BRAM1_WADDR[3];
IOB tile[0, 0] coord[12, 30] Input0;;
IOB tile[0, 0] coord[12, 30] Input1;;
IOB tile[0, 0] coord[12, 31] Output0;BRAM1_WADDR[2];
IOB tile[0, 0] coord[12, 31] Output1;BRAM1_WADDR[1];
IOB tile[0, 0] coord[12, 31] Input0;;
IOB tile[0, 0] coord[12, 31] Input1;;
IOB tile[0, 0] coord[13,  0] Output0;BRAM5_RADDR[7];
IOB tile[0, 0] coord[13,  0] Output1;BRAM5_RADDR[6];
IOB tile[0, 0] coord[13,  0] Input0;BRAM6_RDATA[7];
IOB tile[0, 0] coord[13,  0] Input1;BRAM6_RDATA[6];
IOB tile[0, 0] coord[13,  1] Output0;BRAM5_WADDR[0];
IOB tile[0, 0] coord[13,  1] Output1;BRAM5_RADDR[8];
IOB tile[0, 0] coord[13,  1] Input0;;
IOB tile[0, 0] coord[13,  1] Input1;;
IOB tile[0, 0] coord[13, 30] Output0;BRAM1_WADDR[0];
IOB tile[0, 0] coord[13, 30] Output1;BRAM1_RADDR[8];
IOB tile[0, 0] coord[13, 30] Input0;;
IOB tile[0, 0] coord[13, 30] Input1;;
IOB tile[0, 0] coord[13, 31] Output0;BRAM1_RADDR[7];
IOB tile[0, 0] coord[13, 31] Output1;BRAM1_RADDR[6];
IOB tile[0, 0] coord[13, 31] Input0;BRAM2_RDATA[7];
IOB tile[0, 0] coord[13, 31] Input1;BRAM2_RDATA[6];
IOB tile[0, 0] coord[14,  0] Output0;BRAM5_RADDR[3];
IOB tile[0, 0] coord[14,  0] Output1;BRAM5_RADDR[2];
IOB tile[0, 0] coord[14,  0] Input0;BRAM6_RDATA[3];
IOB tile[0, 0] coord[14,  0] Input1;BRAM6_RDATA[2];
IOB tile[0, 0] coord[14,  1] Output0;BRAM5_RADDR[5];
IOB tile[0, 0] coord[14,  1] Output1;BRAM5_RADDR[4];
IOB tile[0, 0] coord[14,  1] Input0;BRAM6_RDATA[5];
IOB tile[0, 0] coord[14,  1] Input1;BRAM6_RDATA[4];
IOB tile[0, 0] coord[14, 30] Output0;BRAM1_RADDR[5];
IOB tile[0, 0] coord[14, 30] Output1;BRAM1_RADDR[4];
IOB tile[0, 0] coord[14, 30] Input0;BRAM2_RDATA[5];
IOB tile[0, 0] coord[14, 30] Input1;BRAM2_RDATA[4];
IOB tile[0, 0] coord[14, 31] Output0;BRAM1_RADDR[3];
IOB tile[0, 0] coord[14, 31] Output1;BRAM1_RADDR[2];
IOB tile[0, 0] coord[14, 31] Input0;BRAM2_RDATA[3];
IOB tile[0, 0] coord[14, 31] Input1;BRAM2_RDATA[2];
IOB tile[0, 0] coord[15,  0] Output0;BRAM6_nWEN;
IOB tile[0, 0] coord[15,  0] Output1;BRAM6_nWCLKEN;
IOB tile[0, 0] coord[15,  0] Input0;;
IOB tile[0, 0] coord[15,  0] Input1;;
IOB tile[0, 0] coord[15,  1] Output0;BRAM5_RADDR[1];
IOB tile[0, 0] coord[15,  1] Output1;BRAM5_RADDR[0];
IOB tile[0, 0] coord[15,  1] Input0;BRAM6_RDATA[1];
IOB tile[0, 0] coord[15,  1] Input1;BRAM6_RDATA[0];
IOB tile[0, 0] coord[15, 30] Output0;BRAM1_RADDR[1];
IOB tile[0, 0] coord[15, 30] Output1;BRAM1_RADDR[0];
IOB tile[0, 0] coord[15, 30] Input0;BRAM2_RDATA[1];
IOB tile[0, 0] coord[15, 30] Input1;BRAM2_RDATA[0];
IOB tile[0, 0] coord[15, 31] Output0;BRAM2_nWEN;
IOB tile[0, 0] coord[15, 31] Output1;BRAM2_nWCLKEN;
IOB tile[0, 0] coord[15, 31] Input0;;
IOB tile[0, 0] coord[15, 31] Input1;;
IOB tile[0, 0] coord[16,  0] Output0;BRAM6_RATIO[1];
IOB tile[0, 0] coord[16,  0] Output1;BRAM6_RATIO[0];
IOB tile[0, 0] coord[16,  0] Input0;;
IOB tile[0, 0] coord[16,  0] Input1;;
IOB tile[0, 0] coord[16,  1] Output0;BRAM6_nREN;
IOB tile[0, 0] coord[16,  1] Output1;BRAM6_nRCLKEN;
IOB tile[0, 0] coord[16,  1] Input0;;
IOB tile[0, 0] coord[16,  1] Input1;;
IOB tile[0, 0] coord[16, 30] Output0;BRAM2_nREN;
IOB tile[0, 0] coord[16, 30] Output1;BRAM2_nRCLKEN;
IOB tile[0, 0] coord[16, 30] Input0;;
IOB tile[0, 0] coord[16, 30] Input1;;
IOB tile[0, 0] coord[16, 31] Output0;BRAM2_RATIO[1];
IOB tile[0, 0] coord[16, 31] Output1;BRAM2_RATIO[0];
IOB tile[0, 0] coord[16, 31] Input0;;
IOB tile[0, 0] coord[16, 31] Input1;;
IOB tile[0, 0] coord[17,  0] Output0;BRAM6_WDATA[7];
IOB tile[0, 0] coord[17,  0] Output1;BRAM6_WDATA[6];
IOB tile[0, 0] coord[17,  0] Input0;;
IOB tile[0, 0] coord[17,  0] Input1;;
IOB tile[0, 0] coord[17,  1] Output0;BRAM6_WCLKINV;
IOB tile[0, 0] coord[17,  1] Output1;BRAM6_RCLKINV;
IOB tile[0, 0] coord[17,  1] Input0;;
IOB tile[0, 0] coord[17,  1] Input1;;
IOB tile[0, 0] coord[17, 30] Output0;BRAM2_WCLKINV;
IOB tile[0, 0] coord[17, 30] Output1;BRAM2_RCLKINV;
IOB tile[0, 0] coord[17, 30] Input0;;
IOB tile[0, 0] coord[17, 30] Input1;;
IOB tile[0, 0] coord[17, 31] Output0;BRAM2_WDATA[7];
IOB tile[0, 0] coord[17, 31] Output1;BRAM2_WDATA[6];
IOB tile[0, 0] coord[17, 31] Input0;;
IOB tile[0, 0] coord[17, 31] Input1;;
IOB tile[0, 0] coord[18,  0] Output0;BRAM6_WDATA[3];
IOB tile[0, 0] coord[18,  0] Output1;BRAM6_WDATA[2];
IOB tile[0, 0] coord[18,  0] Input0;;
IOB tile[0, 0] coord[18,  0] Input1;;
IOB tile[0, 0] coord[18,  1] Output0;BRAM6_WDATA[5];
IOB tile[0, 0] coord[18,  1] Output1;BRAM6_WDATA[4];
IOB tile[0, 0] coord[18,  1] Input0;;
IOB tile[0, 0] coord[18,  1] Input1;;
IOB tile[0, 0] coord[18, 30] Output0;BRAM2_WDATA[5];
IOB tile[0, 0] coord[18, 30] Output1;BRAM2_WDATA[4];
IOB tile[0, 0] coord[18, 30] Input0;;
IOB tile[0, 0] coord[18, 30] Input1;;
IOB tile[0, 0] coord[18, 31] Output0;BRAM2_WDATA[3];
IOB tile[0, 0] coord[18, 31] Output1;BRAM2_WDATA[2];
IOB tile[0, 0] coord[18, 31] Input0;;
IOB tile[0, 0] coord[18, 31] Input1;;
IOB tile[0, 0] coord[19,  0] Output0;BRAM6_WADDR[8];
IOB tile[0, 0] coord[19,  0] Output1;BRAM6_WADDR[7];
IOB tile[0, 0] coord[19,  0] Input0;;
IOB tile[0, 0] coord[19,  0] Input1;;
IOB tile[0, 0] coord[19,  1] Output0;BRAM6_WDATA[1];
IOB tile[0, 0] coord[19,  1] Output1;BRAM6_WDATA[0];
IOB tile[0, 0] coord[19,  1] Input0;;
IOB tile[0, 0] coord[19,  1] Input1;;
IOB tile[0, 0] coord[19, 30] Output0;BRAM2_WDATA[1];
IOB tile[0, 0] coord[19, 30] Output1;BRAM2_WDATA[0];
IOB tile[0, 0] coord[19, 30] Input0;;
IOB tile[0, 0] coord[19, 30] Input1;;
IOB tile[0, 0] coord[19, 31] Output0;BRAM2_WADDR[8];
IOB tile[0, 0] coord[19, 31] Output1;BRAM2_WADDR[7];
IOB tile[0, 0] coord[19, 31] Input0;;
IOB tile[0, 0] coord[19, 31] Input1;;
IOB tile[0, 0] coord[20,  0] Output0;BRAM6_WADDR[4];
IOB tile[0, 0] coord[20,  0] Output1;BRAM6_WADDR[3];
IOB tile[0, 0] coord[20,  0] Input0;BRAM7_RDATA[7];
IOB tile[0, 0] coord[20,  0] Input1;BRAM7_RDATA[6];
IOB tile[0, 0] coord[20,  1] Output0;BRAM6_WADDR[6];
IOB tile[0, 0] coord[20,  1] Output1;BRAM6_WADDR[5];
IOB tile[0, 0] coord[20,  1] Input0;;
IOB tile[0, 0] coord[20,  1] Input1;;
IOB tile[0, 0] coord[20, 30] Output0;BRAM2_WADDR[6];
IOB tile[0, 0] coord[20, 30] Output1;BRAM2_WADDR[5];
IOB tile[0, 0] coord[20, 30] Input0;;
IOB tile[0, 0] coord[20, 30] Input1;;
IOB tile[0, 0] coord[20, 31] Output0;BRAM2_WADDR[4];
IOB tile[0, 0] coord[20, 31] Output1;BRAM2_WADDR[3];
IOB tile[0, 0] coord[20, 31] Input0;BRAM3_RDATA[7];
IOB tile[0, 0] coord[20, 31] Input1;BRAM3_RDATA[6];
IOB tile[0, 0] coord[21,  0] Output0;BRAM6_WADDR[0];
IOB tile[0, 0] coord[21,  0] Output1;BRAM6_RADDR[8];
IOB tile[0, 0] coord[21,  0] Input0;BRAM7_RDATA[3];
IOB tile[0, 0] coord[21,  0] Input1;BRAM7_RDATA[2];
IOB tile[0, 0] coord[21,  1] Output0;BRAM6_WADDR[2];
IOB tile[0, 0] coord[21,  1] Output1;BRAM6_WADDR[1];
IOB tile[0, 0] coord[21,  1] Input0;BRAM7_RDATA[5];
IOB tile[0, 0] coord[21,  1] Input1;BRAM7_RDATA[4];
IOB tile[0, 0] coord[21, 30] Output0;BRAM2_WADDR[2];
IOB tile[0, 0] coord[21, 30] Output1;BRAM2_WADDR[1];
IOB tile[0, 0] coord[21, 30] Input0;BRAM3_RDATA[5];
IOB tile[0, 0] coord[21, 30] Input1;BRAM3_RDATA[4];
IOB tile[0, 0] coord[21, 31] Output0;BRAM2_WADDR[0];
IOB tile[0, 0] coord[21, 31] Output1;BRAM2_RADDR[8];
IOB tile[0, 0] coord[21, 31] Input0;BRAM3_RDATA[3];
IOB tile[0, 0] coord[21, 31] Input1;BRAM3_RDATA[2];
IOB tile[0, 0] coord[22,  0] Output0;BRAM6_RADDR[5];
IOB tile[0, 0] coord[22,  0] Output1;BRAM6_RADDR[4];
IOB tile[0, 0] coord[22,  0] Input0;;
IOB tile[0, 0] coord[22,  0] Input1;;
IOB tile[0, 0] coord[22,  1] Output0;BRAM6_RADDR[7];
IOB tile[0, 0] coord[22,  1] Output1;BRAM6_RADDR[6];
IOB tile[0, 0] coord[22,  1] Input0;BRAM7_RDATA[1];
IOB tile[0, 0] coord[22,  1] Input1;BRAM7_RDATA[0];
IOB tile[0, 0] coord[22, 30] Output0;BRAM2_RADDR[7];
IOB tile[0, 0] coord[22, 30] Output1;BRAM2_RADDR[6];
IOB tile[0, 0] coord[22, 30] Input0;BRAM3_RDATA[1];
IOB tile[0, 0] coord[22, 30] Input1;BRAM3_RDATA[0];
IOB tile[0, 0] coord[22, 31] Output0;BRAM2_RADDR[5];
IOB tile[0, 0] coord[22, 31] Output1;BRAM2_RADDR[4];
IOB tile[0, 0] coord[22, 31] Input0;;
IOB tile[0, 0] coord[22, 31] Input1;;
IOB tile[0, 0] coord[23,  0] Output0;BRAM6_RADDR[1];
IOB tile[0, 0] coord[23,  0] Output1;BRAM6_RADDR[0];
IOB tile[0, 0] coord[23,  0] Input0;;
IOB tile[0, 0] coord[23,  0] Input1;;
IOB tile[0, 0] coord[23,  1] Output0;BRAM6_RADDR[3];
IOB tile[0, 0] coord[23,  1] Output1;BRAM6_RADDR[2];
IOB tile[0, 0] coord[23,  1] Input0;;
IOB tile[0, 0] coord[23,  1] Input1;;
IOB tile[0, 0] coord[23, 30] Output0;BRAM2_RADDR[3];
IOB tile[0, 0] coord[23, 30] Output1;BRAM2_RADDR[2];
IOB tile[0, 0] coord[23, 30] Input0;;
IOB tile[0, 0] coord[23, 30] Input1;;
IOB tile[0, 0] coord[23, 31] Output0;BRAM2_RADDR[1];
IOB tile[0, 0] coord[23, 31] Output1;BRAM2_RADDR[0];
IOB tile[0, 0] coord[23, 31] Input0;;
IOB tile[0, 0] coord[23, 31] Input1;;
IOB tile[0, 0] coord[24,  0] Output0;BRAM7_nWEN;
IOB tile[0, 0] coord[24,  0] Output1;BRAM7_nWCLKEN;
IOB tile[0, 0] coord[24,  0] Input0;;
IOB tile[0, 0] coord[24,  0] Input1;;
IOB tile[0, 0] coord[24,  1] Output0;;
IOB tile[0, 0] coord[24,  1] Output1;;
IOB tile[0, 0] coord[24,  1] Input0;;
IOB tile[0, 0] coord[24,  1] Input1;;
IOB tile[0, 0] coord[24, 30] Output0;;
IOB tile[0, 0] coord[24, 30] Output1;;
IOB tile[0, 0] coord[24, 30] Input0;;
IOB tile[0, 0] coord[24, 30] Input1;;
IOB tile[0, 0] coord[24, 31] Output0;BRAM3_nWEN;
IOB tile[0, 0] coord[24, 31] Output1;BRAM3_nWCLKEN;
IOB tile[0, 0] coord[24, 31] Input0;;
IOB tile[0, 0] coord[24, 31] Input1;;
IOB tile[0, 0] coord[25,  0] Output0;BRAM7_RATIO[1];
IOB tile[0, 0] coord[25,  0] Output1;BRAM7_RATIO[0];
IOB tile[0, 0] coord[25,  0] Input0;;
IOB tile[0, 0] coord[25,  0] Input1;;
IOB tile[0, 0] coord[25,  1] Output0;BRAM7_nREN;
IOB tile[0, 0] coord[25,  1] Output1;BRAM7_nRCLKEN;
IOB tile[0, 0] coord[25,  1] Input0;;
IOB tile[0, 0] coord[25,  1] Input1;;
IOB tile[0, 0] coord[25, 30] Output0;BRAM3_nREN;
IOB tile[0, 0] coord[25, 30] Output1;BRAM3_nRCLKEN;
IOB tile[0, 0] coord[25, 30] Input0;;
IOB tile[0, 0] coord[25, 30] Input1;;
IOB tile[0, 0] coord[25, 31] Output0;BRAM3_RATIO[1];
IOB tile[0, 0] coord[25, 31] Output1;BRAM3_RATIO[0];
IOB tile[0, 0] coord[25, 31] Input0;;
IOB tile[0, 0] coord[25, 31] Input1;;
IOB tile[0, 0] coord[26,  0] Output0;BRAM7_WDATA[7];
IOB tile[0, 0] coord[26,  0] Output1;BRAM7_WDATA[6];
IOB tile[0, 0] coord[26,  0] Input0;;
IOB tile[0, 0] coord[26,  0] Input1;;
IOB tile[0, 0] coord[26,  1] Output0;BRAM7_WCLKINV;
IOB tile[0, 0] coord[26,  1] Output1;BRAM7_RCLKINV;
IOB tile[0, 0] coord[26,  1] Input0;;
IOB tile[0, 0] coord[26,  1] Input1;;
IOB tile[0, 0] coord[26, 30] Output0;BRAM3_WCLKINV;
IOB tile[0, 0] coord[26, 30] Output1;BRAM3_RCLKINV;
IOB tile[0, 0] coord[26, 30] Input0;;
IOB tile[0, 0] coord[26, 30] Input1;;
IOB tile[0, 0] coord[26, 31] Output0;BRAM3_WDATA[7];
IOB tile[0, 0] coord[26, 31] Output1;BRAM3_WDATA[6];
IOB tile[0, 0] coord[26, 31] Input0;;
IOB tile[0, 0] coord[26, 31] Input1;;
IOB tile[0, 0] coord[27,  0] Output0;BRAM7_WDATA[3];
IOB tile[0, 0] coord[27,  0] Output1;BRAM7_WDATA[2];
IOB tile[0, 0] coord[27,  0] Input0;;
IOB tile[0, 0] coord[27,  0] Input1;;
IOB tile[0, 0] coord[27,  1] Output0;BRAM7_WDATA[5];
IOB tile[0, 0] coord[27,  1] Output1;BRAM7_WDATA[4];
IOB tile[0, 0] coord[27,  1] Input0;;
IOB tile[0, 0] coord[27,  1] Input1;;
IOB tile[0, 0] coord[27, 30] Output0;BRAM3_WDATA[5];
IOB tile[0, 0] coord[27, 30] Output1;BRAM3_WDATA[4];
IOB tile[0, 0] coord[27, 30] Input0;;
IOB tile[0, 0] coord[27, 30] Input1;;
IOB tile[0, 0] coord[27, 31] Output0;BRAM3_WDATA[3];
IOB tile[0, 0] coord[27, 31] Output1;BRAM3_WDATA[2];
IOB tile[0, 0] coord[27, 31] Input0;;
IOB tile[0, 0] coord[27, 31] Input1;;
IOB tile[0, 0] coord[28,  0] Output0;BRAM7_WADDR[8];
IOB tile[0, 0] coord[28,  0] Output1;BRAM7_WADDR[7];
IOB tile[0, 0] coord[28,  0] Input0;;
IOB tile[0, 0] coord[28,  0] Input1;;
IOB tile[0, 0] coord[28,  1] Output0;BRAM7_WDATA[1];
IOB tile[0, 0] coord[28,  1] Output1;BRAM7_WDATA[0];
IOB tile[0, 0] coord[28,  1] Input0;;
IOB tile[0, 0] coord[28,  1] Input1;;
IOB tile[0, 0] coord[28, 30] Output0;BRAM3_WDATA[1];
IOB tile[0, 0] coord[28, 30] Output1;BRAM3_WDATA[0];
IOB tile[0, 0] coord[28, 30] Input0;;
IOB tile[0, 0] coord[28, 30] Input1;;
IOB tile[0, 0] coord[28, 31] Output0;BRAM3_WADDR[8];
IOB tile[0, 0] coord[28, 31] Output1;BRAM3_WADDR[7];
IOB tile[0, 0] coord[28, 31] Input0;;
IOB tile[0, 0] coord[28, 31] Input1;;
IOB tile[0, 0] coord[29,  0] Output0;BRAM7_WADDR[4];
IOB tile[0, 0] coord[29,  0] Output1;BRAM7_WADDR[3];
IOB tile[0, 0] coord[29,  0] Input0;;
IOB tile[0, 0] coord[29,  0] Input1;;
IOB tile[0, 0] coord[29,  1] Output0;BRAM7_WADDR[6];
IOB tile[0, 0] coord[29,  1] Output1;BRAM7_WADDR[5];
IOB tile[0, 0] coord[29,  1] Input0;;
IOB tile[0, 0] coord[29,  1] Input1;;
IOB tile[0, 0] coord[29, 30] Output0;BRAM3_WADDR[6];
IOB tile[0, 0] coord[29, 30] Output1;BRAM3_WADDR[5];
IOB tile[0, 0] coord[29, 30] Input0;;
IOB tile[0, 0] coord[29, 30] Input1;;
IOB tile[0, 0] coord[29, 31] Output0;BRAM3_WADDR[4];
IOB tile[0, 0] coord[29, 31] Output1;BRAM3_WADDR[3];
IOB tile[0, 0] coord[29, 31] Input0;;
IOB tile[0, 0] coord[29, 31] Input1;;
IOB tile[0, 0] coord[30,  0] Output0;BRAM7_WADDR[0];
IOB tile[0, 0] coord[30,  0] Output1;BRAM7_RADDR[8];
IOB tile[0, 0] coord[30,  0] Input0;;
IOB tile[0, 0] coord[30,  0] Input1;;
IOB tile[0, 0] coord[30,  1] Output0;BRAM7_WADDR[2];
IOB tile[0, 0] coord[30,  1] Output1;BRAM7_WADDR[1];
IOB tile[0, 0] coord[30,  1] Input0;;
IOB tile[0, 0] coord[30,  1] Input1;;
IOB tile[0, 0] coord[30, 30] Output0;BRAM3_WADDR[2];
IOB tile[0, 0] coord[30, 30] Output1;BRAM3_WADDR[1];
IOB tile[0, 0] coord[30, 30] Input0;;
IOB tile[0, 0] coord[30, 30] Input1;;
IOB tile[0, 0] coord[30, 31] Output0;BRAM3_WADDR[0];
IOB tile[0, 0] coord[30, 31] Output1;BRAM3_RADDR[8];
IOB tile[0, 0] coord[30, 31] Input0;;
IOB tile[0, 0] coord[30, 31] Input1;;
IOB tile[0, 0] coord[31,  0] Output0;BRAM7_RADDR[5];
IOB tile[0, 0] coord[31,  0] Output1;BRAM7_RADDR[4];
IOB tile[0, 0] coord[31,  0] Input0;;
IOB tile[0, 0] coord[31,  0] Input1;;
IOB tile[0, 0] coord[31,  1] Output0;BRAM7_RADDR[7];
IOB tile[0, 0] coord[31,  1] Output1;BRAM7_RADDR[6];
IOB tile[0, 0] coord[31,  1] Input0;;
IOB tile[0, 0] coord[31,  1] Input1;;
IOB tile[0, 0] coord[31,  2] Output0;BRAM7_RADDR[3];
IOB tile[0, 0] coord[31,  2] Output1;BRAM7_RADDR[2];
IOB tile[0, 0] coord[31,  2] Input0;;
IOB tile[0, 0] coord[31,  2] Input1;;
IOB tile[0, 0] coord[31,  3] Output0;BRAM7_RADDR[1];
IOB tile[0, 0] coord[31,  3] Output1;BRAM7_RADDR[0];
IOB tile[0, 0] coord[31,  3] Input0;;
IOB tile[0, 0] coord[31,  3] Input1;;
IOB tile[0, 0] coord[31,  4] Output0;[PIN  9] GPIO18_OUT;testbus[2]
IOB tile[0, 0] coord[31,  4] Output1;[PIN  9] GPIO18_OE;testbus_oe[2]
IOB tile[0, 0] coord[31,  4] Input0;[PIN  9] GPIO18_IN;
IOB tile[0, 0] coord[31,  4] Input1;;
IOB tile[0, 0] coord[31,  5] Output0;[PIN  8] GPIO17_OUT;testbus[1]
IOB tile[0, 0] coord[31,  5] Output1;[PIN  8] GPIO17_OE;testbus_oe[1]
IOB tile[0, 0] coord[31,  5] Input0;[PIN  8] GPIO17_IN;
IOB tile[0, 0] coord[31,  5] Input1;;
IOB tile[0, 0] coord[31,  6] Output0;[PIN  7] GPIO16_OUT;testbus[0]
IOB tile[0, 0] coord[31,  6] Output1;[PIN  7] GPIO16_OE;testbus_oe[0]
IOB tile[0, 0] coord[31,  6] Input0;[PIN  7] GPIO16_IN;
IOB tile[0, 0] coord[31,  6] Input1;;
IOB tile[0, 0] coord[31,  7] Output0;;
IOB tile[0, 0] coord[31,  7] Output1;;
IOB tile[0, 0] coord[31,  7] Input0;;
IOB tile[0, 0] coord[31,  7] Input1;;
IOB tile[0, 0] coord[31,  8] Output0;[PIN  6] GPIO15_OUT;o_col[1]
IOB tile[0, 0] coord[31,  8] Output1;[PIN  6] GPIO15_OE;o_col_oe[1]
IOB tile[0, 0] coord[31,  8] Input0;[PIN  6] GPIO15_IN;
IOB tile[0, 0] coord[31,  8] Input1;;
IOB tile[0, 0] coord[31,  9] Output0;[PIN  5] GPIO14_OUT;o_col[3]
IOB tile[0, 0] coord[31,  9] Output1;[PIN  5] GPIO14_OE;o_col_oe[3]
IOB tile[0, 0] coord[31,  9] Input0;[PIN  5] GPIO14_IN;
IOB tile[0, 0] coord[31,  9] Input1;;
IOB tile[0, 0] coord[31, 10] Output0;INT_FPGA_RESET;
IOB tile[0, 0] coord[31, 10] Output1;;
IOB tile[0, 0] coord[31, 10] Input0;[PIN 11] nRST;i_nreset
IOB tile[0, 0] coord[31, 10] Input1;[PIN 10] nSLEEP;
IOB tile[0, 0] coord[31, 11] Output0;REF_LOGIC_AS_CLK0;scan_clk_out
IOB tile[0, 0] coord[31, 11] Output1;REF_LOGIC_AS_CLK1;
IOB tile[0, 0] coord[31, 11] Input0;FPGA_CORE_READY;
IOB tile[0, 0] coord[31, 11] Input1;FUNC_MODE;
IOB tile[0, 0] coord[31, 12] Output0;LOGIC_AS_CLK0_EN;scan_clk_oe
IOB tile[0, 0] coord[31, 12] Output1;LOGIC_AS_CLK1_EN;
IOB tile[0, 0] coord[31, 12] Input0;;
IOB tile[0, 0] coord[31, 12] Input1;;
IOB tile[0, 0] coord[31, 13] Output0;;
IOB tile[0, 0] coord[31, 13] Output1;;
IOB tile[0, 0] coord[31, 13] Input0;;
IOB tile[0, 0] coord[31, 13] Input1;;
IOB tile[0, 0] coord[31, 14] Output0;;
IOB tile[0, 0] coord[31, 14] Output1;;
IOB tile[0, 0] coord[31, 14] Input0;;
IOB tile[0, 0] coord[31, 14] Input1;;
IOB tile[0, 0] coord[31, 15] Output0;;
IOB tile[0, 0] coord[31, 15] Output1;;
IOB tile[0, 0] coord[31, 15] Input0;;
IOB tile[0, 0] coord[31, 15] Input1;;
IOB tile[0, 0] coord[31, 16] Output0;;
IOB tile[0, 0] coord[31, 16] Output1;;
IOB tile[0, 0] coord[31, 16] Input0;;
IOB tile[0, 0] coord[31, 16] Input1;;
IOB tile[0, 0] coord[31, 17] Output0;;
IOB tile[0, 0] coord[31, 17] Output1;;
IOB tile[0, 0] coord[31, 17] Input0;;
IOB tile[0, 0] coord[31, 17] Input1;;
IOB tile[0, 0] coord[31, 18] Output0;;
IOB tile[0, 0] coord[31, 18] Output1;;
IOB tile[0, 0] coord[31, 18] Input0;;
IOB tile[0, 0] coord[31, 18] Input1;;
IOB tile[0, 0] coord[31, 19] Output0;PLL_REFDIV[0];
IOB tile[0, 0] coord[31, 19] Output1;PLL_REFDIV[1];
IOB tile[0, 0] coord[31, 19] Input0;;
IOB tile[0, 0] coord[31, 19] Input1;;
IOB tile[0, 0] coord[31, 20] Output0;PLL_REFDIV[2];
IOB tile[0, 0] coord[31, 20] Output1;PLL_REFDIV[3];
IOB tile[0, 0] coord[31, 20] Input0;;
IOB tile[0, 0] coord[31, 20] Input1;;
IOB tile[0, 0] coord[31, 21] Output0;PLL_REFDIV[4];
IOB tile[0, 0] coord[31, 21] Output1;PLL_REFDIV[5];
IOB tile[0, 0] coord[31, 21] Input0;;
IOB tile[0, 0] coord[31, 21] Input1;;
IOB tile[0, 0] coord[31, 22] Output0;[PIN  4] GPIO13_OUT;o_col[5]
IOB tile[0, 0] coord[31, 22] Output1;[PIN  4] GPIO13_OE;o_col_oe[5]
IOB tile[0, 0] coord[31, 22] Input0;[PIN  4] GPIO13_IN;
IOB tile[0, 0] coord[31, 22] Input1;;
IOB tile[0, 0] coord[31, 23] Output0;[PIN  3] GPIO12_OUT;o_col[7]
IOB tile[0, 0] coord[31, 23] Output1;[PIN  3] GPIO12_OE;o_col_oe[7]
IOB tile[0, 0] coord[31, 23] Input0;[PIN  3] GPIO12_IN;
IOB tile[0, 0] coord[31, 23] Input1;;
IOB tile[0, 0] coord[31, 24] Output0;[PIN  2] GPIO11_OUT;o_col[0]
IOB tile[0, 0] coord[31, 24] Output1;[PIN  2] GPIO11_OE;o_col_oe[0]
IOB tile[0, 0] coord[31, 24] Input0;[PIN  2] GPIO11_IN;
IOB tile[0, 0] coord[31, 24] Input1;;
IOB tile[0, 0] coord[31, 25] Output0;[PIN  1] GPIO10_OUT;o_col[2]
IOB tile[0, 0] coord[31, 25] Output1;[PIN  1] GPIO10_OE;o_col_oe[2]
IOB tile[0, 0] coord[31, 25] Input0;[PIN  1] GPIO10_IN;
IOB tile[0, 0] coord[31, 25] Input1;;
IOB tile[0, 0] coord[31, 26] Output0;[PIN 24] GPIO9_OUT;o_col[4]
IOB tile[0, 0] coord[31, 26] Output1;[PIN 24] GPIO9_OE;o_col_oe[4]
IOB tile[0, 0] coord[31, 26] Input0;[PIN 24] GPIO9_IN;
IOB tile[0, 0] coord[31, 26] Input1;;
IOB tile[0, 0] coord[31, 27] Output0;[PIN 23] GPIO8_OUT;o_col[6]
IOB tile[0, 0] coord[31, 27] Output1;[PIN 23] GPIO8_OE;o_col_oe[6]
IOB tile[0, 0] coord[31, 27] Input0;[PIN 23] GPIO8_IN;
IOB tile[0, 0] coord[31, 27] Input1;;
IOB tile[0, 0] coord[31, 28] Output0;BRAM3_RADDR[1];
IOB tile[0, 0] coord[31, 28] Output1;BRAM3_RADDR[0];
IOB tile[0, 0] coord[31, 28] Input0;;
IOB tile[0, 0] coord[31, 28] Input1;;
IOB tile[0, 0] coord[31, 29] Output0;BRAM3_RADDR[3];
IOB tile[0, 0] coord[31, 29] Output1;BRAM3_RADDR[2];
IOB tile[0, 0] coord[31, 29] Input0;;
IOB tile[0, 0] coord[31, 29] Input1;;
IOB tile[0, 0] coord[31, 30] Output0;BRAM3_RADDR[7];
IOB tile[0, 0] coord[31, 30] Output1;BRAM3_RADDR[6];
IOB tile[0, 0] coord[31, 30] Input0;;
IOB tile[0, 0] coord[31, 30] Input1;;
IOB tile[0, 0] coord[31, 31] Output0;BRAM3_RADDR[5];
IOB tile[0, 0] coord[31, 31] Output1;BRAM3_RADDR[4];
IOB tile[0, 0] coord[31, 31] Input0;;
IOB tile[0, 0] coord[31, 31] Input1;;
