Analysis & Synthesis report for DE2_Default
Tue Dec 27 16:23:51 2011
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis DSP Block Usage Summary
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 14. Parameter Settings for User Entity Instance: VGA_Controller:u1
 15. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 19. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 21. altpll Parameter Settings by Entity Instance
 22. lpm_mult Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "VGA_Controller:u1"
 24. Port Connectivity Checks: "PS2_KEYBOARD:keyboard"
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 27 16:23:51 2011   ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                      ; DE2_Default                             ;
; Top-level Entity Name              ; DE2_Default                             ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 2,406                                   ;
;     Total combinational functions  ; 2,388                                   ;
;     Dedicated logic registers      ; 371                                     ;
; Total registers                    ; 371                                     ;
; Total pins                         ; 425                                     ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0                                       ;
; Embedded Multiplier 9-bit elements ; 8                                       ;
; Total PLLs                         ; 1                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                          ; DE2_Default        ; DE2_Default        ;
; Family name                                                    ; Cyclone II         ; Stratix            ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+
; VGA_Controller/VGA_Controller.v  ; yes             ; User Verilog HDL File        ; C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/VGA_Controller/VGA_Controller.v ;
; VGA_Controller/VGA_Param.h       ; yes             ; User File                    ; C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/VGA_Controller/VGA_Param.h      ;
; DE2_Default.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/DE2_Default.v                   ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/Reset_Delay.v                   ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File   ; C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/VGA_Audio_PLL.v                 ;
; keyboard.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/keyboard.v                      ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altpll.tdf                                                                ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc                                                             ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratix_pll.inc                                                           ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratixii_pll.inc                                                         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/cycloneii_pll.inc                                                         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf                                                              ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc                                                           ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/multcore.inc                                                              ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/bypassff.inc                                                              ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altshift.inc                                                              ;
; db/mult_eq01.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/db/mult_eq01.tdf                ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_divide.tdf                                                            ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/abs_divider.inc                                                           ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/sign_div_unsign.inc                                                       ;
; db/lpm_divide_9ko.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/db/lpm_divide_9ko.tdf           ;
; db/abs_divider_jbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/db/abs_divider_jbg.tdf          ;
; db/alt_u_div_i2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/db/alt_u_div_i2f.tdf            ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/db/add_sub_lkc.tdf              ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/db/add_sub_mkc.tdf              ;
; db/lpm_abs_fq9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/db/lpm_abs_fq9.tdf              ;
; db/lpm_abs_0s9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/db/lpm_abs_0s9.tdf              ;
; db/lpm_divide_e6m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/db/lpm_divide_e6m.tdf           ;
; db/sign_div_unsign_llh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/db/sign_div_unsign_llh.tdf      ;
; db/alt_u_div_c2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/db/alt_u_div_c2f.tdf            ;
; db/mult_cq01.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/db/mult_cq01.tdf                ;
; db/lpm_divide_g6m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/db/lpm_divide_g6m.tdf           ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/db/sign_div_unsign_nlh.tdf      ;
; db/alt_u_div_g2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/db/alt_u_div_g2f.tdf            ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 2,406       ;
;                                             ;             ;
; Total combinational functions               ; 2388        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 759         ;
;     -- 3 input functions                    ; 657         ;
;     -- <=2 input functions                  ; 972         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1524        ;
;     -- arithmetic mode                      ; 864         ;
;                                             ;             ;
; Total registers                             ; 371         ;
;     -- Dedicated logic registers            ; 371         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 425         ;
; Embedded Multiplier 9-bit elements          ; 8           ;
; Total PLLs                                  ; 1           ;
; Maximum fan-out node                        ; MYCLOCK[21] ;
; Maximum fan-out                             ; 160         ;
; Total fan-out                               ; 8029        ;
; Average fan-out                             ; 2.51        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Library Name ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_Default                           ; 2388 (1214)       ; 371 (246)    ; 0           ; 8            ; 0       ; 4         ; 425  ; 0            ; |DE2_Default                                                                                                 ; work         ;
;    |PS2_KEYBOARD:keyboard|             ; 81 (81)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|PS2_KEYBOARD:keyboard                                                                           ; work         ;
;    |Reset_Delay:r0|                    ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|Reset_Delay:r0                                                                                  ; work         ;
;    |VGA_Audio_PLL:p1|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|VGA_Audio_PLL:p1                                                                                ; work         ;
;       |altpll:altpll_component|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|VGA_Audio_PLL:p1|altpll:altpll_component                                                        ; work         ;
;    |VGA_Controller:u1|                 ; 71 (71)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|VGA_Controller:u1                                                                               ; work         ;
;    |lpm_divide:Mod0|                   ; 84 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|lpm_divide:Mod0                                                                                 ; work         ;
;       |lpm_divide_e6m:auto_generated|  ; 84 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|lpm_divide:Mod0|lpm_divide_e6m:auto_generated                                                   ; work         ;
;          |sign_div_unsign_llh:divider| ; 84 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider                       ; work         ;
;             |alt_u_div_c2f:divider|    ; 84 (84)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider ; work         ;
;    |lpm_divide:Mod1|                   ; 84 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|lpm_divide:Mod1                                                                                 ; work         ;
;       |lpm_divide_e6m:auto_generated|  ; 84 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|lpm_divide:Mod1|lpm_divide_e6m:auto_generated                                                   ; work         ;
;          |sign_div_unsign_llh:divider| ; 84 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider                       ; work         ;
;             |alt_u_div_c2f:divider|    ; 84 (84)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider ; work         ;
;    |lpm_divide:Mod2|                   ; 455 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|lpm_divide:Mod2                                                                                 ; work         ;
;       |lpm_divide_9ko:auto_generated|  ; 455 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|lpm_divide:Mod2|lpm_divide_9ko:auto_generated                                                   ; work         ;
;          |abs_divider_jbg:divider|     ; 455 (7)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider                           ; work         ;
;             |alt_u_div_i2f:divider|    ; 415 (415)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider     ; work         ;
;             |lpm_abs_0s9:my_abs_num|   ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num    ; work         ;
;    |lpm_divide:Mod3|                   ; 326 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|lpm_divide:Mod3                                                                                 ; work         ;
;       |lpm_divide_g6m:auto_generated|  ; 326 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|lpm_divide:Mod3|lpm_divide_g6m:auto_generated                                                   ; work         ;
;          |sign_div_unsign_nlh:divider| ; 326 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|lpm_divide:Mod3|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider                       ; work         ;
;             |alt_u_div_g2f:divider|    ; 326 (326)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|lpm_divide:Mod3|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider ; work         ;
;    |lpm_mult:Mult0|                    ; 23 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_Default|lpm_mult:Mult0                                                                                  ; work         ;
;       |mult_cq01:auto_generated|       ; 23 (23)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_Default|lpm_mult:Mult0|mult_cq01:auto_generated                                                         ; work         ;
;    |lpm_mult:Mult1|                    ; 22 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_Default|lpm_mult:Mult1                                                                                  ; work         ;
;       |mult_eq01:auto_generated|       ; 22 (22)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_Default|lpm_mult:Mult1|mult_eq01:auto_generated                                                         ; work         ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+-----------------------------------------+----------------------------------------------+
; Register name                           ; Reason for Removal                           ;
+-----------------------------------------+----------------------------------------------+
; X[0..1]                                 ; Stuck at GND due to stuck port data_in       ;
; VGA_Controller:u1|Cur_Color_R[0..5]     ; Stuck at GND due to stuck port data_in       ;
; VGA_Controller:u1|Cur_Color_G[0..5]     ; Stuck at GND due to stuck port data_in       ;
; VGA_Controller:u1|Cur_Color_B[0..5]     ; Stuck at GND due to stuck port data_in       ;
; FrightX[1]                              ; Merged with FrightX[0]                       ;
; preType[4..31]                          ; Merged with preType[3]                       ;
; Y[1]                                    ; Merged with Y[0]                             ;
; Type[3..30]                             ; Merged with Type[31]                         ;
; lowY[1]                                 ; Merged with lowY[0]                          ;
; FlowY[1]                                ; Merged with FlowY[0]                         ;
; FrightX[0]                              ; Stuck at GND due to stuck port data_in       ;
; rightX[0..1]                            ; Stuck at GND due to stuck port data_in       ;
; preType[3]                              ; Stuck at GND due to stuck port data_in       ;
; Y[0]                                    ; Stuck at GND due to stuck port data_in       ;
; lowY[0]                                 ; Stuck at GND due to stuck port data_in       ;
; FlowY[0]                                ; Stuck at GND due to stuck port data_in       ;
; rightX[2]                               ; Lost fanout                                  ;
; FlowY[2]                                ; Lost fanout                                  ;
; MYCLOCK[25..31]                         ; Lost fanout                                  ;
; VGA_Controller:u1|Cur_Color_R[7,9]      ; Merged with VGA_Controller:u1|Cur_Color_R[6] ;
; VGA_Controller:u1|Cur_Color_G[7]        ; Merged with VGA_Controller:u1|Cur_Color_G[6] ;
; VGA_Controller:u1|Cur_Color_B[9]        ; Merged with VGA_Controller:u1|Cur_Color_B[7] ;
; Total Number of Removed Registers = 100 ;                                              ;
+-----------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; X[0]          ; Stuck at GND              ; FrightX[0], rightX[0]                  ;
;               ; due to stuck port data_in ;                                        ;
; X[1]          ; Stuck at GND              ; rightX[1]                              ;
;               ; due to stuck port data_in ;                                        ;
; Y[0]          ; Stuck at GND              ; lowY[0]                                ;
;               ; due to stuck port data_in ;                                        ;
+---------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 371   ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 77    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 253   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; PS2_KEYBOARD:keyboard|key1_code[4]      ; 6       ;
; PS2_KEYBOARD:keyboard|key1_code[5]      ; 7       ;
; PS2_KEYBOARD:keyboard|key1_code[6]      ; 5       ;
; PS2_KEYBOARD:keyboard|key1_code[7]      ; 7       ;
; X[2]                                    ; 10      ;
; X[4]                                    ; 9       ;
; X[5]                                    ; 8       ;
; X[6]                                    ; 8       ;
; X[7]                                    ; 8       ;
; X[8]                                    ; 8       ;
; PS2_KEYBOARD:keyboard|key2_code[7]      ; 1       ;
; PS2_KEYBOARD:keyboard|key2_code[5]      ; 1       ;
; PS2_KEYBOARD:keyboard|key2_code[4]      ; 1       ;
; PS2_KEYBOARD:keyboard|key2_code[6]      ; 1       ;
; Y[2]                                    ; 10      ;
; Y[4]                                    ; 8       ;
; preType[1]                              ; 6       ;
; preType[2]                              ; 3       ;
; myrand[2]                               ; 7       ;
; myrand[7]                               ; 1       ;
; Total number of inverted registers = 20 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE2_Default|myrand[28]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_Default|Type[2]                            ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |DE2_Default|X[29]                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_Default|PS2_KEYBOARD:keyboard|key1_code[1] ;
; 6:1                ; 28 bits   ; 112 LEs       ; 28 LEs               ; 84 LEs                 ; Yes        ; |DE2_Default|Y[8]                               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |DE2_Default|PS2_KEYBOARD:keyboard|key2_code[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_Default|myrand[2]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |DE2_Default|preType[2]                         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |DE2_Default|X[6]                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_Default|PS2_KEYBOARD:keyboard|key1_code[6] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE2_Default|Y[4]                               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |DE2_Default|PS2_KEYBOARD:keyboard|key2_code[5] ;
; 10:1               ; 29 bits   ; 174 LEs       ; 87 LEs               ; 87 LEs                 ; No         ; |DE2_Default|Selector48                         ;
; 10:1               ; 29 bits   ; 174 LEs       ; 87 LEs               ; 87 LEs                 ; No         ; |DE2_Default|Selector22                         ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |DE2_Default|data[12]                           ;
; 10:1               ; 29 bits   ; 174 LEs       ; 87 LEs               ; 87 LEs                 ; No         ; |DE2_Default|Selector60                         ;
; 10:1               ; 29 bits   ; 174 LEs       ; 87 LEs               ; 87 LEs                 ; No         ; |DE2_Default|Selector108                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; FAST              ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 15                ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; -9921             ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 32    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 134   ; Signed Integer                        ;
; Y_START        ; 34    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32         ; Untyped             ;
; LPM_WIDTHB                                     ; 7          ; Untyped             ;
; LPM_WIDTHP                                     ; 39         ; Untyped             ;
; LPM_WIDTHR                                     ; 39         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_eq01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_9ko ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_e6m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_e6m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32         ; Untyped             ;
; LPM_WIDTHB                                     ; 6          ; Untyped             ;
; LPM_WIDTHP                                     ; 38         ; Untyped             ;
; LPM_WIDTHR                                     ; 38         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_cq01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 3              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_g6m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; FAST                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 2              ;
; Entity Instance                       ; lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32             ;
;     -- LPM_WIDTHB                     ; 7              ;
;     -- LPM_WIDTHP                     ; 39             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32             ;
;     -- LPM_WIDTHB                     ; 6              ;
;     -- LPM_WIDTHP                     ; 38             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                                                                           ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iCursor_RGB_EN[2..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; iCursor_RGB_EN[3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; oAddress             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; iRed[5..0]           ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iGreen[5..0]         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iBlue[5..0]          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iCursor_X            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_Y            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_R            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_G            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_B            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; oVGA_CLOCK           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_KEYBOARD:keyboard"                                                                                                                                                                   ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; reset1     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset1[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; scandata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; key1_on    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; key2_on    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; key2_code  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Tue Dec 27 16:23:40 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_Default -c DE2_Default
Warning: Can't analyze file -- file C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/VGA_Controller/Img_RAM.v is missing
Info: Found 1 design units, including 1 entities, in source file VGA_Controller/VGA_Controller.v
    Info: Found entity 1: VGA_Controller
Warning: Can't analyze file -- file C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/VGA_Controller/VGA_OSD_RAM.v is missing
Warning: Can't analyze file -- file C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/VGA_Controller/VGA_PLL.v is missing
Warning: Can't analyze file -- file C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/AUDIO_DAC.v is missing
Info: Found 1 design units, including 1 entities, in source file DE2_Default.v
    Info: Found entity 1: DE2_Default
Warning: Can't analyze file -- file C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/I2C_AV_Config.v is missing
Warning: Can't analyze file -- file C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/I2C_Controller.v is missing
Warning: Can't analyze file -- file C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/LCD_Controller.v is missing
Warning: Can't analyze file -- file C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/LCD_TEST.v is missing
Info: Found 1 design units, including 1 entities, in source file Reset_Delay.v
    Info: Found entity 1: Reset_Delay
Warning: Can't analyze file -- file C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/SEG7_LUT.v is missing
Warning: Can't analyze file -- file C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/SEG7_LUT_8.v is missing
Info: Found 1 design units, including 1 entities, in source file VGA_Audio_PLL.v
    Info: Found entity 1: VGA_Audio_PLL
Info: Found 1 design units, including 1 entities, in source file keyboard.v
    Info: Found entity 1: PS2_KEYBOARD
Info: Found 1 design units, including 1 entities, in source file isInShape.v
    Info: Found entity 1: isInShape
Info: Elaborating entity "DE2_Default" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE2_Default.v(395): object "coord" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_Default.v(425): object "Yt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_Default.v(425): object "Xt" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at DE2_Default.v(426): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at DE2_Default.v(427): truncated value with size 32 to match size of target (1)
Warning (10235): Verilog HDL Always Construct warning at DE2_Default.v(502): variable "Type" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DE2_Default.v(502): variable "Flip" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DE2_Default.v(503): variable "Type" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DE2_Default.v(506): variable "preType" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DE2_Default.v(507): variable "preType" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10762): Verilog HDL Case Statement warning at DE2_Default.v(527): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at DE2_Default.v(536): can't check case statement for completeness because the case expression has too many possible states
Warning (10230): Verilog HDL assignment warning at DE2_Default.v(546): truncated value with size 32 to match size of target (2)
Warning (10762): Verilog HDL Case Statement warning at DE2_Default.v(561): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at DE2_Default.v(581): can't check case statement for completeness because the case expression has too many possible states
Warning (10034): Output port "HEX0[6]" at DE2_Default.v(176) has no driver
Warning (10034): Output port "HEX0[5]" at DE2_Default.v(176) has no driver
Warning (10034): Output port "HEX0[4]" at DE2_Default.v(176) has no driver
Warning (10034): Output port "HEX0[3]" at DE2_Default.v(176) has no driver
Warning (10034): Output port "HEX0[2]" at DE2_Default.v(176) has no driver
Warning (10034): Output port "HEX0[1]" at DE2_Default.v(176) has no driver
Warning (10034): Output port "HEX0[0]" at DE2_Default.v(176) has no driver
Warning (10034): Output port "HEX1[6]" at DE2_Default.v(177) has no driver
Warning (10034): Output port "HEX1[5]" at DE2_Default.v(177) has no driver
Warning (10034): Output port "HEX1[4]" at DE2_Default.v(177) has no driver
Warning (10034): Output port "HEX1[3]" at DE2_Default.v(177) has no driver
Warning (10034): Output port "HEX1[2]" at DE2_Default.v(177) has no driver
Warning (10034): Output port "HEX1[1]" at DE2_Default.v(177) has no driver
Warning (10034): Output port "HEX1[0]" at DE2_Default.v(177) has no driver
Warning (10034): Output port "HEX2[6]" at DE2_Default.v(178) has no driver
Warning (10034): Output port "HEX2[5]" at DE2_Default.v(178) has no driver
Warning (10034): Output port "HEX2[4]" at DE2_Default.v(178) has no driver
Warning (10034): Output port "HEX2[3]" at DE2_Default.v(178) has no driver
Warning (10034): Output port "HEX2[2]" at DE2_Default.v(178) has no driver
Warning (10034): Output port "HEX2[1]" at DE2_Default.v(178) has no driver
Warning (10034): Output port "HEX2[0]" at DE2_Default.v(178) has no driver
Warning (10034): Output port "HEX3[6]" at DE2_Default.v(179) has no driver
Warning (10034): Output port "HEX3[5]" at DE2_Default.v(179) has no driver
Warning (10034): Output port "HEX3[4]" at DE2_Default.v(179) has no driver
Warning (10034): Output port "HEX3[3]" at DE2_Default.v(179) has no driver
Warning (10034): Output port "HEX3[2]" at DE2_Default.v(179) has no driver
Warning (10034): Output port "HEX3[1]" at DE2_Default.v(179) has no driver
Warning (10034): Output port "HEX3[0]" at DE2_Default.v(179) has no driver
Warning (10034): Output port "HEX4[6]" at DE2_Default.v(180) has no driver
Warning (10034): Output port "HEX4[5]" at DE2_Default.v(180) has no driver
Warning (10034): Output port "HEX4[4]" at DE2_Default.v(180) has no driver
Warning (10034): Output port "HEX4[3]" at DE2_Default.v(180) has no driver
Warning (10034): Output port "HEX4[2]" at DE2_Default.v(180) has no driver
Warning (10034): Output port "HEX4[1]" at DE2_Default.v(180) has no driver
Warning (10034): Output port "HEX4[0]" at DE2_Default.v(180) has no driver
Warning (10034): Output port "HEX5[6]" at DE2_Default.v(181) has no driver
Warning (10034): Output port "HEX5[5]" at DE2_Default.v(181) has no driver
Warning (10034): Output port "HEX5[4]" at DE2_Default.v(181) has no driver
Warning (10034): Output port "HEX5[3]" at DE2_Default.v(181) has no driver
Warning (10034): Output port "HEX5[2]" at DE2_Default.v(181) has no driver
Warning (10034): Output port "HEX5[1]" at DE2_Default.v(181) has no driver
Warning (10034): Output port "HEX5[0]" at DE2_Default.v(181) has no driver
Warning (10034): Output port "HEX6[6]" at DE2_Default.v(182) has no driver
Warning (10034): Output port "HEX6[5]" at DE2_Default.v(182) has no driver
Warning (10034): Output port "HEX6[4]" at DE2_Default.v(182) has no driver
Warning (10034): Output port "HEX6[3]" at DE2_Default.v(182) has no driver
Warning (10034): Output port "HEX6[2]" at DE2_Default.v(182) has no driver
Warning (10034): Output port "HEX6[1]" at DE2_Default.v(182) has no driver
Warning (10034): Output port "HEX6[0]" at DE2_Default.v(182) has no driver
Warning (10034): Output port "HEX7[6]" at DE2_Default.v(183) has no driver
Warning (10034): Output port "HEX7[5]" at DE2_Default.v(183) has no driver
Warning (10034): Output port "HEX7[4]" at DE2_Default.v(183) has no driver
Warning (10034): Output port "HEX7[3]" at DE2_Default.v(183) has no driver
Warning (10034): Output port "HEX7[2]" at DE2_Default.v(183) has no driver
Warning (10034): Output port "HEX7[1]" at DE2_Default.v(183) has no driver
Warning (10034): Output port "HEX7[0]" at DE2_Default.v(183) has no driver
Warning (10034): Output port "UART_TXD" at DE2_Default.v(188) has no driver
Warning (10034): Output port "IRDA_TXD" at DE2_Default.v(191) has no driver
Warning (10034): Output port "DRAM_ADDR[11]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[10]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[9]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[8]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[7]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[6]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[5]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[4]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[3]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[2]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[1]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[0]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_LDQM" at DE2_Default.v(196) has no driver
Warning (10034): Output port "DRAM_UDQM" at DE2_Default.v(197) has no driver
Warning (10034): Output port "DRAM_WE_N" at DE2_Default.v(198) has no driver
Warning (10034): Output port "DRAM_CAS_N" at DE2_Default.v(199) has no driver
Warning (10034): Output port "DRAM_RAS_N" at DE2_Default.v(200) has no driver
Warning (10034): Output port "DRAM_CS_N" at DE2_Default.v(201) has no driver
Warning (10034): Output port "DRAM_BA_0" at DE2_Default.v(202) has no driver
Warning (10034): Output port "DRAM_BA_1" at DE2_Default.v(203) has no driver
Warning (10034): Output port "DRAM_CLK" at DE2_Default.v(204) has no driver
Warning (10034): Output port "DRAM_CKE" at DE2_Default.v(205) has no driver
Warning (10034): Output port "FL_ADDR[21]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[20]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[19]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[18]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[17]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[16]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[15]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[14]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[13]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[12]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[11]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[10]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[9]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[8]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[7]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[6]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[5]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[4]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[3]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[2]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[1]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[0]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_Default.v(209) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_Default.v(210) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_Default.v(211) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_Default.v(212) has no driver
Warning (10034): Output port "OTG_ADDR[1]" at DE2_Default.v(223) has no driver
Warning (10034): Output port "OTG_ADDR[0]" at DE2_Default.v(223) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_Default.v(224) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_Default.v(225) has no driver
Warning (10034): Output port "OTG_WR_N" at DE2_Default.v(226) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_Default.v(227) has no driver
Warning (10034): Output port "OTG_FSPEED" at DE2_Default.v(228) has no driver
Warning (10034): Output port "OTG_LSPEED" at DE2_Default.v(229) has no driver
Warning (10034): Output port "OTG_DACK0_N" at DE2_Default.v(234) has no driver
Warning (10034): Output port "OTG_DACK1_N" at DE2_Default.v(235) has no driver
Warning (10034): Output port "LCD_RW" at DE2_Default.v(240) has no driver
Warning (10034): Output port "LCD_EN" at DE2_Default.v(241) has no driver
Warning (10034): Output port "LCD_RS" at DE2_Default.v(242) has no driver
Warning (10034): Output port "SD_CLK" at DE2_Default.v(247) has no driver
Warning (10034): Output port "I2C_SCLK" at DE2_Default.v(250) has no driver
Warning (10034): Output port "TDO" at DE2_Default.v(258) has no driver
Warning (10034): Output port "ENET_CMD" at DE2_Default.v(270) has no driver
Warning (10034): Output port "ENET_CS_N" at DE2_Default.v(271) has no driver
Warning (10034): Output port "ENET_WR_N" at DE2_Default.v(272) has no driver
Warning (10034): Output port "ENET_RD_N" at DE2_Default.v(273) has no driver
Warning (10034): Output port "ENET_RST_N" at DE2_Default.v(274) has no driver
Warning (10034): Output port "ENET_CLK" at DE2_Default.v(276) has no driver
Warning (10034): Output port "AUD_DACDAT" at DE2_Default.v(281) has no driver
Warning (10030): Net "color.data_a[15]" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "color.data_a[14]" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "color.data_a[13]" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "color.data_a[12]" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "color.data_a[11]" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "color.data_a[10]" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "color.data_a[9]" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "color.data_a[8]" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "color.data_a[7]" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "color.data_a[6]" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "color.data_a[5]" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "color.data_a[4]" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "color.data_a[3]" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "color.data_a[2]" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "color.data_a[1]" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "color.data_a[0]" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "color.waddr_a[2]" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "color.waddr_a[1]" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "color.waddr_a[0]" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "color.we_a" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)
Info: Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1"
Info: Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component"
Info: Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "15"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "14"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "3"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "15"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "14"
    Info: Parameter "clk2_phase_shift" = "-9921"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "37037"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "FAST"
Info: Elaborating entity "PS2_KEYBOARD" for hierarchy "PS2_KEYBOARD:keyboard"
Warning (10230): Verilog HDL assignment warning at keyboard.v(19): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at keyboard.v(24): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at keyboard.v(30): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at keyboard.v(47): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at keyboard.v(87): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at keyboard.v(89): truncated value with size 10 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at keyboard.v(107): truncated value with size 10 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at keyboard.v(110): truncated value with size 10 to match size of target (8)
Warning (10030): Net "keycode_o[9]" at keyboard.v(33) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "keycode_o[8]" at keyboard.v(33) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(77): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(80): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(83): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(101): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(102): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(103): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(162): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(188): truncated value with size 32 to match size of target (10)
Info: Found 1 instances of uninferred RAM logic
    Info: RAM logic "color" is uninferred due to inappropriate RAM size
Critical Warning: Memory depth (8) in the design file differs from memory depth (7) in the Memory Initialization File "DE2_Default.ram0_DE2_Default_b05db0e7.hdl.mif" -- setting initial value for remaining addresses to 0
Info: Inferred 6 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3"
Info: Elaborated megafunction instantiation "lpm_mult:Mult1"
Info: Instantiated megafunction "lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "32"
    Info: Parameter "LPM_WIDTHB" = "7"
    Info: Parameter "LPM_WIDTHP" = "39"
    Info: Parameter "LPM_WIDTHR" = "39"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_eq01.tdf
    Info: Found entity 1: mult_eq01
Info: Elaborated megafunction instantiation "lpm_divide:Mod2"
Info: Instantiated megafunction "lpm_divide:Mod2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_9ko.tdf
    Info: Found entity 1: lpm_divide_9ko
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf
    Info: Found entity 1: abs_divider_jbg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info: Found entity 1: alt_u_div_i2f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_fq9.tdf
    Info: Found entity 1: lpm_abs_fq9
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf
    Info: Found entity 1: lpm_abs_0s9
Info: Elaborated megafunction instantiation "lpm_divide:Mod0"
Info: Instantiated megafunction "lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "10"
    Info: Parameter "LPM_WIDTHD" = "5"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_e6m.tdf
    Info: Found entity 1: lpm_divide_e6m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info: Found entity 1: sign_div_unsign_llh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf
    Info: Found entity 1: alt_u_div_c2f
Info: Elaborated megafunction instantiation "lpm_mult:Mult0"
Info: Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "32"
    Info: Parameter "LPM_WIDTHB" = "6"
    Info: Parameter "LPM_WIDTHP" = "38"
    Info: Parameter "LPM_WIDTHR" = "38"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_cq01.tdf
    Info: Found entity 1: mult_cq01
Info: Elaborated megafunction instantiation "lpm_divide:Mod3"
Info: Instantiated megafunction "lpm_divide:Mod3" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "3"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_g6m.tdf
    Info: Found entity 1: lpm_divide_g6m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info: Found entity 1: sign_div_unsign_nlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf
    Info: Found entity 1: alt_u_div_g2f
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Ignored 105 buffer(s)
    Info: Ignored 2 CARRY_SUM buffer(s)
    Info: Ignored 103 SOFT buffer(s)
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[0]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[1]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[2]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[3]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[4]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[5]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[6]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[7]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[8]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[9]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[10]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[11]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[12]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[13]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[14]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[15]" and its non-tri-state driver.
Warning: The following bidir pins have no drivers
    Warning: Bidir "LCD_DATA[0]" has no driver
    Warning: Bidir "LCD_DATA[1]" has no driver
    Warning: Bidir "LCD_DATA[2]" has no driver
    Warning: Bidir "LCD_DATA[3]" has no driver
    Warning: Bidir "LCD_DATA[4]" has no driver
    Warning: Bidir "LCD_DATA[5]" has no driver
    Warning: Bidir "LCD_DATA[6]" has no driver
    Warning: Bidir "LCD_DATA[7]" has no driver
    Warning: Bidir "SD_DAT3" has no driver
    Warning: Bidir "SD_CMD" has no driver
    Warning: Bidir "I2C_SDAT" has no driver
    Warning: Bidir "AUD_BCLK" has no driver
    Warning: Bidir "AUD_DACLRCK" has no driver
Warning: Removed fan-outs from the following always-disabled I/O buffers
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[0]" to the node "SRAM_DQ[0]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[1]" to the node "SRAM_DQ[1]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[2]" to the node "SRAM_DQ[2]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[3]" to the node "SRAM_DQ[3]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[4]" to the node "SRAM_DQ[4]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[5]" to the node "SRAM_DQ[5]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[6]" to the node "SRAM_DQ[6]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[7]" to the node "SRAM_DQ[7]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[8]" to the node "SRAM_DQ[8]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[9]" to the node "SRAM_DQ[9]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[10]" to the node "SRAM_DQ[10]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[11]" to the node "SRAM_DQ[11]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[12]" to the node "SRAM_DQ[12]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[13]" to the node "SRAM_DQ[13]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[14]" to the node "SRAM_DQ[14]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[15]" to the node "SRAM_DQ[15]"
Info: One or more bidirs are fed by always enabled tri-state buffers
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[4]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[5]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[6]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[7]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[8]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[9]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[10]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[11]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[12]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[13]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[14]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[15]" is moved to its source
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "SRAM_DQ[0]~synth"
    Warning: Node "SRAM_DQ[1]~synth"
    Warning: Node "SRAM_DQ[2]~synth"
    Warning: Node "SRAM_DQ[3]~synth"
    Warning: Node "SRAM_DQ[4]~synth"
    Warning: Node "SRAM_DQ[5]~synth"
    Warning: Node "SRAM_DQ[6]~synth"
    Warning: Node "SRAM_DQ[7]~synth"
    Warning: Node "SRAM_DQ[8]~synth"
    Warning: Node "SRAM_DQ[9]~synth"
    Warning: Node "SRAM_DQ[10]~synth"
    Warning: Node "SRAM_DQ[11]~synth"
    Warning: Node "SRAM_DQ[12]~synth"
    Warning: Node "SRAM_DQ[13]~synth"
    Warning: Node "SRAM_DQ[14]~synth"
    Warning: Node "SRAM_DQ[15]~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "IRDA_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_FSPEED" is stuck at GND
    Warning (13410): Pin "OTG_LSPEED" is stuck at GND
    Warning (13410): Pin "OTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at GND
    Warning (13410): Pin "ENET_WR_N" is stuck at GND
    Warning (13410): Pin "ENET_RD_N" is stuck at GND
    Warning (13410): Pin "ENET_RST_N" is stuck at GND
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at VCC
Warning: Output pin "AUD_ADCLRCK" driven by bidirectional pin "AUD_DACLRCK" cannot be tri-stated
Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below.
    Info: Register "rightX[2]" lost all its fanouts during netlist optimizations.
    Info: Register "FlowY[2]" lost all its fanouts during netlist optimizations.
    Info: Register "MYCLOCK[25]" lost all its fanouts during netlist optimizations.
    Info: Register "MYCLOCK[26]" lost all its fanouts during netlist optimizations.
    Info: Register "MYCLOCK[27]" lost all its fanouts during netlist optimizations.
    Info: Register "MYCLOCK[28]" lost all its fanouts during netlist optimizations.
    Info: Register "MYCLOCK[29]" lost all its fanouts during netlist optimizations.
    Info: Register "MYCLOCK[30]" lost all its fanouts during netlist optimizations.
    Info: Register "MYCLOCK[31]" lost all its fanouts during netlist optimizations.
Warning: Design contains 42 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
Info: Implemented 2974 device resources after synthesis - the final resource count might be different
    Info: Implemented 47 input pins
    Info: Implemented 219 output pins
    Info: Implemented 159 bidirectional pins
    Info: Implemented 2540 logic cells
    Info: Implemented 1 ClockLock PLLs
    Info: Implemented 8 DSP elements
Info: Generated suppressed messages file C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/DE2_Default.map.smsg
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 463 warnings
    Info: Peak virtual memory: 242 megabytes
    Info: Processing ended: Tue Dec 27 16:23:51 2011
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Niloufar/Documents/uni/course/DSD/project/DSD_tetris_88102026_88110664/tetris/DE2_Default.map.smsg.


