#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x971460 .scope module, "testbench" "testbench" 2 1;
 .timescale -9 -12;
v0x9a4770_0 .net "ack_in", 0 0, v0x9a3f10_0;  1 drivers
v0x9a4830_0 .net "ack_out", 0 0, v0x9a0750_0;  1 drivers
v0x9a48f0_0 .net "cmd_pin_in", 0 0, v0x9a4000_0;  1 drivers
v0x9a4990_0 .net "cmd_pin_out", 0 0, v0x9a23a0_0;  1 drivers
v0x9a4a80_0 .net "cmd_to_send", 39 0, v0x9a4110_0;  1 drivers
v0x9a4b70_0 .net "command_timeout", 0 0, v0x9a0810_0;  1 drivers
v0x9a4c60_0 .net "idle_in", 0 0, v0x9a4200_0;  1 drivers
v0x9a4d00_0 .net "no_response", 0 0, v0x9a42f0_0;  1 drivers
v0x9a4df0_0 .net "reset", 0 0, v0x9a43e0_0;  1 drivers
v0x9a4f20_0 .net "response", 14 0, v0x9a16d0_0;  1 drivers
v0x9a4fc0_0 .net "sd_clock", 0 0, v0x9a44d0_0;  1 drivers
v0x9a5060_0 .net "strobe_in", 0 0, v0x9a4570_0;  1 drivers
v0x9a5100_0 .net "strobe_out", 0 0, v0x9a1a00_0;  1 drivers
S_0x9715e0 .scope module, "c1" "capa_fisica" 2 26, 3 6 0, S_0x971460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "strobe_in"
    .port_info 1 /INPUT 1 "ack_in"
    .port_info 2 /INPUT 1 "idle_in"
    .port_info 3 /INPUT 40 "cmd_to_send"
    .port_info 4 /OUTPUT 1 "ack_out"
    .port_info 5 /OUTPUT 1 "strobe_out"
    .port_info 6 /INPUT 1 "no_response"
    .port_info 7 /OUTPUT 15 "response"
    .port_info 8 /OUTPUT 1 "command_timeout"
    .port_info 9 /INPUT 1 "reset"
    .port_info 10 /INPUT 1 "sd_clock"
    .port_info 11 /INPUT 1 "cmd_pin_in"
    .port_info 12 /OUTPUT 1 "cmd_pin_out"
v0x9a2690_0 .net "ack_in", 0 0, v0x9a3f10_0;  alias, 1 drivers
v0x9a2780_0 .net "ack_out", 0 0, v0x9a0750_0;  alias, 1 drivers
v0x9a2850_0 .net "cmd_pin_in", 0 0, v0x9a4000_0;  alias, 1 drivers
v0x9a2950_0 .net "cmd_pin_out", 0 0, v0x9a23a0_0;  alias, 1 drivers
v0x9a2a20_0 .net "cmd_to_send", 39 0, v0x9a4110_0;  alias, 1 drivers
v0x9a2ac0_0 .net "command_timeout", 0 0, v0x9a0810_0;  alias, 1 drivers
v0x9a2b90_0 .net "data_in", 0 0, v0x99f0a0_0;  1 drivers
v0x9a2c80_0 .net "data_out", 0 0, v0x9a2130_0;  1 drivers
v0x9a2d70_0 .net "enable_pts_wrapper", 0 0, v0x9a0990_0;  1 drivers
v0x9a2ea0_0 .net "enable_stp_wrapper", 0 0, v0x9a0a80_0;  1 drivers
v0x9a2f90_0 .net "idle_in", 0 0, v0x9a4200_0;  alias, 1 drivers
v0x9a3030_0 .net "load_send", 0 0, v0x9a0c90_0;  1 drivers
v0x9a3120_0 .net "no_response", 0 0, v0x9a42f0_0;  alias, 1 drivers
v0x9a31c0_0 .net "pad_enable", 0 0, v0x9a0f70_0;  1 drivers
v0x9a32b0_0 .net "pad_response", 14 0, v0x99f7d0_0;  1 drivers
v0x9a33a0_0 .net "pad_state", 0 0, v0x9a1120_0;  1 drivers
v0x9a3490_0 .net "reception_complete", 0 0, v0x99f560_0;  1 drivers
v0x9a3640_0 .net "reset", 0 0, v0x9a43e0_0;  alias, 1 drivers
v0x9a36e0_0 .net "reset_wrapper", 0 0, v0x9a1590_0;  1 drivers
v0x9a3780_0 .net "response", 14 0, v0x9a16d0_0;  alias, 1 drivers
v0x9a3820_0 .net "sd_clock", 0 0, v0x9a44d0_0;  alias, 1 drivers
v0x9a3950_0 .net "strobe_in", 0 0, v0x9a4570_0;  alias, 1 drivers
v0x9a39f0_0 .net "strobe_out", 0 0, v0x9a1a00_0;  alias, 1 drivers
v0x9a3a90_0 .net "transmission_complete", 0 0, v0x97e5e0_0;  1 drivers
S_0x94ce00 .scope module, "PTS1" "wrapper_paralelo_serial" 3 78, 4 1 0, S_0x9715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable"
    .port_info 1 /INPUT 40 "parallel"
    .port_info 2 /OUTPUT 1 "serial"
    .port_info 3 /OUTPUT 1 "complete"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 1 "sd_clock"
    .port_info 6 /INPUT 1 "load_send"
P_0x94cfd0 .param/l "n" 0 4 24, +C4<00000000000000000000000000101000>;
v0x97e5e0_0 .var "complete", 0 0;
v0x99e950_0 .var/i "count", 31 0;
v0x99ea30_0 .net "enable", 0 0, v0x9a0990_0;  alias, 1 drivers
v0x99eb00_0 .net "load_send", 0 0, v0x9a0c90_0;  alias, 1 drivers
v0x99ebc0_0 .var "next_complete", 0 0;
v0x99ecd0_0 .net "parallel", 39 0, v0x9a4110_0;  alias, 1 drivers
v0x99edb0_0 .var "parallel_cargado", 39 0;
v0x99ee90_0 .net "reset", 0 0, v0x9a1590_0;  alias, 1 drivers
v0x99ef50_0 .net "sd_clock", 0 0, v0x9a44d0_0;  alias, 1 drivers
v0x99f0a0_0 .var "serial", 0 0;
E_0x974bf0 .event negedge, v0x99ef50_0;
E_0x97e3c0 .event posedge, v0x99ef50_0;
S_0x99f280 .scope module, "STP1" "wrapper_serial_paralelo" 3 87, 5 1 0, S_0x9715e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 15 "parallel"
    .port_info 1 /INPUT 1 "serial"
    .port_info 2 /INPUT 1 "sd_clock"
    .port_info 3 /INPUT 1 "enable"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /OUTPUT 1 "complete"
P_0x99f420 .param/l "n" 0 5 23, +C4<00000000000000000000000000001111>;
v0x99f560_0 .var "complete", 0 0;
v0x99f620_0 .var/i "count", 31 0;
v0x99f700_0 .net "enable", 0 0, v0x9a0a80_0;  alias, 1 drivers
v0x99f7d0_0 .var "parallel", 14 0;
v0x99f8b0_0 .net "reset", 0 0, v0x9a1590_0;  alias, 1 drivers
v0x99f9a0_0 .net "sd_clock", 0 0, v0x9a44d0_0;  alias, 1 drivers
v0x99fa70_0 .net "serial", 0 0, v0x9a2130_0;  alias, 1 drivers
S_0x99fbf0 .scope module, "control1" "control_capa_fisica" 3 57, 6 2 0, S_0x9715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "strobe_in"
    .port_info 1 /INPUT 1 "ack_in"
    .port_info 2 /INPUT 1 "idle_in"
    .port_info 3 /INPUT 1 "no_response"
    .port_info 4 /INPUT 15 "pad_response"
    .port_info 5 /INPUT 1 "reception_complete"
    .port_info 6 /INPUT 1 "transmission_complete"
    .port_info 7 /OUTPUT 1 "ack_out"
    .port_info 8 /OUTPUT 1 "strobe_out"
    .port_info 9 /OUTPUT 15 "response"
    .port_info 10 /OUTPUT 1 "command_timeout"
    .port_info 11 /OUTPUT 1 "load_send"
    .port_info 12 /OUTPUT 1 "enable_pts_wrapper"
    .port_info 13 /OUTPUT 1 "enable_stp_wrapper"
    .port_info 14 /OUTPUT 1 "pad_state"
    .port_info 15 /OUTPUT 1 "pad_enable"
    .port_info 16 /INPUT 1 "reset"
    .port_info 17 /INPUT 1 "sd_clock"
    .port_info 18 /OUTPUT 1 "reset_wrapper"
P_0x99fdf0 .param/l "idle" 0 6 62, C4<00000010>;
P_0x99fe30 .param/l "load_command" 0 6 63, C4<00000100>;
P_0x99fe70 .param/l "reset_state" 0 6 61, C4<00000001>;
P_0x99feb0 .param/l "send_ack" 0 6 68, C4<10000000>;
P_0x99fef0 .param/l "send_command" 0 6 64, C4<00001000>;
P_0x99ff30 .param/l "send_response" 0 6 66, C4<00100000>;
P_0x99ff70 .param/l "wait_ack" 0 6 67, C4<01000000>;
P_0x99ffb0 .param/l "wait_response" 0 6 65, C4<00010000>;
v0x9a0670_0 .net "ack_in", 0 0, v0x9a3f10_0;  alias, 1 drivers
v0x9a0750_0 .var "ack_out", 0 0;
v0x9a0810_0 .var "command_timeout", 0 0;
v0x9a08b0_0 .var/i "count", 31 0;
v0x9a0990_0 .var "enable_pts_wrapper", 0 0;
v0x9a0a80_0 .var "enable_stp_wrapper", 0 0;
v0x9a0b50_0 .var "enable_stp_wrapper_2", 0 0;
v0x9a0bf0_0 .net "idle_in", 0 0, v0x9a4200_0;  alias, 1 drivers
v0x9a0c90_0 .var "load_send", 0 0;
v0x9a0df0_0 .var "next_state", 7 0;
o0x7f6f7118b6a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x9a0eb0_0 .net "no_response", 0 0, o0x7f6f7118b6a8;  0 drivers
v0x9a0f70_0 .var "pad_enable", 0 0;
v0x9a1030_0 .net "pad_response", 14 0, v0x99f7d0_0;  alias, 1 drivers
v0x9a1120_0 .var "pad_state", 0 0;
v0x9a11c0_0 .var "problem", 0 0;
v0x9a1280_0 .var "prueba", 0 0;
v0x9a1340_0 .net "reception_complete", 0 0, v0x99f560_0;  alias, 1 drivers
v0x9a14f0_0 .net "reset", 0 0, v0x9a43e0_0;  alias, 1 drivers
v0x9a1590_0 .var "reset_wrapper", 0 0;
v0x9a1630_0 .var "reset_wrapper_2", 0 0;
v0x9a16d0_0 .var "response", 14 0;
v0x9a1770_0 .net "sd_clock", 0 0, v0x9a44d0_0;  alias, 1 drivers
v0x9a1860_0 .var "state", 7 0;
v0x9a1940_0 .net "strobe_in", 0 0, v0x9a4570_0;  alias, 1 drivers
v0x9a1a00_0 .var "strobe_out", 0 0;
v0x9a1ac0_0 .net "transmission_complete", 0 0, v0x97e5e0_0;  alias, 1 drivers
E_0x9518f0/0 .event edge, v0x9a1860_0, v0x9a0bf0_0, v0x9a1940_0, v0x97e5e0_0;
E_0x9518f0/1 .event edge, v0x9a11c0_0, v0x99f560_0, v0x9a0eb0_0, v0x99f7d0_0;
E_0x9518f0/2 .event edge, v0x9a0670_0;
E_0x9518f0 .event/or E_0x9518f0/0, E_0x9518f0/1, E_0x9518f0/2;
S_0x9a1e40 .scope module, "pad1" "pad" 3 95, 7 1 0, S_0x9715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "output_input"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "data_in"
    .port_info 3 /OUTPUT 1 "data_out"
    .port_info 4 /INPUT 1 "sd_clock"
    .port_info 5 /INPUT 1 "i_port"
    .port_info 6 /OUTPUT 1 "o_port"
v0x9a2070_0 .net "data_in", 0 0, v0x99f0a0_0;  alias, 1 drivers
v0x9a2130_0 .var "data_out", 0 0;
v0x9a2200_0 .net "enable", 0 0, v0x9a1120_0;  alias, 1 drivers
v0x9a2300_0 .net "i_port", 0 0, v0x9a4000_0;  alias, 1 drivers
v0x9a23a0_0 .var "o_port", 0 0;
v0x9a2490_0 .net "output_input", 0 0, v0x9a0f70_0;  alias, 1 drivers
v0x9a2530_0 .net "sd_clock", 0 0, v0x9a44d0_0;  alias, 1 drivers
S_0x9a3c00 .scope module, "valores" "probador" 2 24, 8 3 0, S_0x971460;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "strobe_in"
    .port_info 1 /OUTPUT 1 "ack_in"
    .port_info 2 /OUTPUT 1 "idle_in"
    .port_info 3 /OUTPUT 40 "cmd_to_send"
    .port_info 4 /OUTPUT 1 "no_response"
    .port_info 5 /OUTPUT 1 "reset"
    .port_info 6 /OUTPUT 1 "sd_clock"
    .port_info 7 /OUTPUT 1 "cmd_pin_in"
v0x9a3f10_0 .var "ack_in", 0 0;
v0x9a4000_0 .var "cmd_pin_in", 0 0;
v0x9a4110_0 .var "cmd_to_send", 39 0;
v0x9a4200_0 .var "idle_in", 0 0;
v0x9a42f0_0 .var "no_response", 0 0;
v0x9a43e0_0 .var "reset", 0 0;
v0x9a44d0_0 .var "sd_clock", 0 0;
v0x9a4570_0 .var "strobe_in", 0 0;
    .scope S_0x9a3c00;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a42f0_0, 0, 1;
    %pushi/vec4 4042322160, 0, 32;
    %concati/vec4 240, 0, 8;
    %store/vec4 v0x9a4110_0, 0, 40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a43e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a44d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a4570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a3f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a4200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a4000_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a4570_0, 0, 1;
    %delay 89000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a4000_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a4000_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a4000_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a4000_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a4000_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a4000_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a4000_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a4000_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a4000_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a4000_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a4000_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a4000_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a4000_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a4000_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a4000_0, 0, 1;
    %delay 2000, 0;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a3f10_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 8 54 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x9a3c00;
T_1 ;
    %delay 1000, 0;
    %load/vec4 v0x9a44d0_0;
    %nor/r;
    %store/vec4 v0x9a44d0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x99fbf0;
T_2 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x9a1860_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x99fbf0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9a08b0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x99fbf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a11c0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x99fbf0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a1280_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x99fbf0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a1630_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x99fbf0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a0b50_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x99fbf0;
T_8 ;
    %wait E_0x97e3c0;
    %load/vec4 v0x9a0df0_0;
    %assign/vec4 v0x9a1860_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x99fbf0;
T_9 ;
    %wait E_0x9518f0;
    %load/vec4 v0x9a1860_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a0750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a1a00_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x9a16d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a0810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a0c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a0990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a0a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a1590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a1120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a0f70_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x9a0df0_0, 0;
    %jmp T_9.8;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9a1630_0, 0;
    %load/vec4 v0x9a0bf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x9a0df0_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0x9a1940_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.11, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x9a0df0_0, 0;
    %jmp T_9.12;
T_9.11 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x9a0df0_0, 0;
T_9.12 ;
T_9.10 ;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9a0990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9a1120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9a0f70_0, 0;
    %load/vec4 v0x9a0bf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.13, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x9a0df0_0, 0;
    %jmp T_9.14;
T_9.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9a1280_0, 0;
T_9.14 ;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9a0c90_0, 0;
    %load/vec4 v0x9a0bf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.15, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x9a0df0_0, 0;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v0x9a1ac0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.17, 4;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x9a0df0_0, 0;
    %jmp T_9.18;
T_9.17 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x9a0df0_0, 0;
T_9.18 ;
T_9.16 ;
    %jmp T_9.8;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a0f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9a0b50_0, 0;
    %load/vec4 v0x9a11c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9a0810_0, 0;
    %jmp T_9.20;
T_9.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a0810_0, 0;
T_9.20 ;
    %load/vec4 v0x9a0bf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.21, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x9a0df0_0, 0;
    %jmp T_9.22;
T_9.21 ;
    %load/vec4 v0x9a1340_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x9a0eb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_9.23, 4;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x9a0df0_0, 0;
    %jmp T_9.24;
T_9.23 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x9a0df0_0, 0;
T_9.24 ;
T_9.22 ;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9a1a00_0, 0;
    %load/vec4 v0x9a1030_0;
    %assign/vec4 v0x9a16d0_0, 0;
    %load/vec4 v0x9a0bf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.25, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x9a0df0_0, 0;
    %jmp T_9.26;
T_9.25 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x9a0df0_0, 0;
T_9.26 ;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a0750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a1a00_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x9a16d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a0810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a0c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a0990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a0a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a1590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a1120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a0f70_0, 0;
    %load/vec4 v0x9a0bf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.27, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x9a0df0_0, 0;
    %jmp T_9.28;
T_9.27 ;
    %load/vec4 v0x9a0670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.29, 4;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x9a0df0_0, 0;
    %jmp T_9.30;
T_9.29 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x9a0df0_0, 0;
T_9.30 ;
T_9.28 ;
    %jmp T_9.8;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9a0750_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x9a0df0_0, 0;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x99fbf0;
T_10 ;
    %wait E_0x974bf0;
    %load/vec4 v0x9a1860_0;
    %cmpi/ne 16, 0, 8;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x9a08b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a11c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x9a08b0_0;
    %cmpi/ne 136, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x9a08b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x9a08b0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x9a08b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9a11c0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x99fbf0;
T_11 ;
    %wait E_0x97e3c0;
    %load/vec4 v0x9a1860_0;
    %pushi/vec4 4, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x9a1280_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x9a0df0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x9a0df0_0;
    %assign/vec4 v0x9a0df0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x99fbf0;
T_12 ;
    %wait E_0x974bf0;
    %load/vec4 v0x9a1860_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x9a1630_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9a1590_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9a1590_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x99fbf0;
T_13 ;
    %wait E_0x97e3c0;
    %load/vec4 v0x9a1860_0;
    %pushi/vec4 16, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x9a0b50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9a0a80_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x9a0a80_0;
    %assign/vec4 v0x9a0a80_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x94ce00;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x99e950_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x94ce00;
T_15 ;
    %wait E_0x97e3c0;
    %load/vec4 v0x99ee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x99f0a0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x99edb0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x99ea30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x99ecd0_0;
    %assign/vec4 v0x99edb0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x99edb0_0;
    %assign/vec4 v0x99edb0_0, 0;
T_15.3 ;
    %load/vec4 v0x99eb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x99edb0_0;
    %pushi/vec4 39, 0, 32;
    %load/vec4 v0x99e950_0;
    %sub;
    %part/s 1;
    %assign/vec4 v0x99f0a0_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x99f0a0_0;
    %assign/vec4 v0x99f0a0_0, 0;
T_15.5 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x94ce00;
T_16 ;
    %wait E_0x97e3c0;
    %load/vec4 v0x99ee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x99e950_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x99eb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x99e950_0;
    %cmpi/ne 39, 0, 32;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x99e950_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x99e950_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x99e950_0, 0;
T_16.5 ;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x94ce00;
T_17 ;
    %wait E_0x97e3c0;
    %load/vec4 v0x99e950_0;
    %cmpi/e 39, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x99ebc0_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x99ebc0_0, 0, 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x94ce00;
T_18 ;
    %wait E_0x974bf0;
    %load/vec4 v0x99ebc0_0;
    %assign/vec4 v0x97e5e0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x99f280;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x99f620_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0x99f280;
T_20 ;
    %wait E_0x97e3c0;
    %load/vec4 v0x99f8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x99f7d0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x99f700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x99fa70_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 14, 0, 32;
    %load/vec4 v0x99f620_0;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x99f7d0_0, 4, 5;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x99f7d0_0;
    %assign/vec4 v0x99f7d0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x99f280;
T_21 ;
    %wait E_0x97e3c0;
    %load/vec4 v0x99f700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x99f620_0;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0x99f620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x99f620_0, 0, 32;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x99f620_0, 0, 32;
T_21.3 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x99f280;
T_22 ;
    %wait E_0x97e3c0;
    %load/vec4 v0x99f620_0;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x99f560_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x99f560_0, 0, 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x9a1e40;
T_23 ;
    %wait E_0x97e3c0;
    %load/vec4 v0x9a2200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x9a2490_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v0x9a2070_0;
    %assign/vec4 v0x9a23a0_0, 0;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x9a2130_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x9a23a0_0, 0;
    %load/vec4 v0x9a2300_0;
    %assign/vec4 v0x9a2130_0, 0;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x9a23a0_0, 0;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x9a2130_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x971460;
T_24 ;
    %vpi_call 2 19 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x971460 {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "capa_fisica.v";
    "./wrapper_paralelo_serial.v";
    "./wrapper_serial_paralelo.v";
    "./control_capa_fisica.v";
    "./pad.v";
    "probador.v";
