Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Sep 12 23:18:59 2024
| Host         : SaverZY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_design_timing_summary_routed.rpt -pb top_design_timing_summary_routed.pb -rpx top_design_timing_summary_routed.rpx -warn_on_violation
| Design       : top_design
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     218         
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-18  Warning           Missing input or output delay   28          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (342)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (356)
5. checking no_input_delay (13)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (342)
--------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: signal[0] (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: U1/clk_500khz_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[3]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: U1/key_flag_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[0]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[0]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep__2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U7/flag_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U7/flag_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U7/flag_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (356)
--------------------------------------------------
 There are 356 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.787        0.000                      0                  244        0.136        0.000                      0                  244        9.500        0.000                       0                   259  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            12.787        0.000                      0                  244        0.136        0.000                      0                  244        9.500        0.000                       0                   259  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.787ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.159ns  (logic 2.201ns (30.743%)  route 4.958ns (69.257%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 24.519 - 20.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.533     4.799    U7/sys_clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.433     5.232 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.843     6.075    U4/total_money[14]_i_23[3]
    SLICE_X16Y42         LUT4 (Prop_lut4_I3_O)        0.119     6.194 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.441     6.635    U4/ticket_num_reg[2]_0
    SLICE_X16Y43         LUT5 (Prop_lut5_I4_O)        0.267     6.902 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.415     7.317    U7/DI[0]
    SLICE_X17Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.776 r  U7/total_money_reg[14]_i_15/O[2]
                         net (fo=28, routed)          0.958     8.734    U7/U6/total_money3[6]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.253     8.987 r  U7/recharge_auto[14]_i_27/O
                         net (fo=1, routed)           0.510     9.497    U7/recharge_auto[14]_i_27_n_0
    SLICE_X22Y43         LUT4 (Prop_lut4_I1_O)        0.105     9.602 r  U7/recharge_auto[14]_i_23/O
                         net (fo=1, routed)           0.000     9.602    U7/recharge_auto[14]_i_23_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     9.809 r  U7/recharge_auto_reg[14]_i_21/O[2]
                         net (fo=23, routed)          1.158    10.966    U7/U6/recharge_auto31_out[6]
    SLICE_X26Y40         LUT6 (Prop_lut6_I4_O)        0.253    11.219 r  U7/recharge_auto[14]_i_14/O
                         net (fo=5, routed)           0.634    11.853    U7/recharge_auto[14]_i_14_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I0_O)        0.105    11.958 r  U7/recharge_auto[9]_i_1/O
                         net (fo=1, routed)           0.000    11.958    U6/recharge_auto_reg[14]_1[8]
    SLICE_X26Y41         FDSE                                         r  U6/recharge_auto_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.412    24.519    U6/sys_clk_IBUF_BUFG
    SLICE_X26Y41         FDSE                                         r  U6/recharge_auto_reg[9]/C
                         clock pessimism              0.232    24.751    
                         clock uncertainty           -0.035    24.715    
    SLICE_X26Y41         FDSE (Setup_fdse_C_D)        0.030    24.745    U6/recharge_auto_reg[9]
  -------------------------------------------------------------------
                         required time                         24.745    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                 12.787    

Slack (MET) :             12.797ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 2.201ns (30.776%)  route 4.951ns (69.224%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 24.519 - 20.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.533     4.799    U7/sys_clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.433     5.232 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.843     6.075    U4/total_money[14]_i_23[3]
    SLICE_X16Y42         LUT4 (Prop_lut4_I3_O)        0.119     6.194 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.441     6.635    U4/ticket_num_reg[2]_0
    SLICE_X16Y43         LUT5 (Prop_lut5_I4_O)        0.267     6.902 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.415     7.317    U7/DI[0]
    SLICE_X17Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.776 r  U7/total_money_reg[14]_i_15/O[2]
                         net (fo=28, routed)          0.958     8.734    U7/U6/total_money3[6]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.253     8.987 r  U7/recharge_auto[14]_i_27/O
                         net (fo=1, routed)           0.510     9.497    U7/recharge_auto[14]_i_27_n_0
    SLICE_X22Y43         LUT4 (Prop_lut4_I1_O)        0.105     9.602 r  U7/recharge_auto[14]_i_23/O
                         net (fo=1, routed)           0.000     9.602    U7/recharge_auto[14]_i_23_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     9.809 r  U7/recharge_auto_reg[14]_i_21/O[2]
                         net (fo=23, routed)          1.158    10.966    U7/U6/recharge_auto31_out[6]
    SLICE_X26Y40         LUT6 (Prop_lut6_I4_O)        0.253    11.219 r  U7/recharge_auto[14]_i_14/O
                         net (fo=5, routed)           0.626    11.846    U7/recharge_auto[14]_i_14_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I0_O)        0.105    11.951 r  U7/recharge_auto[11]_i_1/O
                         net (fo=1, routed)           0.000    11.951    U6/recharge_auto_reg[14]_1[10]
    SLICE_X26Y41         FDRE                                         r  U6/recharge_auto_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.412    24.519    U6/sys_clk_IBUF_BUFG
    SLICE_X26Y41         FDRE                                         r  U6/recharge_auto_reg[11]/C
                         clock pessimism              0.232    24.751    
                         clock uncertainty           -0.035    24.715    
    SLICE_X26Y41         FDRE (Setup_fdre_C_D)        0.032    24.747    U6/recharge_auto_reg[11]
  -------------------------------------------------------------------
                         required time                         24.747    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                 12.797    

Slack (MET) :             12.813ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.173ns  (logic 2.222ns (30.978%)  route 4.951ns (69.022%))
  Logic Levels:           8  (CARRY4=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 24.519 - 20.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.533     4.799    U7/sys_clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.433     5.232 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.843     6.075    U4/total_money[14]_i_23[3]
    SLICE_X16Y42         LUT4 (Prop_lut4_I3_O)        0.119     6.194 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.441     6.635    U4/ticket_num_reg[2]_0
    SLICE_X16Y43         LUT5 (Prop_lut5_I4_O)        0.267     6.902 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.415     7.317    U7/DI[0]
    SLICE_X17Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.776 r  U7/total_money_reg[14]_i_15/O[2]
                         net (fo=28, routed)          0.958     8.734    U7/U6/total_money3[6]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.253     8.987 r  U7/recharge_auto[14]_i_27/O
                         net (fo=1, routed)           0.510     9.497    U7/recharge_auto[14]_i_27_n_0
    SLICE_X22Y43         LUT4 (Prop_lut4_I1_O)        0.105     9.602 r  U7/recharge_auto[14]_i_23/O
                         net (fo=1, routed)           0.000     9.602    U7/recharge_auto[14]_i_23_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     9.809 r  U7/recharge_auto_reg[14]_i_21/O[2]
                         net (fo=23, routed)          1.158    10.966    U7/U6/recharge_auto31_out[6]
    SLICE_X26Y40         LUT6 (Prop_lut6_I4_O)        0.253    11.219 r  U7/recharge_auto[14]_i_14/O
                         net (fo=5, routed)           0.626    11.846    U7/recharge_auto[14]_i_14_n_0
    SLICE_X26Y41         LUT4 (Prop_lut4_I0_O)        0.126    11.972 r  U7/recharge_auto[12]_i_1/O
                         net (fo=1, routed)           0.000    11.972    U6/recharge_auto_reg[14]_1[11]
    SLICE_X26Y41         FDRE                                         r  U6/recharge_auto_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.412    24.519    U6/sys_clk_IBUF_BUFG
    SLICE_X26Y41         FDRE                                         r  U6/recharge_auto_reg[12]/C
                         clock pessimism              0.232    24.751    
                         clock uncertainty           -0.035    24.715    
    SLICE_X26Y41         FDRE (Setup_fdre_C_D)        0.069    24.784    U6/recharge_auto_reg[12]
  -------------------------------------------------------------------
                         required time                         24.784    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                 12.813    

Slack (MET) :             12.852ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 2.293ns (32.330%)  route 4.799ns (67.670%))
  Logic Levels:           8  (CARRY4=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 24.517 - 20.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.533     4.799    U7/sys_clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.433     5.232 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.843     6.075    U4/total_money[14]_i_23[3]
    SLICE_X16Y42         LUT4 (Prop_lut4_I3_O)        0.119     6.194 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.441     6.635    U4/ticket_num_reg[2]_0
    SLICE_X16Y43         LUT5 (Prop_lut5_I4_O)        0.267     6.902 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.415     7.317    U7/DI[0]
    SLICE_X17Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.776 r  U7/total_money_reg[14]_i_15/O[2]
                         net (fo=28, routed)          0.958     8.734    U7/U6/total_money3[6]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.253     8.987 r  U7/recharge_auto[14]_i_27/O
                         net (fo=1, routed)           0.510     9.497    U7/recharge_auto[14]_i_27_n_0
    SLICE_X22Y43         LUT4 (Prop_lut4_I1_O)        0.105     9.602 r  U7/recharge_auto[14]_i_23/O
                         net (fo=1, routed)           0.000     9.602    U7/recharge_auto[14]_i_23_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295     9.897 r  U7/recharge_auto_reg[14]_i_21/O[3]
                         net (fo=23, routed)          1.059    10.956    U7/U6/recharge_auto31_out[7]
    SLICE_X28Y42         LUT6 (Prop_lut6_I5_O)        0.257    11.213 r  U7/recharge_auto[13]_i_3/O
                         net (fo=3, routed)           0.574    11.786    U7/recharge_auto[13]_i_3_n_0
    SLICE_X28Y42         LUT4 (Prop_lut4_I2_O)        0.105    11.891 r  U7/recharge_auto[10]_i_1/O
                         net (fo=1, routed)           0.000    11.891    U6/recharge_auto_reg[14]_1[9]
    SLICE_X28Y42         FDSE                                         r  U6/recharge_auto_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.410    24.517    U6/sys_clk_IBUF_BUFG
    SLICE_X28Y42         FDSE                                         r  U6/recharge_auto_reg[10]/C
                         clock pessimism              0.232    24.749    
                         clock uncertainty           -0.035    24.713    
    SLICE_X28Y42         FDSE (Setup_fdse_C_D)        0.030    24.743    U6/recharge_auto_reg[10]
  -------------------------------------------------------------------
                         required time                         24.743    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                 12.852    

Slack (MET) :             12.862ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 2.293ns (32.366%)  route 4.792ns (67.634%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 24.517 - 20.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.533     4.799    U7/sys_clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.433     5.232 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.843     6.075    U4/total_money[14]_i_23[3]
    SLICE_X16Y42         LUT4 (Prop_lut4_I3_O)        0.119     6.194 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.441     6.635    U4/ticket_num_reg[2]_0
    SLICE_X16Y43         LUT5 (Prop_lut5_I4_O)        0.267     6.902 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.415     7.317    U7/DI[0]
    SLICE_X17Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.776 r  U7/total_money_reg[14]_i_15/O[2]
                         net (fo=28, routed)          0.958     8.734    U7/U6/total_money3[6]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.253     8.987 r  U7/recharge_auto[14]_i_27/O
                         net (fo=1, routed)           0.510     9.497    U7/recharge_auto[14]_i_27_n_0
    SLICE_X22Y43         LUT4 (Prop_lut4_I1_O)        0.105     9.602 r  U7/recharge_auto[14]_i_23/O
                         net (fo=1, routed)           0.000     9.602    U7/recharge_auto[14]_i_23_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295     9.897 r  U7/recharge_auto_reg[14]_i_21/O[3]
                         net (fo=23, routed)          1.059    10.956    U7/U6/recharge_auto31_out[7]
    SLICE_X28Y42         LUT6 (Prop_lut6_I5_O)        0.257    11.213 r  U7/recharge_auto[13]_i_3/O
                         net (fo=3, routed)           0.566    11.778    U7/recharge_auto[13]_i_3_n_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.105    11.883 r  U7/recharge_auto[13]_i_1/O
                         net (fo=1, routed)           0.000    11.883    U6/recharge_auto_reg[14]_1[12]
    SLICE_X28Y42         FDRE                                         r  U6/recharge_auto_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.410    24.517    U6/sys_clk_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  U6/recharge_auto_reg[13]/C
                         clock pessimism              0.232    24.749    
                         clock uncertainty           -0.035    24.713    
    SLICE_X28Y42         FDRE (Setup_fdre_C_D)        0.032    24.745    U6/recharge_auto_reg[13]
  -------------------------------------------------------------------
                         required time                         24.745    
                         arrival time                         -11.883    
  -------------------------------------------------------------------
                         slack                                 12.862    

Slack (MET) :             12.887ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 2.526ns (35.772%)  route 4.535ns (64.228%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 24.519 - 20.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.533     4.799    U7/sys_clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.433     5.232 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.843     6.075    U4/total_money[14]_i_23[3]
    SLICE_X16Y42         LUT4 (Prop_lut4_I3_O)        0.119     6.194 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.441     6.635    U4/ticket_num_reg[2]_0
    SLICE_X16Y43         LUT5 (Prop_lut5_I4_O)        0.267     6.902 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.415     7.317    U7/DI[0]
    SLICE_X17Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.776 r  U7/total_money_reg[14]_i_15/O[2]
                         net (fo=28, routed)          0.958     8.734    U7/U6/total_money3[6]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.253     8.987 r  U7/recharge_auto[14]_i_27/O
                         net (fo=1, routed)           0.510     9.497    U7/recharge_auto[14]_i_27_n_0
    SLICE_X22Y43         LUT4 (Prop_lut4_I1_O)        0.105     9.602 r  U7/recharge_auto[14]_i_23/O
                         net (fo=1, routed)           0.000     9.602    U7/recharge_auto[14]_i_23_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     9.809 r  U7/recharge_auto_reg[14]_i_21/O[2]
                         net (fo=23, routed)          1.005    10.813    U7/U6/recharge_auto31_out[6]
    SLICE_X26Y40         LUT6 (Prop_lut6_I3_O)        0.253    11.066 r  U7/recharge_auto[14]_i_15/O
                         net (fo=1, routed)           0.000    11.066    U7/recharge_auto[14]_i_15_n_0
    SLICE_X26Y40         MUXF7 (Prop_muxf7_I0_O)      0.178    11.244 r  U7/recharge_auto_reg[14]_i_11/O
                         net (fo=2, routed)           0.364    11.608    U7/recharge_auto_reg[14]_i_11_n_0
    SLICE_X26Y40         LUT5 (Prop_lut5_I0_O)        0.252    11.860 r  U7/recharge_auto[14]_i_2/O
                         net (fo=1, routed)           0.000    11.860    U6/recharge_auto_reg[14]_1[13]
    SLICE_X26Y40         FDRE                                         r  U6/recharge_auto_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.412    24.519    U6/sys_clk_IBUF_BUFG
    SLICE_X26Y40         FDRE                                         r  U6/recharge_auto_reg[14]/C
                         clock pessimism              0.232    24.751    
                         clock uncertainty           -0.035    24.715    
    SLICE_X26Y40         FDRE (Setup_fdre_C_D)        0.032    24.747    U6/recharge_auto_reg[14]
  -------------------------------------------------------------------
                         required time                         24.747    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                 12.887    

Slack (MET) :             12.947ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 2.201ns (31.437%)  route 4.800ns (68.563%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 24.519 - 20.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.533     4.799    U7/sys_clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.433     5.232 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.843     6.075    U4/total_money[14]_i_23[3]
    SLICE_X16Y42         LUT4 (Prop_lut4_I3_O)        0.119     6.194 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.441     6.635    U4/ticket_num_reg[2]_0
    SLICE_X16Y43         LUT5 (Prop_lut5_I4_O)        0.267     6.902 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.415     7.317    U7/DI[0]
    SLICE_X17Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.776 r  U7/total_money_reg[14]_i_15/O[2]
                         net (fo=28, routed)          0.958     8.734    U7/U6/total_money3[6]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.253     8.987 r  U7/recharge_auto[14]_i_27/O
                         net (fo=1, routed)           0.510     9.497    U7/recharge_auto[14]_i_27_n_0
    SLICE_X22Y43         LUT4 (Prop_lut4_I1_O)        0.105     9.602 r  U7/recharge_auto[14]_i_23/O
                         net (fo=1, routed)           0.000     9.602    U7/recharge_auto[14]_i_23_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     9.809 r  U7/recharge_auto_reg[14]_i_21/O[2]
                         net (fo=23, routed)          1.158    10.966    U7/U6/recharge_auto31_out[6]
    SLICE_X27Y40         LUT6 (Prop_lut6_I3_O)        0.253    11.219 r  U7/recharge_auto[14]_i_13/O
                         net (fo=3, routed)           0.476    11.695    U7/recharge_auto[14]_i_13_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I0_O)        0.105    11.800 r  U7/recharge_auto[8]_i_1/O
                         net (fo=1, routed)           0.000    11.800    U6/recharge_auto_reg[14]_1[7]
    SLICE_X26Y41         FDRE                                         r  U6/recharge_auto_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.412    24.519    U6/sys_clk_IBUF_BUFG
    SLICE_X26Y41         FDRE                                         r  U6/recharge_auto_reg[8]/C
                         clock pessimism              0.232    24.751    
                         clock uncertainty           -0.035    24.715    
    SLICE_X26Y41         FDRE (Setup_fdre_C_D)        0.032    24.747    U6/recharge_auto_reg[8]
  -------------------------------------------------------------------
                         required time                         24.747    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                 12.947    

Slack (MET) :             13.609ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.370ns (37.230%)  route 3.996ns (62.770%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 24.517 - 20.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.533     4.799    U7/sys_clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.433     5.232 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.843     6.075    U4/total_money[14]_i_23[3]
    SLICE_X16Y42         LUT4 (Prop_lut4_I3_O)        0.119     6.194 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.441     6.635    U4/ticket_num_reg[2]_0
    SLICE_X16Y43         LUT5 (Prop_lut5_I4_O)        0.267     6.902 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.415     7.317    U7/DI[0]
    SLICE_X17Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.776 r  U7/total_money_reg[14]_i_15/O[2]
                         net (fo=28, routed)          0.958     8.734    U7/U6/total_money3[6]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.253     8.987 r  U7/recharge_auto[14]_i_27/O
                         net (fo=1, routed)           0.510     9.497    U7/recharge_auto[14]_i_27_n_0
    SLICE_X22Y43         LUT4 (Prop_lut4_I1_O)        0.105     9.602 r  U7/recharge_auto[14]_i_23/O
                         net (fo=1, routed)           0.000     9.602    U7/recharge_auto[14]_i_23_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295     9.897 r  U7/recharge_auto_reg[14]_i_21/O[3]
                         net (fo=23, routed)          0.829    10.726    U7/U6/recharge_auto31_out[7]
    SLICE_X29Y42         LUT6 (Prop_lut6_I4_O)        0.257    10.983 r  U7/recharge_auto[3]_i_3/O
                         net (fo=1, routed)           0.000    10.983    U7/recharge_auto[3]_i_3_n_0
    SLICE_X29Y42         MUXF7 (Prop_muxf7_I1_O)      0.182    11.165 r  U7/recharge_auto_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.165    U6/recharge_auto_reg[14]_1[3]
    SLICE_X29Y42         FDRE                                         r  U6/recharge_auto_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.410    24.517    U6/sys_clk_IBUF_BUFG
    SLICE_X29Y42         FDRE                                         r  U6/recharge_auto_reg[3]/C
                         clock pessimism              0.232    24.749    
                         clock uncertainty           -0.035    24.713    
    SLICE_X29Y42         FDRE (Setup_fdre_C_D)        0.060    24.773    U6/recharge_auto_reg[3]
  -------------------------------------------------------------------
                         required time                         24.773    
                         arrival time                         -11.165    
  -------------------------------------------------------------------
                         slack                                 13.609    

Slack (MET) :             13.717ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 2.370ns (37.857%)  route 3.890ns (62.143%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 24.520 - 20.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.533     4.799    U7/sys_clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.433     5.232 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.843     6.075    U4/total_money[14]_i_23[3]
    SLICE_X16Y42         LUT4 (Prop_lut4_I3_O)        0.119     6.194 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.441     6.635    U4/ticket_num_reg[2]_0
    SLICE_X16Y43         LUT5 (Prop_lut5_I4_O)        0.267     6.902 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.415     7.317    U7/DI[0]
    SLICE_X17Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.776 r  U7/total_money_reg[14]_i_15/O[2]
                         net (fo=28, routed)          0.958     8.734    U7/U6/total_money3[6]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.253     8.987 r  U7/recharge_auto[14]_i_27/O
                         net (fo=1, routed)           0.510     9.497    U7/recharge_auto[14]_i_27_n_0
    SLICE_X22Y43         LUT4 (Prop_lut4_I1_O)        0.105     9.602 r  U7/recharge_auto[14]_i_23/O
                         net (fo=1, routed)           0.000     9.602    U7/recharge_auto[14]_i_23_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295     9.897 r  U7/recharge_auto_reg[14]_i_21/O[3]
                         net (fo=23, routed)          0.724    10.620    U7/U6/recharge_auto31_out[7]
    SLICE_X27Y42         LUT6 (Prop_lut6_I3_O)        0.257    10.877 r  U7/recharge_auto[5]_i_3/O
                         net (fo=1, routed)           0.000    10.877    U7/recharge_auto[5]_i_3_n_0
    SLICE_X27Y42         MUXF7 (Prop_muxf7_I1_O)      0.182    11.059 r  U7/recharge_auto_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.059    U6/recharge_auto_reg[14]_1[5]
    SLICE_X27Y42         FDRE                                         r  U6/recharge_auto_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.413    24.520    U6/sys_clk_IBUF_BUFG
    SLICE_X27Y42         FDRE                                         r  U6/recharge_auto_reg[5]/C
                         clock pessimism              0.232    24.752    
                         clock uncertainty           -0.035    24.716    
    SLICE_X27Y42         FDRE (Setup_fdre_C_D)        0.060    24.776    U6/recharge_auto_reg[5]
  -------------------------------------------------------------------
                         required time                         24.776    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                 13.717    

Slack (MET) :             13.724ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.253ns  (logic 2.278ns (36.433%)  route 3.975ns (63.567%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 24.519 - 20.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.533     4.799    U7/sys_clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.433     5.232 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.843     6.075    U4/total_money[14]_i_23[3]
    SLICE_X16Y42         LUT4 (Prop_lut4_I3_O)        0.119     6.194 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.441     6.635    U4/ticket_num_reg[2]_0
    SLICE_X16Y43         LUT5 (Prop_lut5_I4_O)        0.267     6.902 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.415     7.317    U7/DI[0]
    SLICE_X17Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.776 r  U7/total_money_reg[14]_i_15/O[2]
                         net (fo=28, routed)          0.958     8.734    U7/U6/total_money3[6]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.253     8.987 r  U7/recharge_auto[14]_i_27/O
                         net (fo=1, routed)           0.510     9.497    U7/recharge_auto[14]_i_27_n_0
    SLICE_X22Y43         LUT4 (Prop_lut4_I1_O)        0.105     9.602 r  U7/recharge_auto[14]_i_23/O
                         net (fo=1, routed)           0.000     9.602    U7/recharge_auto[14]_i_23_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     9.809 r  U7/recharge_auto_reg[14]_i_21/O[2]
                         net (fo=23, routed)          0.808    10.616    U7/U6/recharge_auto31_out[6]
    SLICE_X27Y40         LUT6 (Prop_lut6_I5_O)        0.253    10.869 r  U7/recharge_auto[1]_i_3/O
                         net (fo=1, routed)           0.000    10.869    U7/recharge_auto[1]_i_3_n_0
    SLICE_X27Y40         MUXF7 (Prop_muxf7_I1_O)      0.182    11.051 r  U7/recharge_auto_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.051    U6/recharge_auto_reg[14]_1[1]
    SLICE_X27Y40         FDSE                                         r  U6/recharge_auto_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.412    24.519    U6/sys_clk_IBUF_BUFG
    SLICE_X27Y40         FDSE                                         r  U6/recharge_auto_reg[1]/C
                         clock pessimism              0.232    24.751    
                         clock uncertainty           -0.035    24.715    
    SLICE_X27Y40         FDSE (Setup_fdse_C_D)        0.060    24.775    U6/recharge_auto_reg[1]
  -------------------------------------------------------------------
                         required time                         24.775    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                 13.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U7/counter_reg[3][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/flag_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.254ns (45.102%)  route 0.309ns (54.898%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.569     1.547    U7/sys_clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  U7/counter_reg[3][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.711 f  U7/counter_reg[3][18]/Q
                         net (fo=2, routed)           0.120     1.831    U7/counter_reg[3]_2[18]
    SLICE_X35Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.876 r  U7/flag[3]_i_3/O
                         net (fo=1, routed)           0.189     2.065    U7/flag[3]_i_3_n_0
    SLICE_X36Y48         LUT4 (Prop_lut4_I2_O)        0.045     2.110 r  U7/flag[3]_i_1/O
                         net (fo=1, routed)           0.000     2.110    U7/flag[3]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  U7/flag_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.910     2.134    U7/sys_clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  U7/flag_reg[3]/C
                         clock pessimism             -0.251     1.883    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.091     1.974    U7/flag_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U7/counter_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/counter_reg[3][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.373ns (74.995%)  route 0.124ns (25.005%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.636     1.614    U7/sys_clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  U7/counter_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.778 r  U7/counter_reg[3][14]/Q
                         net (fo=2, routed)           0.124     1.902    U7/counter_reg[3]_2[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.058 r  U7/counter_reg[3][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.059    U7/counter_reg[3][12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.112 r  U7/counter_reg[3][16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.112    U7/counter_reg[3][16]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  U7/counter_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.840     2.064    U7/sys_clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  U7/counter_reg[3][16]/C
                         clock pessimism             -0.251     1.813    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.947    U7/counter_reg[3][16]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U7/counter_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/counter_reg[2][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.355ns (75.353%)  route 0.116ns (24.647%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.633     1.611    U7/sys_clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  U7/counter_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  U7/counter_reg[2][15]/Q
                         net (fo=2, routed)           0.115     1.868    U7/counter_reg[2]_1[15]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.028 r  U7/counter_reg[2][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.029    U7/counter_reg[2][12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.083 r  U7/counter_reg[2][16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.083    U7/counter_reg[2][16]_i_1_n_7
    SLICE_X39Y50         FDRE                                         r  U7/counter_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.839     2.063    U7/sys_clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  U7/counter_reg[2][16]/C
                         clock pessimism             -0.251     1.812    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.917    U7/counter_reg[2][16]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/clk_500khz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.552%)  route 0.071ns (25.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.631     1.609    U1/sys_clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  U1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.164     1.773 r  U1/count_reg[5]/Q
                         net (fo=3, routed)           0.071     1.845    U1/count_reg[5]
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.890 r  U1/clk_500khz_i_1/O
                         net (fo=1, routed)           0.000     1.890    U1/clk_500khz_i_1_n_0
    SLICE_X43Y42         FDRE                                         r  U1/clk_500khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.906     2.130    U1/sys_clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  U1/clk_500khz_reg/C
                         clock pessimism             -0.508     1.622    
    SLICE_X43Y42         FDRE (Hold_fdre_C_D)         0.091     1.713    U1/clk_500khz_reg
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U7/counter_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/counter_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.366ns (75.916%)  route 0.116ns (24.084%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.633     1.611    U7/sys_clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  U7/counter_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  U7/counter_reg[2][15]/Q
                         net (fo=2, routed)           0.115     1.868    U7/counter_reg[2]_1[15]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.028 r  U7/counter_reg[2][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.029    U7/counter_reg[2][12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.094 r  U7/counter_reg[2][16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.094    U7/counter_reg[2][16]_i_1_n_5
    SLICE_X39Y50         FDRE                                         r  U7/counter_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.839     2.063    U7/sys_clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  U7/counter_reg[2][18]/C
                         clock pessimism             -0.251     1.812    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.917    U7/counter_reg[2][18]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U7/counter_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/counter_reg[3][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.386ns (75.632%)  route 0.124ns (24.368%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.636     1.614    U7/sys_clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  U7/counter_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.778 r  U7/counter_reg[3][14]/Q
                         net (fo=2, routed)           0.124     1.902    U7/counter_reg[3]_2[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.058 r  U7/counter_reg[3][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.059    U7/counter_reg[3][12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.125 r  U7/counter_reg[3][16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.125    U7/counter_reg[3][16]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  U7/counter_reg[3][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.840     2.064    U7/sys_clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  U7/counter_reg[3][18]/C
                         clock pessimism             -0.251     1.813    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.947    U7/counter_reg[3][18]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 U7/counter_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/counter_reg[3][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.409ns (76.682%)  route 0.124ns (23.318%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.636     1.614    U7/sys_clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  U7/counter_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.778 r  U7/counter_reg[3][14]/Q
                         net (fo=2, routed)           0.124     1.902    U7/counter_reg[3]_2[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.058 r  U7/counter_reg[3][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.059    U7/counter_reg[3][12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.148 r  U7/counter_reg[3][16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.148    U7/counter_reg[3][16]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  U7/counter_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.840     2.064    U7/sys_clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  U7/counter_reg[3][17]/C
                         clock pessimism             -0.251     1.813    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.947    U7/counter_reg[3][17]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U7/counter_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/counter_reg[2][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.391ns (77.103%)  route 0.116ns (22.897%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.633     1.611    U7/sys_clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  U7/counter_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  U7/counter_reg[2][15]/Q
                         net (fo=2, routed)           0.115     1.868    U7/counter_reg[2]_1[15]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.028 r  U7/counter_reg[2][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.029    U7/counter_reg[2][12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.119 r  U7/counter_reg[2][16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.119    U7/counter_reg[2][16]_i_1_n_6
    SLICE_X39Y50         FDRE                                         r  U7/counter_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.839     2.063    U7/sys_clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  U7/counter_reg[2][17]/C
                         clock pessimism             -0.251     1.812    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.917    U7/counter_reg[2][17]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U7/counter_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/counter_reg[2][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.391ns (77.103%)  route 0.116ns (22.897%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.633     1.611    U7/sys_clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  U7/counter_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  U7/counter_reg[2][15]/Q
                         net (fo=2, routed)           0.115     1.868    U7/counter_reg[2]_1[15]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.028 r  U7/counter_reg[2][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.029    U7/counter_reg[2][12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.119 r  U7/counter_reg[2][16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.119    U7/counter_reg[2][16]_i_1_n_4
    SLICE_X39Y50         FDRE                                         r  U7/counter_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.839     2.063    U7/sys_clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  U7/counter_reg[2][19]/C
                         clock pessimism             -0.251     1.812    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.917    U7/counter_reg[2][19]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U7/counter_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/counter_reg[3][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.411ns (76.769%)  route 0.124ns (23.230%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.636     1.614    U7/sys_clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  U7/counter_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.778 r  U7/counter_reg[3][14]/Q
                         net (fo=2, routed)           0.124     1.902    U7/counter_reg[3]_2[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.058 r  U7/counter_reg[3][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.059    U7/counter_reg[3][12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.150 r  U7/counter_reg[3][16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.150    U7/counter_reg[3][16]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  U7/counter_reg[3][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.840     2.064    U7/sys_clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  U7/counter_reg[3][19]/C
                         clock pessimism             -0.251     1.813    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.947    U7/counter_reg[3][19]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y42   U1/clk_500khz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y43   U1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y42   U1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y42   U1/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y42   U1/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y42   U1/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y42   U1/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X31Y34   U3/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X30Y35   U3/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y42   U1/clk_500khz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y42   U1/clk_500khz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y43   U1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y43   U1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y42   U1/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y42   U1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y42   U1/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y42   U1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y42   U1/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y42   U1/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y42   U1/clk_500khz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y42   U1/clk_500khz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y43   U1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y43   U1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y42   U1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y42   U1/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y42   U1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y42   U1/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y42   U1/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y42   U1/count_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           317 Endpoints
Min Delay           317 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/end_station_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.891ns  (logic 1.505ns (9.470%)  route 14.387ns (90.530%))
  Logic Levels:           10  (FDRE=1 LUT4=2 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE                         0.000     0.000 r  U2/end_station_value_reg[5]/C
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.384     0.384 f  U2/end_station_value_reg[5]/Q
                         net (fo=18, routed)          0.877     1.261    U2/end_station_value[5]
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.118     1.379 r  U2/price_reg[3]_i_338/O
                         net (fo=103, routed)         3.847     5.225    U2/price_reg[3]_i_338_n_0
    SLICE_X43Y7          LUT4 (Prop_lut4_I0_O)        0.268     5.493 f  U2/price_reg[3]_i_66/O
                         net (fo=124, routed)         3.960     9.453    U2/U4/p_0_in45_in
    SLICE_X20Y12         LUT6 (Prop_lut6_I3_O)        0.105     9.558 f  U2/price_reg[2]_i_72/O
                         net (fo=1, routed)           0.485    10.043    U2/price_reg[2]_i_72_n_0
    SLICE_X19Y11         LUT5 (Prop_lut5_I0_O)        0.105    10.148 f  U2/price_reg[2]_i_21/O
                         net (fo=5, routed)           0.802    10.950    U2/price_reg[2]_i_21_n_0
    SLICE_X17Y9          LUT5 (Prop_lut5_I1_O)        0.105    11.055 f  U2/price_reg[2]_i_31/O
                         net (fo=5, routed)           0.942    11.997    U2/price_reg[2]_i_31_n_0
    SLICE_X17Y6          LUT6 (Prop_lut6_I5_O)        0.105    12.102 f  U2/price_reg[3]_i_21/O
                         net (fo=5, routed)           0.982    13.084    U2/price_reg[3]_i_21_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.105    13.189 f  U2/price_reg[2]_i_9/O
                         net (fo=4, routed)           1.204    14.393    U2/price_reg[2]_i_9_n_0
    SLICE_X23Y20         LUT6 (Prop_lut6_I1_O)        0.105    14.498 f  U2/price_reg[3]_i_6/O
                         net (fo=1, routed)           0.684    15.182    U2/price_reg[3]_i_6_n_0
    SLICE_X29Y10         LUT4 (Prop_lut4_I2_O)        0.105    15.287 r  U2/price_reg[3]_i_1/O
                         net (fo=1, routed)           0.604    15.891    U4/D[3]
    SLICE_X29Y5          LDCE                                         r  U4/price_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.883ns  (logic 1.860ns (11.711%)  route 14.023ns (88.289%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE                         0.000     0.000 r  U2/end_station_value_reg[5]/C
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.384     0.384 f  U2/end_station_value_reg[5]/Q
                         net (fo=18, routed)          0.877     1.261    U2/end_station_value[5]
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.118     1.379 r  U2/price_reg[3]_i_338/O
                         net (fo=103, routed)         3.688     5.066    U2/price_reg[3]_i_338_n_0
    SLICE_X45Y8          LUT4 (Prop_lut4_I0_O)        0.268     5.334 f  U2/price_reg[3]_i_403/O
                         net (fo=112, routed)         4.719    10.053    U2/U4/p_0_in49_in
    SLICE_X27Y25         LUT6 (Prop_lut6_I3_O)        0.105    10.158 f  U2/price_reg[1]_i_228/O
                         net (fo=5, routed)           0.788    10.946    U2/price_reg[1]_i_228_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I3_O)        0.105    11.051 r  U2/price_reg[3]_i_615/O
                         net (fo=4, routed)           0.858    11.909    U2/price_reg[3]_i_615_n_0
    SLICE_X26Y26         LUT2 (Prop_lut2_I1_O)        0.119    12.028 f  U2/price_reg[3]_i_153/O
                         net (fo=3, routed)           0.622    12.650    U2/price_reg[3]_i_153_n_0
    SLICE_X30Y26         LUT5 (Prop_lut5_I0_O)        0.287    12.937 f  U2/price_reg[1]_i_69/O
                         net (fo=1, routed)           0.230    13.167    U2/price_reg[1]_i_69_n_0
    SLICE_X33Y26         LUT4 (Prop_lut4_I3_O)        0.264    13.431 f  U2/price_reg[1]_i_19/O
                         net (fo=1, routed)           0.866    14.297    U2/price_reg[1]_i_19_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I5_O)        0.105    14.402 f  U2/price_reg[1]_i_5/O
                         net (fo=1, routed)           0.833    15.235    U2/price_reg[1]_i_5_n_0
    SLICE_X26Y19         LUT6 (Prop_lut6_I2_O)        0.105    15.340 r  U2/price_reg[1]_i_1/O
                         net (fo=1, routed)           0.542    15.883    U4/D[1]
    SLICE_X25Y11         LDCE                                         r  U4/price_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.796ns  (logic 1.688ns (10.686%)  route 14.108ns (89.314%))
  Logic Levels:           10  (FDRE=1 LUT4=1 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE                         0.000     0.000 r  U2/end_station_value_reg[5]/C
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.384     0.384 f  U2/end_station_value_reg[5]/Q
                         net (fo=18, routed)          0.877     1.261    U2/end_station_value[5]
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.118     1.379 r  U2/price_reg[3]_i_338/O
                         net (fo=103, routed)         3.688     5.066    U2/price_reg[3]_i_338_n_0
    SLICE_X45Y8          LUT4 (Prop_lut4_I0_O)        0.268     5.334 f  U2/price_reg[3]_i_403/O
                         net (fo=112, routed)         4.110     9.444    U2/U4/p_0_in49_in
    SLICE_X29Y20         LUT5 (Prop_lut5_I2_O)        0.119     9.563 r  U2/price_reg[3]_i_680/O
                         net (fo=2, routed)           0.924    10.487    U2/price_reg[3]_i_680_n_0
    SLICE_X25Y18         LUT6 (Prop_lut6_I2_O)        0.274    10.761 f  U2/price_reg[3]_i_179/O
                         net (fo=1, routed)           0.514    11.274    U2/price_reg[3]_i_179_n_0
    SLICE_X25Y17         LUT6 (Prop_lut6_I0_O)        0.105    11.379 r  U2/price_reg[3]_i_38/O
                         net (fo=5, routed)           1.196    12.575    U2/price_reg[3]_i_38_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I0_O)        0.105    12.680 r  U2/price_reg[3]_i_32/O
                         net (fo=5, routed)           0.667    13.346    U2/price_reg[3]_i_32_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.105    13.451 r  U2/price_reg[2]_i_36/O
                         net (fo=1, routed)           0.982    14.433    U2/price_reg[2]_i_36_n_0
    SLICE_X23Y20         LUT6 (Prop_lut6_I2_O)        0.105    14.538 f  U2/price_reg[2]_i_8/O
                         net (fo=1, routed)           0.867    15.405    U2/price_reg[2]_i_8_n_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.105    15.510 r  U2/price_reg[2]_i_1/O
                         net (fo=1, routed)           0.286    15.796    U4/D[2]
    SLICE_X23Y9          LDCE                                         r  U4/price_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.576ns  (logic 1.681ns (10.792%)  route 13.895ns (89.208%))
  Logic Levels:           10  (FDRE=1 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE                         0.000     0.000 r  U2/end_station_value_reg[5]/C
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/end_station_value_reg[5]/Q
                         net (fo=18, routed)          0.877     1.261    U2/end_station_value[5]
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.118     1.379 f  U2/price_reg[3]_i_338/O
                         net (fo=103, routed)         3.847     5.225    U2/price_reg[3]_i_338_n_0
    SLICE_X43Y7          LUT4 (Prop_lut4_I0_O)        0.282     5.507 r  U2/price_reg[3]_i_335/O
                         net (fo=116, routed)         4.924    10.431    U2/U4/p_0_in47_in
    SLICE_X22Y13         LUT6 (Prop_lut6_I1_O)        0.267    10.698 f  U2/price_reg[0]_i_648/O
                         net (fo=1, routed)           0.554    11.252    U2/price_reg[0]_i_648_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I4_O)        0.105    11.357 f  U2/price_reg[0]_i_463/O
                         net (fo=1, routed)           0.903    12.260    U2/price_reg[0]_i_463_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I2_O)        0.105    12.365 r  U2/price_reg[0]_i_244/O
                         net (fo=1, routed)           0.705    13.070    U2/price_reg[0]_i_244_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I4_O)        0.105    13.175 r  U2/price_reg[0]_i_88/O
                         net (fo=1, routed)           0.622    13.797    U2/price_reg[0]_i_88_n_0
    SLICE_X24Y24         LUT6 (Prop_lut6_I0_O)        0.105    13.902 r  U2/price_reg[0]_i_28/O
                         net (fo=1, routed)           0.692    14.594    U2/price_reg[0]_i_28_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.105    14.699 r  U2/price_reg[0]_i_8/O
                         net (fo=1, routed)           0.512    15.211    U2/price_reg[0]_i_8_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I4_O)        0.105    15.316 r  U2/price_reg[0]_i_1/O
                         net (fo=1, routed)           0.260    15.576    U4/D[0]
    SLICE_X27Y11         LDCE                                         r  U4/price_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.923ns  (logic 1.581ns (11.355%)  route 12.342ns (88.645%))
  Logic Levels:           9  (FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE                         0.000     0.000 r  U2/end_station_value_reg[5]/C
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.384     0.384 f  U2/end_station_value_reg[5]/Q
                         net (fo=18, routed)          0.877     1.261    U2/end_station_value[5]
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.118     1.379 r  U2/price_reg[3]_i_338/O
                         net (fo=103, routed)         3.847     5.225    U2/price_reg[3]_i_338_n_0
    SLICE_X43Y7          LUT4 (Prop_lut4_I0_O)        0.268     5.493 f  U2/price_reg[3]_i_66/O
                         net (fo=124, routed)         3.522     9.015    U2/U4/p_0_in45_in
    SLICE_X18Y8          LUT2 (Prop_lut2_I1_O)        0.124     9.139 f  U2/price_reg[3]_i_2251/O
                         net (fo=1, routed)           0.348     9.487    U2/U4/price13987_out
    SLICE_X18Y8          LUT6 (Prop_lut6_I3_O)        0.267     9.754 f  U2/price_reg[3]_i_1383/O
                         net (fo=1, routed)           1.103    10.857    U2/price_reg[3]_i_1383_n_0
    SLICE_X15Y2          LUT6 (Prop_lut6_I4_O)        0.105    10.962 f  U2/price_reg[3]_i_504/O
                         net (fo=1, routed)           0.546    11.508    U2/price_reg[3]_i_504_n_0
    SLICE_X15Y2          LUT6 (Prop_lut6_I5_O)        0.105    11.613 f  U2/price_reg[3]_i_106/O
                         net (fo=1, routed)           0.254    11.868    U2/price_reg[3]_i_106_n_0
    SLICE_X16Y2          LUT5 (Prop_lut5_I4_O)        0.105    11.973 f  U2/price_reg[3]_i_19/O
                         net (fo=1, routed)           1.252    13.225    U2/price_reg[3]_i_19_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I5_O)        0.105    13.330 f  U2/price_reg[3]_i_3/O
                         net (fo=1, routed)           0.593    13.923    U4/AR[3]
    SLICE_X29Y5          LDCE                                         f  U4/price_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/key_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P2IO[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.430ns  (logic 4.006ns (47.517%)  route 4.424ns (52.483%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE                         0.000     0.000 r  U1/key_flag_reg/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  U1/key_flag_reg/Q
                         net (fo=4, routed)           0.511     0.890    U1/key_valid
    SLICE_X43Y44         LUT1 (Prop_lut1_I0_O)        0.126     1.016 r  U1/P2IO_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.913     4.929    P2IO_OBUF[8]
    Y2                   OBUF (Prop_obuf_I_O)         3.501     8.430 r  P2IO_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.430    P2IO[8]
    Y2                                                                r  P2IO[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.716ns  (logic 3.868ns (50.137%)  route 3.847ns (49.863%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE                         0.000     0.000 r  U1/col_reg[3]_lopt_replica/C
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  U1/col_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.847     4.245    lopt_3
    W2                   OBUF (Prop_obuf_I_O)         3.470     7.716 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.716    col[3]
    W2                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.682ns  (logic 3.761ns (48.954%)  route 3.921ns (51.046%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE                         0.000     0.000 r  U1/col_reg[1]_lopt_replica/C
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  U1/col_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.921     4.354    lopt_1
    R3                   OBUF (Prop_obuf_I_O)         3.328     7.682 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.682    col[1]
    R3                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.599ns  (logic 3.706ns (48.765%)  route 3.893ns (51.235%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE                         0.000     0.000 r  U1/col_reg[2]_lopt_replica/C
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U1/col_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.893     4.272    lopt_2
    R2                   OBUF (Prop_obuf_I_O)         3.327     7.599 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.599    col[2]
    R2                                                                r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.572ns  (logic 3.762ns (49.686%)  route 3.810ns (50.314%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE                         0.000     0.000 r  U1/col_reg[0]_lopt_replica/C
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  U1/col_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.810     4.243    lopt
    V2                   OBUF (Prop_obuf_I_O)         3.329     7.572 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.572    col[0]
    V2                                                                r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE                         0.000     0.000 r  U1/col_reg[2]/C
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[2]/Q
                         net (fo=1, routed)           0.117     0.258    U1/col_reg[3]_0[2]
    SLICE_X43Y45         FDRE                                         r  U1/col_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/pay_auto_coin_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.914%)  route 0.110ns (37.086%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[0]/C
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pay_auto_coin_reg[0]/Q
                         net (fo=9, routed)           0.110     0.251    U7/pay_auto_coin[0]
    SLICE_X18Y44         LUT6 (Prop_lut6_I2_O)        0.045     0.296 r  U7/pay_auto_coin[5]_i_1/O
                         net (fo=1, routed)           0.000     0.296    U7/p_0_in__3[5]
    SLICE_X18Y44         FDRE                                         r  U7/pay_auto_coin_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_one_unit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/end_station_value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.232ns (77.804%)  route 0.066ns (22.196%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE                         0.000     0.000 r  U2/end_one_unit_reg[3]/C
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  U2/end_one_unit_reg[3]/Q
                         net (fo=2, routed)           0.066     0.199    U1/end_station_value_reg[3][3]
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.099     0.298 r  U1/end_station_value[3]_i_1/O
                         net (fo=1, routed)           0.000     0.298    U2/end_station_value_reg[7]_0[2]
    SLICE_X47Y32         FDRE                                         r  U2/end_station_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/key_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.209ns (66.867%)  route 0.104ns (33.133%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[0]/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  U1/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.104     0.268    U1/FSM_onehot_state_reg_n_0_[0]
    SLICE_X43Y44         LUT4 (Prop_lut4_I0_O)        0.045     0.313 r  U1/key_flag_i_1/O
                         net (fo=1, routed)           0.000     0.313    U1/key_flag_i_1_n_0
    SLICE_X43Y44         FDRE                                         r  U1/key_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/segdisp_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/segdisp_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.191ns (59.697%)  route 0.129ns (40.303%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE                         0.000     0.000 r  U2/segdisp_state_reg[2]/C
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/segdisp_state_reg[2]/Q
                         net (fo=20, routed)          0.129     0.275    U1/segdisp_state_reg[2][2]
    SLICE_X41Y37         LUT5 (Prop_lut5_I3_O)        0.045     0.320 r  U1/segdisp_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.320    U2/segdisp_state_reg[2]_1[0]
    SLICE_X41Y37         FDRE                                         r  U2/segdisp_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/segdisp_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/segdisp_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.191ns (59.511%)  route 0.130ns (40.489%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE                         0.000     0.000 r  U2/segdisp_state_reg[2]/C
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  U2/segdisp_state_reg[2]/Q
                         net (fo=20, routed)          0.130     0.276    U2/segdisp_state_reg[2]_0[2]
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.321 r  U2/segdisp_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.321    U2/segdisp_state[1]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  U2/segdisp_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8/pay_auto_bill_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U8/pay_auto_bill_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.268ns (80.306%)  route 0.066ns (19.694%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE                         0.000     0.000 r  U8/pay_auto_bill_reg[6]/C
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U8/pay_auto_bill_reg[6]/Q
                         net (fo=3, routed)           0.066     0.207    U8/out[6]
    SLICE_X19Y46         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.334 r  U8/pay_auto_bill_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.334    U8/pay_auto_bill_reg[4]_i_1_n_4
    SLICE_X19Y46         FDRE                                         r  U8/pay_auto_bill_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/segdisp_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/segdisp_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.191ns (56.502%)  route 0.147ns (43.498%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE                         0.000     0.000 r  U2/segdisp_state_reg[0]/C
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/segdisp_state_reg[0]/Q
                         net (fo=20, routed)          0.147     0.293    U1/segdisp_state_reg[2][0]
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.045     0.338 r  U1/segdisp_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.338    U2/segdisp_state_reg[2]_1[1]
    SLICE_X40Y37         FDRE                                         r  U2/segdisp_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.209ns (61.382%)  route 0.131ns (38.618%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[3]/C
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U1/FSM_onehot_state_reg[3]/Q
                         net (fo=7, routed)           0.131     0.295    U1/FSM_onehot_state_reg_n_0_[3]
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.340 r  U1/FSM_onehot_state[5]_i_2/O
                         net (fo=1, routed)           0.000     0.340    U1/FSM_onehot_state[5]_i_2_n_0
    SLICE_X42Y46         FDRE                                         r  U1/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8/pay_auto_bill_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U8/pay_auto_bill_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.265ns (77.674%)  route 0.076ns (22.326%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE                         0.000     0.000 r  U8/pay_auto_bill_reg[4]/C
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U8/pay_auto_bill_reg[4]/Q
                         net (fo=3, routed)           0.076     0.217    U8/out[4]
    SLICE_X19Y46         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.341 r  U8/pay_auto_bill_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.341    U8/pay_auto_bill_reg[4]_i_1_n_6
    SLICE_X19Y46         FDRE                                         r  U8/pay_auto_bill_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay           203 Endpoints
Min Delay           203 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.109ns  (logic 3.694ns (51.959%)  route 3.415ns (48.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.532     4.798    U5/sys_clk_IBUF_BUFG
    SLICE_X23Y48         FDRE                                         r  U5/led_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.379     5.177 r  U5/led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.415     8.592    lopt_4
    AA6                  OBUF (Prop_obuf_I_O)         3.315    11.907 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.907    led[1]
    AA6                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.932ns  (logic 3.681ns (53.100%)  route 3.251ns (46.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.532     4.798    U5/sys_clk_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  U5/led_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.379     5.177 r  U5/led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.251     8.428    lopt_6
    W7                   OBUF (Prop_obuf_I_O)         3.302    11.730 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.730    led[3]
    W7                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/end_station_value_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.714ns  (logic 0.904ns (13.464%)  route 5.810ns (86.536%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.532     4.798    U5/sys_clk_IBUF_BUFG
    SLICE_X23Y48         FDRE                                         r  U5/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.379     5.177 r  U5/led_reg[1]/Q
                         net (fo=69, routed)          2.452     7.629    U5/Q[0]
    SLICE_X40Y35         LUT2 (Prop_lut2_I0_O)        0.105     7.734 r  U5/phv_one_unit[0]_i_3/O
                         net (fo=13, routed)          0.714     8.448    U2/ticket_hand_value_reg[0]_1
    SLICE_X38Y36         LUT6 (Prop_lut6_I4_O)        0.105     8.553 r  U2/end_ten_unit[0]_i_2/O
                         net (fo=15, routed)          1.121     9.674    U1/end_station_value_reg[4]
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.105     9.779 f  U1/end_station_value[2]_i_2/O
                         net (fo=9, routed)           0.597    10.376    U1/end_station_value[2]_i_2_n_0
    SLICE_X47Y29         LUT3 (Prop_lut3_I1_O)        0.105    10.481 f  U1/end_station_value[7]_i_2/O
                         net (fo=5, routed)           0.926    11.407    U1/end_station_value[7]_i_2_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.105    11.512 r  U1/end_station_value[7]_i_1/O
                         net (fo=1, routed)           0.000    11.512    U2/end_station_value_reg[7]_0[6]
    SLICE_X48Y32         FDRE                                         r  U2/end_station_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.711ns  (logic 3.709ns (55.257%)  route 3.003ns (44.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.532     4.798    U5/sys_clk_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  U5/led_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.379     5.177 r  U5/led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.003     8.180    lopt_7
    AB7                  OBUF (Prop_obuf_I_O)         3.330    11.509 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.509    led[4]
    AB7                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/end_station_value_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 0.904ns (13.757%)  route 5.667ns (86.243%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.532     4.798    U5/sys_clk_IBUF_BUFG
    SLICE_X23Y48         FDRE                                         r  U5/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.379     5.177 r  U5/led_reg[1]/Q
                         net (fo=69, routed)          2.452     7.629    U5/Q[0]
    SLICE_X40Y35         LUT2 (Prop_lut2_I0_O)        0.105     7.734 r  U5/phv_one_unit[0]_i_3/O
                         net (fo=13, routed)          0.714     8.448    U2/ticket_hand_value_reg[0]_1
    SLICE_X38Y36         LUT6 (Prop_lut6_I4_O)        0.105     8.553 f  U2/end_ten_unit[0]_i_2/O
                         net (fo=15, routed)          1.121     9.674    U1/end_station_value_reg[4]
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.105     9.779 r  U1/end_station_value[2]_i_2/O
                         net (fo=9, routed)           0.597    10.376    U1/end_station_value[2]_i_2_n_0
    SLICE_X47Y29         LUT3 (Prop_lut3_I1_O)        0.105    10.481 r  U1/end_station_value[7]_i_2/O
                         net (fo=5, routed)           0.783    11.264    U1/end_station_value[7]_i_2_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.105    11.369 r  U1/end_station_value[6]_i_1/O
                         net (fo=1, routed)           0.000    11.369    U2/end_station_value_reg[7]_0[5]
    SLICE_X48Y32         FDRE                                         r  U2/end_station_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/ticket_hand_value_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.536ns  (logic 1.088ns (16.647%)  route 5.448ns (83.353%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.532     4.798    U5/sys_clk_IBUF_BUFG
    SLICE_X23Y48         FDRE                                         r  U5/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.379     5.177 r  U5/led_reg[1]/Q
                         net (fo=69, routed)          2.452     7.629    U5/Q[0]
    SLICE_X40Y35         LUT2 (Prop_lut2_I0_O)        0.105     7.734 r  U5/phv_one_unit[0]_i_3/O
                         net (fo=13, routed)          0.816     8.551    U2/ticket_hand_value_reg[0]_1
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.105     8.656 r  U2/thv_ten_unit[0]_i_2/O
                         net (fo=8, routed)           0.659     9.314    U2/thv_ten_unit[0]_i_1_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.105     9.419 f  U2/ticket_hand_value[2]_i_2/O
                         net (fo=2, routed)           0.780    10.199    U1/ticket_hand_value_reg[2]
    SLICE_X37Y37         LUT3 (Prop_lut3_I1_O)        0.119    10.318 f  U1/ticket_hand_value[7]_i_2/O
                         net (fo=5, routed)           0.740    11.058    U1/ticket_hand_value[7]_i_2_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.275    11.333 r  U1/ticket_hand_value[7]_i_1/O
                         net (fo=1, routed)           0.000    11.333    U2/ticket_hand_value_reg[7]_0[5]
    SLICE_X38Y38         FDRE                                         r  U2/ticket_hand_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/ticket_hand_value_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.522ns  (logic 1.088ns (16.683%)  route 5.434ns (83.317%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.532     4.798    U5/sys_clk_IBUF_BUFG
    SLICE_X23Y48         FDRE                                         r  U5/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.379     5.177 r  U5/led_reg[1]/Q
                         net (fo=69, routed)          2.452     7.629    U5/Q[0]
    SLICE_X40Y35         LUT2 (Prop_lut2_I0_O)        0.105     7.734 r  U5/phv_one_unit[0]_i_3/O
                         net (fo=13, routed)          0.816     8.551    U2/ticket_hand_value_reg[0]_1
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.105     8.656 f  U2/thv_ten_unit[0]_i_2/O
                         net (fo=8, routed)           0.659     9.314    U2/thv_ten_unit[0]_i_1_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.105     9.419 r  U2/ticket_hand_value[2]_i_2/O
                         net (fo=2, routed)           0.780    10.199    U1/ticket_hand_value_reg[2]
    SLICE_X37Y37         LUT3 (Prop_lut3_I1_O)        0.119    10.318 r  U1/ticket_hand_value[7]_i_2/O
                         net (fo=5, routed)           0.726    11.044    U1/ticket_hand_value[7]_i_2_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.275    11.319 r  U1/ticket_hand_value[6]_i_1/O
                         net (fo=1, routed)           0.000    11.319    U2/ticket_hand_value_reg[7]_0[4]
    SLICE_X38Y38         FDRE                                         r  U2/ticket_hand_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.628ns  (logic 3.683ns (55.574%)  route 2.945ns (44.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.381     4.647    U5/sys_clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  U5/led_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.379     5.026 r  U5/led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.945     7.970    lopt_5
    V7                   OBUF (Prop_obuf_I_O)         3.304    11.275 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.275    led[2]
    V7                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/price_hand_value_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.461ns  (logic 0.971ns (15.029%)  route 5.490ns (84.972%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.532     4.798    U5/sys_clk_IBUF_BUFG
    SLICE_X23Y48         FDRE                                         r  U5/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.379     5.177 r  U5/led_reg[1]/Q
                         net (fo=69, routed)          3.104     8.281    U5/Q[0]
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.105     8.386 r  U5/phv_ten_unit[2]_i_2/O
                         net (fo=6, routed)           0.863     9.249    U1/phv_ten_unit_reg[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I1_O)        0.105     9.354 r  U1/price_hand_value[7]_i_4/O
                         net (fo=7, routed)           0.829    10.183    U1/price_hand_value[7]_i_4_n_0
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.115    10.298 r  U1/price_hand_value[7]_i_2/O
                         net (fo=5, routed)           0.694    10.992    U1/price_hand_value[7]_i_2_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I1_O)        0.267    11.259 r  U1/price_hand_value[5]_i_1/O
                         net (fo=1, routed)           0.000    11.259    U2/price_hand_value_reg[7]_0[4]
    SLICE_X35Y35         FDRE                                         r  U2/price_hand_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/end_station_value_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.456ns  (logic 0.904ns (14.003%)  route 5.552ns (85.997%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.532     4.798    U5/sys_clk_IBUF_BUFG
    SLICE_X23Y48         FDRE                                         r  U5/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.379     5.177 r  U5/led_reg[1]/Q
                         net (fo=69, routed)          2.452     7.629    U5/Q[0]
    SLICE_X40Y35         LUT2 (Prop_lut2_I0_O)        0.105     7.734 r  U5/phv_one_unit[0]_i_3/O
                         net (fo=13, routed)          0.714     8.448    U2/ticket_hand_value_reg[0]_1
    SLICE_X38Y36         LUT6 (Prop_lut6_I4_O)        0.105     8.553 f  U2/end_ten_unit[0]_i_2/O
                         net (fo=15, routed)          1.121     9.674    U1/end_station_value_reg[4]
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.105     9.779 r  U1/end_station_value[2]_i_2/O
                         net (fo=9, routed)           0.597    10.376    U1/end_station_value[2]_i_2_n_0
    SLICE_X47Y29         LUT3 (Prop_lut3_I1_O)        0.105    10.481 r  U1/end_station_value[7]_i_2/O
                         net (fo=5, routed)           0.667    11.148    U1/end_station_value[7]_i_2_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.105    11.253 r  U1/end_station_value[4]_i_1/O
                         net (fo=1, routed)           0.000    11.253    U2/end_station_value_reg[7]_0[3]
    SLICE_X48Y32         FDRE                                         r  U2/end_station_value_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_auto_coin_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.186ns (30.737%)  route 0.419ns (69.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.639     1.617    U5/sys_clk_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  U5/led_reg[3]/Q
                         net (fo=13, routed)          0.241     1.999    U5/Q[2]
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.045     2.044 r  U5/pay_auto_coin[7]_i_1/O
                         net (fo=16, routed)          0.179     2.223    U7/sel
    SLICE_X18Y44         FDRE                                         r  U7/pay_auto_coin_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_auto_coin_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.186ns (30.737%)  route 0.419ns (69.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.639     1.617    U5/sys_clk_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  U5/led_reg[3]/Q
                         net (fo=13, routed)          0.241     1.999    U5/Q[2]
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.045     2.044 r  U5/pay_auto_coin[7]_i_1/O
                         net (fo=16, routed)          0.179     2.223    U7/sel
    SLICE_X18Y44         FDRE                                         r  U7/pay_auto_coin_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_auto_coin_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.186ns (30.737%)  route 0.419ns (69.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.639     1.617    U5/sys_clk_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  U5/led_reg[3]/Q
                         net (fo=13, routed)          0.241     1.999    U5/Q[2]
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.045     2.044 r  U5/pay_auto_coin[7]_i_1/O
                         net (fo=16, routed)          0.179     2.223    U7/sel
    SLICE_X18Y44         FDRE                                         r  U7/pay_auto_coin_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_auto_coin_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.186ns (30.737%)  route 0.419ns (69.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.639     1.617    U5/sys_clk_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  U5/led_reg[3]/Q
                         net (fo=13, routed)          0.241     1.999    U5/Q[2]
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.045     2.044 r  U5/pay_auto_coin[7]_i_1/O
                         net (fo=16, routed)          0.179     2.223    U7/sel
    SLICE_X18Y44         FDRE                                         r  U7/pay_auto_coin_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_auto_coin_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.186ns (30.737%)  route 0.419ns (69.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.639     1.617    U5/sys_clk_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  U5/led_reg[3]/Q
                         net (fo=13, routed)          0.241     1.999    U5/Q[2]
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.045     2.044 r  U5/pay_auto_coin[7]_i_1/O
                         net (fo=16, routed)          0.179     2.223    U7/sel
    SLICE_X18Y44         FDRE                                         r  U7/pay_auto_coin_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_auto_coin_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.664ns  (logic 0.186ns (28.021%)  route 0.478ns (71.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.639     1.617    U5/sys_clk_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  U5/led_reg[3]/Q
                         net (fo=13, routed)          0.241     1.999    U5/Q[2]
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.045     2.044 r  U5/pay_auto_coin[7]_i_1/O
                         net (fo=16, routed)          0.237     2.281    U7/sel
    SLICE_X19Y44         FDRE                                         r  U7/pay_auto_coin_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_auto_coin_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.664ns  (logic 0.186ns (28.021%)  route 0.478ns (71.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.639     1.617    U5/sys_clk_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  U5/led_reg[3]/Q
                         net (fo=13, routed)          0.241     1.999    U5/Q[2]
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.045     2.044 r  U5/pay_auto_coin[7]_i_1/O
                         net (fo=16, routed)          0.237     2.281    U7/sel
    SLICE_X19Y44         FDRE                                         r  U7/pay_auto_coin_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_auto_coin_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.664ns  (logic 0.186ns (28.021%)  route 0.478ns (71.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.639     1.617    U5/sys_clk_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  U5/led_reg[3]/Q
                         net (fo=13, routed)          0.241     1.999    U5/Q[2]
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.045     2.044 r  U5/pay_auto_coin[7]_i_1/O
                         net (fo=16, routed)          0.237     2.281    U7/sel
    SLICE_X19Y44         FDRE                                         r  U7/pay_auto_coin_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U8/pay_auto_bill_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.692ns  (logic 0.186ns (26.875%)  route 0.506ns (73.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.639     1.617    U5/sys_clk_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  U5/led_reg[3]/Q
                         net (fo=13, routed)          0.241     1.999    U5/Q[2]
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.045     2.044 r  U5/pay_auto_coin[7]_i_1/O
                         net (fo=16, routed)          0.266     2.310    U8/sel
    SLICE_X19Y45         FDRE                                         r  U8/pay_auto_bill_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U8/pay_auto_bill_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.692ns  (logic 0.186ns (26.875%)  route 0.506ns (73.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.639     1.617    U5/sys_clk_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  U5/led_reg[3]/Q
                         net (fo=13, routed)          0.241     1.999    U5/Q[2]
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.045     2.044 r  U5/pay_auto_coin[7]_i_1/O
                         net (fo=16, routed)          0.266     2.310    U8/sel
    SLICE_X19Y45         FDRE                                         r  U8/pay_auto_bill_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           198 Endpoints
Min Delay           198 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/price_hand_value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.184ns  (logic 4.452ns (27.508%)  route 11.732ns (72.492%))
  Logic Levels:           21  (CARRY4=7 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE                         0.000     0.000 r  U2/price_hand_value_reg[0]/C
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/price_hand_value_reg[0]/Q
                         net (fo=17, routed)          1.373     1.810    U2/price_hand_value[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.105     1.915 r  U2/total_hand_show[30]_i_29/O
                         net (fo=1, routed)           0.440     2.354    U2/total_hand_show[30]_i_29_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     2.772 r  U2/total_hand_show_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.772    U2/total_hand_show_reg[30]_i_19_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.952 r  U2/recharge_hand_show_reg[30]_i_62/O[0]
                         net (fo=2, routed)           0.458     3.410    U2/recharge_hand_show_reg[30]_i_62_n_7
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.270     3.680 r  U2/recharge_hand_show[30]_i_73/O
                         net (fo=2, routed)           0.357     4.037    U2/recharge_hand_show[30]_i_73_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.267     4.304 r  U2/recharge_hand_show[30]_i_47/O
                         net (fo=2, routed)           0.803     5.107    U2/recharge_hand_show[30]_i_47_n_0
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.105     5.212 r  U2/recharge_hand_show[30]_i_51/O
                         net (fo=1, routed)           0.000     5.212    U2/recharge_hand_show[30]_i_51_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     5.403 f  U2/recharge_hand_show_reg[30]_i_25/O[1]
                         net (fo=12, routed)          1.246     6.649    U2/price_hand_value_reg[6]_0[7]
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.245     6.894 r  U2/recharge_hand_show[30]_i_97/O
                         net (fo=1, routed)           0.000     6.894    U2/recharge_hand_show[30]_i_97_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.208 r  U2/recharge_hand_show_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.208    U2/recharge_hand_show_reg[30]_i_80_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.407 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.909     8.316    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X31Y46         LUT2 (Prop_lut2_I1_O)        0.244     8.560 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.560    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.892 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.892    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.157 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           0.818     9.975    U7/U6/recharge_hand_show31_out[13]
    SLICE_X28Y47         LUT6 (Prop_lut6_I2_O)        0.250    10.225 r  U7/recharge_hand_show[14]_i_18/O
                         net (fo=3, routed)           0.596    10.821    U7/recharge_hand_show[14]_i_18_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.105    10.926 r  U7/recharge_hand_show[30]_i_59/O
                         net (fo=1, routed)           0.546    11.472    U7/recharge_hand_show[30]_i_59_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.105    11.577 r  U7/recharge_hand_show[30]_i_33/O
                         net (fo=8, routed)           1.129    12.706    U7/U6/recharge_hand_show3[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I5_O)        0.105    12.811 r  U7/recharge_hand_show[14]_i_3/O
                         net (fo=13, routed)          1.220    14.030    U7/recharge_hand_show[14]_i_3_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.105    14.135 r  U7/recharge_hand_show[22]_i_4/O
                         net (fo=16, routed)          0.387    14.522    U7/recharge_hand_show[22]_i_4_n_0
    SLICE_X26Y47         LUT6 (Prop_lut6_I3_O)        0.105    14.627 r  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          1.452    16.079    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I5_O)        0.105    16.184 r  U7/recharge_hand_show[9]_i_1/O
                         net (fo=1, routed)           0.000    16.184    U6/recharge_hand_show_reg[30]_2[8]
    SLICE_X28Y45         FDSE                                         r  U6/recharge_hand_show_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.410     4.517    U6/sys_clk_IBUF_BUFG
    SLICE_X28Y45         FDSE                                         r  U6/recharge_hand_show_reg[9]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.059ns  (logic 4.452ns (27.723%)  route 11.607ns (72.277%))
  Logic Levels:           21  (CARRY4=7 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE                         0.000     0.000 r  U2/price_hand_value_reg[0]/C
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/price_hand_value_reg[0]/Q
                         net (fo=17, routed)          1.373     1.810    U2/price_hand_value[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.105     1.915 r  U2/total_hand_show[30]_i_29/O
                         net (fo=1, routed)           0.440     2.354    U2/total_hand_show[30]_i_29_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     2.772 r  U2/total_hand_show_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.772    U2/total_hand_show_reg[30]_i_19_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.952 r  U2/recharge_hand_show_reg[30]_i_62/O[0]
                         net (fo=2, routed)           0.458     3.410    U2/recharge_hand_show_reg[30]_i_62_n_7
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.270     3.680 r  U2/recharge_hand_show[30]_i_73/O
                         net (fo=2, routed)           0.357     4.037    U2/recharge_hand_show[30]_i_73_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.267     4.304 r  U2/recharge_hand_show[30]_i_47/O
                         net (fo=2, routed)           0.803     5.107    U2/recharge_hand_show[30]_i_47_n_0
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.105     5.212 r  U2/recharge_hand_show[30]_i_51/O
                         net (fo=1, routed)           0.000     5.212    U2/recharge_hand_show[30]_i_51_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     5.403 f  U2/recharge_hand_show_reg[30]_i_25/O[1]
                         net (fo=12, routed)          1.246     6.649    U2/price_hand_value_reg[6]_0[7]
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.245     6.894 r  U2/recharge_hand_show[30]_i_97/O
                         net (fo=1, routed)           0.000     6.894    U2/recharge_hand_show[30]_i_97_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.208 r  U2/recharge_hand_show_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.208    U2/recharge_hand_show_reg[30]_i_80_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.407 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.909     8.316    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X31Y46         LUT2 (Prop_lut2_I1_O)        0.244     8.560 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.560    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.892 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.892    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.157 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           0.818     9.975    U7/U6/recharge_hand_show31_out[13]
    SLICE_X28Y47         LUT6 (Prop_lut6_I2_O)        0.250    10.225 r  U7/recharge_hand_show[14]_i_18/O
                         net (fo=3, routed)           0.596    10.821    U7/recharge_hand_show[14]_i_18_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.105    10.926 r  U7/recharge_hand_show[30]_i_59/O
                         net (fo=1, routed)           0.546    11.472    U7/recharge_hand_show[30]_i_59_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.105    11.577 r  U7/recharge_hand_show[30]_i_33/O
                         net (fo=8, routed)           1.129    12.706    U7/U6/recharge_hand_show3[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I5_O)        0.105    12.811 r  U7/recharge_hand_show[14]_i_3/O
                         net (fo=13, routed)          1.220    14.030    U7/recharge_hand_show[14]_i_3_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.105    14.135 r  U7/recharge_hand_show[22]_i_4/O
                         net (fo=16, routed)          0.387    14.522    U7/recharge_hand_show[22]_i_4_n_0
    SLICE_X26Y47         LUT6 (Prop_lut6_I3_O)        0.105    14.627 r  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          1.326    15.954    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.105    16.059 r  U7/recharge_hand_show[21]_i_1/O
                         net (fo=1, routed)           0.000    16.059    U6/recharge_hand_show_reg[30]_2[19]
    SLICE_X28Y43         FDRE                                         r  U6/recharge_hand_show_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.410     4.517    U6/sys_clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  U6/recharge_hand_show_reg[21]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.056ns  (logic 4.452ns (27.728%)  route 11.604ns (72.272%))
  Logic Levels:           21  (CARRY4=7 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE                         0.000     0.000 r  U2/price_hand_value_reg[0]/C
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/price_hand_value_reg[0]/Q
                         net (fo=17, routed)          1.373     1.810    U2/price_hand_value[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.105     1.915 r  U2/total_hand_show[30]_i_29/O
                         net (fo=1, routed)           0.440     2.354    U2/total_hand_show[30]_i_29_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     2.772 r  U2/total_hand_show_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.772    U2/total_hand_show_reg[30]_i_19_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.952 r  U2/recharge_hand_show_reg[30]_i_62/O[0]
                         net (fo=2, routed)           0.458     3.410    U2/recharge_hand_show_reg[30]_i_62_n_7
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.270     3.680 r  U2/recharge_hand_show[30]_i_73/O
                         net (fo=2, routed)           0.357     4.037    U2/recharge_hand_show[30]_i_73_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.267     4.304 r  U2/recharge_hand_show[30]_i_47/O
                         net (fo=2, routed)           0.803     5.107    U2/recharge_hand_show[30]_i_47_n_0
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.105     5.212 r  U2/recharge_hand_show[30]_i_51/O
                         net (fo=1, routed)           0.000     5.212    U2/recharge_hand_show[30]_i_51_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     5.403 f  U2/recharge_hand_show_reg[30]_i_25/O[1]
                         net (fo=12, routed)          1.246     6.649    U2/price_hand_value_reg[6]_0[7]
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.245     6.894 r  U2/recharge_hand_show[30]_i_97/O
                         net (fo=1, routed)           0.000     6.894    U2/recharge_hand_show[30]_i_97_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.208 r  U2/recharge_hand_show_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.208    U2/recharge_hand_show_reg[30]_i_80_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.407 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.909     8.316    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X31Y46         LUT2 (Prop_lut2_I1_O)        0.244     8.560 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.560    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.892 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.892    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.157 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           0.818     9.975    U7/U6/recharge_hand_show31_out[13]
    SLICE_X28Y47         LUT6 (Prop_lut6_I2_O)        0.250    10.225 r  U7/recharge_hand_show[14]_i_18/O
                         net (fo=3, routed)           0.596    10.821    U7/recharge_hand_show[14]_i_18_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.105    10.926 r  U7/recharge_hand_show[30]_i_59/O
                         net (fo=1, routed)           0.546    11.472    U7/recharge_hand_show[30]_i_59_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.105    11.577 r  U7/recharge_hand_show[30]_i_33/O
                         net (fo=8, routed)           1.129    12.706    U7/U6/recharge_hand_show3[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I5_O)        0.105    12.811 r  U7/recharge_hand_show[14]_i_3/O
                         net (fo=13, routed)          1.220    14.030    U7/recharge_hand_show[14]_i_3_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.105    14.135 r  U7/recharge_hand_show[22]_i_4/O
                         net (fo=16, routed)          0.387    14.522    U7/recharge_hand_show[22]_i_4_n_0
    SLICE_X26Y47         LUT6 (Prop_lut6_I3_O)        0.105    14.627 r  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          1.323    15.951    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.105    16.056 r  U7/recharge_hand_show[20]_i_1/O
                         net (fo=1, routed)           0.000    16.056    U6/recharge_hand_show_reg[30]_2[18]
    SLICE_X28Y43         FDRE                                         r  U6/recharge_hand_show_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.410     4.517    U6/sys_clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  U6/recharge_hand_show_reg[20]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.960ns  (logic 4.452ns (27.895%)  route 11.508ns (72.105%))
  Logic Levels:           21  (CARRY4=7 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE                         0.000     0.000 r  U2/price_hand_value_reg[0]/C
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/price_hand_value_reg[0]/Q
                         net (fo=17, routed)          1.373     1.810    U2/price_hand_value[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.105     1.915 r  U2/total_hand_show[30]_i_29/O
                         net (fo=1, routed)           0.440     2.354    U2/total_hand_show[30]_i_29_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     2.772 r  U2/total_hand_show_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.772    U2/total_hand_show_reg[30]_i_19_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.952 r  U2/recharge_hand_show_reg[30]_i_62/O[0]
                         net (fo=2, routed)           0.458     3.410    U2/recharge_hand_show_reg[30]_i_62_n_7
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.270     3.680 r  U2/recharge_hand_show[30]_i_73/O
                         net (fo=2, routed)           0.357     4.037    U2/recharge_hand_show[30]_i_73_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.267     4.304 r  U2/recharge_hand_show[30]_i_47/O
                         net (fo=2, routed)           0.803     5.107    U2/recharge_hand_show[30]_i_47_n_0
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.105     5.212 r  U2/recharge_hand_show[30]_i_51/O
                         net (fo=1, routed)           0.000     5.212    U2/recharge_hand_show[30]_i_51_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     5.403 f  U2/recharge_hand_show_reg[30]_i_25/O[1]
                         net (fo=12, routed)          1.246     6.649    U2/price_hand_value_reg[6]_0[7]
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.245     6.894 r  U2/recharge_hand_show[30]_i_97/O
                         net (fo=1, routed)           0.000     6.894    U2/recharge_hand_show[30]_i_97_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.208 r  U2/recharge_hand_show_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.208    U2/recharge_hand_show_reg[30]_i_80_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.407 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.909     8.316    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X31Y46         LUT2 (Prop_lut2_I1_O)        0.244     8.560 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.560    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.892 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.892    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.157 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           0.818     9.975    U7/U6/recharge_hand_show31_out[13]
    SLICE_X28Y47         LUT6 (Prop_lut6_I2_O)        0.250    10.225 r  U7/recharge_hand_show[14]_i_18/O
                         net (fo=3, routed)           0.596    10.821    U7/recharge_hand_show[14]_i_18_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.105    10.926 r  U7/recharge_hand_show[30]_i_59/O
                         net (fo=1, routed)           0.546    11.472    U7/recharge_hand_show[30]_i_59_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.105    11.577 r  U7/recharge_hand_show[30]_i_33/O
                         net (fo=8, routed)           1.129    12.706    U7/U6/recharge_hand_show3[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I5_O)        0.105    12.811 r  U7/recharge_hand_show[14]_i_3/O
                         net (fo=13, routed)          1.220    14.030    U7/recharge_hand_show[14]_i_3_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.105    14.135 r  U7/recharge_hand_show[22]_i_4/O
                         net (fo=16, routed)          0.387    14.522    U7/recharge_hand_show[22]_i_4_n_0
    SLICE_X26Y47         LUT6 (Prop_lut6_I3_O)        0.105    14.627 r  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          1.228    15.855    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.105    15.960 r  U7/recharge_hand_show[13]_i_1/O
                         net (fo=1, routed)           0.000    15.960    U6/recharge_hand_show_reg[30]_2[12]
    SLICE_X28Y45         FDRE                                         r  U6/recharge_hand_show_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.410     4.517    U6/sys_clk_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  U6/recharge_hand_show_reg[13]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.858ns  (logic 4.452ns (28.073%)  route 11.406ns (71.927%))
  Logic Levels:           21  (CARRY4=7 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE                         0.000     0.000 r  U2/price_hand_value_reg[0]/C
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/price_hand_value_reg[0]/Q
                         net (fo=17, routed)          1.373     1.810    U2/price_hand_value[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.105     1.915 r  U2/total_hand_show[30]_i_29/O
                         net (fo=1, routed)           0.440     2.354    U2/total_hand_show[30]_i_29_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     2.772 r  U2/total_hand_show_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.772    U2/total_hand_show_reg[30]_i_19_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.952 r  U2/recharge_hand_show_reg[30]_i_62/O[0]
                         net (fo=2, routed)           0.458     3.410    U2/recharge_hand_show_reg[30]_i_62_n_7
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.270     3.680 r  U2/recharge_hand_show[30]_i_73/O
                         net (fo=2, routed)           0.357     4.037    U2/recharge_hand_show[30]_i_73_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.267     4.304 r  U2/recharge_hand_show[30]_i_47/O
                         net (fo=2, routed)           0.803     5.107    U2/recharge_hand_show[30]_i_47_n_0
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.105     5.212 r  U2/recharge_hand_show[30]_i_51/O
                         net (fo=1, routed)           0.000     5.212    U2/recharge_hand_show[30]_i_51_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     5.403 f  U2/recharge_hand_show_reg[30]_i_25/O[1]
                         net (fo=12, routed)          1.246     6.649    U2/price_hand_value_reg[6]_0[7]
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.245     6.894 r  U2/recharge_hand_show[30]_i_97/O
                         net (fo=1, routed)           0.000     6.894    U2/recharge_hand_show[30]_i_97_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.208 r  U2/recharge_hand_show_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.208    U2/recharge_hand_show_reg[30]_i_80_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.407 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.909     8.316    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X31Y46         LUT2 (Prop_lut2_I1_O)        0.244     8.560 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.560    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.892 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.892    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.157 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           0.818     9.975    U7/U6/recharge_hand_show31_out[13]
    SLICE_X28Y47         LUT6 (Prop_lut6_I2_O)        0.250    10.225 r  U7/recharge_hand_show[14]_i_18/O
                         net (fo=3, routed)           0.596    10.821    U7/recharge_hand_show[14]_i_18_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.105    10.926 r  U7/recharge_hand_show[30]_i_59/O
                         net (fo=1, routed)           0.546    11.472    U7/recharge_hand_show[30]_i_59_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.105    11.577 r  U7/recharge_hand_show[30]_i_33/O
                         net (fo=8, routed)           1.129    12.706    U7/U6/recharge_hand_show3[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I5_O)        0.105    12.811 r  U7/recharge_hand_show[14]_i_3/O
                         net (fo=13, routed)          1.220    14.030    U7/recharge_hand_show[14]_i_3_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.105    14.135 r  U7/recharge_hand_show[22]_i_4/O
                         net (fo=16, routed)          0.387    14.522    U7/recharge_hand_show[22]_i_4_n_0
    SLICE_X26Y47         LUT6 (Prop_lut6_I3_O)        0.105    14.627 r  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          1.126    15.753    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.105    15.858 r  U7/recharge_hand_show[22]_i_1/O
                         net (fo=1, routed)           0.000    15.858    U6/recharge_hand_show_reg[30]_2[20]
    SLICE_X23Y41         FDRE                                         r  U6/recharge_hand_show_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.413     4.520    U6/sys_clk_IBUF_BUFG
    SLICE_X23Y41         FDRE                                         r  U6/recharge_hand_show_reg[22]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.839ns  (logic 4.729ns (29.857%)  route 11.110ns (70.143%))
  Logic Levels:           21  (CARRY4=7 FDRE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE                         0.000     0.000 r  U2/price_hand_value_reg[0]/C
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/price_hand_value_reg[0]/Q
                         net (fo=17, routed)          1.373     1.810    U2/price_hand_value[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.105     1.915 r  U2/total_hand_show[30]_i_29/O
                         net (fo=1, routed)           0.440     2.354    U2/total_hand_show[30]_i_29_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     2.772 r  U2/total_hand_show_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.772    U2/total_hand_show_reg[30]_i_19_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.952 r  U2/recharge_hand_show_reg[30]_i_62/O[0]
                         net (fo=2, routed)           0.458     3.410    U2/recharge_hand_show_reg[30]_i_62_n_7
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.270     3.680 r  U2/recharge_hand_show[30]_i_73/O
                         net (fo=2, routed)           0.357     4.037    U2/recharge_hand_show[30]_i_73_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.267     4.304 r  U2/recharge_hand_show[30]_i_47/O
                         net (fo=2, routed)           0.803     5.107    U2/recharge_hand_show[30]_i_47_n_0
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.105     5.212 r  U2/recharge_hand_show[30]_i_51/O
                         net (fo=1, routed)           0.000     5.212    U2/recharge_hand_show[30]_i_51_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     5.403 f  U2/recharge_hand_show_reg[30]_i_25/O[1]
                         net (fo=12, routed)          1.246     6.649    U2/price_hand_value_reg[6]_0[7]
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.245     6.894 r  U2/recharge_hand_show[30]_i_97/O
                         net (fo=1, routed)           0.000     6.894    U2/recharge_hand_show[30]_i_97_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.208 r  U2/recharge_hand_show_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.208    U2/recharge_hand_show_reg[30]_i_80_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.407 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.909     8.316    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X31Y46         LUT2 (Prop_lut2_I1_O)        0.244     8.560 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.560    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.892 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.892    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.072 r  U7/recharge_hand_show_reg[14]_i_21/O[0]
                         net (fo=8, routed)           0.974    10.046    U7/U6/recharge_hand_show31_out[12]
    SLICE_X28Y49         LUT5 (Prop_lut5_I1_O)        0.259    10.305 r  U7/recharge_hand_show[14]_i_15/O
                         net (fo=5, routed)           0.237    10.542    U7/U6/recharge_hand_show3[8]
    SLICE_X29Y48         LUT6 (Prop_lut6_I4_O)        0.267    10.809 r  U7/recharge_hand_show[22]_i_12/O
                         net (fo=7, routed)           0.953    11.763    U7/U6/recharge_hand_show3[6]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.105    11.868 r  U7/recharge_hand_show[22]_i_13/O
                         net (fo=1, routed)           0.551    12.419    U7/recharge_hand_show[22]_i_13_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I0_O)        0.105    12.524 r  U7/recharge_hand_show[22]_i_10/O
                         net (fo=7, routed)           0.545    13.069    U7/recharge_hand_show[22]_i_10_n_0
    SLICE_X26Y49         LUT5 (Prop_lut5_I4_O)        0.126    13.195 r  U7/recharge_hand_show[6]_i_3/O
                         net (fo=9, routed)           1.059    14.254    U7/recharge_hand_show[6]_i_3_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I2_O)        0.275    14.529 r  U7/recharge_hand_show[14]_i_2/O
                         net (fo=14, routed)          1.205    15.734    U7/recharge_hand_show[14]_i_2_n_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I1_O)        0.105    15.839 r  U7/recharge_hand_show[8]_i_1/O
                         net (fo=1, routed)           0.000    15.839    U6/recharge_hand_show_reg[30]_2[7]
    SLICE_X23Y45         FDRE                                         r  U6/recharge_hand_show_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.414     4.521    U6/sys_clk_IBUF_BUFG
    SLICE_X23Y45         FDRE                                         r  U6/recharge_hand_show_reg[8]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.832ns  (logic 4.452ns (28.121%)  route 11.380ns (71.879%))
  Logic Levels:           21  (CARRY4=7 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE                         0.000     0.000 r  U2/price_hand_value_reg[0]/C
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/price_hand_value_reg[0]/Q
                         net (fo=17, routed)          1.373     1.810    U2/price_hand_value[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.105     1.915 r  U2/total_hand_show[30]_i_29/O
                         net (fo=1, routed)           0.440     2.354    U2/total_hand_show[30]_i_29_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     2.772 r  U2/total_hand_show_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.772    U2/total_hand_show_reg[30]_i_19_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.952 r  U2/recharge_hand_show_reg[30]_i_62/O[0]
                         net (fo=2, routed)           0.458     3.410    U2/recharge_hand_show_reg[30]_i_62_n_7
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.270     3.680 r  U2/recharge_hand_show[30]_i_73/O
                         net (fo=2, routed)           0.357     4.037    U2/recharge_hand_show[30]_i_73_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.267     4.304 r  U2/recharge_hand_show[30]_i_47/O
                         net (fo=2, routed)           0.803     5.107    U2/recharge_hand_show[30]_i_47_n_0
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.105     5.212 r  U2/recharge_hand_show[30]_i_51/O
                         net (fo=1, routed)           0.000     5.212    U2/recharge_hand_show[30]_i_51_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     5.403 f  U2/recharge_hand_show_reg[30]_i_25/O[1]
                         net (fo=12, routed)          1.246     6.649    U2/price_hand_value_reg[6]_0[7]
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.245     6.894 r  U2/recharge_hand_show[30]_i_97/O
                         net (fo=1, routed)           0.000     6.894    U2/recharge_hand_show[30]_i_97_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.208 r  U2/recharge_hand_show_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.208    U2/recharge_hand_show_reg[30]_i_80_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.407 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.909     8.316    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X31Y46         LUT2 (Prop_lut2_I1_O)        0.244     8.560 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.560    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.892 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.892    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.157 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           0.818     9.975    U7/U6/recharge_hand_show31_out[13]
    SLICE_X28Y47         LUT6 (Prop_lut6_I2_O)        0.250    10.225 r  U7/recharge_hand_show[14]_i_18/O
                         net (fo=3, routed)           0.596    10.821    U7/recharge_hand_show[14]_i_18_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.105    10.926 r  U7/recharge_hand_show[30]_i_59/O
                         net (fo=1, routed)           0.546    11.472    U7/recharge_hand_show[30]_i_59_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.105    11.577 r  U7/recharge_hand_show[30]_i_33/O
                         net (fo=8, routed)           1.129    12.706    U7/U6/recharge_hand_show3[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I5_O)        0.105    12.811 r  U7/recharge_hand_show[14]_i_3/O
                         net (fo=13, routed)          1.220    14.030    U7/recharge_hand_show[14]_i_3_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.105    14.135 r  U7/recharge_hand_show[22]_i_4/O
                         net (fo=16, routed)          0.387    14.522    U7/recharge_hand_show[22]_i_4_n_0
    SLICE_X26Y47         LUT6 (Prop_lut6_I3_O)        0.105    14.627 r  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          1.099    15.727    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I4_O)        0.105    15.832 r  U7/recharge_hand_show[19]_i_1/O
                         net (fo=1, routed)           0.000    15.832    U6/recharge_hand_show_reg[30]_2[17]
    SLICE_X28Y43         FDRE                                         r  U6/recharge_hand_show_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.410     4.517    U6/sys_clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  U6/recharge_hand_show_reg[19]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.686ns  (logic 4.452ns (28.382%)  route 11.234ns (71.618%))
  Logic Levels:           21  (CARRY4=7 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE                         0.000     0.000 r  U2/price_hand_value_reg[0]/C
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/price_hand_value_reg[0]/Q
                         net (fo=17, routed)          1.373     1.810    U2/price_hand_value[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.105     1.915 r  U2/total_hand_show[30]_i_29/O
                         net (fo=1, routed)           0.440     2.354    U2/total_hand_show[30]_i_29_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     2.772 r  U2/total_hand_show_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.772    U2/total_hand_show_reg[30]_i_19_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.952 r  U2/recharge_hand_show_reg[30]_i_62/O[0]
                         net (fo=2, routed)           0.458     3.410    U2/recharge_hand_show_reg[30]_i_62_n_7
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.270     3.680 r  U2/recharge_hand_show[30]_i_73/O
                         net (fo=2, routed)           0.357     4.037    U2/recharge_hand_show[30]_i_73_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.267     4.304 r  U2/recharge_hand_show[30]_i_47/O
                         net (fo=2, routed)           0.803     5.107    U2/recharge_hand_show[30]_i_47_n_0
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.105     5.212 r  U2/recharge_hand_show[30]_i_51/O
                         net (fo=1, routed)           0.000     5.212    U2/recharge_hand_show[30]_i_51_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     5.403 f  U2/recharge_hand_show_reg[30]_i_25/O[1]
                         net (fo=12, routed)          1.246     6.649    U2/price_hand_value_reg[6]_0[7]
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.245     6.894 r  U2/recharge_hand_show[30]_i_97/O
                         net (fo=1, routed)           0.000     6.894    U2/recharge_hand_show[30]_i_97_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.208 r  U2/recharge_hand_show_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.208    U2/recharge_hand_show_reg[30]_i_80_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.407 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.909     8.316    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X31Y46         LUT2 (Prop_lut2_I1_O)        0.244     8.560 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.560    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.892 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.892    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.157 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           0.818     9.975    U7/U6/recharge_hand_show31_out[13]
    SLICE_X28Y47         LUT6 (Prop_lut6_I2_O)        0.250    10.225 r  U7/recharge_hand_show[14]_i_18/O
                         net (fo=3, routed)           0.596    10.821    U7/recharge_hand_show[14]_i_18_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.105    10.926 r  U7/recharge_hand_show[30]_i_59/O
                         net (fo=1, routed)           0.546    11.472    U7/recharge_hand_show[30]_i_59_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.105    11.577 r  U7/recharge_hand_show[30]_i_33/O
                         net (fo=8, routed)           1.129    12.706    U7/U6/recharge_hand_show3[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I5_O)        0.105    12.811 r  U7/recharge_hand_show[14]_i_3/O
                         net (fo=13, routed)          1.220    14.030    U7/recharge_hand_show[14]_i_3_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.105    14.135 r  U7/recharge_hand_show[22]_i_4/O
                         net (fo=16, routed)          0.387    14.522    U7/recharge_hand_show[22]_i_4_n_0
    SLICE_X26Y47         LUT6 (Prop_lut6_I3_O)        0.105    14.627 r  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          0.953    15.581    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X28Y41         LUT6 (Prop_lut6_I4_O)        0.105    15.686 r  U7/recharge_hand_show[17]_i_1/O
                         net (fo=1, routed)           0.000    15.686    U6/recharge_hand_show_reg[30]_2[15]
    SLICE_X28Y41         FDSE                                         r  U6/recharge_hand_show_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.409     4.516    U6/sys_clk_IBUF_BUFG
    SLICE_X28Y41         FDSE                                         r  U6/recharge_hand_show_reg[17]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.679ns  (logic 4.452ns (28.396%)  route 11.227ns (71.604%))
  Logic Levels:           21  (CARRY4=7 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE                         0.000     0.000 r  U2/price_hand_value_reg[0]/C
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/price_hand_value_reg[0]/Q
                         net (fo=17, routed)          1.373     1.810    U2/price_hand_value[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.105     1.915 r  U2/total_hand_show[30]_i_29/O
                         net (fo=1, routed)           0.440     2.354    U2/total_hand_show[30]_i_29_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     2.772 r  U2/total_hand_show_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.772    U2/total_hand_show_reg[30]_i_19_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.952 r  U2/recharge_hand_show_reg[30]_i_62/O[0]
                         net (fo=2, routed)           0.458     3.410    U2/recharge_hand_show_reg[30]_i_62_n_7
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.270     3.680 r  U2/recharge_hand_show[30]_i_73/O
                         net (fo=2, routed)           0.357     4.037    U2/recharge_hand_show[30]_i_73_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.267     4.304 r  U2/recharge_hand_show[30]_i_47/O
                         net (fo=2, routed)           0.803     5.107    U2/recharge_hand_show[30]_i_47_n_0
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.105     5.212 r  U2/recharge_hand_show[30]_i_51/O
                         net (fo=1, routed)           0.000     5.212    U2/recharge_hand_show[30]_i_51_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     5.403 f  U2/recharge_hand_show_reg[30]_i_25/O[1]
                         net (fo=12, routed)          1.246     6.649    U2/price_hand_value_reg[6]_0[7]
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.245     6.894 r  U2/recharge_hand_show[30]_i_97/O
                         net (fo=1, routed)           0.000     6.894    U2/recharge_hand_show[30]_i_97_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.208 r  U2/recharge_hand_show_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.208    U2/recharge_hand_show_reg[30]_i_80_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.407 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.909     8.316    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X31Y46         LUT2 (Prop_lut2_I1_O)        0.244     8.560 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.560    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.892 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.892    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.157 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           0.818     9.975    U7/U6/recharge_hand_show31_out[13]
    SLICE_X28Y47         LUT6 (Prop_lut6_I2_O)        0.250    10.225 r  U7/recharge_hand_show[14]_i_18/O
                         net (fo=3, routed)           0.596    10.821    U7/recharge_hand_show[14]_i_18_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.105    10.926 r  U7/recharge_hand_show[30]_i_59/O
                         net (fo=1, routed)           0.546    11.472    U7/recharge_hand_show[30]_i_59_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.105    11.577 r  U7/recharge_hand_show[30]_i_33/O
                         net (fo=8, routed)           1.129    12.706    U7/U6/recharge_hand_show3[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I5_O)        0.105    12.811 r  U7/recharge_hand_show[14]_i_3/O
                         net (fo=13, routed)          1.220    14.030    U7/recharge_hand_show[14]_i_3_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.105    14.135 r  U7/recharge_hand_show[22]_i_4/O
                         net (fo=16, routed)          0.387    14.522    U7/recharge_hand_show[22]_i_4_n_0
    SLICE_X26Y47         LUT6 (Prop_lut6_I3_O)        0.105    14.627 r  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          0.946    15.574    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.105    15.679 r  U7/recharge_hand_show[14]_i_1/O
                         net (fo=1, routed)           0.000    15.679    U6/recharge_hand_show_reg[30]_2[13]
    SLICE_X23Y45         FDRE                                         r  U6/recharge_hand_show_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.414     4.521    U6/sys_clk_IBUF_BUFG
    SLICE_X23Y45         FDRE                                         r  U6/recharge_hand_show_reg[14]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.675ns  (logic 4.452ns (28.403%)  route 11.223ns (71.597%))
  Logic Levels:           21  (CARRY4=7 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE                         0.000     0.000 r  U2/price_hand_value_reg[0]/C
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/price_hand_value_reg[0]/Q
                         net (fo=17, routed)          1.373     1.810    U2/price_hand_value[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.105     1.915 r  U2/total_hand_show[30]_i_29/O
                         net (fo=1, routed)           0.440     2.354    U2/total_hand_show[30]_i_29_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     2.772 r  U2/total_hand_show_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.772    U2/total_hand_show_reg[30]_i_19_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.952 r  U2/recharge_hand_show_reg[30]_i_62/O[0]
                         net (fo=2, routed)           0.458     3.410    U2/recharge_hand_show_reg[30]_i_62_n_7
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.270     3.680 r  U2/recharge_hand_show[30]_i_73/O
                         net (fo=2, routed)           0.357     4.037    U2/recharge_hand_show[30]_i_73_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.267     4.304 r  U2/recharge_hand_show[30]_i_47/O
                         net (fo=2, routed)           0.803     5.107    U2/recharge_hand_show[30]_i_47_n_0
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.105     5.212 r  U2/recharge_hand_show[30]_i_51/O
                         net (fo=1, routed)           0.000     5.212    U2/recharge_hand_show[30]_i_51_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     5.403 f  U2/recharge_hand_show_reg[30]_i_25/O[1]
                         net (fo=12, routed)          1.246     6.649    U2/price_hand_value_reg[6]_0[7]
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.245     6.894 r  U2/recharge_hand_show[30]_i_97/O
                         net (fo=1, routed)           0.000     6.894    U2/recharge_hand_show[30]_i_97_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.208 r  U2/recharge_hand_show_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.208    U2/recharge_hand_show_reg[30]_i_80_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.407 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.909     8.316    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X31Y46         LUT2 (Prop_lut2_I1_O)        0.244     8.560 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.560    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.892 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.892    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.157 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           0.818     9.975    U7/U6/recharge_hand_show31_out[13]
    SLICE_X28Y47         LUT6 (Prop_lut6_I2_O)        0.250    10.225 r  U7/recharge_hand_show[14]_i_18/O
                         net (fo=3, routed)           0.596    10.821    U7/recharge_hand_show[14]_i_18_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.105    10.926 r  U7/recharge_hand_show[30]_i_59/O
                         net (fo=1, routed)           0.546    11.472    U7/recharge_hand_show[30]_i_59_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.105    11.577 r  U7/recharge_hand_show[30]_i_33/O
                         net (fo=8, routed)           1.129    12.706    U7/U6/recharge_hand_show3[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I5_O)        0.105    12.811 r  U7/recharge_hand_show[14]_i_3/O
                         net (fo=13, routed)          1.220    14.030    U7/recharge_hand_show[14]_i_3_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.105    14.135 r  U7/recharge_hand_show[22]_i_4/O
                         net (fo=16, routed)          0.387    14.522    U7/recharge_hand_show[22]_i_4_n_0
    SLICE_X26Y47         LUT6 (Prop_lut6_I3_O)        0.105    14.627 r  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          0.942    15.570    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I5_O)        0.105    15.675 r  U7/recharge_hand_show[12]_i_1/O
                         net (fo=1, routed)           0.000    15.675    U6/recharge_hand_show_reg[30]_2[11]
    SLICE_X23Y45         FDRE                                         r  U6/recharge_hand_show_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.414     4.521    U6/sys_clk_IBUF_BUFG
    SLICE_X23Y45         FDRE                                         r  U6/recharge_hand_show_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U7/pos_ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.495%)  route 0.162ns (46.505%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE                         0.000     0.000 r  U7/pos_ticket_num_reg[2]/C
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pos_ticket_num_reg[2]/Q
                         net (fo=6, routed)           0.162     0.303    U7/pos_ticket_num_reg[2]
    SLICE_X14Y44         LUT5 (Prop_lut5_I3_O)        0.045     0.348 r  U7/ticket_num[3]_i_1/O
                         net (fo=1, routed)           0.000     0.348    U7/ticket_num0[3]
    SLICE_X14Y44         FDRE                                         r  U7/ticket_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.914     2.138    U7/sys_clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  U7/ticket_num_reg[3]/C

Slack:                    inf
  Source:                 U7/neg_ticket_num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.636%)  route 0.189ns (50.364%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE                         0.000     0.000 r  U7/neg_ticket_num_reg[0]/C
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/neg_ticket_num_reg[0]/Q
                         net (fo=9, routed)           0.189     0.330    U7/neg_ticket_num_reg[0]
    SLICE_X16Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.375 r  U7/ticket_num[0]_i_1/O
                         net (fo=1, routed)           0.000     0.375    U7/ticket_num0[0]
    SLICE_X16Y43         FDRE                                         r  U7/ticket_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.914     2.138    U7/sys_clk_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  U7/ticket_num_reg[0]/C

Slack:                    inf
  Source:                 U7/pos_ticket_num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.227ns (60.432%)  route 0.149ns (39.568%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE                         0.000     0.000 r  U7/pos_ticket_num_reg[1]/C
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U7/pos_ticket_num_reg[1]/Q
                         net (fo=7, routed)           0.149     0.277    U7/pos_ticket_num_reg[1]
    SLICE_X16Y43         LUT6 (Prop_lut6_I3_O)        0.099     0.376 r  U7/ticket_num[2]_i_1/O
                         net (fo=1, routed)           0.000     0.376    U7/ticket_num0[2]
    SLICE_X16Y43         FDRE                                         r  U7/ticket_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.914     2.138    U7/sys_clk_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  U7/ticket_num_reg[2]/C

Slack:                    inf
  Source:                 U7/pos_ticket_num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.850%)  route 0.380ns (67.150%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE                         0.000     0.000 r  U7/pos_ticket_num_reg[0]/C
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pos_ticket_num_reg[0]/Q
                         net (fo=9, routed)           0.140     0.281    U7/pos_ticket_num_reg[0]
    SLICE_X16Y44         LUT4 (Prop_lut4_I2_O)        0.045     0.326 r  U7/ticket_num[1]_i_1/O
                         net (fo=1, routed)           0.240     0.566    U7/ticket_num0[1]
    SLICE_X16Y43         FDRE                                         r  U7/ticket_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.914     2.138    U7/sys_clk_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  U7/ticket_num_reg[1]/C

Slack:                    inf
  Source:                 U8/pay_auto_bill_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_auto_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.363ns (60.316%)  route 0.239ns (39.684%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE                         0.000     0.000 r  U8/pay_auto_bill_reg[0]/C
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U8/pay_auto_bill_reg[0]/Q
                         net (fo=2, routed)           0.104     0.245    U7/out[0]
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.045     0.290 r  U7/pay_auto[14]_i_11/O
                         net (fo=1, routed)           0.000     0.290    U7/pay_auto[14]_i_11_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.360 r  U7/pay_auto_reg[14]_i_3/O[0]
                         net (fo=11, routed)          0.135     0.495    U7/U6/C[0]
    SLICE_X21Y44         LUT5 (Prop_lut5_I1_O)        0.107     0.602 r  U7/pay_auto[14]_i_1/O
                         net (fo=1, routed)           0.000     0.602    U6/pay_auto_reg[14]_0[12]
    SLICE_X21Y44         FDRE                                         r  U6/pay_auto_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.914     2.138    U6/sys_clk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  U6/pay_auto_reg[14]/C

Slack:                    inf
  Source:                 U8/pay_auto_bill_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_auto_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.363ns (55.890%)  route 0.286ns (44.110%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE                         0.000     0.000 r  U8/pay_auto_bill_reg[0]/C
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U8/pay_auto_bill_reg[0]/Q
                         net (fo=2, routed)           0.104     0.245    U7/out[0]
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.045     0.290 r  U7/pay_auto[14]_i_11/O
                         net (fo=1, routed)           0.000     0.290    U7/pay_auto[14]_i_11_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.360 r  U7/pay_auto_reg[14]_i_3/O[0]
                         net (fo=11, routed)          0.182     0.542    U7/U6/C[0]
    SLICE_X21Y45         LUT6 (Prop_lut6_I3_O)        0.107     0.649 r  U7/pay_auto[9]_i_1/O
                         net (fo=1, routed)           0.000     0.649    U6/pay_auto_reg[14]_0[8]
    SLICE_X21Y45         FDRE                                         r  U6/pay_auto_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.914     2.138    U6/sys_clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  U6/pay_auto_reg[9]/C

Slack:                    inf
  Source:                 U8/pay_auto_bill_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_auto_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.363ns (55.113%)  route 0.296ns (44.887%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE                         0.000     0.000 r  U8/pay_auto_bill_reg[0]/C
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U8/pay_auto_bill_reg[0]/Q
                         net (fo=2, routed)           0.104     0.245    U7/out[0]
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.045     0.290 r  U7/pay_auto[14]_i_11/O
                         net (fo=1, routed)           0.000     0.290    U7/pay_auto[14]_i_11_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.360 r  U7/pay_auto_reg[14]_i_3/O[0]
                         net (fo=11, routed)          0.192     0.552    U7/U6/C[0]
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.107     0.659 r  U7/pay_auto[8]_i_1/O
                         net (fo=1, routed)           0.000     0.659    U6/pay_auto_reg[14]_0[7]
    SLICE_X21Y44         FDRE                                         r  U6/pay_auto_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.914     2.138    U6/sys_clk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  U6/pay_auto_reg[8]/C

Slack:                    inf
  Source:                 U8/pay_auto_bill_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_auto_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.360ns (52.289%)  route 0.328ns (47.711%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE                         0.000     0.000 r  U8/pay_auto_bill_reg[2]/C
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U8/pay_auto_bill_reg[2]/Q
                         net (fo=2, routed)           0.153     0.294    U7/out[2]
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.045     0.339 r  U7/pay_auto[14]_i_9/O
                         net (fo=1, routed)           0.000     0.339    U7/pay_auto[14]_i_9_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.405 r  U7/pay_auto_reg[14]_i_3/O[2]
                         net (fo=19, routed)          0.175     0.580    U7/U6/C[2]
    SLICE_X21Y44         LUT5 (Prop_lut5_I1_O)        0.108     0.688 r  U7/pay_auto[11]_i_1/O
                         net (fo=1, routed)           0.000     0.688    U6/pay_auto_reg[14]_0[10]
    SLICE_X21Y44         FDRE                                         r  U6/pay_auto_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.914     2.138    U6/sys_clk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  U6/pay_auto_reg[11]/C

Slack:                    inf
  Source:                 U8/pay_auto_bill_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_auto_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.364ns (52.565%)  route 0.328ns (47.435%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE                         0.000     0.000 r  U8/pay_auto_bill_reg[2]/C
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U8/pay_auto_bill_reg[2]/Q
                         net (fo=2, routed)           0.153     0.294    U7/out[2]
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.045     0.339 r  U7/pay_auto[14]_i_9/O
                         net (fo=1, routed)           0.000     0.339    U7/pay_auto[14]_i_9_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.405 r  U7/pay_auto_reg[14]_i_3/O[2]
                         net (fo=19, routed)          0.175     0.580    U7/U6/C[2]
    SLICE_X21Y44         LUT4 (Prop_lut4_I1_O)        0.112     0.692 r  U7/pay_auto[12]_i_1/O
                         net (fo=1, routed)           0.000     0.692    U6/pay_auto_reg[12]_0
    SLICE_X21Y44         FDRE                                         r  U6/pay_auto_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.914     2.138    U6/sys_clk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  U6/pay_auto_reg[12]/C

Slack:                    inf
  Source:                 U8/pay_auto_bill_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_auto_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.363ns (51.747%)  route 0.338ns (48.253%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE                         0.000     0.000 r  U8/pay_auto_bill_reg[0]/C
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U8/pay_auto_bill_reg[0]/Q
                         net (fo=2, routed)           0.104     0.245    U7/out[0]
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.045     0.290 r  U7/pay_auto[14]_i_11/O
                         net (fo=1, routed)           0.000     0.290    U7/pay_auto[14]_i_11_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.360 f  U7/pay_auto_reg[14]_i_3/O[0]
                         net (fo=11, routed)          0.234     0.594    U7/U6/C[0]
    SLICE_X21Y45         LUT4 (Prop_lut4_I3_O)        0.107     0.701 r  U7/pay_auto[10]_i_1/O
                         net (fo=1, routed)           0.000     0.701    U6/pay_auto_reg[14]_0[9]
    SLICE_X21Y45         FDRE                                         r  U6/pay_auto_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.914     2.138    U6/sys_clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  U6/pay_auto_reg[10]/C





