// Seed: 1723541652
module module_0 (
    input wand id_0,
    output tri1 id_1,
    input tri1 id_2,
    output wand id_3,
    output uwire id_4,
    input wor id_5,
    input supply0 id_6,
    input wor id_7,
    input tri id_8,
    input tri id_9,
    input wire id_10,
    output wor id_11,
    input tri id_12,
    output supply0 id_13,
    input tri id_14,
    output tri1 id_15
);
  wire id_17;
endmodule
module module_1 (
    input wor  id_0,
    input wand id_1
);
  always @(1 or posedge 1) begin
    id_3 <= 1;
  end
  assign id_4 = {1'b0, id_0};
  module_0(
      id_4, id_4, id_1, id_4, id_4, id_1, id_4, id_4, id_4, id_4, id_1, id_4, id_0, id_4, id_1, id_4
  );
endmodule
