m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/17.1
vtest_2
Z0 !s110 1706965028
!i10b 1
!s100 z96]<J^Yh9jTcGH>ACZ`<1
IobzK_LKi@dTUP>]_oK6Jo0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Amel/Desktop/fpga/verilog_codes
w1706965021
8C:/Users/Amel/Desktop/fpga/verilog_codes/test_2.v
FC:/Users/Amel/Desktop/fpga/verilog_codes/test_2.v
L0 2
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1706965028.000000
!s107 C:/Users/Amel/Desktop/fpga/verilog_codes/test_2.v|
!s90 -##implicit##push_minusfile_path##|C:/intelFPGA/17.1/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-stats=none|C:/Users/Amel/Desktop/fpga/verilog_codes/test_2.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vtest_3
Z7 !s110 1706970690
!i10b 1
!s100 H::1mdjF397deW]3;1APV0
IVNTcXh:d:Xke`1I973oUN0
R1
R2
w1706970686
8C:/Users/Amel/Desktop/fpga/verilog_codes/test_3.v
FC:/Users/Amel/Desktop/fpga/verilog_codes/test_3.v
L0 1
R3
r1
!s85 0
31
Z8 !s108 1706970690.000000
!s107 C:/Users/Amel/Desktop/fpga/verilog_codes/test_3.v|
!s90 -##implicit##push_minusfile_path##|C:/intelFPGA/17.1/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-stats=none|C:/Users/Amel/Desktop/fpga/verilog_codes/test_3.v|
!i113 1
R5
R6
vtest_again
Z9 !s110 1706973206
!i10b 1
!s100 m>Cgne1LS823_j5=g?O2D1
IVCd6<:5[AhO1SOclacze@0
R1
R2
w1706973199
8C:/Users/Amel/Desktop/fpga/verilog_codes/test_again.v
FC:/Users/Amel/Desktop/fpga/verilog_codes/test_again.v
L0 1
R3
r1
!s85 0
31
Z10 !s108 1706973206.000000
!s107 C:/Users/Amel/Desktop/fpga/verilog_codes/test_again.v|
!s90 -##implicit##push_minusfile_path##|C:/intelFPGA/17.1/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-stats=none|C:/Users/Amel/Desktop/fpga/verilog_codes/test_again.v|
!i113 1
R5
R6
vtest_bench_3
R7
!i10b 1
!s100 [S^==Z>PHzK>_BMaSZbZI2
IaW[bmg?VXnm0V^G_jMSWQ2
R1
R2
w1706970618
8C:/Users/Amel/Desktop/fpga/verilog_codes/test_bench_3.v
FC:/Users/Amel/Desktop/fpga/verilog_codes/test_bench_3.v
L0 4
R3
r1
!s85 0
31
R8
!s107 C:/Users/Amel/Desktop/fpga/verilog_codes/test_bench_3.v|
!s90 -##implicit##push_minusfile_path##|C:/intelFPGA/17.1/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-stats=none|C:/Users/Amel/Desktop/fpga/verilog_codes/test_bench_3.v|
!i113 1
R5
R6
vtest_bench_again
R9
!i10b 1
!s100 BP@B`]BZZBSQTCDRQXjXG1
IoGUcjE<cLFSj6EHZLE1WN3
R1
R2
w1706973200
8C:/Users/Amel/Desktop/fpga/verilog_codes/test_bench_again.v
FC:/Users/Amel/Desktop/fpga/verilog_codes/test_bench_again.v
L0 4
R3
r1
!s85 0
31
R10
!s107 C:/Users/Amel/Desktop/fpga/verilog_codes/test_bench_again.v|
!s90 -##implicit##push_minusfile_path##|C:/intelFPGA/17.1/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-stats=none|C:/Users/Amel/Desktop/fpga/verilog_codes/test_bench_again.v|
!i113 1
R5
R6
vtestbench
R0
!i10b 1
!s100 CzbnzfzFfP7>TYDBlP1iC3
ICXeHOWD[n4GTVkbcOEca21
R1
R2
w1706964746
8C:/Users/Amel/Desktop/fpga/verilog_codes/testbench.v
FC:/Users/Amel/Desktop/fpga/verilog_codes/testbench.v
L0 4
R3
r1
!s85 0
31
R4
!s107 C:/Users/Amel/Desktop/fpga/verilog_codes/testbench.v|
!s90 -##implicit##push_minusfile_path##|C:/intelFPGA/17.1/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-stats=none|C:/Users/Amel/Desktop/fpga/verilog_codes/testbench.v|
!i113 1
R5
R6
