// Seed: 406348053
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    output id_6,
    output id_7,
    output logic id_8
);
  always @(posedge !id_0) begin
    #1 id_6 <= id_0;
  end
endmodule
