<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Translate">
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>TEST</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>counter_qxu_par_1_S0[0]</Dynamic>
            <Navigation>counter_qxu_par_1_S0[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>counter_qxu_par_1_S1[0]</Dynamic>
            <Navigation>counter_qxu_par_1_S1[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>counter_qxu_par_1_S0[2]</Dynamic>
            <Navigation>counter_qxu_par_1_S0[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>counter_qxu_par_1_S1[2]</Dynamic>
            <Navigation>counter_qxu_par_1_S1[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>counter_qxu_par_1_S0[6]</Dynamic>
            <Navigation>counter_qxu_par_1_S0[6]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>counter_qxu_par_1_S1[6]</Dynamic>
            <Navigation>counter_qxu_par_1_S1[6]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>counter_qxu_par_1_S0[10]</Dynamic>
            <Navigation>counter_qxu_par_1_S0[10]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>counter_s_0_S1[23]</Dynamic>
            <Navigation>counter_s_0_S1[23]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>counter_s_0_COUT[23]</Dynamic>
            <Navigation>counter_s_0_COUT[23]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>counter_cry_0_S0[0]</Dynamic>
            <Navigation>counter_cry_0_S0[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>counter_s_0_S1[11]</Dynamic>
            <Navigation>counter_s_0_S1[11]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>counter_s_0_COUT[11]</Dynamic>
            <Navigation>counter_s_0_COUT[11]</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>12</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\r_and_d\cs_rev2\cs_cfg_fpga\cs_rev2_cfg_pga.v&quot;:14:0:14:5|Found inferred clock cs_rev2_cfg_fpga|CLK which controls 24 sequential elements including counter[23:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\r_and_d\cs_rev2\cs_cfg_fpga\cs_rev2_cfg_pga.v</Navigation>
            <Navigation>14</Navigation>
            <Navigation>0</Navigation>
            <Navigation>14</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock cs_rev2_cfg_fpga|CLK which controls 24 sequential elements including counter[23:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock cs_rev2_cfg_fpga|CLK with period 2.44ns. Please declare a user-defined clock on object &quot;p:CLK&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock cs_rev2_cfg_fpga|CLK with period 2.44ns. Please declare a user-defined clock on object &quot;p:CLK&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>