Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date              : Thu Dec  8 18:07:53 2016
| Host              : horizon.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.2 (Maipo)
| Command           : report_clock_utilization -file chip_interface_clock_utilization_routed.rpt
| Design            : chip_interface
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    7 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        16 |         0 |
| MMCM  |    1 |         4 |         0 |
| PLL   |    0 |         4 |         0 |
| BUFR  |    0 |        16 |         0 |
| BUFMR |    0 |         8 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-----------------------------------+---------------------------------------+--------------+-------+
|       |                                   |                                       |   Num Loads  |       |
+-------+-----------------------------------+---------------------------------------+------+-------+-------+
| Index | BUFG Cell                         | Net Name                              | BELs | Sites | Fixed |
+-------+-----------------------------------+---------------------------------------+------+-------+-------+
|     1 | clk_100_IBUF_BUFG_inst            | clk_100_IBUF_BUFG                     |   13 |     4 |    no |
|     2 | audHelp/BUFG_inst                 | audHelp/CLKBUF                        |   33 |     7 |    no |
|     3 | leta_col_stored_reg[0][9]_i_3     | CLOCK_50                              |   59 |    20 |    no |
|     4 | dirs_tmp_reg[0][2]_i_1            | CK                                    |   98 |    36 |    no |
|     5 | at/i_clocking/clkout1_buf         | at/i_clocking/CLK_48                  |  124 |    50 |    no |
|     6 | MCKR_BUFG_inst                    | MCKR_BUFG                             |  347 |   119 |    no |
|     7 | bit_shifter[0].bits_reg[0][6]_i_1 | bit_shifter[0].bits_reg[0][6]_i_1_n_0 | 1059 |   275 |    no |
+-------+-----------------------------------+---------------------------------------+------+-------+-------+


+-------+-----------------------------+---------------------------------+--------------+-------+
|       |                             |                                 |   Num Loads  |       |
+-------+-----------------------------+---------------------------------+------+-------+-------+
| Index | MMCM Cell                   | Net Name                        | BELs | Sites | Fixed |
+-------+-----------------------------+---------------------------------+------+-------+-------+
|     1 | at/i_clocking/mmcm_adv_inst | at/i_clocking/clk_feedback      |    1 |     1 |    no |
|     2 | at/i_clocking/mmcm_adv_inst | at/i_clocking/zed_audio_clk_48M |    1 |     1 |    no |
+-------+-----------------------------+---------------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   77 | 20000 |    0 |  4000 |    1 |    60 |    0 |    30 |    0 |    60 |
| X1Y0              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1442 | 25600 |  208 |  3400 |    3 |    60 |    1 |    30 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  3400 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  3400 |    0 |    60 |    0 |    30 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |    Clock Net Name    |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------+
| BUFG        | BUFHCE_X0Y9 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   8 |     0 |        0 | clk_100_IBUF_BUFG    |
| BUFG        | BUFHCE_X0Y8 |   no  |         0 |        0 |       0 |         1 |       0 |       0 |  69 |     0 |        0 | at/i_clocking/CLK_48 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |             Clock Net Name            |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------+
| BUFG        | BUFHCE_X1Y1  |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   5 |     0 |        0 | clk_100_IBUF_BUFG                     |
| BUFG        | BUFHCE_X1Y2  |   no  |         1 |        0 |       0 |         0 |       0 |       0 |  32 |     0 |        0 | audHelp/CLKBUF                        |
| BUFG        | BUFHCE_X1Y10 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  53 |     1 |        0 | at/i_clocking/CLK_48                  |
| BUFG        | BUFHCE_X1Y0  |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  59 |     0 |        0 | CLOCK_50                              |
| BUFG        | BUFHCE_X1Y11 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  98 |     0 |        0 | CK                                    |
| BUFG        | BUFHCE_X1Y9  |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 331 |    16 |        0 | MCKR_BUFG                             |
| BUFG        | BUFHCE_X1Y8  |   no  |         0 |        0 |       0 |         5 |       0 |       0 | 864 |   191 |        0 | bit_shifter[0].bits_reg[0][6]_i_1_n_0 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y3 [get_cells dirs_tmp_reg[0][2]_i_1]
set_property LOC BUFGCTRL_X0Y4 [get_cells leta_col_stored_reg[0][9]_i_3]
set_property LOC BUFGCTRL_X0Y1 [get_cells MCKR_BUFG_inst]
set_property LOC BUFGCTRL_X0Y2 [get_cells at/i_clocking/clkout1_buf]
set_property LOC BUFGCTRL_X0Y5 [get_cells audHelp/BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells bit_shifter[0].bits_reg[0][6]_i_1]
set_property LOC BUFGCTRL_X0Y6 [get_cells clk_100_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y0 [get_cells at/i_clocking/mmcm_adv_inst]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y26 [get_ports clk_100]

# Clock net "CK" driven by instance "dirs_tmp_reg[0][2]_i_1" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_CK}
add_cells_to_pblock [get_pblocks  {CLKAG_CK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CK"}]]]
resize_pblock [get_pblocks {CLKAG_CK}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "CLOCK_50" driven by instance "leta_col_stored_reg[0][9]_i_3" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock {CLKAG_CLOCK_50}
add_cells_to_pblock [get_pblocks  {CLKAG_CLOCK_50}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CLOCK_50"}]]]
resize_pblock [get_pblocks {CLKAG_CLOCK_50}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "MCKR_BUFG" driven by instance "MCKR_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_MCKR_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_MCKR_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="MCKR_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_MCKR_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "at/i_clocking/CLK_48" driven by instance "at/i_clocking/clkout1_buf" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_at/i_clocking/CLK_48}
add_cells_to_pblock [get_pblocks  {CLKAG_at/i_clocking/CLK_48}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="at/i_clocking/CLK_48"}]]]
resize_pblock [get_pblocks {CLKAG_at/i_clocking/CLK_48}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "audHelp/CLKBUF" driven by instance "audHelp/BUFG_inst" located at site "BUFGCTRL_X0Y5"
#startgroup
create_pblock {CLKAG_audHelp/CLKBUF}
add_cells_to_pblock [get_pblocks  {CLKAG_audHelp/CLKBUF}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=at/i_clocking/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="audHelp/CLKBUF"}]]]
resize_pblock [get_pblocks {CLKAG_audHelp/CLKBUF}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "bit_shifter[0].bits_reg[0][6]_i_1_n_0" driven by instance "bit_shifter[0].bits_reg[0][6]_i_1" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_bit_shifter[0].bits_reg[0][6]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_bit_shifter[0].bits_reg[0][6]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="bit_shifter[0].bits_reg[0][6]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_bit_shifter[0].bits_reg[0][6]_i_1_n_0}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "clk_100_IBUF_BUFG" driven by instance "clk_100_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y6"
#startgroup
create_pblock {CLKAG_clk_100_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_100_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_100_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_100_IBUF_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
