<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="rv32i_npp_ip" solutionName="solution1" date="2023-06-13T20:27:59.650+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:&#xD;&#xA;&#x9;multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln123', rv32i_npp_ip/src/execute.cpp:123->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('select_ln117', rv32i_npp_ip/src/execute.cpp:117->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln114', rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:110->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:78->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:73->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:71->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln69_1', rv32i_npp_ip/src/execute.cpp:69->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln67_1', rv32i_npp_ip/src/execute.cpp:67->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:65->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:60->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:80->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:103->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln101', rv32i_npp_ip/src/execute.cpp:101->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:78->rv&#xD;&#xA;32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:73->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:71->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln69', rv32i_npp_ip/src/execute.cpp:69->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln67', rv32i_npp_ip/src/execute.cpp:67->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:65->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:60->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:80->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) [357]  (3.201 ns)&#xD;&#xA;&#x9;'phi' operation ('result') with incoming values : ('zext_ln123', rv32i_npp_ip/src/execute.cpp:123->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('select_ln117', rv32i_npp_ip/src/execute.cpp:117->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln114', rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:110->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:78->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:73->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:71->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln69_1', rv32i_npp_ip/src/execute.cpp:69->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln67_1', rv32i_npp_ip/src/execute.cpp:67->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:65->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:60->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:80->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:103->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln101', rv32i_npp_ip/src/execute.cpp:101->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:78->rv32i_npp_ip/src/exec&#xD;&#xA;ute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:73->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:71->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln69', rv32i_npp_ip/src/execute.cpp:69->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln67', rv32i_npp_ip/src/execute.cpp:67->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:65->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:60->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:80->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) [357]  (0.000 ns)&#xD;&#xA;&#x9;'shl' operation ('shl_ln245_2', rv32i_npp_ip/src/execute.cpp:245->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) [379]  (3.988 ns)&#xD;&#xA;&#x9;'store' operation ('data_ram_addr_1_write_ln245', rv32i_npp_ip/src/execute.cpp:245->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) of constant &lt;constant:_ssdm_op_Write.bram.p0i32> on array 'data_ram' [382]  (3.254 ns)&#xD;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1016.html" projectName="rv32i_npp_ip" solutionName="solution1" date="2023-06-13T20:27:59.248+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (10.443 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-871.html" projectName="rv32i_npp_ip" solutionName="solution1" date="2023-06-13T20:27:59.240+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [XSIM 43-3373] &quot;C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/rv32i_npp_ip/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1150. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=9)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_rv32i_npp_ip_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot rv32i_npp_ip&#xD;&#xA;ECHO is off.&#xD;&#xA;&#xD;&#xA;****** xsim v2023.1 (64-bit)&#xD;&#xA;  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023&#xD;&#xA;  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023&#xD;&#xA;  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/rv32i_npp_ip/xsim_script.tcl&#xD;&#xA;# xsim {rv32i_npp_ip} -autoloadwcfg -tclbatch {rv32i_npp_ip.tcl}&#xD;&#xA;Time resolution is 1 ps&#xD;&#xA;source rv32i_npp_ip.tcl&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [n/a] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [n/a] @ &quot;24906195000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 24906255 ns : File &quot;C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/rv32i_npp_ip/solution1/sim/verilog/rv32i_npp_ip.autotb.v&quot; Line 289&#xD;&#xA;run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 197.742 ; gain = 0.000&#xD;&#xA;## quit" projectName="rv32i_npp_ip" solutionName="solution1" date="2023-06-13T20:39:16.840+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/rv32i_npp_ip/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1109. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="rv32i_npp_ip" solutionName="solution1" date="2023-06-13T20:38:51.764+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/rv32i_npp_ip/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1100. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="rv32i_npp_ip" solutionName="solution1" date="2023-06-13T20:38:51.758+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/rv32i_npp_ip/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1033. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="rv32i_npp_ip" solutionName="solution1" date="2023-06-13T20:38:51.751+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/rv32i_npp_ip/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 992. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="rv32i_npp_ip" solutionName="solution1" date="2023-06-13T20:38:51.742+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/rv32i_npp_ip/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 983. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="rv32i_npp_ip" solutionName="solution1" date="2023-06-13T20:38:51.736+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
