Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 28 18:53:45 2022
| Host         : DESKTOP-VM5KFEI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.611        0.000                      0                  404        0.153        0.000                      0                  404        4.500        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.611        0.000                      0                  404        0.153        0.000                      0                  404        4.500        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 display_control0/clk_en1/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/clk_en1/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.828ns (21.203%)  route 3.077ns (78.797%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.614     5.165    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  display_control0/clk_en1/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           1.430     7.051    display_control0/clk_en1/s_cnt_local_reg[22]
    SLICE_X6Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.175 r  display_control0/clk_en1/ce_o_i_8__0/O
                         net (fo=1, routed)           0.162     7.337    display_control0/clk_en1/ce_o_i_8__0_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I1_O)        0.124     7.461 r  display_control0/clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.752     8.213    display_control0/clk_en1/ce_o_i_3__0_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.337 r  display_control0/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.733     9.070    display_control0/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X7Y60          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.502    14.873    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y60          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[0]/C
                         clock pessimism              0.272    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X7Y60          FDRE (Setup_fdre_C_R)       -0.429    14.681    display_control0/clk_en1/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 display_control0/clk_en1/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/clk_en1/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.828ns (21.203%)  route 3.077ns (78.797%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.614     5.165    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  display_control0/clk_en1/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           1.430     7.051    display_control0/clk_en1/s_cnt_local_reg[22]
    SLICE_X6Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.175 r  display_control0/clk_en1/ce_o_i_8__0/O
                         net (fo=1, routed)           0.162     7.337    display_control0/clk_en1/ce_o_i_8__0_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I1_O)        0.124     7.461 r  display_control0/clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.752     8.213    display_control0/clk_en1/ce_o_i_3__0_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.337 r  display_control0/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.733     9.070    display_control0/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X7Y60          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.502    14.873    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y60          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[1]/C
                         clock pessimism              0.272    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X7Y60          FDRE (Setup_fdre_C_R)       -0.429    14.681    display_control0/clk_en1/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 display_control0/clk_en1/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/clk_en1/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.828ns (21.203%)  route 3.077ns (78.797%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.614     5.165    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  display_control0/clk_en1/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           1.430     7.051    display_control0/clk_en1/s_cnt_local_reg[22]
    SLICE_X6Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.175 r  display_control0/clk_en1/ce_o_i_8__0/O
                         net (fo=1, routed)           0.162     7.337    display_control0/clk_en1/ce_o_i_8__0_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I1_O)        0.124     7.461 r  display_control0/clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.752     8.213    display_control0/clk_en1/ce_o_i_3__0_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.337 r  display_control0/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.733     9.070    display_control0/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X7Y60          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.502    14.873    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y60          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[2]/C
                         clock pessimism              0.272    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X7Y60          FDRE (Setup_fdre_C_R)       -0.429    14.681    display_control0/clk_en1/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 display_control0/clk_en1/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/clk_en1/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.828ns (21.203%)  route 3.077ns (78.797%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.614     5.165    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  display_control0/clk_en1/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           1.430     7.051    display_control0/clk_en1/s_cnt_local_reg[22]
    SLICE_X6Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.175 r  display_control0/clk_en1/ce_o_i_8__0/O
                         net (fo=1, routed)           0.162     7.337    display_control0/clk_en1/ce_o_i_8__0_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I1_O)        0.124     7.461 r  display_control0/clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.752     8.213    display_control0/clk_en1/ce_o_i_3__0_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.337 r  display_control0/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.733     9.070    display_control0/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X7Y60          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.502    14.873    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y60          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[3]/C
                         clock pessimism              0.272    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X7Y60          FDRE (Setup_fdre_C_R)       -0.429    14.681    display_control0/clk_en1/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 display_control0/clk_en1/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/clk_en1/s_cnt_local_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.828ns (21.473%)  route 3.028ns (78.527%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.614     5.165    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  display_control0/clk_en1/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           1.430     7.051    display_control0/clk_en1/s_cnt_local_reg[22]
    SLICE_X6Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.175 r  display_control0/clk_en1/ce_o_i_8__0/O
                         net (fo=1, routed)           0.162     7.337    display_control0/clk_en1/ce_o_i_8__0_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I1_O)        0.124     7.461 r  display_control0/clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.752     8.213    display_control0/clk_en1/ce_o_i_3__0_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.337 r  display_control0/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.684     9.021    display_control0/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X7Y61          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.501    14.872    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y61          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[4]/C
                         clock pessimism              0.272    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X7Y61          FDRE (Setup_fdre_C_R)       -0.429    14.680    display_control0/clk_en1/s_cnt_local_reg[4]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 display_control0/clk_en1/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/clk_en1/s_cnt_local_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.828ns (21.473%)  route 3.028ns (78.527%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.614     5.165    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  display_control0/clk_en1/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           1.430     7.051    display_control0/clk_en1/s_cnt_local_reg[22]
    SLICE_X6Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.175 r  display_control0/clk_en1/ce_o_i_8__0/O
                         net (fo=1, routed)           0.162     7.337    display_control0/clk_en1/ce_o_i_8__0_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I1_O)        0.124     7.461 r  display_control0/clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.752     8.213    display_control0/clk_en1/ce_o_i_3__0_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.337 r  display_control0/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.684     9.021    display_control0/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X7Y61          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.501    14.872    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y61          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[5]/C
                         clock pessimism              0.272    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X7Y61          FDRE (Setup_fdre_C_R)       -0.429    14.680    display_control0/clk_en1/s_cnt_local_reg[5]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 display_control0/clk_en1/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/clk_en1/s_cnt_local_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.828ns (21.473%)  route 3.028ns (78.527%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.614     5.165    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  display_control0/clk_en1/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           1.430     7.051    display_control0/clk_en1/s_cnt_local_reg[22]
    SLICE_X6Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.175 r  display_control0/clk_en1/ce_o_i_8__0/O
                         net (fo=1, routed)           0.162     7.337    display_control0/clk_en1/ce_o_i_8__0_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I1_O)        0.124     7.461 r  display_control0/clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.752     8.213    display_control0/clk_en1/ce_o_i_3__0_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.337 r  display_control0/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.684     9.021    display_control0/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X7Y61          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.501    14.872    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y61          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[6]/C
                         clock pessimism              0.272    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X7Y61          FDRE (Setup_fdre_C_R)       -0.429    14.680    display_control0/clk_en1/s_cnt_local_reg[6]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 display_control0/clk_en1/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/clk_en1/s_cnt_local_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.828ns (21.473%)  route 3.028ns (78.527%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.614     5.165    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  display_control0/clk_en1/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           1.430     7.051    display_control0/clk_en1/s_cnt_local_reg[22]
    SLICE_X6Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.175 r  display_control0/clk_en1/ce_o_i_8__0/O
                         net (fo=1, routed)           0.162     7.337    display_control0/clk_en1/ce_o_i_8__0_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I1_O)        0.124     7.461 r  display_control0/clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.752     8.213    display_control0/clk_en1/ce_o_i_3__0_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.337 r  display_control0/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.684     9.021    display_control0/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X7Y61          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.501    14.872    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y61          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[7]/C
                         clock pessimism              0.272    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X7Y61          FDRE (Setup_fdre_C_R)       -0.429    14.680    display_control0/clk_en1/s_cnt_local_reg[7]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 display_control0/clk_en1/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/clk_en1/s_cnt_local_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.828ns (21.882%)  route 2.956ns (78.118%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.614     5.165    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  display_control0/clk_en1/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           1.430     7.051    display_control0/clk_en1/s_cnt_local_reg[22]
    SLICE_X6Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.175 r  display_control0/clk_en1/ce_o_i_8__0/O
                         net (fo=1, routed)           0.162     7.337    display_control0/clk_en1/ce_o_i_8__0_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I1_O)        0.124     7.461 r  display_control0/clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.752     8.213    display_control0/clk_en1/ce_o_i_3__0_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.337 r  display_control0/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.612     8.949    display_control0/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X7Y64          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.499    14.870    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[16]/C
                         clock pessimism              0.272    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X7Y64          FDRE (Setup_fdre_C_R)       -0.429    14.678    display_control0/clk_en1/s_cnt_local_reg[16]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 display_control0/clk_en1/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/clk_en1/s_cnt_local_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.828ns (21.882%)  route 2.956ns (78.118%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.614     5.165    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  display_control0/clk_en1/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           1.430     7.051    display_control0/clk_en1/s_cnt_local_reg[22]
    SLICE_X6Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.175 r  display_control0/clk_en1/ce_o_i_8__0/O
                         net (fo=1, routed)           0.162     7.337    display_control0/clk_en1/ce_o_i_8__0_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I1_O)        0.124     7.461 r  display_control0/clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.752     8.213    display_control0/clk_en1/ce_o_i_3__0_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.337 r  display_control0/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.612     8.949    display_control0/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X7Y64          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.499    14.870    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[17]/C
                         clock pessimism              0.272    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X7Y64          FDRE (Setup_fdre_C_R)       -0.429    14.678    display_control0/clk_en1/s_cnt_local_reg[17]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  5.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 shift_reg_5x7bit/d_ff_2/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_5x7bit/d_ff_3/q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.629%)  route 0.071ns (33.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.585     1.498    shift_reg_5x7bit/d_ff_2/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y63          FDSE                                         r  shift_reg_5x7bit/d_ff_2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDSE (Prop_fdse_C_Q)         0.141     1.639 r  shift_reg_5x7bit/d_ff_2/q_reg[3]/Q
                         net (fo=2, routed)           0.071     1.710    shift_reg_5x7bit/d_ff_3/q_reg[6]_0[3]
    SLICE_X4Y63          FDSE                                         r  shift_reg_5x7bit/d_ff_3/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.855     2.013    shift_reg_5x7bit/d_ff_3/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y63          FDSE                                         r  shift_reg_5x7bit/d_ff_3/q_reg[3]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X4Y63          FDSE (Hold_fdse_C_D)         0.046     1.557    shift_reg_5x7bit/d_ff_3/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 display_control0/clk_en1/s_cnt_local_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/clk_en1/ce_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.585     1.498    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  display_control0/clk_en1/s_cnt_local_reg[16]/Q
                         net (fo=3, routed)           0.110     1.750    display_control0/clk_en1/s_cnt_local_reg[16]
    SLICE_X6Y64          LUT6 (Prop_lut6_I3_O)        0.045     1.795 r  display_control0/clk_en1/ce_o_i_1__0/O
                         net (fo=1, routed)           0.000     1.795    display_control0/clk_en1/ce_o_i_1__0_n_0
    SLICE_X6Y64          FDRE                                         r  display_control0/clk_en1/ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.855     2.013    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  display_control0/clk_en1/ce_o_reg/C
                         clock pessimism             -0.501     1.511    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.120     1.631    display_control0/clk_en1/ce_o_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ed_ovfl/s_ed_local_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ed_ovfl/ris_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.584     1.497    ed_ovfl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  ed_ovfl/s_ed_local_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.128     1.625 r  ed_ovfl/s_ed_local_reg/Q
                         net (fo=1, routed)           0.053     1.679    ed_ovfl/s_ed_local
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.099     1.778 r  ed_ovfl/ris_o_i_1__0/O
                         net (fo=1, routed)           0.000     1.778    ed_ovfl/ris_o_i_1__0_n_0
    SLICE_X5Y66          FDRE                                         r  ed_ovfl/ris_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.853     2.011    ed_ovfl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  ed_ovfl/ris_o_reg/C
                         clock pessimism             -0.513     1.497    
    SLICE_X5Y66          FDRE (Hold_fdre_C_D)         0.092     1.589    ed_ovfl/ris_o_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ed_ovfl/ris_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/s_cnt_local_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.780%)  route 0.160ns (46.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.584     1.497    ed_ovfl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  ed_ovfl/ris_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.141     1.638 f  ed_ovfl/ris_o_reg/Q
                         net (fo=6, routed)           0.160     1.798    decoder/s_ed_ovfl_r
    SLICE_X2Y66          LUT6 (Prop_lut6_I3_O)        0.045     1.843 r  decoder/s_cnt_local[1]_i_1/O
                         net (fo=1, routed)           0.000     1.843    decoder/s_cnt_local[1]_i_1_n_0
    SLICE_X2Y66          FDRE                                         r  decoder/s_cnt_local_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.855     2.013    decoder/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  decoder/s_cnt_local_reg[1]/C
                         clock pessimism             -0.478     1.534    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.120     1.654    decoder/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 shift_reg_5x7bit/d_ff_2/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/dc_7bit_o_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.248ns (79.525%)  route 0.064ns (20.475%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.585     1.498    shift_reg_5x7bit/d_ff_2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y65          FDSE                                         r  shift_reg_5x7bit/d_ff_2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDSE (Prop_fdse_C_Q)         0.141     1.639 r  shift_reg_5x7bit/d_ff_2/q_reg[1]/Q
                         net (fo=2, routed)           0.064     1.703    shift_reg_5x7bit/d_ff_3/q_reg[6]_0[1]
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.045     1.748 r  shift_reg_5x7bit/d_ff_3/dc_7bit_o[1]_i_2/O
                         net (fo=1, routed)           0.000     1.748    shift_reg_5x7bit/d_ff_3/dc_7bit_o[1]_i_2_n_0
    SLICE_X5Y65          MUXF7 (Prop_muxf7_I0_O)      0.062     1.810 r  shift_reg_5x7bit/d_ff_3/dc_7bit_o_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    display_control0/D[1]
    SLICE_X5Y65          FDSE                                         r  display_control0/dc_7bit_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.854     2.012    display_control0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y65          FDSE                                         r  display_control0/dc_7bit_o_reg[1]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X5Y65          FDSE (Hold_fdse_C_D)         0.105     1.616    display_control0/dc_7bit_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 decoder/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/char_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.284%)  route 0.151ns (51.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.584     1.497    decoder/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  decoder/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  decoder/s_cnt_local_reg[0]/Q
                         net (fo=4, routed)           0.151     1.789    decoder/s_cnt_local__0[0]
    SLICE_X2Y66          FDRE                                         r  decoder/char_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.855     2.013    decoder/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  decoder/char_o_reg[0]/C
                         clock pessimism             -0.478     1.534    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.060     1.594    decoder/char_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 shift_reg_5x7bit/d_ff_3/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_5x7bit/d_ff_4/q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.585     1.498    shift_reg_5x7bit/d_ff_3/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y65          FDSE                                         r  shift_reg_5x7bit/d_ff_3/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDSE (Prop_fdse_C_Q)         0.141     1.639 r  shift_reg_5x7bit/d_ff_3/q_reg[1]/Q
                         net (fo=2, routed)           0.132     1.771    shift_reg_5x7bit/d_ff_4/D[1]
    SLICE_X4Y65          FDSE                                         r  shift_reg_5x7bit/d_ff_4/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.854     2.012    shift_reg_5x7bit/d_ff_4/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y65          FDSE                                         r  shift_reg_5x7bit/d_ff_4/q_reg[1]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X4Y65          FDSE (Hold_fdse_C_D)         0.075     1.573    shift_reg_5x7bit/d_ff_4/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 shift_reg_5x7bit/d_ff_6/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_5x7bit/d_ff_7/q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.481%)  route 0.133ns (48.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.585     1.498    shift_reg_5x7bit/d_ff_6/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y63          FDSE                                         r  shift_reg_5x7bit/d_ff_6/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDSE (Prop_fdse_C_Q)         0.141     1.639 r  shift_reg_5x7bit/d_ff_6/q_reg[3]/Q
                         net (fo=2, routed)           0.133     1.772    shift_reg_5x7bit/d_ff_7/D[3]
    SLICE_X4Y63          FDSE                                         r  shift_reg_5x7bit/d_ff_7/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.855     2.013    shift_reg_5x7bit/d_ff_7/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y63          FDSE                                         r  shift_reg_5x7bit/d_ff_7/q_reg[3]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X4Y63          FDSE (Hold_fdse_C_D)         0.075     1.573    shift_reg_5x7bit/d_ff_7/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 decoder/dcd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_5x1bit/d_ff_0/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.382%)  route 0.118ns (45.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.587     1.500    decoder/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  decoder/dcd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  decoder/dcd_o_reg/Q
                         net (fo=2, routed)           0.118     1.760    shift_reg_5x1bit/d_ff_0/d
    SLICE_X1Y65          FDRE                                         r  shift_reg_5x1bit/d_ff_0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.855     2.014    shift_reg_5x1bit/d_ff_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  shift_reg_5x1bit/d_ff_0/q_reg/C
                         clock pessimism             -0.499     1.514    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.046     1.560    shift_reg_5x1bit/d_ff_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 bin_7seg/seg_o_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_5x7bit/d_ff_0/q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.888%)  route 0.119ns (42.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.587     1.500    bin_7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y65          FDSE                                         r  bin_7seg/seg_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDSE (Prop_fdse_C_Q)         0.164     1.664 r  bin_7seg/seg_o_reg[1]/Q
                         net (fo=1, routed)           0.119     1.784    shift_reg_5x7bit/d_ff_0/q_reg[6]_0[1]
    SLICE_X4Y65          FDSE                                         r  shift_reg_5x7bit/d_ff_0/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.854     2.012    shift_reg_5x7bit/d_ff_0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y65          FDSE                                         r  shift_reg_5x7bit/d_ff_0/q_reg[1]/C
                         clock pessimism             -0.478     1.533    
    SLICE_X4Y65          FDSE (Hold_fdse_C_D)         0.046     1.579    shift_reg_5x7bit/d_ff_0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y66     bin_7seg/over_flow_o_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y64     bin_7seg/seg_o_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65     bin_7seg/seg_o_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y65     bin_7seg/seg_o_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65     bin_7seg/seg_o_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65     bin_7seg/seg_o_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y66     bin_7seg/seg_o_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y66     bin_7seg/seg_o_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y63     clk_en0/s_cnt_local_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66     bin_7seg/over_flow_o_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y64     bin_7seg/seg_o_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     bin_7seg/seg_o_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65     bin_7seg/seg_o_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     bin_7seg/seg_o_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     bin_7seg/seg_o_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     bin_7seg/seg_o_reg[5]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y66     bin_7seg/seg_o_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     clk_en0/s_cnt_local_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     clk_en0/s_cnt_local_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66     bin_7seg/over_flow_o_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     bin_7seg/seg_o_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65     bin_7seg/seg_o_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     bin_7seg/seg_o_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     bin_7seg/seg_o_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     bin_7seg/seg_o_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y66     bin_7seg/seg_o_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     clk_en0/s_cnt_local_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     clk_en0/s_cnt_local_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     clk_en0/s_cnt_local_reg[18]/C



