$date
	Fri Mar 07 19:12:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module d0 $end
$var wire 1 % clk $end
$var wire 1 & d $end
$var wire 1 ' rst $end
$var reg 1 ( q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
1'
x&
0%
1$
x#
0"
0!
$end
#5
1"
1%
#10
0"
0%
1#
1&
0$
0'
#15
1(
1!
1"
1%
#20
0"
0%
0#
0&
#25
0(
0!
1"
1%
#30
0"
0%
1#
1&
#35
1(
1!
1"
1%
#40
0"
0%
0#
0&
#45
0(
0!
1"
1%
#50
0"
0%
#55
1"
1%
#60
0"
0%
#65
1"
1%
#70
0"
0%
