# Tiny Tapeout project information
project:
  title:        "16-bit ALU with 12 Operations"      # Project title
  author:       "Your Name"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "16-bit Arithmetic Logic Unit supporting 8 arithmetic and 4 logical operations with status flags"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     10000000       # Clock frequency in Hz (10 MHz for state machine operation)
  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2
  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_example"
  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "DATA_IN[0]"
  ui[1]: "DATA_IN[1]"
  ui[2]: "DATA_IN[2]"
  ui[3]: "DATA_IN[3]"
  ui[4]: "DATA_IN[4]"
  ui[5]: "DATA_IN[5]"
  ui[6]: "DATA_IN[6]"
  ui[7]: "DATA_IN[7]"
  # Outputs
  uo[0]: "RESULT[0]"
  uo[1]: "RESULT[1]"
  uo[2]: "RESULT[2]"
  uo[3]: "RESULT[3]"
  uo[4]: "RESULT[4]"
  uo[5]: "RESULT[5]"
  uo[6]: "RESULT[6]"
  uo[7]: "RESULT[7]"
  # Bidirectional pins
  uio[0]: "RESULT[8]"
  uio[1]: "RESULT[9]"
  uio[2]: "RESULT[10]"
  uio[3]: "RESULT[11]"
  uio[4]: "ZERO_FLAG"
  uio[5]: "CARRY_FLAG"
  uio[6]: "OVERFLOW_FLAG"
  uio[7]: "NEGATIVE_FLAG"
# Do not change!
yaml_version: 6
