// Seed: 1413451367
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  supply1 id_6;
  reg id_7;
  assign id_6 = 1;
  always id_3 <= id_7;
  always
    if (1) begin
      $display(id_4, .id_8(1 - id_5), id_2[1'h0]);
    end
  id_9(); module_0();
endmodule
module module_2;
  supply1 id_1;
  assign id_1 = 1;
  supply1 id_2;
  assign id_2 = 1;
  assign id_2 = 1;
  wor id_3;
  id_4(
      .id_0(id_3), .id_1(1), .id_2(id_3), .id_3(id_3 - id_1), .id_4(), .id_5(id_1)
  ); module_0();
endmodule
