

================================================================
== Vitis HLS Report for 'conv3_Pipeline_WEIGHTI_WEIGHTK_L'
================================================================
* Date:           Thu Nov  2 20:34:21 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      803|      803|  8.030 us|  8.030 us|  803|  803|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WEIGHTI_WEIGHTK_L  |      801|      801|         3|          1|          1|   800|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    174|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|      67|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      67|    255|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln106_1_fu_218_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln106_fu_272_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln107_1_fu_244_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln107_fu_327_p2               |         +|   0|  0|  10|           3|           1|
    |empty_64_fu_304_p2                |         +|   0|  0|  19|           8|           8|
    |empty_65_fu_358_p2                |         +|   0|  0|  19|           8|           8|
    |empty_fu_381_p2                   |         +|   0|  0|  10|           3|           1|
    |and_ln106_fu_321_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |exitcond5610747_fu_315_p2         |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln106_fu_212_p2              |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln107_fu_238_p2              |      icmp|   0|  0|  13|           6|           5|
    |or_ln107_fu_333_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln106_1_fu_285_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln106_fu_278_p3            |    select|   0|  0|   3|           1|           1|
    |select_ln107_1_fu_346_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln107_2_fu_250_p3          |    select|   0|  0|   6|           1|           1|
    |select_ln107_fu_338_p3            |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln106_fu_310_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 174|          74|          58|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten10_load  |   9|          2|   10|         20|
    |bin_fu_96                               |   9|          2|    6|         12|
    |indvar_flatten10_fu_100                 |   9|          2|   10|         20|
    |indvar_flatten_fu_92                    |   9|          2|    6|         12|
    |k_fu_88                                 |   9|          2|    3|          6|
    |loop_index_i41_fu_84                    |   9|          2|    3|          6|
    |w3_blk_n_R                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   41|         82|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |bin_fu_96                         |   6|   0|    6|          0|
    |icmp_ln106_reg_442                |   1|   0|    1|          0|
    |icmp_ln107_reg_446                |   1|   0|    1|          0|
    |indvar_flatten10_fu_100           |  10|   0|   10|          0|
    |indvar_flatten_fu_92              |   6|   0|    6|          0|
    |k_fu_88                           |   3|   0|    3|          0|
    |loop_index_i41_fu_84              |   3|   0|    3|          0|
    |w3_addr_read_reg_454              |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  67|   0|   67|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                          conv3_Pipeline_WEIGHTI_WEIGHTK_L|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                          conv3_Pipeline_WEIGHTI_WEIGHTK_L|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                          conv3_Pipeline_WEIGHTI_WEIGHTK_L|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                          conv3_Pipeline_WEIGHTI_WEIGHTK_L|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                          conv3_Pipeline_WEIGHTI_WEIGHTK_L|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                          conv3_Pipeline_WEIGHTI_WEIGHTK_L|  return value|
|m_axi_w3_AWVALID                                                   |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWREADY                                                   |   in|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWADDR                                                    |  out|   64|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWID                                                      |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWLEN                                                     |  out|   32|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWSIZE                                                    |  out|    3|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWBURST                                                   |  out|    2|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWLOCK                                                    |  out|    2|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWCACHE                                                   |  out|    4|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWPROT                                                    |  out|    3|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWQOS                                                     |  out|    4|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWREGION                                                  |  out|    4|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWUSER                                                    |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_WVALID                                                    |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_WREADY                                                    |   in|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_WDATA                                                     |  out|   32|       m_axi|                                                        w3|       pointer|
|m_axi_w3_WSTRB                                                     |  out|    4|       m_axi|                                                        w3|       pointer|
|m_axi_w3_WLAST                                                     |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_WID                                                       |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_WUSER                                                     |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARVALID                                                   |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARREADY                                                   |   in|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARADDR                                                    |  out|   64|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARID                                                      |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARLEN                                                     |  out|   32|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARSIZE                                                    |  out|    3|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARBURST                                                   |  out|    2|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARLOCK                                                    |  out|    2|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARCACHE                                                   |  out|    4|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARPROT                                                    |  out|    3|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARQOS                                                     |  out|    4|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARREGION                                                  |  out|    4|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARUSER                                                    |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_RVALID                                                    |   in|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_RREADY                                                    |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_RDATA                                                     |   in|   32|       m_axi|                                                        w3|       pointer|
|m_axi_w3_RLAST                                                     |   in|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_RID                                                       |   in|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_RFIFONUM                                                  |   in|   13|       m_axi|                                                        w3|       pointer|
|m_axi_w3_RUSER                                                     |   in|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_RRESP                                                     |   in|    2|       m_axi|                                                        w3|       pointer|
|m_axi_w3_BVALID                                                    |   in|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_BREADY                                                    |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_BRESP                                                     |   in|    2|       m_axi|                                                        w3|       pointer|
|m_axi_w3_BID                                                       |   in|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_BUSER                                                     |   in|    1|       m_axi|                                                        w3|       pointer|
|sext_ln106                                                         |   in|   62|     ap_none|                                                sext_ln106|        scalar|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0  |  out|    8|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_4|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_4|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_we0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_4|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_d0        |  out|   32|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_4|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0  |  out|    8|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_3|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_3|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_we0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_3|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_d0        |  out|   32|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_3|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0  |  out|    8|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_2|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_2|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_we0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_2|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_d0        |  out|   32|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_2|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0  |  out|    8|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_we0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_d0        |  out|   32|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0    |  out|    8|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_w|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce0         |  out|    1|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_w|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_we0         |  out|    1|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_w|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_d0          |  out|   32|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_w|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

