STATIC int\r\nF_1 (\r\nstruct V_1 * V_2 )\r\n{\r\nT_1 * V_3 = & V_2 -> V_4 . V_5 ;\r\nint V_6 , V_7 ;\r\nif ( V_2 -> V_8 & V_9 )\r\nreturn 0 ;\r\nif ( F_2 ( V_3 ) ) {\r\nF_3 ( V_2 , L_1 ) ;\r\nreturn F_4 ( V_10 ) ;\r\n}\r\nF_5 ( & V_11 ) ;\r\nfor ( V_7 = 0 , V_6 = - 1 ; V_7 < V_12 ; V_7 ++ ) {\r\nif ( F_2 ( & V_13 [ V_7 ] ) ) {\r\nV_6 = V_7 ;\r\ncontinue;\r\n}\r\nif ( F_6 ( V_3 , & V_13 [ V_7 ] ) )\r\ngoto V_14;\r\n}\r\nif ( V_6 < 0 ) {\r\nV_13 = F_7 ( V_13 ,\r\n( V_12 + 1 ) * sizeof( * V_13 ) ,\r\nV_12 * sizeof( * V_13 ) ,\r\nV_15 ) ;\r\nV_6 = V_12 ++ ;\r\n}\r\nV_13 [ V_6 ] = * V_3 ;\r\nF_8 ( & V_11 ) ;\r\nreturn 0 ;\r\nV_14:\r\nF_8 ( & V_11 ) ;\r\nF_3 ( V_2 , L_2 ) ;\r\nreturn F_4 ( V_10 ) ;\r\n}\r\nSTATIC void\r\nF_9 (\r\nstruct V_1 * V_2 )\r\n{\r\nT_1 * V_3 = & V_2 -> V_4 . V_5 ;\r\nint V_7 ;\r\nif ( V_2 -> V_8 & V_9 )\r\nreturn;\r\nF_5 ( & V_11 ) ;\r\nfor ( V_7 = 0 ; V_7 < V_12 ; V_7 ++ ) {\r\nif ( F_2 ( & V_13 [ V_7 ] ) )\r\ncontinue;\r\nif ( ! F_6 ( V_3 , & V_13 [ V_7 ] ) )\r\ncontinue;\r\nmemset ( & V_13 [ V_7 ] , 0 , sizeof( T_1 ) ) ;\r\nbreak;\r\n}\r\nASSERT ( V_7 < V_12 ) ;\r\nF_8 ( & V_11 ) ;\r\n}\r\nstruct V_16 *\r\nF_10 ( struct V_1 * V_2 , T_2 V_17 )\r\n{\r\nstruct V_16 * V_18 ;\r\nint V_19 = 0 ;\r\nF_11 () ;\r\nV_18 = F_12 ( & V_2 -> V_20 , V_17 ) ;\r\nif ( V_18 ) {\r\nASSERT ( F_13 ( & V_18 -> V_21 ) >= 0 ) ;\r\nV_19 = F_14 ( & V_18 -> V_21 ) ;\r\n}\r\nF_15 () ;\r\nF_16 ( V_2 , V_17 , V_19 , V_22 ) ;\r\nreturn V_18 ;\r\n}\r\nstruct V_16 *\r\nF_17 (\r\nstruct V_1 * V_2 ,\r\nT_2 V_23 ,\r\nint V_24 )\r\n{\r\nstruct V_16 * V_18 ;\r\nint V_25 ;\r\nint V_19 ;\r\nF_11 () ;\r\nV_25 = F_18 ( & V_2 -> V_20 ,\r\n( void * * ) & V_18 , V_23 , 1 , V_24 ) ;\r\nif ( V_25 <= 0 ) {\r\nF_15 () ;\r\nreturn NULL ;\r\n}\r\nV_19 = F_14 ( & V_18 -> V_21 ) ;\r\nF_15 () ;\r\nF_19 ( V_2 , V_18 -> V_26 , V_19 , V_22 ) ;\r\nreturn V_18 ;\r\n}\r\nvoid\r\nF_20 ( struct V_16 * V_18 )\r\n{\r\nint V_19 ;\r\nASSERT ( F_13 ( & V_18 -> V_21 ) > 0 ) ;\r\nV_19 = F_21 ( & V_18 -> V_21 ) ;\r\nF_22 ( V_18 -> V_27 , V_18 -> V_26 , V_19 , V_22 ) ;\r\n}\r\nSTATIC void\r\nF_23 (\r\nstruct V_28 * V_29 )\r\n{\r\nstruct V_16 * V_18 = F_24 ( V_29 , struct V_16 , V_28 ) ;\r\nASSERT ( F_13 ( & V_18 -> V_21 ) == 0 ) ;\r\nF_25 ( V_18 ) ;\r\n}\r\nSTATIC void\r\nF_26 (\r\nT_3 * V_2 )\r\n{\r\nT_2 V_17 ;\r\nstruct V_16 * V_18 ;\r\nfor ( V_17 = 0 ; V_17 < V_2 -> V_4 . V_30 ; V_17 ++ ) {\r\nF_27 ( & V_2 -> V_31 ) ;\r\nV_18 = F_28 ( & V_2 -> V_20 , V_17 ) ;\r\nF_29 ( & V_2 -> V_31 ) ;\r\nASSERT ( V_18 ) ;\r\nASSERT ( F_13 ( & V_18 -> V_21 ) == 0 ) ;\r\nF_30 ( & V_18 -> V_28 , F_23 ) ;\r\n}\r\n}\r\nint\r\nF_31 (\r\nT_4 * V_32 ,\r\nT_5 V_33 )\r\n{\r\nASSERT ( V_34 >= V_32 -> V_35 ) ;\r\nASSERT ( V_32 -> V_35 >= V_36 ) ;\r\n#if V_37\r\nif ( V_33 >> ( V_38 - V_32 -> V_35 ) > V_39 )\r\nreturn V_40 ;\r\n#else\r\nif ( V_33 << ( V_32 -> V_35 - V_36 ) > V_41 )\r\nreturn V_40 ;\r\n#endif\r\nreturn 0 ;\r\n}\r\nSTATIC int\r\nF_32 (\r\nT_3 * V_2 ,\r\nT_4 * V_32 ,\r\nint V_42 )\r\n{\r\nint V_43 = ! ( V_42 & V_44 ) ;\r\nif ( V_32 -> V_45 != V_46 ) {\r\nif ( V_43 )\r\nF_3 ( V_2 , L_3 ) ;\r\nreturn F_4 ( V_47 ) ;\r\n}\r\nif ( ! F_33 ( V_32 ) ) {\r\nif ( V_43 )\r\nF_3 ( V_2 , L_4 ) ;\r\nreturn F_4 ( V_47 ) ;\r\n}\r\nif ( F_34 (\r\nV_32 -> V_48 == 0 && V_2 -> V_49 == V_2 -> V_50 ) ) {\r\nif ( V_43 )\r\nF_3 ( V_2 ,\r\nL_5\r\nL_6 ) ;\r\nreturn F_4 ( V_10 ) ;\r\n}\r\nif ( F_34 (\r\nV_32 -> V_48 != 0 && V_2 -> V_49 != V_2 -> V_50 ) ) {\r\nif ( V_43 )\r\nF_3 ( V_2 ,\r\nL_7\r\nL_8 ) ;\r\nreturn F_4 ( V_10 ) ;\r\n}\r\nif ( F_34 (\r\nV_32 -> V_30 <= 0 ||\r\nV_32 -> V_51 < V_52 ||\r\nV_32 -> V_51 > V_53 ||\r\nV_32 -> V_54 < V_55 ||\r\nV_32 -> V_54 > V_56 ||\r\nV_32 -> V_51 != ( 1 << V_32 -> V_54 ) ||\r\nV_32 -> V_57 < V_58 ||\r\nV_32 -> V_57 > V_59 ||\r\nV_32 -> V_35 < V_60 ||\r\nV_32 -> V_35 > V_61 ||\r\nV_32 -> V_57 != ( 1 << V_32 -> V_35 ) ||\r\nV_32 -> V_62 < V_63 ||\r\nV_32 -> V_62 > V_64 ||\r\nV_32 -> V_65 < V_66 ||\r\nV_32 -> V_65 > V_67 ||\r\nV_32 -> V_62 != ( 1 << V_32 -> V_65 ) ||\r\n( V_32 -> V_35 - V_32 -> V_65 != V_32 -> V_68 ) ||\r\n( V_32 -> V_69 * V_32 -> V_57 > V_70 ) ||\r\n( V_32 -> V_69 * V_32 -> V_57 < V_71 ) ||\r\n( V_32 -> V_72 > 100 ) ||\r\nV_32 -> V_73 == 0 ||\r\nV_32 -> V_73 > F_35 ( V_32 ) ||\r\nV_32 -> V_73 < F_36 ( V_32 ) ) ) {\r\nif ( V_43 )\r\nF_37 ( L_9 ,\r\nV_74 , V_2 , V_32 ) ;\r\nreturn F_4 ( V_75 ) ;\r\n}\r\nif ( F_34 ( V_32 -> V_57 > V_76 ) ) {\r\nif ( V_43 ) {\r\nF_3 ( V_2 ,\r\nL_10\r\nL_11 ,\r\nV_32 -> V_57 , V_76 ) ;\r\n}\r\nreturn F_4 ( V_77 ) ;\r\n}\r\nswitch ( V_32 -> V_62 ) {\r\ncase 256 :\r\ncase 512 :\r\ncase 1024 :\r\ncase 2048 :\r\nbreak;\r\ndefault:\r\nif ( V_43 )\r\nF_3 ( V_2 , L_12 ,\r\nV_32 -> V_62 ) ;\r\nreturn F_4 ( V_77 ) ;\r\n}\r\nif ( F_31 ( V_32 , V_32 -> V_73 ) ||\r\nF_31 ( V_32 , V_32 -> V_78 ) ) {\r\nif ( V_43 )\r\nF_3 ( V_2 ,\r\nL_13 ) ;\r\nreturn F_4 ( V_40 ) ;\r\n}\r\nif ( F_34 ( V_32 -> V_79 ) ) {\r\nif ( V_43 )\r\nF_3 ( V_2 , L_14 ) ;\r\nreturn F_4 ( V_75 ) ;\r\n}\r\nif ( F_34 ( ! F_38 ( V_32 ) ) ) {\r\nif ( V_43 )\r\nF_3 ( V_2 ,\r\nL_15 ) ;\r\nreturn F_4 ( V_77 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nint\r\nF_39 (\r\nT_3 * V_2 ,\r\nT_2 V_80 ,\r\nT_2 * V_81 )\r\n{\r\nT_2 V_82 , V_83 ;\r\nT_2 V_84 = 0 ;\r\nT_6 * V_18 ;\r\nT_7 V_85 ;\r\nT_8 V_86 ;\r\nT_4 * V_32 = & V_2 -> V_4 ;\r\nint error = - V_87 ;\r\nfor ( V_82 = 0 ; V_82 < V_80 ; V_82 ++ ) {\r\nV_18 = F_10 ( V_2 , V_82 ) ;\r\nif ( V_18 ) {\r\nF_20 ( V_18 ) ;\r\ncontinue;\r\n}\r\nif ( ! V_84 )\r\nV_84 = V_82 ;\r\nV_18 = F_40 ( sizeof( * V_18 ) , V_88 ) ;\r\nif ( ! V_18 )\r\ngoto V_89;\r\nV_18 -> V_26 = V_82 ;\r\nV_18 -> V_27 = V_2 ;\r\nF_41 ( & V_18 -> V_90 ) ;\r\nF_42 ( & V_18 -> V_91 ) ;\r\nF_43 ( & V_18 -> V_92 , V_93 ) ;\r\nF_41 ( & V_18 -> V_94 ) ;\r\nV_18 -> V_95 = V_96 ;\r\nif ( F_44 ( V_97 ) )\r\ngoto V_89;\r\nF_27 ( & V_2 -> V_31 ) ;\r\nif ( F_45 ( & V_2 -> V_20 , V_82 , V_18 ) ) {\r\nF_46 () ;\r\nF_29 ( & V_2 -> V_31 ) ;\r\nF_47 () ;\r\nerror = - V_98 ;\r\ngoto V_89;\r\n}\r\nF_29 ( & V_2 -> V_31 ) ;\r\nF_47 () ;\r\n}\r\nV_85 = F_48 ( V_2 , V_32 -> V_99 - 1 , 0 ) ;\r\nV_86 = F_49 ( V_2 , V_80 - 1 , V_85 ) ;\r\nif ( ( V_2 -> V_8 & V_100 ) && V_86 > V_101 )\r\nV_2 -> V_8 |= V_102 ;\r\nelse\r\nV_2 -> V_8 &= ~ V_102 ;\r\nif ( V_2 -> V_8 & V_102 ) {\r\nif ( V_2 -> V_103 ) {\r\nT_5 V_104 ;\r\nV_104 = V_32 -> V_73 * V_32 -> V_72 ;\r\nF_50 ( V_104 , 100 ) ;\r\nV_104 += V_32 -> V_99 - 1 ;\r\nF_50 ( V_104 , V_32 -> V_99 ) ;\r\nV_83 = V_104 ;\r\n} else {\r\nV_83 = V_80 ;\r\n}\r\nfor ( V_82 = 0 ; V_82 < V_80 ; V_82 ++ ) {\r\nV_86 = F_49 ( V_2 , V_82 , V_85 ) ;\r\nif ( V_86 > V_101 ) {\r\nV_82 ++ ;\r\nbreak;\r\n}\r\nV_18 = F_10 ( V_2 , V_82 ) ;\r\nV_18 -> V_105 = 1 ;\r\nif ( V_82 < V_83 )\r\nV_18 -> V_106 = 1 ;\r\nF_20 ( V_18 ) ;\r\n}\r\n} else {\r\nfor ( V_82 = 0 ; V_82 < V_80 ; V_82 ++ ) {\r\nV_18 = F_10 ( V_2 , V_82 ) ;\r\nV_18 -> V_105 = 1 ;\r\nF_20 ( V_18 ) ;\r\n}\r\n}\r\nif ( V_81 )\r\n* V_81 = V_82 ;\r\nreturn 0 ;\r\nV_89:\r\nF_25 ( V_18 ) ;\r\nfor (; V_82 > V_84 ; V_82 -- ) {\r\nV_18 = F_28 ( & V_2 -> V_20 , V_82 ) ;\r\nF_25 ( V_18 ) ;\r\n}\r\nreturn error ;\r\n}\r\nvoid\r\nF_51 (\r\nT_4 * V_107 ,\r\nT_9 * V_108 )\r\n{\r\nV_107 -> V_45 = F_52 ( V_108 -> V_45 ) ;\r\nV_107 -> V_57 = F_52 ( V_108 -> V_57 ) ;\r\nV_107 -> V_73 = F_53 ( V_108 -> V_73 ) ;\r\nV_107 -> V_78 = F_53 ( V_108 -> V_78 ) ;\r\nV_107 -> V_109 = F_53 ( V_108 -> V_109 ) ;\r\nmemcpy ( & V_107 -> V_5 , & V_108 -> V_5 , sizeof( V_107 -> V_5 ) ) ;\r\nV_107 -> V_48 = F_53 ( V_108 -> V_48 ) ;\r\nV_107 -> V_110 = F_53 ( V_108 -> V_110 ) ;\r\nV_107 -> V_111 = F_53 ( V_108 -> V_111 ) ;\r\nV_107 -> V_112 = F_53 ( V_108 -> V_112 ) ;\r\nV_107 -> V_69 = F_52 ( V_108 -> V_69 ) ;\r\nV_107 -> V_99 = F_52 ( V_108 -> V_99 ) ;\r\nV_107 -> V_30 = F_52 ( V_108 -> V_30 ) ;\r\nV_107 -> V_113 = F_52 ( V_108 -> V_113 ) ;\r\nV_107 -> V_114 = F_52 ( V_108 -> V_114 ) ;\r\nV_107 -> V_115 = F_54 ( V_108 -> V_115 ) ;\r\nV_107 -> V_51 = F_54 ( V_108 -> V_51 ) ;\r\nV_107 -> V_62 = F_54 ( V_108 -> V_62 ) ;\r\nV_107 -> V_116 = F_54 ( V_108 -> V_116 ) ;\r\nmemcpy ( & V_107 -> V_117 , & V_108 -> V_117 , sizeof( V_107 -> V_117 ) ) ;\r\nV_107 -> V_35 = V_108 -> V_35 ;\r\nV_107 -> V_54 = V_108 -> V_54 ;\r\nV_107 -> V_65 = V_108 -> V_65 ;\r\nV_107 -> V_68 = V_108 -> V_68 ;\r\nV_107 -> V_118 = V_108 -> V_118 ;\r\nV_107 -> V_119 = V_108 -> V_119 ;\r\nV_107 -> V_79 = V_108 -> V_79 ;\r\nV_107 -> V_72 = V_108 -> V_72 ;\r\nV_107 -> V_120 = F_53 ( V_108 -> V_120 ) ;\r\nV_107 -> V_121 = F_53 ( V_108 -> V_121 ) ;\r\nV_107 -> V_122 = F_53 ( V_108 -> V_122 ) ;\r\nV_107 -> V_123 = F_53 ( V_108 -> V_123 ) ;\r\nV_107 -> V_124 = F_53 ( V_108 -> V_124 ) ;\r\nV_107 -> V_125 = F_53 ( V_108 -> V_125 ) ;\r\nV_107 -> V_126 = F_54 ( V_108 -> V_126 ) ;\r\nV_107 -> V_127 = V_108 -> V_127 ;\r\nV_107 -> V_128 = V_108 -> V_128 ;\r\nV_107 -> V_129 = F_52 ( V_108 -> V_129 ) ;\r\nV_107 -> V_130 = F_52 ( V_108 -> V_130 ) ;\r\nV_107 -> V_131 = F_52 ( V_108 -> V_131 ) ;\r\nV_107 -> V_132 = V_108 -> V_132 ;\r\nV_107 -> V_133 = V_108 -> V_133 ;\r\nV_107 -> V_134 = F_54 ( V_108 -> V_134 ) ;\r\nV_107 -> V_135 = F_52 ( V_108 -> V_135 ) ;\r\nV_107 -> V_136 = F_52 ( V_108 -> V_136 ) ;\r\nV_107 -> V_137 = F_52 ( V_108 -> V_137 ) ;\r\n}\r\nvoid\r\nF_55 (\r\nT_9 * V_107 ,\r\nT_4 * V_108 ,\r\nT_10 V_138 )\r\n{\r\nT_11 V_139 = ( T_11 ) V_107 ;\r\nT_11 V_140 = ( T_11 ) V_108 ;\r\nT_12 V_141 ;\r\nint V_23 ;\r\nint V_142 ;\r\nASSERT ( V_138 ) ;\r\nif ( ! V_138 )\r\nreturn;\r\nwhile ( V_138 ) {\r\nV_141 = ( T_12 ) F_56 ( ( T_5 ) V_138 ) ;\r\nV_23 = V_143 [ V_141 ] . V_144 ;\r\nV_142 = V_143 [ V_141 + 1 ] . V_144 - V_23 ;\r\nASSERT ( V_143 [ V_141 ] . type == 0 || V_143 [ V_141 ] . type == 1 ) ;\r\nif ( V_142 == 1 || V_143 [ V_141 ] . type == 1 ) {\r\nmemcpy ( V_139 + V_23 , V_140 + V_23 , V_142 ) ;\r\n} else {\r\nswitch ( V_142 ) {\r\ncase 2 :\r\n* ( V_145 * ) ( V_139 + V_23 ) =\r\nF_57 ( * ( V_146 * ) ( V_140 + V_23 ) ) ;\r\nbreak;\r\ncase 4 :\r\n* ( V_147 * ) ( V_139 + V_23 ) =\r\nF_58 ( * ( V_148 * ) ( V_140 + V_23 ) ) ;\r\nbreak;\r\ncase 8 :\r\n* ( V_149 * ) ( V_139 + V_23 ) =\r\nF_59 ( * ( V_150 * ) ( V_140 + V_23 ) ) ;\r\nbreak;\r\ndefault:\r\nASSERT ( 0 ) ;\r\n}\r\n}\r\nV_138 &= ~ ( 1LL << V_141 ) ;\r\n}\r\n}\r\nint\r\nF_60 ( T_3 * V_2 , int V_42 )\r\n{\r\nunsigned int V_151 ;\r\nT_13 * V_152 ;\r\nint error ;\r\nint V_43 = ! ( V_42 & V_44 ) ;\r\nASSERT ( V_2 -> V_153 == NULL ) ;\r\nASSERT ( V_2 -> V_50 != NULL ) ;\r\nV_151 = F_61 ( V_2 -> V_50 ) ;\r\nV_154:\r\nV_152 = F_62 ( V_2 , V_2 -> V_50 ,\r\nV_155 , V_151 , 0 ) ;\r\nif ( ! V_152 ) {\r\nif ( V_43 )\r\nF_3 ( V_2 , L_16 ) ;\r\nreturn V_156 ;\r\n}\r\nF_51 ( & V_2 -> V_4 , F_63 ( V_152 ) ) ;\r\nerror = F_32 ( V_2 , & ( V_2 -> V_4 ) , V_42 ) ;\r\nif ( error ) {\r\nif ( V_43 )\r\nF_3 ( V_2 , L_17 ) ;\r\ngoto V_157;\r\n}\r\nif ( V_151 > V_2 -> V_4 . V_51 ) {\r\nif ( V_43 )\r\nF_3 ( V_2 , L_18 ,\r\nV_151 , V_2 -> V_4 . V_51 ) ;\r\nerror = V_77 ;\r\ngoto V_157;\r\n}\r\nif ( V_151 < V_2 -> V_4 . V_51 ) {\r\nF_64 ( V_152 ) ;\r\nV_151 = V_2 -> V_4 . V_51 ;\r\ngoto V_154;\r\n}\r\nF_65 ( V_2 ) ;\r\nV_2 -> V_153 = V_152 ;\r\nF_66 ( V_152 ) ;\r\nreturn 0 ;\r\nV_157:\r\nF_64 ( V_152 ) ;\r\nreturn error ;\r\n}\r\nSTATIC void\r\nF_67 ( T_3 * V_2 , T_4 * V_32 )\r\n{\r\nV_2 -> V_158 = V_2 -> V_159 = 0 ;\r\nF_41 ( & V_2 -> V_160 ) ;\r\nV_2 -> V_161 = V_2 -> V_4 . V_30 ;\r\nV_2 -> V_162 = V_32 -> V_35 + V_163 ;\r\nV_2 -> V_164 = V_32 -> V_35 - V_36 ;\r\nV_2 -> V_165 = V_32 -> V_54 - V_36 ;\r\nV_2 -> V_166 = F_68 ( V_32 -> V_30 - 1 ) + 1 ;\r\nV_2 -> V_167 = V_32 -> V_68 + V_32 -> V_118 ;\r\nV_2 -> V_168 = V_32 -> V_57 - 1 ;\r\nV_2 -> V_169 = V_32 -> V_57 >> V_170 ;\r\nV_2 -> V_171 = V_2 -> V_169 - 1 ;\r\nV_2 -> V_172 [ 0 ] = F_69 ( V_2 , V_32 -> V_57 , 1 ) ;\r\nV_2 -> V_172 [ 1 ] = F_69 ( V_2 , V_32 -> V_57 , 0 ) ;\r\nV_2 -> V_173 [ 0 ] = V_2 -> V_172 [ 0 ] / 2 ;\r\nV_2 -> V_173 [ 1 ] = V_2 -> V_172 [ 1 ] / 2 ;\r\nV_2 -> V_174 [ 0 ] = F_70 ( V_2 , V_32 -> V_57 , 1 ) ;\r\nV_2 -> V_174 [ 1 ] = F_70 ( V_2 , V_32 -> V_57 , 0 ) ;\r\nV_2 -> V_175 [ 0 ] = V_2 -> V_174 [ 0 ] / 2 ;\r\nV_2 -> V_175 [ 1 ] = V_2 -> V_174 [ 1 ] / 2 ;\r\nV_2 -> V_176 [ 0 ] = F_71 ( V_2 , V_32 -> V_57 , 1 ) ;\r\nV_2 -> V_176 [ 1 ] = F_71 ( V_2 , V_32 -> V_57 , 0 ) ;\r\nV_2 -> V_177 [ 0 ] = V_2 -> V_176 [ 0 ] / 2 ;\r\nV_2 -> V_177 [ 1 ] = V_2 -> V_176 [ 1 ] / 2 ;\r\nV_2 -> V_178 = F_72 ( V_2 , 1 ) ;\r\nV_2 -> V_179 = ( int ) F_73 ( ( V_180 ) V_181 ,\r\nV_32 -> V_116 ) ;\r\nV_2 -> V_182 = V_2 -> V_179 >> V_32 -> V_68 ;\r\n}\r\nSTATIC int\r\nF_74 ( T_3 * V_2 , T_2 V_80 )\r\n{\r\nT_2 V_82 ;\r\nT_6 * V_18 ;\r\nT_4 * V_32 = & V_2 -> V_4 ;\r\nT_14 V_183 = 0 ;\r\nT_14 V_184 = 0 ;\r\nT_14 V_185 = 0 ;\r\nT_14 V_186 = 0 ;\r\nT_14 V_187 = 0 ;\r\nint error ;\r\nfor ( V_82 = 0 ; V_82 < V_80 ; V_82 ++ ) {\r\nerror = F_75 ( V_2 , NULL , V_82 , 0 ) ;\r\nif ( error )\r\nreturn error ;\r\nerror = F_76 ( V_2 , NULL , V_82 ) ;\r\nif ( error )\r\nreturn error ;\r\nV_18 = F_10 ( V_2 , V_82 ) ;\r\nV_183 += V_18 -> V_188 ;\r\nV_184 += V_18 -> V_189 ;\r\nV_185 += V_18 -> V_190 ;\r\nV_186 += V_18 -> V_191 ;\r\nV_187 += V_18 -> V_192 ;\r\nF_20 ( V_18 ) ;\r\n}\r\nF_27 ( & V_2 -> V_193 ) ;\r\nV_32 -> V_121 = V_183 ;\r\nV_32 -> V_120 = V_184 ;\r\nV_32 -> V_122 = V_185 + V_186 + V_187 ;\r\nF_29 ( & V_2 -> V_193 ) ;\r\nF_65 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nSTATIC int\r\nF_77 ( T_3 * V_2 )\r\n{\r\nT_4 * V_32 = & ( V_2 -> V_4 ) ;\r\nif ( V_2 -> V_194 ) {\r\nif ( ( F_78 ( V_2 -> V_194 ) & V_2 -> V_168 ) ||\r\n( F_78 ( V_2 -> V_195 ) & V_2 -> V_168 ) ) {\r\nif ( V_2 -> V_8 & V_196 ) {\r\nF_3 ( V_2 , L_19\r\nL_20 ) ;\r\nreturn F_4 ( V_10 ) ;\r\n}\r\nV_2 -> V_194 = V_2 -> V_195 = 0 ;\r\n} else {\r\nV_2 -> V_194 = F_79 ( V_2 , V_2 -> V_194 ) ;\r\nif ( V_2 -> V_194 && ( V_32 -> V_99 % V_2 -> V_194 ) ) {\r\nif ( V_2 -> V_8 & V_196 ) {\r\nF_3 ( V_2 , L_19\r\nL_21 ) ;\r\nreturn F_4 ( V_10 ) ;\r\n}\r\nF_3 ( V_2 ,\r\nL_22\r\nL_23 ,\r\nV_2 -> V_194 , V_2 -> V_195 ,\r\nV_32 -> V_99 ) ;\r\nV_2 -> V_194 = 0 ;\r\nV_2 -> V_195 = 0 ;\r\n} else if ( V_2 -> V_194 ) {\r\nV_2 -> V_195 = F_79 ( V_2 , V_2 -> V_195 ) ;\r\n} else {\r\nif ( V_2 -> V_8 & V_196 ) {\r\nF_3 ( V_2 , L_19\r\nL_24 ,\r\nV_2 -> V_194 ,\r\nV_2 -> V_168 + 1 ) ;\r\nreturn F_4 ( V_10 ) ;\r\n}\r\nV_2 -> V_195 = 0 ;\r\n}\r\n}\r\nif ( F_80 ( V_32 ) ) {\r\nif ( V_32 -> V_130 != V_2 -> V_194 ) {\r\nV_32 -> V_130 = V_2 -> V_194 ;\r\nV_2 -> V_197 |= V_198 ;\r\n}\r\nif ( V_32 -> V_131 != V_2 -> V_195 ) {\r\nV_32 -> V_131 = V_2 -> V_195 ;\r\nV_2 -> V_197 |= V_199 ;\r\n}\r\n}\r\n} else if ( ( V_2 -> V_8 & V_200 ) != V_200 &&\r\nF_80 ( & V_2 -> V_4 ) ) {\r\nV_2 -> V_194 = V_32 -> V_130 ;\r\nV_2 -> V_195 = V_32 -> V_131 ;\r\n}\r\nreturn 0 ;\r\n}\r\nSTATIC void\r\nF_81 ( T_3 * V_2 )\r\n{\r\nT_4 * V_32 = & ( V_2 -> V_4 ) ;\r\nT_5 V_104 ;\r\nif ( V_32 -> V_72 ) {\r\nV_104 = V_32 -> V_73 * V_32 -> V_72 ;\r\nF_50 ( V_104 , 100 ) ;\r\nF_50 ( V_104 , V_2 -> V_182 ) ;\r\nV_2 -> V_103 = ( V_104 * V_2 -> V_182 ) <<\r\nV_32 -> V_68 ;\r\n} else {\r\nV_2 -> V_103 = 0 ;\r\n}\r\n}\r\nSTATIC void\r\nF_82 ( T_3 * V_2 )\r\n{\r\nT_4 * V_32 = & ( V_2 -> V_4 ) ;\r\nint V_201 , V_202 ;\r\nif ( ! ( V_2 -> V_8 & V_203 ) ) {\r\nif ( V_2 -> V_8 & V_204 ) {\r\nV_201 = V_205 ;\r\nV_202 = V_206 ;\r\n} else {\r\nV_201 = V_207 ;\r\nV_202 = V_208 ;\r\n}\r\n} else {\r\nV_201 = V_2 -> V_209 ;\r\nV_202 = V_2 -> V_210 ;\r\n}\r\nif ( V_32 -> V_35 > V_201 ) {\r\nV_2 -> V_209 = V_32 -> V_35 ;\r\n} else {\r\nV_2 -> V_209 = V_201 ;\r\n}\r\nV_2 -> V_211 = 1 << ( V_2 -> V_209 - V_32 -> V_35 ) ;\r\nif ( V_32 -> V_35 > V_202 ) {\r\nV_2 -> V_210 = V_32 -> V_35 ;\r\n} else {\r\nV_2 -> V_210 = V_202 ;\r\n}\r\nV_2 -> V_212 = 1 << ( V_2 -> V_210 - V_32 -> V_35 ) ;\r\n}\r\nvoid\r\nF_83 (\r\nstruct V_1 * V_2 )\r\n{\r\nint V_7 ;\r\nfor ( V_7 = 0 ; V_7 < V_213 ; V_7 ++ ) {\r\nT_5 V_214 = V_2 -> V_4 . V_73 ;\r\nF_50 ( V_214 , 100 ) ;\r\nV_2 -> V_215 [ V_7 ] = V_214 * ( V_7 + 1 ) ;\r\n}\r\n}\r\nSTATIC void\r\nF_84 ( T_3 * V_2 )\r\n{\r\nif ( F_85 ( & V_2 -> V_4 ) &&\r\nV_2 -> V_4 . V_129 >=\r\nF_86 ( V_2 , V_2 -> V_216 ) )\r\nV_2 -> V_217 = V_2 -> V_4 . V_129 - 1 ;\r\nelse\r\nV_2 -> V_217 = 0 ;\r\nif ( V_2 -> V_194 && V_2 -> V_217 &&\r\n! ( V_2 -> V_194 & V_2 -> V_217 ) )\r\nV_2 -> V_218 = V_2 -> V_194 ;\r\nelse\r\nV_2 -> V_218 = 0 ;\r\n}\r\nSTATIC int\r\nF_87 ( T_3 * V_2 )\r\n{\r\nT_13 * V_152 ;\r\nT_15 V_219 ;\r\nV_219 = ( T_15 ) F_72 ( V_2 , V_2 -> V_4 . V_73 ) ;\r\nif ( F_88 ( V_2 , V_219 ) != V_2 -> V_4 . V_73 ) {\r\nF_3 ( V_2 , L_25 ) ;\r\nreturn F_4 ( V_40 ) ;\r\n}\r\nV_152 = F_62 ( V_2 , V_2 -> V_50 ,\r\nV_219 - F_89 ( V_2 , 1 ) ,\r\nF_78 ( F_89 ( V_2 , 1 ) ) , 0 ) ;\r\nif ( ! V_152 ) {\r\nF_3 ( V_2 , L_26 ) ;\r\nreturn V_156 ;\r\n}\r\nF_64 ( V_152 ) ;\r\nif ( V_2 -> V_49 != V_2 -> V_50 ) {\r\nV_219 = ( T_15 ) F_72 ( V_2 , V_2 -> V_4 . V_114 ) ;\r\nif ( F_88 ( V_2 , V_219 ) != V_2 -> V_4 . V_114 ) {\r\nF_3 ( V_2 , L_27 ) ;\r\nreturn F_4 ( V_40 ) ;\r\n}\r\nV_152 = F_62 ( V_2 , V_2 -> V_49 ,\r\nV_219 - F_72 ( V_2 , 1 ) ,\r\nF_90 ( V_2 , 1 ) , 0 ) ;\r\nif ( ! V_152 ) {\r\nF_3 ( V_2 , L_28 ) ;\r\nreturn V_156 ;\r\n}\r\nF_64 ( V_152 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nint\r\nF_91 (\r\nstruct V_1 * V_2 )\r\n{\r\nint error ;\r\nstruct V_220 * V_221 ;\r\nV_2 -> V_222 = 0 ;\r\nif ( V_2 -> V_4 . V_126 == 0 )\r\nreturn 0 ;\r\nF_27 ( & V_2 -> V_193 ) ;\r\nV_2 -> V_4 . V_126 = 0 ;\r\nF_29 ( & V_2 -> V_193 ) ;\r\nif ( V_2 -> V_8 & V_223 )\r\nreturn 0 ;\r\nV_221 = F_92 ( V_2 , V_224 ) ;\r\nerror = F_93 ( V_221 , 0 , V_2 -> V_4 . V_51 + 128 , 0 , 0 ,\r\nV_225 ) ;\r\nif ( error ) {\r\nF_94 ( V_221 , 0 ) ;\r\nF_95 ( V_2 , L_29 , V_226 ) ;\r\nreturn error ;\r\n}\r\nF_96 ( V_221 , V_227 ) ;\r\nreturn F_97 ( V_221 , 0 ) ;\r\n}\r\nT_5\r\nF_98 ( T_3 * V_2 )\r\n{\r\nT_5 V_228 ;\r\nV_228 = V_2 -> V_4 . V_73 ;\r\nF_50 ( V_228 , 20 ) ;\r\nV_228 = F_99 ( T_5 , V_228 , 8192 ) ;\r\nreturn V_228 ;\r\n}\r\nint\r\nF_100 (\r\nT_3 * V_2 )\r\n{\r\nT_4 * V_32 = & ( V_2 -> V_4 ) ;\r\nT_16 * V_229 ;\r\nT_5 V_228 ;\r\nT_17 V_230 = 0 ;\r\nT_17 V_231 = 0 ;\r\nint error = 0 ;\r\nF_67 ( V_2 , V_32 ) ;\r\nif ( F_101 ( V_32 ) ) {\r\nF_3 ( V_2 , L_30 ) ;\r\nV_32 -> V_136 |= V_32 -> V_137 ;\r\nV_32 -> V_137 = V_32 -> V_136 ;\r\nV_2 -> V_197 |= V_232 | V_233 ;\r\nif ( F_102 ( & V_2 -> V_4 ) &&\r\n! ( V_2 -> V_8 & V_234 ) )\r\nV_2 -> V_8 |= V_235 ;\r\n}\r\nif ( F_102 ( & V_2 -> V_4 ) &&\r\n( V_2 -> V_8 & V_234 ) ) {\r\nF_103 ( & V_2 -> V_4 ) ;\r\nV_2 -> V_197 |= V_232 ;\r\nif ( ! V_32 -> V_136 )\r\nV_2 -> V_197 |= V_236 ;\r\n}\r\nerror = F_77 ( V_2 ) ;\r\nif ( error )\r\ngoto V_237;\r\nF_104 ( V_2 ) ;\r\nF_105 ( V_2 , V_238 ) ;\r\nF_105 ( V_2 , V_239 ) ;\r\nF_106 ( V_2 ) ;\r\nF_81 ( V_2 ) ;\r\nV_2 -> V_240 = F_107 ( V_32 -> V_35 ) ;\r\nerror = F_1 ( V_2 ) ;\r\nif ( error )\r\ngoto V_237;\r\nF_82 ( V_2 ) ;\r\nF_83 ( V_2 ) ;\r\nV_2 -> V_216 = V_241 ;\r\nF_84 ( V_2 ) ;\r\nerror = F_87 ( V_2 ) ;\r\nif ( error )\r\ngoto V_242;\r\nerror = F_108 ( V_2 ) ;\r\nif ( error ) {\r\nF_3 ( V_2 , L_31 ) ;\r\ngoto V_242;\r\n}\r\nF_109 ( & V_32 -> V_5 , V_2 -> V_243 ) ;\r\nV_2 -> V_244 = 0 ;\r\nF_110 ( V_2 ) ;\r\nV_2 -> V_245 = ( V_2 -> V_4 . V_57 * 37 ) / 100 ;\r\nF_111 ( V_2 ) ;\r\nF_41 ( & V_2 -> V_31 ) ;\r\nF_43 ( & V_2 -> V_20 , V_93 ) ;\r\nerror = F_39 ( V_2 , V_32 -> V_30 , & V_2 -> V_161 ) ;\r\nif ( error ) {\r\nF_3 ( V_2 , L_32 , error ) ;\r\ngoto V_242;\r\n}\r\nif ( ! V_32 -> V_114 ) {\r\nF_3 ( V_2 , L_33 ) ;\r\nF_112 ( L_34 , V_74 , V_2 ) ;\r\nerror = F_4 ( V_75 ) ;\r\ngoto V_246;\r\n}\r\nerror = F_113 ( V_2 , V_2 -> V_49 ,\r\nF_114 ( V_2 , V_32 -> V_48 ) ,\r\nF_72 ( V_2 , V_32 -> V_114 ) ) ;\r\nif ( error ) {\r\nF_3 ( V_2 , L_35 ) ;\r\ngoto V_246;\r\n}\r\nif ( F_115 ( & V_2 -> V_4 ) &&\r\n! F_116 ( V_2 ) &&\r\n! V_2 -> V_4 . V_79 ) {\r\nerror = F_74 ( V_2 , V_32 -> V_30 ) ;\r\nif ( error )\r\ngoto V_246;\r\n}\r\nerror = F_117 ( V_2 , NULL , V_32 -> V_110 , 0 , V_247 , & V_229 ) ;\r\nif ( error ) {\r\nF_3 ( V_2 , L_36 ) ;\r\ngoto V_248;\r\n}\r\nASSERT ( V_229 != NULL ) ;\r\nif ( F_34 ( ! F_118 ( V_229 -> V_249 . V_250 ) ) ) {\r\nF_3 ( V_2 , L_37 ,\r\n( unsigned long long ) V_229 -> V_251 ) ;\r\nF_119 ( V_229 , V_247 ) ;\r\nF_112 ( L_38 , V_74 ,\r\nV_2 ) ;\r\nerror = F_4 ( V_75 ) ;\r\ngoto V_252;\r\n}\r\nV_2 -> V_253 = V_229 ;\r\nF_119 ( V_229 , V_247 ) ;\r\nerror = F_120 ( V_2 ) ;\r\nif ( error ) {\r\nF_3 ( V_2 , L_39 ) ;\r\ngoto V_252;\r\n}\r\nif ( V_2 -> V_197 && ! ( V_2 -> V_8 & V_223 ) ) {\r\nerror = F_121 ( V_2 , V_2 -> V_197 ) ;\r\nif ( error ) {\r\nF_3 ( V_2 , L_40 ) ;\r\ngoto V_254;\r\n}\r\n}\r\nif ( F_122 ( V_2 ) ) {\r\nerror = F_123 ( V_2 , & V_230 , & V_231 ) ;\r\nif ( error )\r\ngoto V_254;\r\n} else {\r\nASSERT ( ! F_124 ( V_2 ) ) ;\r\nif ( V_2 -> V_4 . V_126 & V_255 ) {\r\nF_125 ( V_2 , L_41 ) ;\r\nerror = F_91 ( V_2 ) ;\r\nif ( error )\r\nreturn error ;\r\n}\r\n}\r\nerror = F_126 ( V_2 ) ;\r\nif ( error ) {\r\nF_3 ( V_2 , L_42 ) ;\r\ngoto V_254;\r\n}\r\nif ( V_230 ) {\r\nASSERT ( V_2 -> V_222 == 0 ) ;\r\nV_2 -> V_222 = V_231 ;\r\nF_127 ( V_2 ) ;\r\n}\r\nif ( ! ( V_2 -> V_8 & V_223 ) ) {\r\nV_228 = F_98 ( V_2 ) ;\r\nerror = F_128 ( V_2 , & V_228 , NULL ) ;\r\nif ( error )\r\nF_3 ( V_2 ,\r\nL_43 ) ;\r\n}\r\nreturn 0 ;\r\nV_254:\r\nF_129 ( V_2 ) ;\r\nV_252:\r\nF_130 ( V_229 ) ;\r\nV_248:\r\nF_131 ( V_2 ) ;\r\nV_246:\r\nF_26 ( V_2 ) ;\r\nV_242:\r\nF_9 ( V_2 ) ;\r\nV_237:\r\nreturn error ;\r\n}\r\nvoid\r\nF_132 (\r\nstruct V_1 * V_2 )\r\n{\r\nT_5 V_228 ;\r\nint error ;\r\nF_133 ( V_2 ) ;\r\nF_129 ( V_2 ) ;\r\nF_130 ( V_2 -> V_253 ) ;\r\nF_134 ( V_2 , V_256 ) ;\r\nF_135 ( V_2 , 0 ) ;\r\nF_136 ( V_2 -> V_50 , 1 ) ;\r\nF_135 ( V_2 , V_257 ) ;\r\nF_137 ( V_2 ) ;\r\nF_134 ( V_2 , V_256 ) ;\r\nV_228 = 0 ;\r\nerror = F_128 ( V_2 , & V_228 , NULL ) ;\r\nif ( error )\r\nF_3 ( V_2 , L_44\r\nL_45 ) ;\r\nerror = F_138 ( V_2 ) ;\r\nif ( error )\r\nF_3 ( V_2 , L_46\r\nL_45 ) ;\r\nF_139 ( V_2 ) ;\r\nerror = F_136 ( V_2 -> V_50 , 1 ) ;\r\nif ( error )\r\nF_3 ( V_2 , L_47 , error ) ;\r\nF_140 ( V_2 -> V_50 ) ;\r\nF_141 ( V_2 ) ;\r\nF_131 ( V_2 ) ;\r\nF_9 ( V_2 ) ;\r\n#if F_142 ( V_258 )\r\nF_143 ( V_2 , 0 ) ;\r\n#endif\r\nF_26 ( V_2 ) ;\r\n}\r\nint\r\nF_144 ( T_3 * V_2 )\r\n{\r\nreturn ! ( F_145 ( V_2 ) || F_146 ( V_2 ) ||\r\n( V_2 -> V_8 & V_223 ) ) ;\r\n}\r\nint\r\nF_138 ( T_3 * V_2 )\r\n{\r\nT_18 * V_221 ;\r\nint error ;\r\nif ( ! F_144 ( V_2 ) )\r\nreturn 0 ;\r\nF_147 ( V_2 , 0 ) ;\r\nif ( ! F_115 ( & V_2 -> V_4 ) )\r\nreturn 0 ;\r\nV_221 = F_148 ( V_2 , V_259 , V_15 ) ;\r\nerror = F_93 ( V_221 , 0 , V_2 -> V_4 . V_51 + 128 , 0 , 0 ,\r\nV_225 ) ;\r\nif ( error ) {\r\nF_94 ( V_221 , 0 ) ;\r\nreturn error ;\r\n}\r\nF_96 ( V_221 , V_260 | V_261 | V_262 ) ;\r\nF_149 ( V_221 ) ;\r\nerror = F_97 ( V_221 , 0 ) ;\r\nreturn error ;\r\n}\r\nint\r\nF_139 ( T_3 * V_2 )\r\n{\r\nT_13 * V_32 ;\r\nint error = 0 ;\r\nif ( ! ( ( V_2 -> V_8 & V_223 ) ||\r\nF_146 ( V_2 ) ) ) {\r\nV_32 = F_150 ( V_2 , 0 ) ;\r\nF_151 ( V_32 ) ;\r\nF_152 ( V_32 ) ;\r\nF_153 ( V_32 ) ;\r\nF_154 ( V_32 ) ;\r\nF_155 ( V_32 ) ;\r\nASSERT ( V_32 -> V_263 == V_2 -> V_50 ) ;\r\nF_156 ( V_2 , V_32 ) ;\r\nerror = F_157 ( V_32 ) ;\r\nif ( error )\r\nF_158 ( V_32 , V_226 ) ;\r\nF_64 ( V_32 ) ;\r\n}\r\nreturn error ;\r\n}\r\nvoid\r\nF_96 ( T_18 * V_221 , T_10 V_138 )\r\n{\r\nT_13 * V_152 ;\r\nint V_23 ;\r\nint V_264 ;\r\nT_3 * V_2 ;\r\nT_12 V_141 ;\r\nASSERT ( V_138 ) ;\r\nif ( ! V_138 )\r\nreturn;\r\nV_2 = V_221 -> V_265 ;\r\nV_152 = F_159 ( V_221 , V_2 , 0 ) ;\r\nV_23 = sizeof( T_4 ) ;\r\nV_264 = 0 ;\r\nF_55 ( F_63 ( V_152 ) , & V_2 -> V_4 , V_138 ) ;\r\nV_141 = ( T_12 ) F_160 ( ( T_5 ) V_138 ) ;\r\nASSERT ( ( 1LL << V_141 ) & V_266 ) ;\r\nV_264 = V_143 [ V_141 + 1 ] . V_144 - 1 ;\r\nV_141 = ( T_12 ) F_56 ( ( T_5 ) V_138 ) ;\r\nASSERT ( ( 1LL << V_141 ) & V_266 ) ;\r\nV_23 = V_143 [ V_141 ] . V_144 ;\r\nF_161 ( V_221 , V_152 , V_23 , V_264 ) ;\r\n}\r\nSTATIC int\r\nF_162 (\r\nT_3 * V_2 ,\r\nT_12 V_267 ,\r\nT_19 V_268 ,\r\nint V_269 )\r\n{\r\nint V_270 ;\r\nlong long V_271 ;\r\nlong long V_272 , V_273 ;\r\nswitch ( V_267 ) {\r\ncase V_274 :\r\nV_271 = ( long long ) V_2 -> V_4 . V_120 ;\r\nV_271 += V_268 ;\r\nif ( V_271 < 0 ) {\r\nASSERT ( 0 ) ;\r\nreturn F_4 ( V_10 ) ;\r\n}\r\nV_2 -> V_4 . V_120 = V_271 ;\r\nreturn 0 ;\r\ncase V_275 :\r\nV_271 = ( long long ) V_2 -> V_4 . V_121 ;\r\nV_271 += V_268 ;\r\nif ( V_271 < 0 ) {\r\nASSERT ( 0 ) ;\r\nreturn F_4 ( V_10 ) ;\r\n}\r\nV_2 -> V_4 . V_121 = V_271 ;\r\nreturn 0 ;\r\ncase V_276 :\r\nV_271 = ( long long )\r\nV_2 -> V_4 . V_122 - F_163 ( V_2 ) ;\r\nV_272 = ( long long ) ( V_2 -> V_277 - V_2 -> V_278 ) ;\r\nif ( V_268 > 0 ) {\r\nif ( V_272 > V_268 ) {\r\nV_2 -> V_278 += V_268 ;\r\n} else {\r\nV_273 = V_268 - V_272 ;\r\nV_2 -> V_278 = V_2 -> V_277 ;\r\nV_271 += V_273 ;\r\n}\r\n} else {\r\nV_271 += V_268 ;\r\nif ( V_271 >= 0 ) {\r\nV_2 -> V_4 . V_122 = V_271 +\r\nF_163 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nif ( ! V_269 )\r\nreturn F_4 ( V_279 ) ;\r\nV_271 = ( long long ) V_2 -> V_278 + V_268 ;\r\nif ( V_271 >= 0 ) {\r\nV_2 -> V_278 = V_271 ;\r\nreturn 0 ;\r\n}\r\nF_164 ( V_280\r\nL_48\r\nL_49 ,\r\nV_2 -> V_281 ) ;\r\nreturn F_4 ( V_279 ) ;\r\n}\r\nV_2 -> V_4 . V_122 = V_271 + F_163 ( V_2 ) ;\r\nreturn 0 ;\r\ncase V_282 :\r\nV_271 = ( long long ) V_2 -> V_4 . V_123 ;\r\nV_271 += V_268 ;\r\nif ( V_271 < 0 ) {\r\nreturn F_4 ( V_279 ) ;\r\n}\r\nV_2 -> V_4 . V_123 = V_271 ;\r\nreturn 0 ;\r\ncase V_283 :\r\nV_271 = ( long long ) V_2 -> V_4 . V_73 ;\r\nV_271 += V_268 ;\r\nif ( V_271 < 0 ) {\r\nASSERT ( 0 ) ;\r\nreturn F_4 ( V_10 ) ;\r\n}\r\nV_2 -> V_4 . V_73 = V_271 ;\r\nreturn 0 ;\r\ncase V_284 :\r\nV_270 = V_2 -> V_4 . V_30 ;\r\nV_270 += V_268 ;\r\nif ( V_270 < 0 ) {\r\nASSERT ( 0 ) ;\r\nreturn F_4 ( V_10 ) ;\r\n}\r\nV_2 -> V_4 . V_30 = V_270 ;\r\nreturn 0 ;\r\ncase V_285 :\r\nV_270 = V_2 -> V_4 . V_72 ;\r\nV_270 += V_268 ;\r\nif ( V_270 < 0 ) {\r\nASSERT ( 0 ) ;\r\nreturn F_4 ( V_10 ) ;\r\n}\r\nV_2 -> V_4 . V_72 = V_270 ;\r\nreturn 0 ;\r\ncase V_286 :\r\nV_270 = V_2 -> V_4 . V_69 ;\r\nV_270 += V_268 ;\r\nif ( V_270 < 0 ) {\r\nASSERT ( 0 ) ;\r\nreturn F_4 ( V_10 ) ;\r\n}\r\nV_2 -> V_4 . V_69 = V_270 ;\r\nreturn 0 ;\r\ncase V_287 :\r\nV_270 = V_2 -> V_4 . V_113 ;\r\nV_270 += V_268 ;\r\nif ( V_270 < 0 ) {\r\nASSERT ( 0 ) ;\r\nreturn F_4 ( V_10 ) ;\r\n}\r\nV_2 -> V_4 . V_113 = V_270 ;\r\nreturn 0 ;\r\ncase V_288 :\r\nV_271 = ( long long ) V_2 -> V_4 . V_78 ;\r\nV_271 += V_268 ;\r\nif ( V_271 < 0 ) {\r\nASSERT ( 0 ) ;\r\nreturn F_4 ( V_10 ) ;\r\n}\r\nV_2 -> V_4 . V_78 = V_271 ;\r\nreturn 0 ;\r\ncase V_289 :\r\nV_271 = ( long long ) V_2 -> V_4 . V_109 ;\r\nV_271 += V_268 ;\r\nif ( V_271 < 0 ) {\r\nASSERT ( 0 ) ;\r\nreturn F_4 ( V_10 ) ;\r\n}\r\nV_2 -> V_4 . V_109 = V_271 ;\r\nreturn 0 ;\r\ncase V_290 :\r\nV_270 = V_2 -> V_4 . V_119 ;\r\nV_270 += V_268 ;\r\nif ( V_270 < 0 ) {\r\nASSERT ( 0 ) ;\r\nreturn F_4 ( V_10 ) ;\r\n}\r\nV_2 -> V_4 . V_119 = V_270 ;\r\nreturn 0 ;\r\ndefault:\r\nASSERT ( 0 ) ;\r\nreturn F_4 ( V_10 ) ;\r\n}\r\n}\r\nint\r\nF_165 (\r\nstruct V_1 * V_2 ,\r\nT_12 V_267 ,\r\nT_19 V_268 ,\r\nint V_269 )\r\n{\r\nint V_291 ;\r\n#ifdef F_166\r\nASSERT ( V_267 < V_274 || V_267 > V_276 ) ;\r\n#endif\r\nF_27 ( & V_2 -> V_193 ) ;\r\nV_291 = F_162 ( V_2 , V_267 , V_268 , V_269 ) ;\r\nF_29 ( & V_2 -> V_193 ) ;\r\nreturn V_291 ;\r\n}\r\nint\r\nF_167 (\r\nstruct V_1 * V_2 ,\r\nT_20 * V_292 ,\r\nT_17 V_293 ,\r\nint V_269 )\r\n{\r\nT_20 * V_294 ;\r\nint error = 0 ;\r\nF_27 ( & V_2 -> V_193 ) ;\r\nfor ( V_294 = V_292 ; V_294 < ( V_292 + V_293 ) ; V_294 ++ ) {\r\nASSERT ( V_294 -> V_295 < V_274 ||\r\nV_294 -> V_295 > V_276 ) ;\r\nerror = F_162 ( V_2 , V_294 -> V_295 ,\r\nV_294 -> V_296 , V_269 ) ;\r\nif ( error )\r\ngoto V_297;\r\n}\r\nF_29 ( & V_2 -> V_193 ) ;\r\nreturn 0 ;\r\nV_297:\r\nwhile ( -- V_294 >= V_292 ) {\r\nerror = F_162 ( V_2 , V_294 -> V_295 ,\r\n- V_294 -> V_296 , V_269 ) ;\r\nASSERT ( error == 0 ) ;\r\n}\r\nF_29 ( & V_2 -> V_193 ) ;\r\nreturn error ;\r\n}\r\nstruct V_298 *\r\nF_150 (\r\nstruct V_1 * V_2 ,\r\nint V_42 )\r\n{\r\nstruct V_298 * V_152 = V_2 -> V_153 ;\r\nif ( ! F_168 ( V_152 ) ) {\r\nif ( V_42 & V_299 )\r\nreturn NULL ;\r\nF_169 ( V_152 ) ;\r\n}\r\nF_170 ( V_152 ) ;\r\nASSERT ( F_171 ( V_152 ) ) ;\r\nreturn V_152 ;\r\n}\r\nvoid\r\nF_172 (\r\nstruct V_1 * V_2 )\r\n{\r\nstruct V_298 * V_152 = V_2 -> V_153 ;\r\nF_169 ( V_152 ) ;\r\nV_2 -> V_153 = NULL ;\r\nF_64 ( V_152 ) ;\r\n}\r\nint\r\nF_121 (\r\nT_3 * V_2 ,\r\nT_10 V_138 )\r\n{\r\nT_18 * V_221 ;\r\nint error ;\r\nASSERT ( V_138 & ( V_198 | V_199 | V_300 |\r\nV_232 | V_233 |\r\nV_236 ) ) ;\r\nV_221 = F_92 ( V_2 , V_301 ) ;\r\nerror = F_93 ( V_221 , 0 , V_2 -> V_4 . V_51 + 128 , 0 , 0 ,\r\nV_225 ) ;\r\nif ( error ) {\r\nF_94 ( V_221 , 0 ) ;\r\nreturn error ;\r\n}\r\nF_96 ( V_221 , V_138 ) ;\r\nerror = F_97 ( V_221 , 0 ) ;\r\nreturn error ;\r\n}\r\nint\r\nF_173 (\r\nstruct V_1 * V_2 ,\r\nchar * V_302 )\r\n{\r\nif ( F_174 ( V_2 -> V_50 ) ||\r\nF_174 ( V_2 -> V_49 ) ||\r\n( V_2 -> V_303 && F_174 ( V_2 -> V_303 ) ) ) {\r\nF_125 ( V_2 , L_50 , V_302 ) ;\r\nF_125 ( V_2 , L_51 ) ;\r\nreturn V_304 ;\r\n}\r\nreturn 0 ;\r\n}\r\nSTATIC int\r\nF_175 (\r\nstruct V_305 * V_306 ,\r\nunsigned long V_307 ,\r\nvoid * V_308 )\r\n{\r\nT_21 * V_309 ;\r\nT_3 * V_2 ;\r\nV_2 = ( T_3 * ) F_24 ( V_306 , T_3 , V_310 ) ;\r\nV_309 = ( T_21 * )\r\nF_176 ( V_2 -> V_311 , ( unsigned long ) V_308 ) ;\r\nswitch ( V_307 ) {\r\ncase V_312 :\r\ncase V_313 :\r\nmemset ( V_309 , 0 , sizeof( T_21 ) ) ;\r\nbreak;\r\ncase V_314 :\r\ncase V_315 :\r\nF_177 ( V_2 ) ;\r\nF_178 ( V_2 , V_274 , 0 ) ;\r\nF_178 ( V_2 , V_275 , 0 ) ;\r\nF_178 ( V_2 , V_276 , 0 ) ;\r\nF_179 ( V_2 ) ;\r\nbreak;\r\ncase V_316 :\r\ncase V_317 :\r\nF_177 ( V_2 ) ;\r\nF_27 ( & V_2 -> V_193 ) ;\r\nF_180 ( V_2 , V_274 ) ;\r\nF_180 ( V_2 , V_275 ) ;\r\nF_180 ( V_2 , V_276 ) ;\r\nV_2 -> V_4 . V_120 += V_309 -> V_318 ;\r\nV_2 -> V_4 . V_121 += V_309 -> V_319 ;\r\nV_2 -> V_4 . V_122 += V_309 -> V_320 ;\r\nmemset ( V_309 , 0 , sizeof( T_21 ) ) ;\r\nF_181 ( V_2 , V_274 , 0 ) ;\r\nF_181 ( V_2 , V_275 , 0 ) ;\r\nF_181 ( V_2 , V_276 , 0 ) ;\r\nF_29 ( & V_2 -> V_193 ) ;\r\nF_179 ( V_2 ) ;\r\nbreak;\r\n}\r\nreturn V_321 ;\r\n}\r\nint\r\nF_182 (\r\nT_3 * V_2 )\r\n{\r\nT_21 * V_309 ;\r\nint V_7 ;\r\nV_2 -> V_311 = F_183 ( T_21 ) ;\r\nif ( V_2 -> V_311 == NULL )\r\nreturn - V_87 ;\r\n#ifdef F_184\r\nV_2 -> V_310 . V_322 = F_175 ;\r\nV_2 -> V_310 . V_323 = 0 ;\r\nF_185 ( & V_2 -> V_310 ) ;\r\n#endif\r\nF_186 (i) {\r\nV_309 = ( T_21 * ) F_176 ( V_2 -> V_311 , V_7 ) ;\r\nmemset ( V_309 , 0 , sizeof( T_21 ) ) ;\r\n}\r\nF_42 ( & V_2 -> V_324 ) ;\r\nV_2 -> V_325 = - 1 ;\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_65 (\r\nT_3 * V_2 )\r\n{\r\nF_177 ( V_2 ) ;\r\nV_2 -> V_325 = - 1 ;\r\nF_178 ( V_2 , V_274 , 0 ) ;\r\nF_178 ( V_2 , V_275 , 0 ) ;\r\nF_178 ( V_2 , V_276 , 0 ) ;\r\nF_179 ( V_2 ) ;\r\n}\r\nvoid\r\nF_187 (\r\nT_3 * V_2 )\r\n{\r\nif ( V_2 -> V_311 ) {\r\nF_188 ( & V_2 -> V_310 ) ;\r\nF_189 ( V_2 -> V_311 ) ;\r\n}\r\nF_190 ( & V_2 -> V_324 ) ;\r\n}\r\nSTATIC void\r\nF_191 (\r\nT_21 * V_326 )\r\n{\r\nwhile ( F_192 ( V_327 , & V_326 -> V_328 ) ) {\r\nF_193 ( 1000 ) ;\r\n}\r\n}\r\nSTATIC void\r\nF_194 (\r\nT_21 * V_326 )\r\n{\r\nF_195 ( V_327 , & V_326 -> V_328 ) ;\r\n}\r\nSTATIC void\r\nF_196 (\r\nT_3 * V_2 )\r\n{\r\nT_21 * V_309 ;\r\nint V_7 ;\r\nF_186 (i) {\r\nV_309 = ( T_21 * ) F_176 ( V_2 -> V_311 , V_7 ) ;\r\nF_191 ( V_309 ) ;\r\n}\r\n}\r\nSTATIC void\r\nF_197 (\r\nT_3 * V_2 )\r\n{\r\nT_21 * V_309 ;\r\nint V_7 ;\r\nF_186 (i) {\r\nV_309 = ( T_21 * ) F_176 ( V_2 -> V_311 , V_7 ) ;\r\nF_194 ( V_309 ) ;\r\n}\r\n}\r\nSTATIC void\r\nF_198 (\r\nT_3 * V_2 ,\r\nT_21 * V_329 ,\r\nint V_42 )\r\n{\r\nT_21 * V_309 ;\r\nint V_7 ;\r\nmemset ( V_329 , 0 , sizeof( T_21 ) ) ;\r\nif ( ! ( V_42 & V_330 ) )\r\nF_196 ( V_2 ) ;\r\nF_186 (i) {\r\nV_309 = ( T_21 * ) F_176 ( V_2 -> V_311 , V_7 ) ;\r\nV_329 -> V_318 += V_309 -> V_318 ;\r\nV_329 -> V_319 += V_309 -> V_319 ;\r\nV_329 -> V_320 += V_309 -> V_320 ;\r\n}\r\nif ( ! ( V_42 & V_330 ) )\r\nF_197 ( V_2 ) ;\r\n}\r\nSTATIC int\r\nF_199 (\r\nT_3 * V_2 ,\r\nT_12 V_267 )\r\n{\r\nASSERT ( ( V_267 >= V_274 ) && ( V_267 <= V_276 ) ) ;\r\nreturn F_200 ( V_267 , & V_2 -> V_325 ) ;\r\n}\r\nSTATIC void\r\nF_180 (\r\nT_3 * V_2 ,\r\nT_12 V_267 )\r\n{\r\nT_21 V_329 ;\r\nASSERT ( ( V_267 >= V_274 ) && ( V_267 <= V_276 ) ) ;\r\nif ( F_199 ( V_2 , V_267 ) )\r\nreturn;\r\nF_196 ( V_2 ) ;\r\nif ( ! F_192 ( V_267 , & V_2 -> V_325 ) ) {\r\nF_198 ( V_2 , & V_329 , V_330 ) ;\r\nswitch( V_267 ) {\r\ncase V_274 :\r\nV_2 -> V_4 . V_120 = V_329 . V_318 ;\r\nbreak;\r\ncase V_275 :\r\nV_2 -> V_4 . V_121 = V_329 . V_319 ;\r\nbreak;\r\ncase V_276 :\r\nV_2 -> V_4 . V_122 = V_329 . V_320 ;\r\nbreak;\r\ndefault:\r\nF_46 () ;\r\n}\r\n}\r\nF_197 ( V_2 ) ;\r\n}\r\nSTATIC void\r\nF_201 (\r\nT_3 * V_2 ,\r\nT_12 V_267 ,\r\nT_14 V_331 ,\r\nT_14 V_332 )\r\n{\r\nT_21 * V_309 ;\r\nint V_7 ;\r\nASSERT ( ( V_267 >= V_274 ) && ( V_267 <= V_276 ) ) ;\r\nF_196 ( V_2 ) ;\r\nF_186 (i) {\r\nV_309 = F_176 ( V_2 -> V_311 , V_7 ) ;\r\nswitch ( V_267 ) {\r\ncase V_274 :\r\nV_309 -> V_318 = V_331 + V_332 ;\r\nbreak;\r\ncase V_275 :\r\nV_309 -> V_319 = V_331 + V_332 ;\r\nbreak;\r\ncase V_276 :\r\nV_309 -> V_320 = V_331 + V_332 ;\r\nbreak;\r\ndefault:\r\nF_46 () ;\r\nbreak;\r\n}\r\nV_332 = 0 ;\r\n}\r\nF_195 ( V_267 , & V_2 -> V_325 ) ;\r\nF_197 ( V_2 ) ;\r\n}\r\nvoid\r\nF_202 (\r\nT_3 * V_2 ,\r\nint V_42 )\r\n{\r\nT_21 V_329 ;\r\nF_198 ( V_2 , & V_329 , V_42 ) ;\r\nif ( ! F_199 ( V_2 , V_274 ) )\r\nV_2 -> V_4 . V_120 = V_329 . V_318 ;\r\nif ( ! F_199 ( V_2 , V_275 ) )\r\nV_2 -> V_4 . V_121 = V_329 . V_319 ;\r\nif ( ! F_199 ( V_2 , V_276 ) )\r\nV_2 -> V_4 . V_122 = V_329 . V_320 ;\r\n}\r\nvoid\r\nF_147 (\r\nT_3 * V_2 ,\r\nint V_42 )\r\n{\r\nF_27 ( & V_2 -> V_193 ) ;\r\nF_202 ( V_2 , V_42 ) ;\r\nF_29 ( & V_2 -> V_193 ) ;\r\n}\r\nSTATIC void\r\nF_181 (\r\nT_3 * V_2 ,\r\nT_12 V_267 ,\r\nint V_333 )\r\n{\r\nT_14 V_331 , V_332 ;\r\nint V_334 = F_203 () ;\r\nT_14 V_335 = ( T_14 ) V_333 ;\r\nF_180 ( V_2 , V_267 ) ;\r\nswitch ( V_267 ) {\r\ncase V_274 :\r\nV_331 = V_2 -> V_4 . V_120 ;\r\nV_332 = F_50 ( V_331 , V_334 ) ;\r\nif ( V_331 < F_204 ( V_335 , V_336 ) )\r\nreturn;\r\nbreak;\r\ncase V_275 :\r\nV_331 = V_2 -> V_4 . V_121 ;\r\nV_332 = F_50 ( V_331 , V_334 ) ;\r\nif ( V_331 < F_204 ( V_335 , V_336 ) )\r\nreturn;\r\nbreak;\r\ncase V_276 :\r\nV_331 = V_2 -> V_4 . V_122 ;\r\nV_332 = F_50 ( V_331 , V_334 ) ;\r\nif ( V_331 < F_204 ( V_335 , F_205 ( V_2 ) ) )\r\nreturn;\r\nbreak;\r\ndefault:\r\nF_46 () ;\r\nV_331 = V_332 = 0 ;\r\nbreak;\r\n}\r\nF_201 ( V_2 , V_267 , V_331 , V_332 ) ;\r\n}\r\nSTATIC void\r\nF_178 (\r\nT_3 * V_2 ,\r\nT_12 V_138 ,\r\nint V_333 )\r\n{\r\nF_27 ( & V_2 -> V_193 ) ;\r\nF_181 ( V_2 , V_138 , V_333 ) ;\r\nF_29 ( & V_2 -> V_193 ) ;\r\n}\r\nint\r\nF_206 (\r\nT_3 * V_2 ,\r\nT_12 V_267 ,\r\nT_19 V_268 ,\r\nint V_269 )\r\n{\r\nT_21 * V_326 ;\r\nlong long V_271 ;\r\nint V_337 = 0 ;\r\nF_207 () ;\r\nV_338:\r\nF_208 () ;\r\nV_326 = F_209 ( V_2 -> V_311 ) ;\r\nif ( F_34 ( F_199 ( V_2 , V_267 ) ) )\r\ngoto V_339;\r\nF_191 ( V_326 ) ;\r\nif ( F_34 ( F_199 ( V_2 , V_267 ) ) ) {\r\nF_194 ( V_326 ) ;\r\ngoto V_339;\r\n}\r\nswitch ( V_267 ) {\r\ncase V_274 :\r\nV_271 = V_326 -> V_318 ;\r\nV_271 += V_268 ;\r\nif ( F_34 ( V_271 < 0 ) )\r\ngoto V_340;\r\nV_326 -> V_318 = V_271 ;\r\nbreak;\r\ncase V_275 :\r\nV_271 = V_326 -> V_319 ;\r\nV_271 += V_268 ;\r\nif ( F_34 ( V_271 < 0 ) )\r\ngoto V_340;\r\nV_326 -> V_319 = V_271 ;\r\nbreak;\r\ncase V_276 :\r\nF_210 ( ( V_2 -> V_277 - V_2 -> V_278 ) != 0 ) ;\r\nV_271 = V_326 -> V_320 - F_163 ( V_2 ) ;\r\nV_271 += V_268 ;\r\nif ( F_34 ( V_271 < 0 ) )\r\ngoto V_340;\r\nV_326 -> V_320 = V_271 + F_163 ( V_2 ) ;\r\nbreak;\r\ndefault:\r\nF_46 () ;\r\nbreak;\r\n}\r\nF_194 ( V_326 ) ;\r\nF_211 () ;\r\nreturn 0 ;\r\nV_339:\r\nF_211 () ;\r\nF_177 ( V_2 ) ;\r\nif ( ! ( F_199 ( V_2 , V_267 ) ) ) {\r\nF_179 ( V_2 ) ;\r\ngoto V_338;\r\n}\r\nF_27 ( & V_2 -> V_193 ) ;\r\nV_337 = F_162 ( V_2 , V_267 , V_268 , V_269 ) ;\r\nF_29 ( & V_2 -> V_193 ) ;\r\nif ( V_337 != V_279 )\r\nF_178 ( V_2 , V_267 , 0 ) ;\r\nF_179 ( V_2 ) ;\r\nreturn V_337 ;\r\nV_340:\r\nF_194 ( V_326 ) ;\r\nF_211 () ;\r\nF_177 ( V_2 ) ;\r\nF_178 ( V_2 , V_267 , V_268 ) ;\r\nF_179 ( V_2 ) ;\r\ngoto V_338;\r\n}
