`timescale 1ns / 1ps

module decoder_4to16(
    input  wire [3:0]  a,
    output reg  [15:0] b
);

    always @(*) begin
        case (a)
            4'b0000: b = 16'b0000_0000_0000_0001;
            4'b0001: b = 16'b0000_0000_0000_0010;
            4'b0010: b = 16'b0000_0000_0000_0100;
            4'b0011: b = 16'b0000_0000_0000_1000;

            4'b0100: b = 16'b0000_0000_0001_0000;
            4'b0101: b = 16'b0000_0000_0010_0000;
            4'b0110: b = 16'b0000_0000_0100_0000;
            4'b0111: b = 16'b0000_0000_1000_0000;

            4'b1000: b = 16'b0000_0001_0000_0000;
            4'b1001: b = 16'b0000_0010_0000_0000;
            4'b1010: b = 16'b0000_0100_0000_0000;
            4'b1011: b = 16'b0000_1000_0000_0000;

            4'b1100: b = 16'b0001_0000_0000_0000;
            4'b1101: b = 16'b0010_0000_0000_0000;
            4'b1110: b = 16'b0100_0000_0000_0000;
            4'b1111: b = 16'b1000_0000_0000_0000;

            default: b = 16'b0000_0000_0000_0000;
        endcase
    end

endmodule
