{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621606113425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621606113426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 21 15:08:33 2021 " "Processing started: Fri May 21 15:08:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621606113426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606113426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CourseworkTask1 -c CourseworkTask1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CourseworkTask1 -c CourseworkTask1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606113426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621606113694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621606113694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_enc_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_enc_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_enc_dec-Behavioral " "Found design unit 1: xtea_enc_dec-Behavioral" {  } { { "xtea_enc_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621606118440 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_enc_dec " "Found entity 1: xtea_enc_dec" {  } { { "xtea_enc_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621606118440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_dec1_enc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_dec1_enc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_dec1_enc2-Behavioral " "Found design unit 1: xtea_dec1_enc2-Behavioral" {  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621606118441 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_dec1_enc2 " "Found entity 1: xtea_dec1_enc2" {  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621606118441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_dec2_enc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_dec2_enc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_dec2_enc1-Behavioral " "Found design unit 1: xtea_dec2_enc1-Behavioral" {  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621606118443 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_dec2_enc1 " "Found entity 1: xtea_dec2_enc1" {  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621606118443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_tb-tb " "Found design unit 1: xtea_tb-tb" {  } { { "xtea_tb.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621606118444 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_tb " "Found entity 1: xtea_tb" {  } { { "xtea_tb.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_tb.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621606118444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_top-Behavioral " "Found design unit 1: xtea_top-Behavioral" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621606118445 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_top " "Found entity 1: xtea_top" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621606118445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xtea_top " "Elaborating entity \"xtea_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621606118465 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_key_in xtea_top.vhd(155) " "VHDL Process Statement warning at xtea_top.vhd(155): inferring latch(es) for signal or variable \"s_key_in\", which holds its previous value in one or more paths through the process" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621606118469 "|xtea_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_data_in xtea_top.vhd(155) " "VHDL Process Statement warning at xtea_top.vhd(155): inferring latch(es) for signal or variable \"s_data_in\", which holds its previous value in one or more paths through the process" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621606118470 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[0\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[0\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118472 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[1\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[1\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118472 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[2\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[2\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118472 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[3\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[3\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118472 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[4\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[4\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118472 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[5\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[5\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118472 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[6\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[6\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118472 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[7\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[7\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118472 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[8\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[8\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118472 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[9\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[9\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118472 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[10\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[10\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118472 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[11\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[11\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[12\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[12\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[13\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[13\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[14\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[14\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[15\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[15\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[16\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[16\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[17\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[17\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[18\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[18\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[19\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[19\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[20\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[20\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[21\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[21\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[22\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[22\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[23\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[23\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[24\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[24\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[25\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[25\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[26\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[26\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[27\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[27\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[28\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[28\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[29\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[29\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[30\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[30\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[31\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[31\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[32\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[32\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[33\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[33\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[34\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[34\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[35\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[35\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[36\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[36\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[37\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[37\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118473 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[38\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[38\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[39\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[39\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[40\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[40\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[41\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[41\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[42\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[42\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[43\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[43\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[44\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[44\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[45\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[45\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[46\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[46\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[47\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[47\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[48\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[48\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[49\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[49\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[50\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[50\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[51\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[51\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[52\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[52\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[53\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[53\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[54\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[54\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[55\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[55\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[56\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[56\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[57\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[57\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[58\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[58\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[59\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[59\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[60\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[60\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[61\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[61\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[62\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[62\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[63\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[63\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[64\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[64\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[65\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[65\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[66\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[66\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118474 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[67\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[67\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[68\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[68\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[69\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[69\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[70\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[70\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[71\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[71\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[72\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[72\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[73\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[73\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[74\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[74\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[75\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[75\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[76\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[76\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[77\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[77\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[78\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[78\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[79\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[79\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[80\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[80\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[81\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[81\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[82\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[82\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[83\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[83\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[84\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[84\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[85\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[85\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[86\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[86\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[87\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[87\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[88\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[88\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[89\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[89\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[90\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[90\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[91\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[91\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[92\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[92\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[93\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[93\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[94\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[94\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[95\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[95\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118475 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[96\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[96\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[97\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[97\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[98\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[98\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[99\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[99\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[100\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[100\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[101\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[101\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[102\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[102\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[103\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[103\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[104\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[104\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[105\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[105\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[106\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[106\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[107\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[107\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[108\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[108\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[109\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[109\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[110\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[110\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[111\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[111\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[112\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[112\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[113\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[113\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[114\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[114\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[115\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[115\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[116\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[116\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[117\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[117\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[118\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[118\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[119\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[119\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[120\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[120\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[121\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[121\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[122\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[122\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[123\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[123\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[124\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[124\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[125\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[125\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118476 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[126\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[126\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[127\] xtea_top.vhd(155) " "Inferred latch for \"s_data_in\[127\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[0\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[0\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[1\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[1\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[2\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[2\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[3\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[3\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[4\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[4\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[5\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[5\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[6\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[6\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[7\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[7\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[8\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[8\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[9\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[9\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[10\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[10\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[11\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[11\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[12\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[12\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[13\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[13\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[14\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[14\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[15\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[15\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[16\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[16\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[17\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[17\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[18\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[18\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[19\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[19\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[20\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[20\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[21\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[21\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[22\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[22\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[23\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[23\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118477 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[24\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[24\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[25\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[25\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[26\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[26\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[27\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[27\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[28\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[28\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[29\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[29\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[30\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[30\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[31\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[31\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[32\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[32\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[33\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[33\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[34\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[34\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[35\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[35\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[36\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[36\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[37\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[37\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[38\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[38\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[39\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[39\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[40\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[40\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[41\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[41\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[42\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[42\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[43\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[43\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[44\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[44\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[45\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[45\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[46\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[46\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[47\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[47\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[48\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[48\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[49\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[49\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[50\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[50\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118478 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[51\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[51\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[52\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[52\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[53\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[53\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[54\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[54\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[55\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[55\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[56\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[56\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[57\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[57\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[58\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[58\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[59\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[59\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[60\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[60\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[61\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[61\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[62\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[62\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[63\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[63\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[64\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[64\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[65\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[65\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[66\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[66\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[67\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[67\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[68\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[68\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[69\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[69\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[70\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[70\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[71\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[71\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[72\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[72\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[73\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[73\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[74\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[74\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[75\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[75\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[76\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[76\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[77\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[77\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[78\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[78\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118479 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[79\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[79\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[80\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[80\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[81\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[81\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[82\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[82\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[83\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[83\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[84\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[84\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[85\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[85\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[86\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[86\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[87\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[87\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[88\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[88\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[89\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[89\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[90\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[90\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[91\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[91\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[92\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[92\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[93\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[93\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[94\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[94\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[95\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[95\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[96\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[96\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[97\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[97\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[98\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[98\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[99\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[99\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[100\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[100\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[101\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[101\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[102\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[102\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[103\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[103\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[104\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[104\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[105\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[105\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[106\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[106\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118480 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[107\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[107\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118481 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[108\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[108\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118481 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[109\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[109\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118481 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[110\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[110\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118481 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[111\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[111\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118481 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[112\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[112\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118481 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[113\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[113\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118481 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[114\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[114\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118481 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[115\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[115\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118481 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[116\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[116\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118481 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[117\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[117\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118481 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[118\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[118\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118481 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[119\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[119\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118481 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[120\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[120\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118481 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[121\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[121\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118481 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[122\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[122\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118481 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[123\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[123\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118481 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[124\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[124\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118481 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[125\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[125\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118481 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[126\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[126\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118481 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[127\] xtea_top.vhd(155) " "Inferred latch for \"s_key_in\[127\]\" at xtea_top.vhd(155)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606118481 "|xtea_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_enc_dec xtea_enc_dec:enc_dec " "Elaborating entity \"xtea_enc_dec\" for hierarchy \"xtea_enc_dec:enc_dec\"" {  } { { "xtea_top.vhd" "enc_dec" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621606118497 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "State xtea_enc_dec.vhd(130) " "VHDL Process Statement warning at xtea_enc_dec.vhd(130): signal \"State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_enc_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621606118499 "|xtea_top|xtea_enc_dec:enc_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start xtea_enc_dec.vhd(135) " "VHDL Process Statement warning at xtea_enc_dec.vhd(135): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_enc_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621606118499 "|xtea_top|xtea_enc_dec:enc_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dec_enc_flag xtea_enc_dec.vhd(137) " "VHDL Process Statement warning at xtea_enc_dec.vhd(137): signal \"dec_enc_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_enc_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621606118499 "|xtea_top|xtea_enc_dec:enc_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_dec1_enc2 xtea_enc_dec:enc_dec\|xtea_dec1_enc2:encdec1 " "Elaborating entity \"xtea_dec1_enc2\" for hierarchy \"xtea_enc_dec:enc_dec\|xtea_dec1_enc2:encdec1\"" {  } { { "xtea_enc_dec.vhd" "encdec1" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621606118499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_dec2_enc1 xtea_enc_dec:enc_dec\|xtea_dec2_enc1:encdec2 " "Elaborating entity \"xtea_dec2_enc1\" for hierarchy \"xtea_enc_dec:enc_dec\|xtea_dec2_enc1:encdec2\"" {  } { { "xtea_enc_dec.vhd" "encdec2" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621606118501 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_ready VCC " "Pin \"data_ready\" is stuck at VCC" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621606119015 "|xtea_top|data_ready"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621606119015 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621606119081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621606119350 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621606119350 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1146 " "Implemented 1146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621606119403 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621606119403 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1045 " "Implemented 1045 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621606119403 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621606119403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621606119417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 21 15:08:39 2021 " "Processing ended: Fri May 21 15:08:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621606119417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621606119417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621606119417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606119417 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1621606120348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621606120348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 21 15:08:40 2021 " "Processing started: Fri May 21 15:08:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621606120348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1621606120348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CourseworkTask1 -c CourseworkTask1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CourseworkTask1 -c CourseworkTask1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1621606120349 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1621606120413 ""}
{ "Info" "0" "" "Project  = CourseworkTask1" {  } {  } 0 0 "Project  = CourseworkTask1" 0 0 "Fitter" 0 0 1621606120413 ""}
{ "Info" "0" "" "Revision = CourseworkTask1" {  } {  } 0 0 "Revision = CourseworkTask1" 0 0 "Fitter" 0 0 1621606120413 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1621606120493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621606120494 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CourseworkTask1 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"CourseworkTask1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621606120501 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621606120528 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621606120528 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621606120794 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621606120810 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621606120893 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1621606121035 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1621606127822 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 301 global CLKCTRL_G10 " "clk~inputCLKENA0 with 301 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621606128017 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1621606128017 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621606128017 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621606128023 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621606128023 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621606128025 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621606128026 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621606128026 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621606128026 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621606128027 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1621606128027 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621606128027 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621606128074 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "256 " "The Timing Analyzer is analyzing 256 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1621606131179 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CourseworkTask1.sdc " "Synopsys Design Constraints File file not found: 'CourseworkTask1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621606131179 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621606131179 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~1\|sumout " "Node \"enc_dec\|Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606131182 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~1\|datad " "Node \"enc_dec\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606131182 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621606131182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~5\|datad " "Node \"enc_dec\|Add0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606131183 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~5\|sumout " "Node \"enc_dec\|Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606131183 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621606131183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~9\|datad " "Node \"enc_dec\|Add0~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606131183 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~9\|sumout " "Node \"enc_dec\|Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606131183 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621606131183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~13\|datad " "Node \"enc_dec\|Add0~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606131183 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~13\|sumout " "Node \"enc_dec\|Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606131183 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621606131183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~17\|datad " "Node \"enc_dec\|Add0~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606131183 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~17\|sumout " "Node \"enc_dec\|Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606131183 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621606131183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~25\|datad " "Node \"enc_dec\|Add0~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606131183 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~25\|sumout " "Node \"enc_dec\|Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606131183 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621606131183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~21\|dataf " "Node \"enc_dec\|Add0~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606131183 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~21\|sumout " "Node \"enc_dec\|Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606131183 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621606131183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Selector7~0\|combout " "Node \"enc_dec\|Selector7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606131183 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Selector7~0\|datab " "Node \"enc_dec\|Selector7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606131183 ""}  } { { "xtea_enc_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 130 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621606131183 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621606131190 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621606131190 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621606131191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621606131208 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1621606131323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:19 " "Fitter placement preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621606149984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621606171914 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621606175079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621606175079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621606175926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X11_Y70 X21_Y81 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y70 to location X21_Y81" {  } { { "loc" "" { Generic "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y70 to location X21_Y81"} { { 12 { 0 ""} 11 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1621606179491 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621606179491 ""}
