<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>8.161</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>8.161</CP_FINAL>
  <CP_ROUTE>8.161</CP_ROUTE>
  <CP_SYNTH>6.299</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>1.839</SLACK_FINAL>
  <SLACK_ROUTE>1.839</SLACK_ROUTE>
  <SLACK_SYNTH>3.701</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>1.839</WNS_FINAL>
  <WNS_ROUTE>1.839</WNS_ROUTE>
  <WNS_SYNTH>3.701</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>112</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>657</FF>
    <LATCH>0</LATCH>
    <LUT>1626</LUT>
    <SLICE>571</SLICE>
    <SRL>4</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <SLICE>13300</SLICE>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="fast_ip" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="7">CONTROL_BUS_s_axi_U grp_fast_ip_Pipeline_col_loop_fu_328 regslice_both_dst_axi_V_data_V_U regslice_both_dst_axi_V_keep_V_U regslice_both_dst_axi_V_last_V_U regslice_both_dst_axi_V_strb_V_U regslice_both_src_axi_V_data_V_U</SubModules>
    <Resources BRAM="112" FF="657" LUT="1626" LogicLUT="1622" RAMB18="112" SRL="4"/>
    <LocalResources FF="275" LUT="37" LogicLUT="37"/>
  </RtlModule>
  <RtlModule CELL="inst/CONTROL_BUS_s_axi_U" DEPTH="1" FILE_NAME="fast_ip.v" ORIG_REF_NAME="fast_ip_CONTROL_BUS_s_axi">
    <Resources FF="125" LUT="223" LogicLUT="223"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328" DEPTH="1" FILE_NAME="fast_ip.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop">
    <SubModules count="113">flow_control_loop_pipe_sequential_init_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_U</SubModules>
    <Resources BRAM="112" FF="214" LUT="1313" LogicLUT="1309" RAMB18="112" SRL="4"/>
    <LocalResources FF="212" LUT="71" LogicLUT="67" SRL="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="133" LogicLUT="133"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
    <Resources BRAM="1" LUT="17" LogicLUT="17" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
    <Resources BRAM="1" LUT="17" LogicLUT="17" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
    <Resources BRAM="1" LUT="17" LogicLUT="17" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
    <Resources BRAM="1" LUT="17" LogicLUT="17" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
    <Resources BRAM="1" LUT="10" LogicLUT="10" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
    <Resources BRAM="1" LUT="25" LogicLUT="25" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="17" LogicLUT="17" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
    <Resources BRAM="1" LUT="18" LogicLUT="18" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
    <Resources BRAM="1" LUT="26" LogicLUT="26" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="17" LogicLUT="17" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="17" LogicLUT="17" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="15" LogicLUT="15" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="17" LogicLUT="17" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="17" LogicLUT="17" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="25" LogicLUT="25" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="21" LogicLUT="21" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="24" LogicLUT="24" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="16" LogicLUT="16" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="17" LogicLUT="17" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="16" LogicLUT="16" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="15" LogicLUT="15" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="16" LogicLUT="16" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="25" LogicLUT="25" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="16" LogicLUT="16" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="17" LogicLUT="17" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="21" LogicLUT="21" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="19" LogicLUT="19" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="24" LogicLUT="24" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="25" LogicLUT="25" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="18" LogicLUT="18" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="17" LogicLUT="17" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="25" LogicLUT="25" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="33" LogicLUT="33" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="13" LogicLUT="13" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
    <Resources BRAM="1" LUT="17" LogicLUT="17" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
    <Resources BRAM="1" LUT="17" LogicLUT="17" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="17" LogicLUT="17" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_U" DEPTH="2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" ORIG_REF_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_dst_axi_V_data_V_U" DEPTH="1" FILE_NAME="fast_ip.v" ORIG_REF_NAME="fast_ip_regslice_both">
    <Resources FF="7" LUT="25" LogicLUT="25"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_dst_axi_V_keep_V_U" DEPTH="1" FILE_NAME="fast_ip.v" ORIG_REF_NAME="fast_ip_regslice_both">
    <Resources FF="5" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_dst_axi_V_last_V_U" DEPTH="1" FILE_NAME="fast_ip.v" ORIG_REF_NAME="fast_ip_regslice_both">
    <Resources FF="5" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_dst_axi_V_strb_V_U" DEPTH="1" FILE_NAME="fast_ip.v" ORIG_REF_NAME="fast_ip_regslice_both">
    <Resources FF="5" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_src_axi_V_data_V_U" DEPTH="1" FILE_NAME="fast_ip.v" ORIG_REF_NAME="fast_ip_regslice_both">
    <Resources FF="21" LUT="13" LogicLUT="13"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="7.927" DATAPATH_LOGIC_DELAY="1.958" DATAPATH_NET_DELAY="5.969" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_30_reg_9970_reg[0]/D" LOGIC_LEVELS="4" MAX_FANOUT="32" SLACK="1.839" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/center_reg_8514_reg[0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/center_reg_8514_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="4896"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_6_reg_9706[0]_i_37" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="10362"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_6_reg_9706_reg[0]_i_16" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="9908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U/bright_cont_30_reg_9970[0]_i_8" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="9952"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U/bright_cont_30_reg_9970_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="9908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_30_reg_9970_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="4891"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.914" DATAPATH_LOGIC_DELAY="2.028" DATAPATH_NET_DELAY="5.886" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_2_reg_9662_reg[0]/D" LOGIC_LEVELS="4" MAX_FANOUT="32" SLACK="1.852" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/center_reg_8514_reg[0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/center_reg_8514_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="4896"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_6_reg_9706[0]_i_37" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="10362"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_6_reg_9706_reg[0]_i_16" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="9908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_U/bright_cont_2_reg_9662[0]_i_8" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="9950"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_U/bright_cont_2_reg_9662_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="9908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_2_reg_9662_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="4890"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.568" DATAPATH_LOGIC_DELAY="2.917" DATAPATH_NET_DELAY="4.651" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/ram_reg/DIADI[3]" LOGIC_LEVELS="3" MAX_FANOUT="16" SLACK="1.912" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg/CLKARDCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_55__4" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="4787"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_31__4" PRIMITIVE_TYPE="MUXFX.others.MUXF7" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="4787"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_14__5" PRIMITIVE_TYPE="MUXFX.others.MUXF8" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="4787"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb.v" LINE_NUMBER="54"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.555" DATAPATH_LOGIC_DELAY="2.917" DATAPATH_NET_DELAY="4.638" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/ram_reg/DIADI[7]" LOGIC_LEVELS="3" MAX_FANOUT="16" SLACK="1.925" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U/ram_reg/CLKARDCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_39__4" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="4787"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_23__4" PRIMITIVE_TYPE="MUXFX.others.MUXF7" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="4787"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_10__10" PRIMITIVE_TYPE="MUXFX.others.MUXF8" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="4787"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb.v" LINE_NUMBER="54"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.752" DATAPATH_LOGIC_DELAY="2.071" DATAPATH_NET_DELAY="5.681" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_30_reg_9981_reg[0]/D" LOGIC_LEVELS="4" MAX_FANOUT="32" SLACK="1.966" STARTPOINT_PIN="bd_0_i/hls_inst/inst/threshold_read_reg_659_reg[1]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/threshold_read_reg_659_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="fast_ip.v" LINE_NUMBER="210"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_30_reg_9981[0]_i_18" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="fast_ip.v" LINE_NUMBER="9"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_30_reg_9981_reg[0]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="9908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U/dark_cont_30_reg_9981[0]_i_8" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="10018"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U/dark_cont_30_reg_9981_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="9908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_30_reg_9981_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="4908"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/fast_ip_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/fast_ip_failfast_routed.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/fast_ip_power_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/fast_ip_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/fast_ip_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/fast_ip_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/fast_ip_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/fast_ip_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
