 <!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>CPRE 3810 MIPS Processor - Jessica Reiff</title>
    <link rel="stylesheet" href="../css/styles.css">
</head>
<body>

<!-- NAVBAR -->
<nav id="navbar">
    <ul>
        <li><a href="../index.html#intro">Home</a></li>
        <li><a href="../index.html#about">About</a></li>
        <li><a href="../index.html#experience">Experience</a></li>
        <li><a href="../index.html#projects">Projects</a></li>
        <li><a href="../index.html#resume">Resume</a></li>
        <li><a href="../index.html#contact">Contact</a></li>
        <li><a href="../reflections.html">Reflections</a></li>
        <li><a href="../attributes.html">Citations</a></li>
    </ul>
</nav>

<!-- PROJECT DETAIL SECTION -->
<section class="section project-detail">
    <h2>CPRE 3810 Final Project: MIPS Processor</h2>
    <p class="project-date">May 2025</p>

    <div class="project-top">
        <img src="../assets/images/cpre3810.png" alt="CPRE 3810 MIPS Processor">
        <p>
            In CPRE 3810, our team designed, built, and analyzed three MIPS processor architectures: Single Cycle, Software-Scheduled Pipeline, and Hardware-Scheduled Pipeline. This project gave me hands-on experience with VHDL design, pipeline optimization, and performance benchmarking.
        </p>
    </div>

    <div class="project-info">

        <!-- My Role -->
        <div class="project-section">
            <h3>My Role</h3>
            <p>
                Collaborated with Claire Lewis to design, implement, and test all three processor architectures. Focused on pipeline stages, hazard detection, and performance optimization.
            </p>
        </div>

        <!-- Skills / Knowledge Gained -->
        <div class="project-section">
            <h3>Skills / Knowledge Gained</h3>
            <ul>
                <li>VHDL design and debugging</li>
                <li>MIPS architecture and instruction flow</li>
                <li>Single-cycle and pipelined processor implementation</li>
                <li>Pipeline hazard detection and forwarding logic</li>
                <li>Benchmarking and performance analysis using MARS and ModelSim</li>
                <li>Collaboration and merge conflict resolution in Git</li>
            </ul>
        </div>

        <!-- Resources Used -->
        <div class="project-section">
            <h3>Resources Used</h3>
            <ul>
                <li>VHDL and ModelSim for simulation</li>
                <li>MARS MIPS simulator for instruction counting</li>
                <li>Git for version control</li>
                <li>Course lab documents and prior processor designs</li>
            </ul>
        </div>

        <!-- Lab Report Slideshow -->
        <div class="project-section">
            <h3>Lab Report</h3>
            <div class="pdf-viewer">
                <button class="nav-btn left" onclick="prevPage()">&#10094;</button>
                
                <img id="pdfPage" src="../assets/cpre3810_report/page1.jpg" alt="Lab Report Page">

                <button class="nav-btn right" onclick="nextPage()">&#10095;</button>
            </div>
        </div>

    </div>

    <a href="../index.html#projects" class="btn">Back to Projects</a>
</section>

<!-- Slideshow Script -->
<script>
    const totalPages = 8; // CHANGE this to match number of report pages
    let currentPage = 1;

    function updatePage() {
        document.getElementById("pdfPage").src =
            `../assets/cpre3810_report/page${currentPage}.jpg`;
    }

    function nextPage() {
        if (currentPage < totalPages) {
            currentPage++;
            updatePage();
        }
    }

    function prevPage() {
        if (currentPage > 1) {
            currentPage--;
            updatePage();
        }
    }
</script>

</body>
</html>
