(define-module (crates-io sh a2 sha2raw) #:use-module (crates-io))

(define-public crate-sha2raw-1.0.0 (c (n "sha2raw") (v "1.0.0") (d (list (d (n "block-buffer") (r "^0.7") (d #t) (k 0)) (d (n "digest") (r "^0.8") (d #t) (k 0)) (d (n "digest") (r "^0.8") (f (quote ("dev" "std"))) (d #t) (k 2)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "hex-literal") (r "^0.1") (d #t) (k 2)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.2") (d #t) (k 0)) (d (n "rand") (r "^0.7.3") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.2.0") (d #t) (k 2)) (d (n "raw-cpuid") (r "^7.0.3") (d #t) (k 0)) (d (n "sha2") (r "^0.8.1") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.5") (o #t) (d #t) (k 0)))) (h "14w8k2v8j2jd5zjhs2wzwi0z9p2bv7hgvxcxvys1dk0km0j7j1mn") (f (quote (("default") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-2.0.0 (c (n "sha2raw") (v "2.0.0") (d (list (d (n "block-buffer") (r "^0.7") (d #t) (k 0)) (d (n "cpuid-bool") (r "^0.1.0") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.9") (d #t) (k 0)) (d (n "digest") (r "^0.9") (f (quote ("dev" "std"))) (d #t) (k 2)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.2") (d #t) (k 0)) (d (n "rand") (r "^0.7.3") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.2.0") (d #t) (k 2)) (d (n "sha2") (r "^0.9.1") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.5") (o #t) (d #t) (k 0)))) (h "0hpzxsfid8030br3z8bqdsxw90yr62hdk87zg4cs0jbwhi763njp") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-2.1.0 (c (n "sha2raw") (v "2.1.0") (d (list (d (n "block-buffer") (r "^0.9") (d #t) (k 0)) (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpuid-bool") (r "^0.1.0") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.9") (d #t) (k 0)) (d (n "digest") (r "^0.9") (f (quote ("dev" "std"))) (d #t) (k 2)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.7.3") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.2.0") (d #t) (k 2)) (d (n "sha2") (r "^0.9.1") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.5") (o #t) (d #t) (k 0)))) (h "0pmp2asc06kya7dbh0m5gd1nyfilcxbklivwsxida58zprrfd6hy") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-2.1.1 (c (n "sha2raw") (v "2.1.1") (d (list (d (n "block-buffer") (r "^0.9") (d #t) (k 0)) (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpuid-bool") (r "^0.1.0") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.9") (d #t) (k 0)) (d (n "digest") (r "^0.9") (f (quote ("dev" "std"))) (d #t) (k 2)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.7.3") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.2.0") (d #t) (k 2)) (d (n "sha2") (r "^0.9.1") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "06vym8jkpvlpfm0m0fmnfym29rbgdhsvn77m2pdmkcqv187wi72k") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-3.0.0 (c (n "sha2raw") (v "3.0.0") (d (list (d (n "block-buffer") (r "^0.9") (d #t) (k 0)) (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpuid-bool") (r "^0.1.0") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.9") (d #t) (k 0)) (d (n "digest") (r "^0.9") (f (quote ("dev" "std"))) (d #t) (k 2)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.7.3") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.2.0") (d #t) (k 2)) (d (n "sha2") (r "^0.9.1") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "0if97zpd18cp952b1j3dr99wik1mdnb0mwqzgwwqymszlfxk0pkj") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-3.0.1 (c (n "sha2raw") (v "3.0.1") (d (list (d (n "block-buffer") (r "^0.9") (d #t) (k 0)) (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpuid-bool") (r "^0.1.0") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.9") (d #t) (k 0)) (d (n "digest") (r "^0.9") (f (quote ("dev" "std"))) (d #t) (k 2)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.7.3") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.2.0") (d #t) (k 2)) (d (n "sha2") (r "^0.9.1") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "0ibm8dm0b6n7fy9wyywl5h5g498zzaz75d5n5isskq4zwzzyyvz8") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-3.0.2 (c (n "sha2raw") (v "3.0.2") (d (list (d (n "block-buffer") (r "^0.9") (d #t) (k 0)) (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpuid-bool") (r "^0.1.0") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.9") (d #t) (k 0)) (d (n "digest") (r "^0.9") (f (quote ("dev" "std"))) (d #t) (k 2)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.7.3") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.2.0") (d #t) (k 2)) (d (n "sha2") (r "^0.9.1") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "0515mlbx4g7hnmy6i11hj6l6qc2649d1nbc2mavcb5asgfdx7yll") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-3.0.3 (c (n "sha2raw") (v "3.0.3") (d (list (d (n "block-buffer") (r "^0.9") (d #t) (k 0)) (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpuid-bool") (r "^0.1.0") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.9") (d #t) (k 0)) (d (n "digest") (r "^0.9") (f (quote ("dev" "std"))) (d #t) (k 2)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.7.3") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.2.0") (d #t) (k 2)) (d (n "sha2") (r "^0.9.1") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "17s59xc4qzib8jyqfidsy9mb6jwkpkrlsar983vqdn2gza3jrzq2") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-4.0.0 (c (n "sha2raw") (v "4.0.0") (d (list (d (n "block-buffer") (r "^0.9") (d #t) (k 0)) (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpuid-bool") (r "^0.1.0") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.9") (d #t) (k 0)) (d (n "digest") (r "^0.9") (f (quote ("dev" "std"))) (d #t) (k 2)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.7.3") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.2.0") (d #t) (k 2)) (d (n "sha2") (r "^0.9.1") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "13b9rzjh2aqcil5lgshds845lym5vchwk55y799ipqqnrhdwbx9z") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-4.0.1 (c (n "sha2raw") (v "4.0.1") (d (list (d (n "block-buffer") (r "^0.9") (d #t) (k 0)) (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpuid-bool") (r "^0.1.0") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.9") (d #t) (k 0)) (d (n "digest") (r "^0.9") (f (quote ("dev" "std"))) (d #t) (k 2)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.7.3") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.2.0") (d #t) (k 2)) (d (n "sha2") (r "^0.9.1") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "00w0xlhlvjyvvm2x9p1vzc49vaikjgrgm50h0w8grxs7knmhjsfb") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-4.0.2 (c (n "sha2raw") (v "4.0.2") (d (list (d (n "block-buffer") (r "^0.9") (d #t) (k 0)) (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpuid-bool") (r "^0.1.0") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.9") (d #t) (k 0)) (d (n "digest") (r "^0.9") (f (quote ("dev" "std"))) (d #t) (k 2)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.7.3") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.2.0") (d #t) (k 2)) (d (n "sha2") (r "^0.9.1") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "0zg6apz1vk7r9djvpwkh6qxp33qbj650q75rky2whhmn7xlaycp9") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-5.0.0 (c (n "sha2raw") (v "5.0.0") (d (list (d (n "block-buffer") (r "^0.9") (d #t) (k 0)) (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpuid-bool") (r "^0.1.0") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.9") (d #t) (k 0)) (d (n "digest") (r "^0.9") (f (quote ("dev" "std"))) (d #t) (k 2)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.7.3") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.2.0") (d #t) (k 2)) (d (n "sha2") (r "^0.9.1") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "153dchnfa1qz9x7al1wi3cgmzz0370hz6qj2ikqppz9hll0a17jl") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-5.1.0 (c (n "sha2raw") (v "5.1.0") (d (list (d (n "block-buffer") (r "^0.9") (d #t) (k 0)) (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpuid-bool") (r "^0.1.0") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.9") (d #t) (k 0)) (d (n "digest") (r "^0.9") (f (quote ("dev" "std"))) (d #t) (k 2)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.7.3") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.2.0") (d #t) (k 2)) (d (n "sha2") (r "^0.9.1") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "196mc8jjyjs75i1n2061f3czhaj0xnk92l1g0fggy61rl4yd5pja") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-6.0.0 (c (n "sha2raw") (v "6.0.0") (d (list (d (n "block-buffer") (r "^0.9") (d #t) (k 0)) (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpuid-bool") (r "^0.1.0") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.9") (d #t) (k 0)) (d (n "digest") (r "^0.9") (f (quote ("dev" "std"))) (d #t) (k 2)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.7.3") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.2.0") (d #t) (k 2)) (d (n "sha2") (r "^0.9.1") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "1ia7pk7s8a3sa9nzvzi7h3m4837zc4fg7bh24krvf773ql97mv3d") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-6.0.1 (c (n "sha2raw") (v "6.0.1") (d (list (d (n "block-buffer") (r "^0.9") (d #t) (k 0)) (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpuid-bool") (r "^0.1.0") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.9") (d #t) (k 0)) (d (n "digest") (r "^0.9") (f (quote ("dev" "std"))) (d #t) (k 2)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.7.3") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.2.0") (d #t) (k 2)) (d (n "sha2") (r "^0.9.1") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "0h0sk15i1qkj3lb4fbsgcsxpm4i628xwp15sml7qrc0f5w1mvnj8") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-6.0.2 (c (n "sha2raw") (v "6.0.2") (d (list (d (n "block-buffer") (r "^0.9") (d #t) (k 0)) (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpuid-bool") (r "^0.1.0") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.9") (d #t) (k 0)) (d (n "digest") (r "^0.9") (f (quote ("dev" "std"))) (d #t) (k 2)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.7.3") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.2.0") (d #t) (k 2)) (d (n "sha2") (r "^0.9.1") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "040y0nl1vafrb5qhllfp5qvxhnrg66n0ram9fhlk68y7n0lr5yca") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-6.1.0 (c (n "sha2raw") (v "6.1.0") (d (list (d (n "block-buffer") (r "^0.9") (d #t) (k 0)) (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpuid-bool") (r "^0.1.0") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.9") (d #t) (k 0)) (d (n "digest") (r "^0.9") (f (quote ("dev" "std"))) (d #t) (k 2)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.7.3") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.2.0") (d #t) (k 2)) (d (n "sha2") (r "^0.9.1") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "15fkwd8rqvdr7s7ci0ddpj4mfpmh9d21lpamw32h15d63zq0ny7w") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-6.1.1 (c (n "sha2raw") (v "6.1.1") (d (list (d (n "block-buffer") (r "^0.9") (d #t) (k 0)) (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpuid-bool") (r "^0.1.0") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.9") (d #t) (k 0)) (d (n "digest") (r "^0.9") (f (quote ("dev" "std"))) (d #t) (k 2)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.7.3") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.2.0") (d #t) (k 2)) (d (n "sha2") (r "^0.9.1") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "0pn4wnps54m795qp8br766kpcdvwksylri5mzhp22yff4ixbdqm6") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-7.0.0 (c (n "sha2raw") (v "7.0.0") (d (list (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpufeatures") (r "^0.2.2") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.10.3") (d #t) (k 0)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.8.5") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.3.0") (d #t) (k 2)) (d (n "sha2") (r "^0.10.2") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "1r4aixcsrdk2kmbhlyviyij797igi16j25gizdw2k78shbhmkfbs") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-8.0.0 (c (n "sha2raw") (v "8.0.0") (d (list (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpufeatures") (r "^0.2.2") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.10.3") (d #t) (k 0)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.8.5") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.3.0") (d #t) (k 2)) (d (n "sha2") (r "^0.10.2") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "1hqwyh4kikfrzljyc91gql6h89agxkibarxbhf37h0mk64gf94dk") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-9.0.0 (c (n "sha2raw") (v "9.0.0") (d (list (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpufeatures") (r "^0.2.2") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.10.3") (d #t) (k 0)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.8.5") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.3.0") (d #t) (k 2)) (d (n "sha2") (r "^0.10.2") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "00didm8jw2xxr338z8qlmqiifmz74lczqk71c5gd54dv9v3lbv6i") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-10.0.0 (c (n "sha2raw") (v "10.0.0") (d (list (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpufeatures") (r "^0.2.2") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.10.3") (d #t) (k 0)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.8.5") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.3.0") (d #t) (k 2)) (d (n "sha2") (r "^0.10.2") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "1v1klqp21xy3pnx1rrc95kgi12d8pv4ldki00rajif2pyhhncgcx") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-11.0.0 (c (n "sha2raw") (v "11.0.0") (d (list (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpufeatures") (r "^0.2.2") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.10.3") (d #t) (k 0)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.8.5") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.3.0") (d #t) (k 2)) (d (n "sha2") (r "^0.10.2") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "1v5294rb2gsqqcc1yqns2qq2kkhmlwg9ndx1a6av6cv8anzvf0mm") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-11.1.0 (c (n "sha2raw") (v "11.1.0") (d (list (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpufeatures") (r "^0.2.2") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.10.3") (d #t) (k 0)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.8.5") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.3.0") (d #t) (k 2)) (d (n "sha2") (r "^0.10.2") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "1phkwgs53d577wq1r7d72cvw9bj20dlvd00zvbszxvffn7qi0lxh") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-12.0.0 (c (n "sha2raw") (v "12.0.0") (d (list (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpufeatures") (r "^0.2.2") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.10.3") (d #t) (k 0)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.8.5") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.3.0") (d #t) (k 2)) (d (n "sha2") (r "^0.10.2") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "1qb40wzjl11xyn2fccrsl5j5rspikac84hw4lcf7lzqd1wlddppy") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-13.0.0 (c (n "sha2raw") (v "13.0.0") (d (list (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpufeatures") (r "^0.2.2") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.10.3") (d #t) (k 0)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.8.5") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.3.0") (d #t) (k 2)) (d (n "sha2") (r "^0.10.2") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "0hzxbnrpfi591llkjjwp5ibq8bpn3ias3f3xkibqghrai67d0gjy") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

(define-public crate-sha2raw-13.0.1 (c (n "sha2raw") (v "13.0.1") (d (list (d (n "byteorder") (r "^1.3.4") (d #t) (k 0)) (d (n "cpufeatures") (r "^0.2.2") (d #t) (t "cfg(target_arch = \"x86_64\")") (k 0)) (d (n "digest") (r "^0.10.3") (d #t) (k 0)) (d (n "fake-simd") (r "^0.1") (d #t) (k 0)) (d (n "lazy_static") (r "^1.4.0") (d #t) (k 0)) (d (n "opaque-debug") (r "^0.3") (d #t) (k 0)) (d (n "rand") (r "^0.8.5") (d #t) (k 2)) (d (n "rand_xorshift") (r "^0.3.0") (d #t) (k 2)) (d (n "sha2") (r "^0.10.2") (d #t) (k 2)) (d (n "sha2-asm") (r "^0.6") (o #t) (d #t) (k 0)))) (h "07gk175jpmsz6any4n4qhqif3gsdqlv8sj86cc2a2ql0919hvyy4") (f (quote (("default" "asm") ("asm" "sha2-asm"))))))

