The following files were generated for 'chipscope_icon2' in directory
/home/ignaciotb/Documents/Semester2/EMB3/VHDL/vga_pong/EMB3-PROJECT/emb3_board_test/ipcore_dir/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * chipscope_icon2.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * chipscope_icon2.constraints/chipscope_icon2.ucf
   * chipscope_icon2.constraints/chipscope_icon2.xdc
   * chipscope_icon2.ngc
   * chipscope_icon2.ucf
   * chipscope_icon2.vhd
   * chipscope_icon2.vho
   * chipscope_icon2.xdc
   * chipscope_icon2_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * chipscope_icon2.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * chipscope_icon2.gise
   * chipscope_icon2.xise

Deliver Readme:
   Readme file for the IP.

   * chipscope_icon2_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * chipscope_icon2_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

