Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: Binary_to_7segment.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Binary_to_7segment.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Binary_to_7segment"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Binary_to_7segment
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "seven_segment_driver.v" in library work
Compiling verilog file "Binary_to_BCD.v" in library work
Module <seven_segment_driver> compiled
Compiling verilog file "Binary_to_7segment.v" in library work
Module <Binary_to_BCD> compiled
Module <Binary_to_7segment> compiled
No errors in compilation
Analysis of file <"Binary_to_7segment.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Binary_to_7segment> in library <work>.

Analyzing hierarchy for module <Binary_to_BCD> in library <work>.

Analyzing hierarchy for module <seven_segment_driver> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Binary_to_7segment>.
Module <Binary_to_7segment> is correct for synthesis.
 
Analyzing module <Binary_to_BCD> in library <work>.
	Enabling task <BCD_task>.
Module <Binary_to_BCD> is correct for synthesis.
 
Analyzing module <seven_segment_driver> in library <work>.
	Calling function <bcd_to_7segment>.
	Calling function <bcd_to_7segment>.
	Calling function <bcd_to_7segment>.
	Calling function <bcd_to_7segment>.
Module <seven_segment_driver> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Binary_to_BCD>.
    Related source file is "Binary_to_BCD.v".
WARNING:Xst:646 - Signal <temp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit adder for signal <$add0000> created at line 22.
    Found 4-bit adder for signal <$add0001> created at line 22.
    Found 4-bit adder for signal <$add0002> created at line 22.
    Found 4-bit adder for signal <$add0003> created at line 20.
    Found 4-bit adder for signal <$add0004> created at line 22.
    Found 4-bit adder for signal <$add0005> created at line 20.
    Found 4-bit adder for signal <$add0006> created at line 22.
    Found 4-bit comparator greater for signal <temp$cmp_gt0000> created at line 21.
    Found 4-bit comparator greater for signal <temp$cmp_gt0001> created at line 21.
    Found 4-bit comparator greater for signal <temp$cmp_gt0002> created at line 21.
    Found 4-bit comparator greater for signal <temp$cmp_gt0003> created at line 19.
    Found 4-bit comparator greater for signal <temp$cmp_gt0004> created at line 21.
    Found 4-bit comparator greater for signal <temp$cmp_gt0005> created at line 19.
    Found 4-bit comparator greater for signal <temp$cmp_gt0006> created at line 21.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <Binary_to_BCD> synthesized.


Synthesizing Unit <seven_segment_driver>.
    Related source file is "seven_segment_driver.v".
    Found 16x7-bit ROM for signal <bcd_to_7segment/1/bcd_to_7segment>.
    Found 16x7-bit ROM for signal <bcd_to_7segment/2/bcd_to_7segment>.
    Found 16x7-bit ROM for signal <bcd_to_7segment/3/bcd_to_7segment>.
    Found 7-bit register for signal <seg_data>.
    Found 4-bit register for signal <AN_value>.
    Found 1-of-4 decoder for signal <AN_value$mux0000> created at line 41.
    Found 20-bit up counter for signal <count>.
    Found 7-bit 4-to-1 multiplexer for signal <seg_data$mux0000> created at line 41.
    Summary:
	inferred   3 ROM(s).
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <seven_segment_driver> synthesized.


Synthesizing Unit <Binary_to_7segment>.
    Related source file is "Binary_to_7segment.v".
Unit <Binary_to_7segment> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x7-bit ROM                                          : 3
# Adders/Subtractors                                   : 7
 4-bit adder                                           : 7
# Counters                                             : 1
 20-bit up counter                                     : 1
# Registers                                            : 2
 4-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 7
 4-bit comparator greater                              : 7
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x7-bit ROM                                          : 3
# Adders/Subtractors                                   : 7
 4-bit adder                                           : 7
# Counters                                             : 1
 20-bit up counter                                     : 1
# Registers                                            : 11
 Flip-Flops                                            : 11
# Comparators                                          : 7
 4-bit comparator greater                              : 7
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Binary_to_7segment> ...

Optimizing unit <Binary_to_BCD> ...

Optimizing unit <seven_segment_driver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Binary_to_7segment, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Binary_to_7segment.ngr
Top Level Output File Name         : Binary_to_7segment
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 161
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 19
#      LUT2                        : 26
#      LUT3                        : 5
#      LUT4                        : 54
#      LUT4_L                      : 4
#      MUXCY                       : 24
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 31
#      FDC                         : 20
#      FDCE                        : 10
#      FDPE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 9
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       60  out of    960     6%  
 Number of Slice Flip Flops:             31  out of   1920     1%  
 Number of 4 input LUTs:                111  out of   1920     5%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of     83    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 31    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------+------------------------+-------+
Control Signal                         | Buffer(FF name)        | Load  |
---------------------------------------+------------------------+-------+
btss/reset_inv(btss/reset_inv1_INV_0:O)| NONE(btss/AN_value_0)  | 31    |
---------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.650ns (Maximum Frequency: 176.988MHz)
   Minimum input arrival time before clock: 14.497ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.650ns (frequency: 176.988MHz)
  Total number of paths / destination ports: 864 / 42
-------------------------------------------------------------------------
Delay:               5.650ns (Levels of Logic = 3)
  Source:            btss/count_19 (FF)
  Destination:       btss/seg_data_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: btss/count_19 to btss/seg_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.514   0.925  btss/count_19 (btss/count_19)
     LUT4:I3->O            1   0.612   0.000  btss/count_cmp_eq0000_wg_lut<4> (btss/count_cmp_eq0000_wg_lut<4>)
     MUXCY:S->O           21   0.752   0.959  btss/count_cmp_eq0000_wg_cy<4> (btss/count_cmp_eq0000)
     INV:I->O             11   0.612   0.793  btss/count_cmp_eq0000_inv1_INV_0 (btss/count_cmp_eq0000_inv)
     FDCE:CE                   0.483          btss/AN_value_0
    ----------------------------------------
    Total                      5.650ns (2.973ns logic, 2.677ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8833 / 7
-------------------------------------------------------------------------
Offset:              14.497ns (Levels of Logic = 12)
  Source:            Binary<6> (PAD)
  Destination:       btss/seg_data_4 (FF)
  Destination Clock: clk rising

  Data Path: Binary<6> to btss/seg_data_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.106   0.795  Binary_6_IBUF (Binary_6_IBUF)
     LUT4:I0->O            9   0.612   0.766  btb/temp_mux00041 (btb/temp_mux0004)
     LUT4:I1->O            6   0.612   0.721  btb/temp_mux000811 (btb/N7)
     LUT3:I0->O            4   0.612   0.502  btb/temp_mux001811 (btb/N3)
     LUT4:I3->O            7   0.612   0.632  btb/temp_mux00161 (btb/Madd__add0005_cy<0>)
     LUT4:I2->O            1   0.612   0.509  btb/Madd__add0005_cy<1>11 (btb/Madd__add0005_cy<1>)
     LUT3:I0->O            4   0.612   0.502  btb/temp_mux002036_SW0 (N15)
     LUT4:I3->O            6   0.612   0.721  btb/temp_mux002036 (BCD<8>)
     LUT4:I0->O            7   0.612   0.632  btb/temp_mux00221 (BCD<6>)
     LUT4:I2->O            1   0.612   0.360  btss/Mmux_seg_data_mux00001065 (btss/Mmux_seg_data_mux00001065)
     LUT4_L:I3->LO         1   0.612   0.252  btss/Mmux_seg_data_mux00001038_SW0 (N11)
     LUT4:I0->O            1   0.612   0.000  btss/Mmux_seg_data_mux00001077 (btss/seg_data_mux0000<4>)
     FDCE:D                    0.268          btss/seg_data_4
    ----------------------------------------
    Total                     14.497ns (8.106ns logic, 6.391ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            btss/seg_data_6 (FF)
  Destination:       cathode_data<6> (PAD)
  Source Clock:      clk rising

  Data Path: btss/seg_data_6 to cathode_data<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.514   0.357  btss/seg_data_6 (btss/seg_data_6)
     OBUF:I->O                 3.169          cathode_data_6_OBUF (cathode_data<6>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 29.00 secs
Total CPU time to Xst completion: 29.63 secs
 
--> 

Total memory usage is 4581408 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

