<html>

<head>
<meta http-equiv=Content-Type content="text/html; charset=windows-1252">
<meta name=Generator content="Microsoft Word 15 (filtered)">
<style>
<!--
 /* Font Definitions */
 @font-face
	{font-family:"Cambria Math";
	panose-1:2 4 5 3 5 4 6 3 2 4;}
@font-face
	{font-family:Calibri;
	panose-1:2 15 5 2 2 2 4 3 2 4;}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{margin-top:0in;
	margin-right:0in;
	margin-bottom:10.0pt;
	margin-left:0in;
	line-height:115%;
	font-size:11.0pt;
	font-family:"Calibri",sans-serif;}
p
	{margin-right:0in;
	margin-left:0in;
	font-size:12.0pt;
	font-family:"Times New Roman",serif;}
.MsoChpDefault
	{font-family:"Calibri",sans-serif;}
.MsoPapDefault
	{margin-bottom:10.0pt;
	line-height:115%;}
@page WordSection1
	{size:595.3pt 841.9pt;
	margin:1.0in 1.0in 1.0in 1.0in;}
div.WordSection1
	{page:WordSection1;}
-->
</style>

</head>

<body lang=EN-US>

<div class=WordSection1>

<p class=MsoNormal align=center style='margin-bottom:0in;margin-bottom:.0001pt;
text-align:center;line-height:normal'><b><span lang=EN-IN style='font-size:
14.0pt;font-family:"Times New Roman",serif;color:blue'>PRE-TEST</span></b></p>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;line-height:
normal'><b><span lang=EN-IN style='font-size:14.0pt;font-family:"Times New Roman",serif'>Perform
the following assignments using simulator and discuss the results in your peer
groups or with your Faculty:</span></b></p>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;line-height:
normal'><span lang=EN-IN style='font-size:14.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=671
 style='width:503.6pt;border:outset black 1.0pt'>
 <tr>
  <td width=131 valign=top style='width:98.6pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Assignment #1</span></p>
  </td>
  <td width=539 valign=top style='width:404.05pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>a. Prepare a truth table for the following figure:</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN><img width=495 height=228
  src="pre_files/image001.png"></span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>b. Write down the equation for the output.</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><i><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>Note: The div block (Y connector) represented in the
  above diagram is to indicate that a particular input say A<sub>1</sub> is
  connected as input to both the gates (NAND &amp; NOR).The output of AND gate
  is given to a Green LED.</span></i></p>
  </td>
  <td style='border:none;border-bottom:outset black 1.0pt' width=1><p class='MsoNormal'>&nbsp;</td>
 </tr>
 <tr>
  <td width=131 valign=top style='width:98.6pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Assignment #2</span></p>
  </td>
  <td width=540 colspan=2 valign=top style='width:405.0pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>Build the logic circuit in Assignment #1.</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>Simulate and Verify the function of the circuit.</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>Can you suggest which logic gate can replace this entire
  logic circuit?</span></p>
  </td>
 </tr>
 <tr>
  <td width=131 valign=top style='width:98.6pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Assignment #3</span></p>
  </td>
  <td width=540 colspan=2 valign=top style='width:405.0pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>a. Build the logic circuit given below:</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN><img width=505 height=229
  src="pre_files/image002.png"></span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>b. Write down the equation for the output.</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>c. Simulate and Verify the operation of the circuit.</span></p>
  </td>
 </tr>
 <tr>
  <td width=131 valign=top style='width:98.6pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Assignment #4</span></p>
  </td>
  <td width=540 colspan=2 valign=top style='width:405.0pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>a. Build the
  logic circuit given below:</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN><img
  width=506 height=358 src="pre_files/image003.png"></span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>b. Write down
  the output equations for all four outputs.</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>c. Simulate and
  Verify the operation of the circuit.</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>d. State does
  this circuit work as a Decoder?</span></p>
  </td>
 </tr>
</table>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;line-height:
normal'><span lang=EN-IN style='font-size:14.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=668
 style='width:501.05pt;border:outset black 1.0pt'>
 <tr>
  <td width=143 valign=top style='width:107.6pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Assignment #5</span></p>
  </td>
  <td width=525 valign=top style='width:393.45pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>A novice was
  building an application in phases; while doing so he built the following
  digital circuit:</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'><img width=515
  height=268 src="pre_files/image004.jpg">a. Build this circuit and observe the
  output.</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>b. Analyse the
  circuit and write the final simplified expression for the output Y.</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>c. What are your
  suggestions to the novice about the circuit?</span></p>
  </td>
 </tr>
 <tr>
  <td width=143 valign=top style='width:107.6pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Assignment #6</span></p>
  </td>
  <td width=525 valign=top style='width:393.45pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Refer Assignment
  #5. If all NAND gates are replaced by NOR gates, what is the output Y?</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>a. Logic 0</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>b. Logic 1</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>c. Y = A<sub>1</sub>.B<sub>1</sub></span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>d. Y = A<sub>1</sub>
  + B<sub>1</sub></span></p>
  </td>
 </tr>
 <tr>
  <td width=143 valign=top style='width:107.6pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Assignment #7</span></p>
  </td>
  <td width=525 valign=top style='width:393.45pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>The performance
  of a digital circuit to be used in printing machine is described using a
  Boolean expression:</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Y = AC + BC' + 
  A'BC</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>a. Analyse and Prepare
  a function table for the same.</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>b. Build and
  Simulate the above circuit and verify its operation.</span></p>
  </td>
 </tr>
 <tr>
  <td width=143 valign=top style='width:107.6pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Assignment #8</span></p>
  </td>
  <td width=525 valign=top style='width:393.45pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>a. Draw the circuit diagram to implement the
  expression:</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>Y = (A + B)(B' + C)</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>b. Implement the circuit, simulate and verify the
  output.</span></p>
  </td>
 </tr>
 <tr>
  <td width=143 valign=top style='width:107.6pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Assignment #9</span></p>
  </td>
  <td width=525 valign=top style='width:393.45pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>a. Draw  the circuit diagram that implements the
  expression:</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>Y = A'BC(A+D)' using gates with not more than two
  inputs.</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>b. Simulate the circuit and observe the output.</span></p>
  </td>
 </tr>
 <tr>
  <td width=143 valign=top style='width:107.6pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Assignment #10</span></p>
  </td>
  <td width=525 valign=top style='width:393.45pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>Application: Majority Circuit</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>a. Design a logic circuit that has three inputs A, B
  and C and whose output will be HIGH only when a majority of the inputs are
  HIGH.</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>b. Implement the Majority circuit using two-input:</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>i) AOI logic (AND, OR, Invert gates only).</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>ii) NAND gates only.</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>iii) Using NOR gates only.</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>c. State which of the above designs requires a
  minimum gate count?</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>&nbsp;</span></p>
  </td>
 </tr>
</table>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;line-height:
normal'><span lang=EN-IN style='font-size:14.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

</div>

</body>

</html>
