module fsm#(parameter WIDTH = 16)
input wire clk;
input wire reset;
output reg [WIDTH-1:0] D;
always @(posedge clk)
if (reset)
 D <= 0;
 else 
 D <= D+1;
endmodule
