# ä»‹ç´¹
 
1. ä½¿ç”¨multichannel sequenceræ§åˆ¶å¤šå€‹UVC  
2. å‰µå»º & é€£æ¥multichannel sequencer
3. å®šç¾©multichannel sequencer


ä¸€é–‹å§‹æ¥­ç•Œç¿’æ…£æŠŠæ§åˆ¶å¤šå€‹UVCçš„sequencer/sequenceå«åšvirtual sequencer, virtual sequenceï¼Œä½†å› ç‚ºvirtualæ—©æœ‰å®šç¾©ï¼Œæ‰€ä»¥é€™å€‹åå­—æœƒå¾ˆæ··æ·†
ç¾åœ¨IEEE 1800.2æ”¹è¡“èªå«åšmultichannel sequencer

---
 
## ğŸ“Œ å…§å®¹é‡é»
ç‚ºä»€éº¼éœ€è¦UVC multichannel sequence?  
A: è®“ä¸€å€‹ä¸Šå±¤sequenceï¼Œèƒ½å•Ÿå‹•å¤šå€‹sequenceï¼Œè®“ä¸åŒå€‹sequencerä½¿ç”¨
1. éœ€è¦è·¨å¤šå€‹UVCåŒæ­¥è¡Œç‚º e.g. ä¸€é‚Šé€AXIã€ä¸€é‚Šè§€å¯ŸAPB
2. å°‡è³‡æ–™åˆ†é…åˆ°å¤šå€‹input port

ğŸ¯ å¯¦å‹™ä¸Šçš„é‡è¦çµè«–
è™›æ“¬ sequence çš„å¿…è¦æ€§ï¼Œä¾†è‡ªã€Œè¦è·¨å¤šå€‹ UVC åŒæ­¥æ§åˆ¶ã€çš„éœ€æ±‚
ä¸æ˜¯æ‰€æœ‰ UVC éƒ½è¦æ›é€²è™›æ“¬ sequencerï¼
å¦‚æœæŸå€‹ UVC åªè·‘ä¸€æ¢å›ºå®š sequence æˆ–åªè² è²¬ responseï¼Œå°±ä¸éœ€è¦ç‰¹åˆ¥æ§åˆ¶


### ä¸€ã€å¦‚ä½•å»ºç«‹Multichannel Sequencer/Sequence
 
#### 1. æ­¥é©Ÿèªªæ˜
1. å»ºä¸€å€‹ multichannel sequencer classï¼ŒåŠ å…¥ handle  
![image](https://github.com/user-attachments/assets/a15cedf0-270f-41f0-a3a4-67aa08431629)  
é€™å€‹æ˜¯virtual sequencerï¼Œä¸è™•ç†itemï¼Œæ‰€ä»¥ä¸ç”¨åƒæ•¸ã€‚
  
2. å»º multichannel sequenceï¼Œå‘¼å«å„å€‹å­ sequence  
![image](https://github.com/user-attachments/assets/d11c939f-a75f-4c59-9dca-56508d5a79b3)  
é€™æ­¥ä½¿ç”¨p_sequenceré€£æ¥æ™‚ï¼Œè¨˜å¾—è¦å…ˆå®£å‘Šp_sequencer  
è¦è¨˜å¾—multichannel sequenceä¹Ÿæ˜¯ä¸€ç¨®object  
æœ€å¾Œåœ¨bodyä½¿ç”¨uvm_do_onä¾†é€£æ¥p_sequencer & sequence

3. åœ¨envä¸­å»ºå¥½ sequencerï¼Œä¸¦é€£æ¥å„ UVC çš„ sequencer  
![image](https://github.com/user-attachments/assets/8666487e-f7f1-4f1b-ac05-2ee28f53f1f9)

4. åœ¨ test ä¸­è¨­å®š default sequenceï¼Œä¸¦å–æ¶ˆ UVC çš„ local control  
![image](https://github.com/user-attachments/assets/5c07f63c-cf13-4551-b11a-5ed65dc1f71a)


#### 2. Multichannel Sequence Objections
åœ¨ UVM ä¸­ï¼Œrun_phase ç­‰ phase æ˜¯ "objection-based" çš„ï¼š
phase åªæœƒåœ¨ æ²’äººå† raise objection æ™‚çµæŸã€‚
å¦‚æœä½ åœ¨ virtual sequence è£¡æ²’æœ‰ raise objectionï¼Œé‚£æ•´å€‹æ¸¬è©¦å¯èƒ½æœƒéæ—©çµæŸï¼Œé€ æˆï¼š
å­ sequence é‚„æ²’è·‘å®Œå°± simulation åœæ­¢ï¼Œçœ‹èµ·ä¾†åƒæ˜¯ DUT æ²’åæ‡‰ï¼Œå¯¦éš›æ˜¯ test æ²’æ’ä½

å»ºè­°ä½œæ³•:
å¦‚æ­¤ä¸€ä¾†ä¸ç”¨æ¯ä¸€å€‹sequenceéƒ½è¦å¯«raise/drop objection
1. å®£å‘Šbase class
```systemverilog
class base_mcseq extends uvm_sequence;

  virtual task pre_body();
    if (starting_phase != null)
      starting_phase.raise_objection(this, get_type_name());
  endtask

  virtual task post_body();
    if (starting_phase != null)
      starting_phase.drop_objection(this, get_type_name());
  endtask

endclass
```

2. Multichannel Sequenceç¹¼æ‰¿æ­¤class
class router_mcseq extends base_mcseq; 

