`timescale 1ns / 1ps

module cpu_tb;

reg clk;
reg rst;
wire [15:0] y;

cpu uut (.clk(clk),.rst(rst),.y(y));
initial begin
clk=0;
forever #5 clk=~clk; 
end

initial begin
rst = 1;
#10;
rst = 0;
#1000;
$finish;
end


endmodule
