// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module adpcm_main_encode (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        xin1,
        xin2,
        tqmf_address0,
        tqmf_ce0,
        tqmf_we0,
        tqmf_d0,
        tqmf_q0,
        tqmf_address1,
        tqmf_ce1,
        tqmf_we1,
        tqmf_d1,
        tqmf_q1,
        h_address0,
        h_ce0,
        h_q0,
        h_address1,
        h_ce1,
        h_q1,
        delay_bpl_address0,
        delay_bpl_ce0,
        delay_bpl_we0,
        delay_bpl_d0,
        delay_bpl_q0,
        delay_dltx_address0,
        delay_dltx_ce0,
        delay_dltx_we0,
        delay_dltx_d0,
        delay_dltx_q0,
        delay_dltx_address1,
        delay_dltx_ce1,
        delay_dltx_we1,
        delay_dltx_d1,
        delay_dltx_q1,
        rlt1_i,
        rlt1_o,
        rlt1_o_ap_vld,
        al1_i,
        al1_o,
        al1_o_ap_vld,
        rlt2_i,
        rlt2_o,
        rlt2_o_ap_vld,
        al2_i,
        al2_o,
        al2_o_ap_vld,
        detl_i,
        detl_o,
        detl_o_ap_vld,
        il,
        il_ap_vld,
        qq4_code4_table_address0,
        qq4_code4_table_ce0,
        qq4_code4_table_q0,
        nbl_i,
        nbl_o,
        nbl_o_ap_vld,
        wl_code_table_address0,
        wl_code_table_ce0,
        wl_code_table_q0,
        ilb_table_address0,
        ilb_table_ce0,
        ilb_table_q0,
        ilb_table_address1,
        ilb_table_ce1,
        ilb_table_q1,
        plt1_i,
        plt1_o,
        plt1_o_ap_vld,
        plt2_i,
        plt2_o,
        plt2_o_ap_vld,
        delay_bph_address0,
        delay_bph_ce0,
        delay_bph_we0,
        delay_bph_d0,
        delay_bph_q0,
        delay_dhx_address0,
        delay_dhx_ce0,
        delay_dhx_we0,
        delay_dhx_d0,
        delay_dhx_q0,
        delay_dhx_address1,
        delay_dhx_ce1,
        delay_dhx_we1,
        delay_dhx_d1,
        delay_dhx_q1,
        rh1_i,
        rh1_o,
        rh1_o_ap_vld,
        ah1_i,
        ah1_o,
        ah1_o_ap_vld,
        rh2_i,
        rh2_o,
        rh2_o_ap_vld,
        ah2_i,
        ah2_o,
        ah2_o_ap_vld,
        deth_i,
        deth_o,
        deth_o_ap_vld,
        nbh_i,
        nbh_o,
        nbh_o_ap_vld,
        ph1_i,
        ph1_o,
        ph1_o_ap_vld,
        ph2_i,
        ph2_o,
        ph2_o_ap_vld,
        ap_return
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] xin1;
input  [31:0] xin2;
output  [4:0] tqmf_address0;
output   tqmf_ce0;
output   tqmf_we0;
output  [31:0] tqmf_d0;
input  [31:0] tqmf_q0;
output  [4:0] tqmf_address1;
output   tqmf_ce1;
output   tqmf_we1;
output  [31:0] tqmf_d1;
input  [31:0] tqmf_q1;
output  [4:0] h_address0;
output   h_ce0;
input  [14:0] h_q0;
output  [4:0] h_address1;
output   h_ce1;
input  [14:0] h_q1;
output  [2:0] delay_bpl_address0;
output   delay_bpl_ce0;
output   delay_bpl_we0;
output  [31:0] delay_bpl_d0;
input  [31:0] delay_bpl_q0;
output  [2:0] delay_dltx_address0;
output   delay_dltx_ce0;
output   delay_dltx_we0;
output  [15:0] delay_dltx_d0;
input  [15:0] delay_dltx_q0;
output  [2:0] delay_dltx_address1;
output   delay_dltx_ce1;
output   delay_dltx_we1;
output  [15:0] delay_dltx_d1;
input  [15:0] delay_dltx_q1;
input  [30:0] rlt1_i;
output  [30:0] rlt1_o;
output   rlt1_o_ap_vld;
input  [15:0] al1_i;
output  [15:0] al1_o;
output   al1_o_ap_vld;
input  [30:0] rlt2_i;
output  [30:0] rlt2_o;
output   rlt2_o_ap_vld;
input  [14:0] al2_i;
output  [14:0] al2_o;
output   al2_o_ap_vld;
input  [14:0] detl_i;
output  [14:0] detl_o;
output   detl_o_ap_vld;
output  [5:0] il;
output   il_ap_vld;
output  [3:0] qq4_code4_table_address0;
output   qq4_code4_table_ce0;
input  [15:0] qq4_code4_table_q0;
input  [14:0] nbl_i;
output  [14:0] nbl_o;
output   nbl_o_ap_vld;
output  [3:0] wl_code_table_address0;
output   wl_code_table_ce0;
input  [12:0] wl_code_table_q0;
output  [4:0] ilb_table_address0;
output   ilb_table_ce0;
input  [11:0] ilb_table_q0;
output  [4:0] ilb_table_address1;
output   ilb_table_ce1;
input  [11:0] ilb_table_q1;
input  [31:0] plt1_i;
output  [31:0] plt1_o;
output   plt1_o_ap_vld;
input  [31:0] plt2_i;
output  [31:0] plt2_o;
output   plt2_o_ap_vld;
output  [2:0] delay_bph_address0;
output   delay_bph_ce0;
output   delay_bph_we0;
output  [31:0] delay_bph_d0;
input  [31:0] delay_bph_q0;
output  [2:0] delay_dhx_address0;
output   delay_dhx_ce0;
output   delay_dhx_we0;
output  [15:0] delay_dhx_d0;
input  [15:0] delay_dhx_q0;
output  [2:0] delay_dhx_address1;
output   delay_dhx_ce1;
output   delay_dhx_we1;
output  [15:0] delay_dhx_d1;
input  [15:0] delay_dhx_q1;
input  [30:0] rh1_i;
output  [30:0] rh1_o;
output   rh1_o_ap_vld;
input  [15:0] ah1_i;
output  [15:0] ah1_o;
output   ah1_o_ap_vld;
input  [30:0] rh2_i;
output  [30:0] rh2_o;
output   rh2_o_ap_vld;
input  [14:0] ah2_i;
output  [14:0] ah2_o;
output   ah2_o_ap_vld;
input  [14:0] deth_i;
output  [14:0] deth_o;
output   deth_o_ap_vld;
input  [14:0] nbh_i;
output  [14:0] nbh_o;
output   nbh_o_ap_vld;
input  [31:0] ph1_i;
output  [31:0] ph1_o;
output   ph1_o_ap_vld;
input  [31:0] ph2_i;
output  [31:0] ph2_o;
output   ph2_o_ap_vld;
output  [7:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[4:0] tqmf_address0;
reg tqmf_ce0;
reg tqmf_we0;
reg[4:0] tqmf_address1;
reg tqmf_ce1;
reg tqmf_we1;
reg[31:0] tqmf_d1;
reg h_ce0;
reg h_ce1;
reg[2:0] delay_bpl_address0;
reg delay_bpl_ce0;
reg delay_bpl_we0;
reg[2:0] delay_dltx_address0;
reg delay_dltx_ce0;
reg delay_dltx_we0;
reg delay_dltx_ce1;
reg delay_dltx_we1;
reg[30:0] rlt1_o;
reg rlt1_o_ap_vld;
reg[15:0] al1_o;
reg al1_o_ap_vld;
reg[30:0] rlt2_o;
reg rlt2_o_ap_vld;
reg[14:0] al2_o;
reg al2_o_ap_vld;
reg[14:0] detl_o;
reg detl_o_ap_vld;
reg il_ap_vld;
reg qq4_code4_table_ce0;
reg[14:0] nbl_o;
reg nbl_o_ap_vld;
reg wl_code_table_ce0;
reg ilb_table_ce0;
reg ilb_table_ce1;
reg[31:0] plt1_o;
reg plt1_o_ap_vld;
reg[31:0] plt2_o;
reg plt2_o_ap_vld;
reg[2:0] delay_bph_address0;
reg delay_bph_ce0;
reg delay_bph_we0;
reg[2:0] delay_dhx_address0;
reg delay_dhx_ce0;
reg delay_dhx_we0;
reg delay_dhx_ce1;
reg delay_dhx_we1;
reg[30:0] rh1_o;
reg rh1_o_ap_vld;
reg[15:0] ah1_o;
reg ah1_o_ap_vld;
reg[30:0] rh2_o;
reg rh2_o_ap_vld;
reg[14:0] ah2_o;
reg ah2_o_ap_vld;
reg[14:0] deth_o;
reg deth_o_ap_vld;
reg[14:0] nbh_o;
reg nbh_o_ap_vld;
reg[31:0] ph1_o;
reg ph1_o_ap_vld;
reg[31:0] ph2_o;
reg ph2_o_ap_vld;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_525;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state8;
wire    grp_filtez_fu_430_ap_done;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire   [46:0] trunc_ln255_fu_710_p1;
reg   [46:0] trunc_ln255_reg_2204;
wire    ap_CS_fsm_state5;
wire   [46:0] trunc_ln255_1_fu_714_p1;
reg   [46:0] trunc_ln255_1_reg_2209;
reg   [31:0] tqmf_load_2_reg_2214;
reg   [31:0] tqmf_load_3_reg_2219;
wire   [4:0] trunc_ln269_fu_736_p1;
reg   [4:0] trunc_ln269_reg_2228;
reg   [31:0] trunc_ln1_reg_2238;
reg   [31:0] trunc_ln2_reg_2243;
reg   [10:0] tmp_5_reg_2254;
wire   [31:0] grp_filtez_fu_430_ap_return;
reg   [31:0] tmp_reg_2259;
wire   [30:0] trunc_ln285_fu_927_p1;
reg   [30:0] trunc_ln285_reg_2264;
wire   [31:0] sub_ln285_fu_931_p2;
reg   [31:0] sub_ln285_reg_2269;
reg   [10:0] tmp_8_reg_2283;
wire   [5:0] grp_quantl_fu_440_ap_return;
reg   [5:0] il_assign_reg_2288;
wire    ap_CS_fsm_state9;
reg   [31:0] tmp_2_reg_2303;
wire   [30:0] trunc_ln304_fu_1032_p1;
reg   [30:0] trunc_ln304_reg_2308;
wire   [0:0] tmp_11_fu_1041_p3;
reg   [0:0] tmp_11_reg_2313;
wire   [0:0] icmp_ln311_fu_1091_p2;
reg   [0:0] icmp_ln311_reg_2321;
wire  signed [15:0] trunc_ln5_fu_1110_p4;
reg   [15:0] trunc_ln5_reg_2326;
wire    ap_CS_fsm_state10;
reg   [3:0] trunc_ln8_reg_2331;
wire  signed [31:0] add_ln290_fu_1248_p2;
reg  signed [31:0] add_ln290_reg_2341;
wire   [1:0] add_ln314_fu_1281_p2;
reg   [1:0] add_ln314_reg_2347;
wire  signed [15:0] sext_ln620_1_fu_1325_p1;
reg   [15:0] sext_ln620_1_reg_2352;
reg   [3:0] trunc_ln522_1_reg_2357;
wire  signed [31:0] add_ln317_fu_1467_p2;
reg  signed [31:0] add_ln317_reg_2367;
wire   [0:0] tmp_7_fu_1544_p3;
reg   [0:0] tmp_7_reg_2373;
wire    ap_CS_fsm_state11;
wire   [16:0] apl2_fu_1641_p2;
reg   [16:0] apl2_reg_2378;
wire   [0:0] tmp_13_fu_1719_p3;
reg   [0:0] tmp_13_reg_2384;
wire   [16:0] apl2_3_fu_1816_p2;
reg   [16:0] apl2_3_reg_2389;
wire    grp_filtez_fu_430_ap_start;
wire    grp_filtez_fu_430_ap_idle;
wire    grp_filtez_fu_430_ap_ready;
wire   [2:0] grp_filtez_fu_430_bpl_address0;
wire    grp_filtez_fu_430_bpl_ce0;
reg   [31:0] grp_filtez_fu_430_bpl_q0;
wire   [2:0] grp_filtez_fu_430_dlt_address0;
wire    grp_filtez_fu_430_dlt_ce0;
reg   [15:0] grp_filtez_fu_430_dlt_q0;
wire    grp_quantl_fu_440_ap_start;
wire    grp_quantl_fu_440_ap_done;
wire    grp_quantl_fu_440_ap_idle;
wire    grp_quantl_fu_440_ap_ready;
wire    grp_upzero_fu_452_ap_start;
wire    grp_upzero_fu_452_ap_done;
wire    grp_upzero_fu_452_ap_idle;
wire    grp_upzero_fu_452_ap_ready;
wire   [2:0] grp_upzero_fu_452_dlti_address0;
wire    grp_upzero_fu_452_dlti_ce0;
wire    grp_upzero_fu_452_dlti_we0;
wire   [15:0] grp_upzero_fu_452_dlti_d0;
wire   [2:0] grp_upzero_fu_452_dlti_address1;
wire    grp_upzero_fu_452_dlti_ce1;
wire    grp_upzero_fu_452_dlti_we1;
wire   [15:0] grp_upzero_fu_452_dlti_d1;
wire   [2:0] grp_upzero_fu_452_bli_address0;
wire    grp_upzero_fu_452_bli_ce0;
wire    grp_upzero_fu_452_bli_we0;
wire   [31:0] grp_upzero_fu_452_bli_d0;
wire    grp_upzero_fu_461_ap_start;
wire    grp_upzero_fu_461_ap_done;
wire    grp_upzero_fu_461_ap_idle;
wire    grp_upzero_fu_461_ap_ready;
wire   [2:0] grp_upzero_fu_461_dlti_address0;
wire    grp_upzero_fu_461_dlti_ce0;
wire    grp_upzero_fu_461_dlti_we0;
wire   [15:0] grp_upzero_fu_461_dlti_d0;
wire   [2:0] grp_upzero_fu_461_dlti_address1;
wire    grp_upzero_fu_461_dlti_ce1;
wire    grp_upzero_fu_461_dlti_we1;
wire   [15:0] grp_upzero_fu_461_dlti_d1;
wire   [2:0] grp_upzero_fu_461_bli_address0;
wire    grp_upzero_fu_461_bli_ce0;
wire    grp_upzero_fu_461_bli_we0;
wire   [31:0] grp_upzero_fu_461_bli_d0;
reg    grp_filtez_fu_430_ap_start_reg;
wire   [0:0] icmp_ln269_fu_721_p2;
reg    grp_quantl_fu_440_ap_start_reg;
reg    grp_upzero_fu_452_ap_start_reg;
reg    grp_upzero_fu_461_ap_start_reg;
wire   [63:0] zext_ln243_fu_622_p1;
wire   [0:0] icmp_ln255_fu_601_p2;
wire   [63:0] zext_ln257_fu_634_p1;
wire   [63:0] zext_ln243_1_fu_746_p1;
wire   [63:0] zext_ln243_2_fu_922_p1;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln287_1_fu_1026_p1;
wire   [63:0] zext_ln525_fu_1243_p1;
wire   [63:0] zext_ln525_1_fu_1462_p1;
wire   [30:0] add_ln294_fu_1253_p2;
wire   [15:0] apl1_3_fu_1964_p3;
wire    ap_CS_fsm_state12;
wire   [14:0] apl2_2_fu_1858_p3;
wire   [14:0] shl_ln4_fu_1501_p3;
reg    ap_block_state11_on_subcall_done;
reg    ap_block_state9_on_subcall_done;
wire   [14:0] select_ln515_fu_1209_p3;
wire   [30:0] add_ln321_fu_1472_p2;
wire   [15:0] apl1_7_fu_2109_p3;
wire   [14:0] apl2_5_fu_2003_p3;
wire   [14:0] shl_ln526_1_fu_1676_p3;
wire   [14:0] select_ln624_fu_1428_p3;
reg   [4:0] idx_fu_270;
wire   [4:0] add_ln243_fu_616_p2;
reg   [3:0] i_fu_274;
wire   [3:0] i_11_fu_607_p2;
reg   [49:0] xa_1_fu_278;
wire   [49:0] xa_3_fu_674_p2;
wire  signed [49:0] sext_ln244_fu_575_p1;
wire    ap_CS_fsm_state4;
reg   [49:0] xb_1_fu_282;
wire   [49:0] xb_3_fu_694_p2;
wire  signed [49:0] sext_ln244_1_fu_584_p1;
reg   [5:0] idx118_fu_286;
wire   [5:0] add_ln269_fu_751_p2;
reg   [4:0] i_6_fu_290;
wire   [4:0] i_13_fu_727_p2;
reg  signed [14:0] grp_fu_470_p0;
wire  signed [46:0] sext_ln257_1_fu_665_p1;
wire  signed [46:0] sext_ln479_1_fu_896_p1;
wire  signed [46:0] sext_ln479_3_fu_989_p1;
reg  signed [31:0] grp_fu_470_p1;
wire  signed [46:0] sext_ln257_fu_660_p1;
wire  signed [46:0] sext_ln475_2_fu_891_p1;
wire  signed [46:0] sext_ln475_5_fu_984_p1;
reg  signed [15:0] grp_fu_478_p0;
wire  signed [46:0] sext_ln475_1_fu_878_p1;
wire  signed [46:0] sext_ln475_4_fu_971_p1;
reg  signed [31:0] grp_fu_478_p1;
wire  signed [46:0] sext_ln475_fu_873_p1;
wire  signed [46:0] sext_ln475_3_fu_966_p1;
wire  signed [31:0] mul_ln570_fu_482_p1;
wire  signed [63:0] sext_ln570_fu_1534_p1;
wire  signed [31:0] mul_ln574_fu_486_p1;
wire  signed [31:0] mul_ln570_1_fu_490_p1;
wire  signed [63:0] sext_ln570_2_fu_1709_p1;
wire  signed [31:0] mul_ln574_1_fu_494_p1;
reg  signed [31:0] grp_fu_498_p0;
wire  signed [38:0] sext_ln251_fu_579_p1;
wire  signed [38:0] sext_ln263_fu_767_p1;
wire  signed [6:0] grp_fu_498_p1;
wire   [46:0] grp_fu_470_p2;
wire   [46:0] grp_fu_478_p2;
wire   [46:0] grp_fu_509_p2;
wire   [35:0] shl_ln_fu_545_p3;
wire   [33:0] shl_ln250_1_fu_557_p3;
wire  signed [36:0] sext_ln250_fu_553_p1;
wire  signed [36:0] sext_ln250_1_fu_565_p1;
wire   [36:0] xa_fu_569_p2;
wire   [38:0] grp_fu_498_p2;
wire   [4:0] add_ln257_fu_628_p2;
wire  signed [49:0] sext_ln257_2_fu_670_p1;
wire   [46:0] mul_ln258_fu_474_p2;
wire  signed [49:0] sext_ln258_2_fu_690_p1;
wire   [4:0] add_ln243_1_fu_740_p2;
wire   [35:0] shl_ln2_fu_775_p3;
wire   [33:0] shl_ln263_1_fu_786_p3;
wire  signed [36:0] sext_ln263_2_fu_782_p1;
wire  signed [36:0] sext_ln263_3_fu_793_p1;
wire   [36:0] sub_ln263_fu_797_p2;
wire  signed [46:0] sext_ln263_1_fu_771_p1;
wire  signed [46:0] sext_ln262_fu_803_p1;
wire   [46:0] xb_4_fu_812_p2;
wire   [46:0] xa_4_fu_807_p2;
wire   [46:0] add_ln278_fu_817_p2;
wire   [46:0] sub_ln279_fu_833_p2;
wire   [31:0] pl_fu_865_p3;
wire  signed [15:0] sext_ln475_1_fu_878_p0;
wire   [31:0] pl2_fu_883_p3;
wire  signed [14:0] sext_ln479_1_fu_896_p0;
wire  signed [15:0] tmp_5_fu_901_p1;
wire   [4:0] add_ln243_2_fu_917_p2;
wire   [31:0] grp_fu_529_p2;
wire   [31:0] pl_2_fu_958_p3;
wire  signed [15:0] sext_ln475_4_fu_971_p0;
wire   [31:0] pl2_1_fu_976_p3;
wire  signed [14:0] sext_ln479_3_fu_989_p0;
wire  signed [15:0] tmp_8_fu_994_p1;
wire   [3:0] lshr_ln_fu_1016_p4;
wire   [31:0] sub_ln304_fu_1036_p2;
wire   [14:0] mul_ln310_fu_1057_p0;
wire   [10:0] mul_ln310_fu_1057_p1;
wire   [24:0] mul_ln310_fu_1057_p2;
wire   [12:0] decis_fu_1063_p4;
wire   [31:0] m_fu_1077_p2;
wire   [31:0] m_3_fu_1083_p3;
wire   [31:0] zext_ln310_2_fu_1073_p1;
wire   [14:0] mul_ln287_fu_1104_p1;
wire   [30:0] mul_ln287_fu_1104_p2;
wire   [21:0] shl_ln3_fu_1137_p3;
wire   [22:0] zext_ln511_1_fu_1145_p1;
wire   [22:0] zext_ln511_fu_1133_p1;
wire   [22:0] sub_ln511_fu_1149_p2;
wire   [15:0] trunc_ln6_fu_1155_p4;
wire  signed [16:0] sext_ln512_1_fu_1169_p1;
wire  signed [16:0] sext_ln512_fu_1165_p1;
wire  signed [16:0] add_ln512_fu_1173_p2;
wire  signed [31:0] sext_ln509_fu_1179_p1;
wire   [0:0] tmp_4_fu_1183_p3;
wire   [16:0] select_ln513_fu_1191_p3;
wire   [0:0] icmp_ln515_fu_1203_p2;
wire   [14:0] trunc_ln509_fu_1199_p1;
wire   [4:0] wd1_fu_1223_p4;
wire  signed [31:0] sext_ln287_1_fu_1121_p1;
wire  signed [30:0] sext_ln511_fu_1125_p1;
wire   [1:0] select_ln311_fu_1274_p3;
wire   [1:0] select_ln305_fu_1264_p3;
wire  signed [13:0] tmp_1_fu_1287_p6;
wire   [14:0] mul_ln314_fu_1305_p1;
wire   [28:0] mul_ln314_fu_1305_p2;
wire  signed [13:0] trunc_ln7_fu_1311_p4;
wire   [21:0] shl_ln7_fu_1342_p3;
wire   [22:0] zext_ln620_1_fu_1350_p1;
wire   [22:0] zext_ln620_fu_1338_p1;
wire   [22:0] sub_ln620_fu_1354_p2;
wire   [15:0] wd_fu_1360_p4;
wire   [10:0] tmp_3_fu_1374_p6;
wire  signed [16:0] sext_ln618_fu_1370_p1;
wire  signed [16:0] sext_ln621_fu_1388_p1;
wire  signed [16:0] add_ln621_fu_1392_p2;
wire  signed [31:0] sext_ln617_fu_1398_p1;
wire   [0:0] tmp_12_fu_1402_p3;
wire   [16:0] select_ln622_fu_1410_p3;
wire   [0:0] icmp_ln624_fu_1422_p2;
wire   [14:0] trunc_ln617_fu_1418_p1;
wire   [4:0] wd1_1_fu_1442_p4;
wire  signed [31:0] sext_ln314_1_fu_1321_p1;
wire  signed [30:0] sext_ln620_fu_1330_p1;
wire  signed [14:0] sext_ln479_fu_1483_p0;
wire   [3:0] sub_ln525_fu_1486_p2;
wire   [11:0] sub_ln525cast_fu_1491_p1;
wire   [11:0] wd3_fu_1495_p2;
wire  signed [15:0] wd2_fu_1523_p1;
wire   [17:0] wd2_fu_1523_p3;
wire   [63:0] mul_ln570_fu_482_p2;
wire  signed [18:0] sext_ln566_fu_1530_p1;
wire   [18:0] sub_ln571_fu_1552_p2;
wire  signed [11:0] sext_ln572_fu_1558_p1;
wire   [11:0] tmp_6_fu_1561_p4;
wire   [11:0] select_ln570_fu_1571_p3;
wire   [63:0] mul_ln574_fu_486_p2;
wire  signed [14:0] shl_ln5_fu_1596_p1;
wire   [21:0] shl_ln5_fu_1596_p3;
wire  signed [22:0] sext_ln580_fu_1603_p1;
wire  signed [22:0] sext_ln479_fu_1483_p1;
wire   [22:0] sub_ln580_fu_1607_p2;
wire   [15:0] trunc_ln_fu_1613_p4;
wire   [0:0] tmp_10_fu_1588_p3;
wire  signed [16:0] sext_ln580_1_fu_1623_p1;
wire   [16:0] select_ln580_fu_1627_p3;
wire   [16:0] add_ln580_fu_1635_p2;
wire  signed [16:0] sext_ln574_2_fu_1579_p1;
wire  signed [14:0] sext_ln479_2_fu_1658_p0;
wire   [3:0] sub_ln525_1_fu_1661_p2;
wire   [11:0] sub_ln525_1cast_fu_1666_p1;
wire   [11:0] wd3_2_fu_1670_p2;
wire  signed [15:0] wd2_1_fu_1698_p1;
wire   [17:0] wd2_1_fu_1698_p3;
wire   [63:0] mul_ln570_1_fu_490_p2;
wire  signed [18:0] sext_ln566_1_fu_1705_p1;
wire   [18:0] sub_ln571_1_fu_1727_p2;
wire  signed [11:0] sext_ln572_1_fu_1733_p1;
wire   [11:0] tmp_9_fu_1736_p4;
wire   [11:0] select_ln570_1_fu_1746_p3;
wire   [63:0] mul_ln574_1_fu_494_p2;
wire  signed [14:0] shl_ln580_1_fu_1771_p1;
wire   [21:0] shl_ln580_1_fu_1771_p3;
wire  signed [22:0] sext_ln580_2_fu_1778_p1;
wire  signed [22:0] sext_ln479_2_fu_1658_p1;
wire   [22:0] sub_ln580_1_fu_1782_p2;
wire   [15:0] trunc_ln580_1_fu_1788_p4;
wire   [0:0] tmp_14_fu_1763_p3;
wire  signed [16:0] sext_ln580_3_fu_1798_p1;
wire   [16:0] select_ln580_1_fu_1802_p3;
wire   [16:0] add_ln580_2_fu_1810_p2;
wire  signed [16:0] sext_ln574_3_fu_1754_p1;
wire  signed [15:0] sext_ln477_fu_1833_p0;
wire   [0:0] icmp_ln583_fu_1836_p2;
wire   [16:0] apl2_1_fu_1841_p3;
wire   [0:0] icmp_ln585_fu_1852_p2;
wire   [14:0] trunc_ln567_fu_1848_p1;
wire  signed [15:0] shl_ln6_fu_1872_p1;
wire   [23:0] shl_ln6_fu_1872_p3;
wire  signed [24:0] sext_ln597_fu_1879_p1;
wire  signed [24:0] sext_ln477_fu_1833_p1;
wire   [24:0] sub_ln597_fu_1883_p2;
wire   [16:0] trunc_ln4_fu_1889_p4;
wire   [17:0] select_ln599_fu_1903_p3;
wire  signed [17:0] sext_ln599_fu_1899_p1;
wire   [14:0] wd3_1_fu_1916_p2;
wire   [17:0] apl1_fu_1910_p2;
wire   [17:0] zext_ln595_fu_1922_p1;
wire   [0:0] icmp_ln607_fu_1930_p2;
wire   [17:0] apl1_1_fu_1936_p3;
wire   [15:0] zext_ln595_1_fu_1926_p1;
wire  signed [15:0] apl1_2_fu_1948_p2;
wire  signed [17:0] sext_ln609_fu_1954_p1;
wire   [0:0] icmp_ln609_fu_1958_p2;
wire   [15:0] trunc_ln595_fu_1944_p1;
wire  signed [15:0] sext_ln477_1_fu_1978_p0;
wire   [0:0] icmp_ln583_1_fu_1981_p2;
wire   [16:0] apl2_4_fu_1986_p3;
wire   [0:0] icmp_ln585_1_fu_1997_p2;
wire   [14:0] trunc_ln567_1_fu_1993_p1;
wire  signed [15:0] shl_ln597_1_fu_2017_p1;
wire   [23:0] shl_ln597_1_fu_2017_p3;
wire  signed [24:0] sext_ln597_1_fu_2024_p1;
wire  signed [24:0] sext_ln477_1_fu_1978_p1;
wire   [24:0] sub_ln597_1_fu_2028_p2;
wire   [16:0] trunc_ln597_1_fu_2034_p4;
wire   [17:0] select_ln599_1_fu_2048_p3;
wire  signed [17:0] sext_ln599_1_fu_2044_p1;
wire   [14:0] wd3_3_fu_2061_p2;
wire   [17:0] apl1_4_fu_2055_p2;
wire   [17:0] zext_ln595_2_fu_2067_p1;
wire   [0:0] icmp_ln607_1_fu_2075_p2;
wire   [17:0] apl1_5_fu_2081_p3;
wire   [15:0] zext_ln595_3_fu_2071_p1;
wire  signed [15:0] apl1_6_fu_2093_p2;
wire  signed [17:0] sext_ln609_1_fu_2099_p1;
wire   [0:0] icmp_ln609_1_fu_2103_p2;
wire   [15:0] trunc_ln595_1_fu_2089_p1;
reg   [11:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire   [30:0] mul_ln287_fu_1104_p10;
wire   [24:0] mul_ln310_fu_1057_p00;
wire   [28:0] mul_ln314_fu_1305_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 grp_filtez_fu_430_ap_start_reg = 1'b0;
#0 grp_quantl_fu_440_ap_start_reg = 1'b0;
#0 grp_upzero_fu_452_ap_start_reg = 1'b0;
#0 grp_upzero_fu_461_ap_start_reg = 1'b0;
#0 idx_fu_270 = 5'd0;
#0 i_fu_274 = 4'd0;
#0 xa_1_fu_278 = 50'd0;
#0 xb_1_fu_282 = 50'd0;
#0 idx118_fu_286 = 6'd0;
#0 i_6_fu_290 = 5'd0;
end

adpcm_main_filtez grp_filtez_fu_430(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_filtez_fu_430_ap_start),
    .ap_done(grp_filtez_fu_430_ap_done),
    .ap_idle(grp_filtez_fu_430_ap_idle),
    .ap_ready(grp_filtez_fu_430_ap_ready),
    .bpl_address0(grp_filtez_fu_430_bpl_address0),
    .bpl_ce0(grp_filtez_fu_430_bpl_ce0),
    .bpl_q0(grp_filtez_fu_430_bpl_q0),
    .dlt_address0(grp_filtez_fu_430_dlt_address0),
    .dlt_ce0(grp_filtez_fu_430_dlt_ce0),
    .dlt_q0(grp_filtez_fu_430_dlt_q0),
    .ap_return(grp_filtez_fu_430_ap_return)
);

adpcm_main_quantl grp_quantl_fu_440(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_quantl_fu_440_ap_start),
    .ap_done(grp_quantl_fu_440_ap_done),
    .ap_idle(grp_quantl_fu_440_ap_idle),
    .ap_ready(grp_quantl_fu_440_ap_ready),
    .el(sub_ln285_reg_2269),
    .detl(detl_i),
    .ap_return(grp_quantl_fu_440_ap_return)
);

adpcm_main_upzero grp_upzero_fu_452(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_upzero_fu_452_ap_start),
    .ap_done(grp_upzero_fu_452_ap_done),
    .ap_idle(grp_upzero_fu_452_ap_idle),
    .ap_ready(grp_upzero_fu_452_ap_ready),
    .dlt(trunc_ln5_reg_2326),
    .dlti_address0(grp_upzero_fu_452_dlti_address0),
    .dlti_ce0(grp_upzero_fu_452_dlti_ce0),
    .dlti_we0(grp_upzero_fu_452_dlti_we0),
    .dlti_d0(grp_upzero_fu_452_dlti_d0),
    .dlti_q0(delay_dltx_q0),
    .dlti_address1(grp_upzero_fu_452_dlti_address1),
    .dlti_ce1(grp_upzero_fu_452_dlti_ce1),
    .dlti_we1(grp_upzero_fu_452_dlti_we1),
    .dlti_d1(grp_upzero_fu_452_dlti_d1),
    .dlti_q1(delay_dltx_q1),
    .bli_address0(grp_upzero_fu_452_bli_address0),
    .bli_ce0(grp_upzero_fu_452_bli_ce0),
    .bli_we0(grp_upzero_fu_452_bli_we0),
    .bli_d0(grp_upzero_fu_452_bli_d0),
    .bli_q0(delay_bpl_q0)
);

adpcm_main_upzero grp_upzero_fu_461(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_upzero_fu_461_ap_start),
    .ap_done(grp_upzero_fu_461_ap_done),
    .ap_idle(grp_upzero_fu_461_ap_idle),
    .ap_ready(grp_upzero_fu_461_ap_ready),
    .dlt(sext_ln620_1_reg_2352),
    .dlti_address0(grp_upzero_fu_461_dlti_address0),
    .dlti_ce0(grp_upzero_fu_461_dlti_ce0),
    .dlti_we0(grp_upzero_fu_461_dlti_we0),
    .dlti_d0(grp_upzero_fu_461_dlti_d0),
    .dlti_q0(delay_dhx_q0),
    .dlti_address1(grp_upzero_fu_461_dlti_address1),
    .dlti_ce1(grp_upzero_fu_461_dlti_ce1),
    .dlti_we1(grp_upzero_fu_461_dlti_we1),
    .dlti_d1(grp_upzero_fu_461_dlti_d1),
    .dlti_q1(delay_dhx_q1),
    .bli_address0(grp_upzero_fu_461_bli_address0),
    .bli_ce0(grp_upzero_fu_461_bli_ce0),
    .bli_we0(grp_upzero_fu_461_bli_we0),
    .bli_d0(grp_upzero_fu_461_bli_d0),
    .bli_q0(delay_bph_q0)
);

adpcm_main_mul_15s_32s_47_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
mul_15s_32s_47_1_1_U60(
    .din0(grp_fu_470_p0),
    .din1(grp_fu_470_p1),
    .dout(grp_fu_470_p2)
);

adpcm_main_mul_15s_32s_47_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
mul_15s_32s_47_1_1_U61(
    .din0(h_q0),
    .din1(tqmf_q0),
    .dout(mul_ln258_fu_474_p2)
);

adpcm_main_mul_16s_32s_47_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
mul_16s_32s_47_1_1_U62(
    .din0(grp_fu_478_p0),
    .din1(grp_fu_478_p1),
    .dout(grp_fu_478_p2)
);

adpcm_main_mul_32s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_1_1_U63(
    .din0(plt1_i),
    .din1(mul_ln570_fu_482_p1),
    .dout(mul_ln570_fu_482_p2)
);

adpcm_main_mul_32s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_1_1_U64(
    .din0(plt2_i),
    .din1(mul_ln574_fu_486_p1),
    .dout(mul_ln574_fu_486_p2)
);

adpcm_main_mul_32s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_1_1_U65(
    .din0(ph1_i),
    .din1(mul_ln570_1_fu_490_p1),
    .dout(mul_ln570_1_fu_490_p2)
);

adpcm_main_mul_32s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_1_1_U66(
    .din0(ph2_i),
    .din1(mul_ln574_1_fu_494_p1),
    .dout(mul_ln574_1_fu_494_p2)
);

adpcm_main_mul_32s_7s_39_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 39 ))
mul_32s_7s_39_1_1_U67(
    .din0(grp_fu_498_p0),
    .din1(grp_fu_498_p1),
    .dout(grp_fu_498_p2)
);

adpcm_main_mul_15ns_11ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 25 ))
mul_15ns_11ns_25_1_1_U68(
    .din0(mul_ln310_fu_1057_p0),
    .din1(mul_ln310_fu_1057_p1),
    .dout(mul_ln310_fu_1057_p2)
);

adpcm_main_mul_16s_15ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15ns_31_1_1_U69(
    .din0(qq4_code4_table_q0),
    .din1(mul_ln287_fu_1104_p1),
    .dout(mul_ln287_fu_1104_p2)
);

adpcm_main_mux_4_2_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 14 ))
mux_4_2_14_1_1_U70(
    .din0(14'd8976),
    .din1(14'd14768),
    .din2(14'd7408),
    .din3(14'd1616),
    .din4(add_ln314_fu_1281_p2),
    .dout(tmp_1_fu_1287_p6)
);

adpcm_main_mul_14s_15ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_14s_15ns_29_1_1_U71(
    .din0(tmp_1_fu_1287_p6),
    .din1(mul_ln314_fu_1305_p1),
    .dout(mul_ln314_fu_1305_p2)
);

adpcm_main_mux_4_2_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 11 ))
mux_4_2_11_1_1_U72(
    .din0(11'd798),
    .din1(11'd1834),
    .din2(11'd798),
    .din3(11'd1834),
    .din4(add_ln314_fu_1281_p2),
    .dout(tmp_3_fu_1374_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_filtez_fu_430_ap_start_reg <= 1'b0;
    end else begin
        if ((((icmp_ln269_fu_721_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_CS_fsm_state8) & (grp_filtez_fu_430_ap_done == 1'b1)))) begin
            grp_filtez_fu_430_ap_start_reg <= 1'b1;
        end else if ((grp_filtez_fu_430_ap_ready == 1'b1)) begin
            grp_filtez_fu_430_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_quantl_fu_440_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state8) & (grp_filtez_fu_430_ap_done == 1'b1))) begin
            grp_quantl_fu_440_ap_start_reg <= 1'b1;
        end else if ((grp_quantl_fu_440_ap_ready == 1'b1)) begin
            grp_quantl_fu_440_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_upzero_fu_452_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_upzero_fu_452_ap_start_reg <= 1'b1;
        end else if ((grp_upzero_fu_452_ap_ready == 1'b1)) begin
            grp_upzero_fu_452_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_upzero_fu_461_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_upzero_fu_461_ap_start_reg <= 1'b1;
        end else if ((grp_upzero_fu_461_ap_ready == 1'b1)) begin
            grp_upzero_fu_461_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln255_fu_601_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_6_fu_290 <= 5'd0;
    end else if (((icmp_ln269_fu_721_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_6_fu_290 <= i_13_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_274 <= 4'd0;
    end else if (((icmp_ln255_fu_601_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_fu_274 <= i_11_fu_607_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln255_fu_601_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        idx118_fu_286 <= 6'd0;
    end else if (((icmp_ln269_fu_721_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        idx118_fu_286 <= add_ln269_fu_751_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        idx_fu_270 <= 5'd0;
    end else if (((icmp_ln255_fu_601_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        idx_fu_270 <= add_ln243_fu_616_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        xa_1_fu_278 <= sext_ln244_fu_575_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        xa_1_fu_278 <= xa_3_fu_674_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        xb_1_fu_282 <= sext_ln244_1_fu_584_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        xb_1_fu_282 <= xb_3_fu_694_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln290_reg_2341 <= add_ln290_fu_1248_p2;
        add_ln314_reg_2347 <= add_ln314_fu_1281_p2;
        add_ln317_reg_2367 <= add_ln317_fu_1467_p2;
        sext_ln620_1_reg_2352 <= sext_ln620_1_fu_1325_p1;
        trunc_ln522_1_reg_2357 <= {{select_ln624_fu_1428_p3[14:11]}};
        trunc_ln5_reg_2326 <= {{mul_ln287_fu_1104_p2[30:15]}};
        trunc_ln8_reg_2331 <= {{select_ln515_fu_1209_p3[14:11]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        apl2_3_reg_2389 <= apl2_3_fu_1816_p2;
        apl2_reg_2378 <= apl2_fu_1641_p2;
        tmp_13_reg_2384 <= mul_ln570_1_fu_490_p2[32'd63];
        tmp_7_reg_2373 <= mul_ln570_fu_482_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        icmp_ln311_reg_2321 <= icmp_ln311_fu_1091_p2;
        il_assign_reg_2288 <= grp_quantl_fu_440_ap_return;
        tmp_11_reg_2313 <= sub_ln304_fu_1036_p2[32'd31];
        tmp_2_reg_2303 <= grp_filtez_fu_430_ap_return;
        trunc_ln304_reg_2308 <= trunc_ln304_fu_1032_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_state8) & (grp_filtez_fu_430_ap_done == 1'b1)))) begin
        reg_525 <= {{grp_fu_509_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sub_ln285_reg_2269 <= sub_ln285_fu_931_p2;
        tmp_8_reg_2283 <= {{tmp_8_fu_994_p1[15:5]}};
        tmp_reg_2259 <= grp_filtez_fu_430_ap_return;
        trunc_ln285_reg_2264 <= trunc_ln285_fu_927_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_5_reg_2254 <= {{tmp_5_fu_901_p1[15:5]}};
        trunc_ln1_reg_2238 <= {{add_ln278_fu_817_p2[46:15]}};
        trunc_ln269_reg_2228 <= trunc_ln269_fu_736_p1;
        trunc_ln2_reg_2243 <= {{sub_ln279_fu_833_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tqmf_load_2_reg_2214 <= tqmf_q1;
        tqmf_load_3_reg_2219 <= tqmf_q0;
        trunc_ln255_1_reg_2209 <= trunc_ln255_1_fu_714_p1;
        trunc_ln255_reg_2204 <= trunc_ln255_fu_710_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ah1_o = apl1_7_fu_2109_p3;
    end else begin
        ah1_o = ah1_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ah1_o_ap_vld = 1'b1;
    end else begin
        ah1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ah2_o = apl2_5_fu_2003_p3;
    end else begin
        ah2_o = ah2_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ah2_o_ap_vld = 1'b1;
    end else begin
        ah2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        al1_o = apl1_3_fu_1964_p3;
    end else begin
        al1_o = al1_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        al1_o_ap_vld = 1'b1;
    end else begin
        al1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        al2_o = apl2_2_fu_1858_p3;
    end else begin
        al2_o = al2_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        al2_o_ap_vld = 1'b1;
    end else begin
        al2_o_ap_vld = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_filtez_fu_430_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state9_on_subcall_done)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        delay_bph_address0 = grp_upzero_fu_461_bli_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        delay_bph_address0 = grp_filtez_fu_430_bpl_address0;
    end else begin
        delay_bph_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        delay_bph_ce0 = grp_upzero_fu_461_bli_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        delay_bph_ce0 = grp_filtez_fu_430_bpl_ce0;
    end else begin
        delay_bph_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        delay_bph_we0 = grp_upzero_fu_461_bli_we0;
    end else begin
        delay_bph_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        delay_bpl_address0 = grp_upzero_fu_452_bli_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        delay_bpl_address0 = grp_filtez_fu_430_bpl_address0;
    end else begin
        delay_bpl_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        delay_bpl_ce0 = grp_upzero_fu_452_bli_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        delay_bpl_ce0 = grp_filtez_fu_430_bpl_ce0;
    end else begin
        delay_bpl_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        delay_bpl_we0 = grp_upzero_fu_452_bli_we0;
    end else begin
        delay_bpl_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        delay_dhx_address0 = grp_upzero_fu_461_dlti_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        delay_dhx_address0 = grp_filtez_fu_430_dlt_address0;
    end else begin
        delay_dhx_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        delay_dhx_ce0 = grp_upzero_fu_461_dlti_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        delay_dhx_ce0 = grp_filtez_fu_430_dlt_ce0;
    end else begin
        delay_dhx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        delay_dhx_ce1 = grp_upzero_fu_461_dlti_ce1;
    end else begin
        delay_dhx_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        delay_dhx_we0 = grp_upzero_fu_461_dlti_we0;
    end else begin
        delay_dhx_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        delay_dhx_we1 = grp_upzero_fu_461_dlti_we1;
    end else begin
        delay_dhx_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        delay_dltx_address0 = grp_upzero_fu_452_dlti_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        delay_dltx_address0 = grp_filtez_fu_430_dlt_address0;
    end else begin
        delay_dltx_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        delay_dltx_ce0 = grp_upzero_fu_452_dlti_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        delay_dltx_ce0 = grp_filtez_fu_430_dlt_ce0;
    end else begin
        delay_dltx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        delay_dltx_ce1 = grp_upzero_fu_452_dlti_ce1;
    end else begin
        delay_dltx_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        delay_dltx_we0 = grp_upzero_fu_452_dlti_we0;
    end else begin
        delay_dltx_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        delay_dltx_we1 = grp_upzero_fu_452_dlti_we1;
    end else begin
        delay_dltx_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        deth_o = shl_ln526_1_fu_1676_p3;
    end else begin
        deth_o = deth_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
        deth_o_ap_vld = 1'b1;
    end else begin
        deth_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        detl_o = shl_ln4_fu_1501_p3;
    end else begin
        detl_o = detl_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
        detl_o_ap_vld = 1'b1;
    end else begin
        detl_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_filtez_fu_430_bpl_q0 = delay_bph_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_filtez_fu_430_bpl_q0 = delay_bpl_q0;
    end else begin
        grp_filtez_fu_430_bpl_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_filtez_fu_430_dlt_q0 = delay_dhx_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_filtez_fu_430_dlt_q0 = delay_dltx_q0;
    end else begin
        grp_filtez_fu_430_dlt_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_470_p0 = sext_ln479_3_fu_989_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_470_p0 = sext_ln479_1_fu_896_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_470_p0 = sext_ln257_1_fu_665_p1;
    end else begin
        grp_fu_470_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_470_p1 = sext_ln475_5_fu_984_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_470_p1 = sext_ln475_2_fu_891_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_470_p1 = sext_ln257_fu_660_p1;
    end else begin
        grp_fu_470_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_478_p0 = sext_ln475_4_fu_971_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_478_p0 = sext_ln475_1_fu_878_p1;
    end else begin
        grp_fu_478_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_478_p1 = sext_ln475_3_fu_966_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_478_p1 = sext_ln475_fu_873_p1;
    end else begin
        grp_fu_478_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_498_p0 = sext_ln263_fu_767_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_498_p0 = sext_ln251_fu_579_p1;
    end else begin
        grp_fu_498_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        h_ce0 = 1'b1;
    end else begin
        h_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        h_ce1 = 1'b1;
    end else begin
        h_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
        il_ap_vld = 1'b1;
    end else begin
        il_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ilb_table_ce0 = 1'b1;
    end else begin
        ilb_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ilb_table_ce1 = 1'b1;
    end else begin
        ilb_table_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        nbh_o = select_ln624_fu_1428_p3;
    end else begin
        nbh_o = nbh_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        nbh_o_ap_vld = 1'b1;
    end else begin
        nbh_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        nbl_o = select_ln515_fu_1209_p3;
    end else begin
        nbl_o = nbl_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        nbl_o_ap_vld = 1'b1;
    end else begin
        nbl_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ph1_o = add_ln317_reg_2367;
    end else begin
        ph1_o = ph1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
        ph1_o_ap_vld = 1'b1;
    end else begin
        ph1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ph2_o = ph1_i;
    end else begin
        ph2_o = ph2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
        ph2_o_ap_vld = 1'b1;
    end else begin
        ph2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        plt1_o = add_ln290_reg_2341;
    end else begin
        plt1_o = plt1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
        plt1_o_ap_vld = 1'b1;
    end else begin
        plt1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        plt2_o = plt1_i;
    end else begin
        plt2_o = plt2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
        plt2_o_ap_vld = 1'b1;
    end else begin
        plt2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
        qq4_code4_table_ce0 = 1'b1;
    end else begin
        qq4_code4_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        rh1_o = add_ln321_fu_1472_p2;
    end else begin
        rh1_o = rh1_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        rh1_o_ap_vld = 1'b1;
    end else begin
        rh1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rh2_o = rh1_i;
    end else begin
        rh2_o = rh2_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_filtez_fu_430_ap_done == 1'b1))) begin
        rh2_o_ap_vld = 1'b1;
    end else begin
        rh2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        rlt1_o = add_ln294_fu_1253_p2;
    end else begin
        rlt1_o = rlt1_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        rlt1_o_ap_vld = 1'b1;
    end else begin
        rlt1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln269_fu_721_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rlt2_o = rlt1_i;
    end else begin
        rlt2_o = rlt2_i;
    end
end

always @ (*) begin
    if (((icmp_ln269_fu_721_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rlt2_o_ap_vld = 1'b1;
    end else begin
        rlt2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln269_fu_721_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        tqmf_address0 = 5'd0;
    end else if (((icmp_ln269_fu_721_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        tqmf_address0 = zext_ln243_1_fu_746_p1;
    end else if (((icmp_ln255_fu_601_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        tqmf_address0 = 5'd23;
    end else if (((icmp_ln255_fu_601_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tqmf_address0 = zext_ln257_fu_634_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        tqmf_address0 = 5'd1;
    end else begin
        tqmf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tqmf_address1 = zext_ln243_2_fu_922_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        tqmf_address1 = 5'd1;
    end else if (((icmp_ln255_fu_601_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        tqmf_address1 = 5'd22;
    end else if (((icmp_ln255_fu_601_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tqmf_address1 = zext_ln243_fu_622_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        tqmf_address1 = 5'd0;
    end else begin
        tqmf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln255_fu_601_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln269_fu_721_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((icmp_ln255_fu_601_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln269_fu_721_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        tqmf_ce0 = 1'b1;
    end else begin
        tqmf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | ((icmp_ln255_fu_601_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln255_fu_601_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        tqmf_ce1 = 1'b1;
    end else begin
        tqmf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tqmf_d1 = tqmf_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        tqmf_d1 = xin1;
    end else begin
        tqmf_d1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln269_fu_721_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        tqmf_we0 = 1'b1;
    end else begin
        tqmf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((icmp_ln269_fu_721_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)))) begin
        tqmf_we1 = 1'b1;
    end else begin
        tqmf_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
        wl_code_table_ce0 = 1'b1;
    end else begin
        wl_code_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln255_fu_601_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln269_fu_721_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_filtez_fu_430_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln243_1_fu_740_p2 = ($signed(trunc_ln269_fu_736_p1) + $signed(5'd21));

assign add_ln243_2_fu_917_p2 = (trunc_ln269_reg_2228 + 5'd23);

assign add_ln243_fu_616_p2 = (idx_fu_270 + 5'd2);

assign add_ln257_fu_628_p2 = (idx_fu_270 + 5'd3);

assign add_ln269_fu_751_p2 = ($signed(idx118_fu_286) + $signed(6'd63));

assign add_ln278_fu_817_p2 = (xb_4_fu_812_p2 + xa_4_fu_807_p2);

assign add_ln290_fu_1248_p2 = ($signed(sext_ln287_1_fu_1121_p1) + $signed(tmp_reg_2259));

assign add_ln294_fu_1253_p2 = ($signed(sext_ln511_fu_1125_p1) + $signed(trunc_ln285_reg_2264));

assign add_ln314_fu_1281_p2 = (select_ln311_fu_1274_p3 + select_ln305_fu_1264_p3);

assign add_ln317_fu_1467_p2 = ($signed(sext_ln314_1_fu_1321_p1) + $signed(tmp_2_reg_2303));

assign add_ln321_fu_1472_p2 = ($signed(trunc_ln304_reg_2308) + $signed(sext_ln620_fu_1330_p1));

assign add_ln512_fu_1173_p2 = ($signed(sext_ln512_1_fu_1169_p1) + $signed(sext_ln512_fu_1165_p1));

assign add_ln580_2_fu_1810_p2 = ($signed(sext_ln580_3_fu_1798_p1) + $signed(select_ln580_1_fu_1802_p3));

assign add_ln580_fu_1635_p2 = ($signed(sext_ln580_1_fu_1623_p1) + $signed(select_ln580_fu_1627_p3));

assign add_ln621_fu_1392_p2 = ($signed(sext_ln618_fu_1370_p1) + $signed(sext_ln621_fu_1388_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state11_on_subcall_done = ((grp_upzero_fu_461_ap_done == 1'b0) | (grp_upzero_fu_452_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state9_on_subcall_done = ((grp_quantl_fu_440_ap_done == 1'b0) | (grp_filtez_fu_430_ap_done == 1'b0));
end

assign ap_return = {{add_ln314_reg_2347}, {il_assign_reg_2288}};

assign apl1_1_fu_1936_p3 = ((icmp_ln607_fu_1930_p2[0:0] == 1'b1) ? zext_ln595_fu_1922_p1 : apl1_fu_1910_p2);

assign apl1_2_fu_1948_p2 = (16'd0 - zext_ln595_1_fu_1926_p1);

assign apl1_3_fu_1964_p3 = ((icmp_ln609_fu_1958_p2[0:0] == 1'b1) ? apl1_2_fu_1948_p2 : trunc_ln595_fu_1944_p1);

assign apl1_4_fu_2055_p2 = ($signed(select_ln599_1_fu_2048_p3) + $signed(sext_ln599_1_fu_2044_p1));

assign apl1_5_fu_2081_p3 = ((icmp_ln607_1_fu_2075_p2[0:0] == 1'b1) ? zext_ln595_2_fu_2067_p1 : apl1_4_fu_2055_p2);

assign apl1_6_fu_2093_p2 = (16'd0 - zext_ln595_3_fu_2071_p1);

assign apl1_7_fu_2109_p3 = ((icmp_ln609_1_fu_2103_p2[0:0] == 1'b1) ? apl1_6_fu_2093_p2 : trunc_ln595_1_fu_2089_p1);

assign apl1_fu_1910_p2 = ($signed(select_ln599_fu_1903_p3) + $signed(sext_ln599_fu_1899_p1));

assign apl2_1_fu_1841_p3 = ((icmp_ln583_fu_1836_p2[0:0] == 1'b1) ? 17'd12288 : apl2_reg_2378);

assign apl2_2_fu_1858_p3 = ((icmp_ln585_fu_1852_p2[0:0] == 1'b1) ? 15'd20480 : trunc_ln567_fu_1848_p1);

assign apl2_3_fu_1816_p2 = ($signed(add_ln580_2_fu_1810_p2) + $signed(sext_ln574_3_fu_1754_p1));

assign apl2_4_fu_1986_p3 = ((icmp_ln583_1_fu_1981_p2[0:0] == 1'b1) ? 17'd12288 : apl2_3_reg_2389);

assign apl2_5_fu_2003_p3 = ((icmp_ln585_1_fu_1997_p2[0:0] == 1'b1) ? 15'd20480 : trunc_ln567_1_fu_1993_p1);

assign apl2_fu_1641_p2 = ($signed(add_ln580_fu_1635_p2) + $signed(sext_ln574_2_fu_1579_p1));

assign decis_fu_1063_p4 = {{mul_ln310_fu_1057_p2[24:12]}};

assign delay_bph_d0 = grp_upzero_fu_461_bli_d0;

assign delay_bpl_d0 = grp_upzero_fu_452_bli_d0;

assign delay_dhx_address1 = grp_upzero_fu_461_dlti_address1;

assign delay_dhx_d0 = grp_upzero_fu_461_dlti_d0;

assign delay_dhx_d1 = grp_upzero_fu_461_dlti_d1;

assign delay_dltx_address1 = grp_upzero_fu_452_dlti_address1;

assign delay_dltx_d0 = grp_upzero_fu_452_dlti_d0;

assign delay_dltx_d1 = grp_upzero_fu_452_dlti_d1;

assign grp_filtez_fu_430_ap_start = grp_filtez_fu_430_ap_start_reg;

assign grp_fu_498_p1 = 39'd549755813844;

assign grp_fu_509_p2 = (grp_fu_470_p2 + grp_fu_478_p2);

assign grp_fu_529_p2 = (reg_525 + grp_filtez_fu_430_ap_return);

assign grp_quantl_fu_440_ap_start = grp_quantl_fu_440_ap_start_reg;

assign grp_upzero_fu_452_ap_start = grp_upzero_fu_452_ap_start_reg;

assign grp_upzero_fu_461_ap_start = grp_upzero_fu_461_ap_start_reg;

assign h_address0 = zext_ln257_fu_634_p1;

assign h_address1 = zext_ln243_fu_622_p1;

assign i_11_fu_607_p2 = (i_fu_274 + 4'd1);

assign i_13_fu_727_p2 = (i_6_fu_290 + 5'd1);

assign icmp_ln255_fu_601_p2 = ((i_fu_274 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln269_fu_721_p2 = ((i_6_fu_290 == 5'd22) ? 1'b1 : 1'b0);

assign icmp_ln311_fu_1091_p2 = (($signed(m_3_fu_1083_p3) > $signed(zext_ln310_2_fu_1073_p1)) ? 1'b1 : 1'b0);

assign icmp_ln515_fu_1203_p2 = ((select_ln513_fu_1191_p3 > 17'd18432) ? 1'b1 : 1'b0);

assign icmp_ln583_1_fu_1981_p2 = (($signed(apl2_3_reg_2389) > $signed(17'd12288)) ? 1'b1 : 1'b0);

assign icmp_ln583_fu_1836_p2 = (($signed(apl2_reg_2378) > $signed(17'd12288)) ? 1'b1 : 1'b0);

assign icmp_ln585_1_fu_1997_p2 = (($signed(apl2_4_fu_1986_p3) < $signed(17'd118784)) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_1852_p2 = (($signed(apl2_1_fu_1841_p3) < $signed(17'd118784)) ? 1'b1 : 1'b0);

assign icmp_ln607_1_fu_2075_p2 = (($signed(apl1_4_fu_2055_p2) > $signed(zext_ln595_2_fu_2067_p1)) ? 1'b1 : 1'b0);

assign icmp_ln607_fu_1930_p2 = (($signed(apl1_fu_1910_p2) > $signed(zext_ln595_fu_1922_p1)) ? 1'b1 : 1'b0);

assign icmp_ln609_1_fu_2103_p2 = (($signed(apl1_5_fu_2081_p3) < $signed(sext_ln609_1_fu_2099_p1)) ? 1'b1 : 1'b0);

assign icmp_ln609_fu_1958_p2 = (($signed(apl1_1_fu_1936_p3) < $signed(sext_ln609_fu_1954_p1)) ? 1'b1 : 1'b0);

assign icmp_ln624_fu_1422_p2 = ((select_ln622_fu_1410_p3 > 17'd22528) ? 1'b1 : 1'b0);

assign il = grp_quantl_fu_440_ap_return;

assign ilb_table_address0 = zext_ln525_1_fu_1462_p1;

assign ilb_table_address1 = zext_ln525_fu_1243_p1;

assign lshr_ln_fu_1016_p4 = {{grp_quantl_fu_440_ap_return[5:2]}};

assign m_3_fu_1083_p3 = ((tmp_11_fu_1041_p3[0:0] == 1'b1) ? m_fu_1077_p2 : sub_ln304_fu_1036_p2);

assign m_fu_1077_p2 = (32'd0 - sub_ln304_fu_1036_p2);

assign mul_ln287_fu_1104_p1 = mul_ln287_fu_1104_p10;

assign mul_ln287_fu_1104_p10 = detl_i;

assign mul_ln310_fu_1057_p0 = mul_ln310_fu_1057_p00;

assign mul_ln310_fu_1057_p00 = deth_i;

assign mul_ln310_fu_1057_p1 = 25'd564;

assign mul_ln314_fu_1305_p1 = mul_ln314_fu_1305_p10;

assign mul_ln314_fu_1305_p10 = deth_i;

assign mul_ln570_1_fu_490_p1 = sext_ln570_2_fu_1709_p1;

assign mul_ln570_fu_482_p1 = sext_ln570_fu_1534_p1;

assign mul_ln574_1_fu_494_p1 = sext_ln570_2_fu_1709_p1;

assign mul_ln574_fu_486_p1 = sext_ln570_fu_1534_p1;

assign pl2_1_fu_976_p3 = {{rh2_i}, {1'd0}};

assign pl2_fu_883_p3 = {{rlt2_i}, {1'd0}};

assign pl_2_fu_958_p3 = {{rh1_i}, {1'd0}};

assign pl_fu_865_p3 = {{rlt1_i}, {1'd0}};

assign qq4_code4_table_address0 = zext_ln287_1_fu_1026_p1;

assign select_ln305_fu_1264_p3 = ((tmp_11_reg_2313[0:0] == 1'b1) ? 2'd2 : 2'd0);

assign select_ln311_fu_1274_p3 = ((icmp_ln311_reg_2321[0:0] == 1'b1) ? 2'd2 : 2'd3);

assign select_ln513_fu_1191_p3 = ((tmp_4_fu_1183_p3[0:0] == 1'b1) ? 17'd0 : add_ln512_fu_1173_p2);

assign select_ln515_fu_1209_p3 = ((icmp_ln515_fu_1203_p2[0:0] == 1'b1) ? 15'd18432 : trunc_ln509_fu_1199_p1);

assign select_ln570_1_fu_1746_p3 = ((tmp_13_fu_1719_p3[0:0] == 1'b1) ? sext_ln572_1_fu_1733_p1 : tmp_9_fu_1736_p4);

assign select_ln570_fu_1571_p3 = ((tmp_7_fu_1544_p3[0:0] == 1'b1) ? sext_ln572_fu_1558_p1 : tmp_6_fu_1561_p4);

assign select_ln580_1_fu_1802_p3 = ((tmp_14_fu_1763_p3[0:0] == 1'b1) ? 17'd130944 : 17'd128);

assign select_ln580_fu_1627_p3 = ((tmp_10_fu_1588_p3[0:0] == 1'b1) ? 17'd130944 : 17'd128);

assign select_ln599_1_fu_2048_p3 = ((tmp_13_reg_2384[0:0] == 1'b1) ? 18'd261952 : 18'd192);

assign select_ln599_fu_1903_p3 = ((tmp_7_reg_2373[0:0] == 1'b1) ? 18'd261952 : 18'd192);

assign select_ln622_fu_1410_p3 = ((tmp_12_fu_1402_p3[0:0] == 1'b1) ? 17'd0 : add_ln621_fu_1392_p2);

assign select_ln624_fu_1428_p3 = ((icmp_ln624_fu_1422_p2[0:0] == 1'b1) ? 15'd22528 : trunc_ln617_fu_1418_p1);

assign sext_ln244_1_fu_584_p1 = $signed(grp_fu_498_p2);

assign sext_ln244_fu_575_p1 = $signed(xa_fu_569_p2);

assign sext_ln250_1_fu_565_p1 = $signed(shl_ln250_1_fu_557_p3);

assign sext_ln250_fu_553_p1 = $signed(shl_ln_fu_545_p3);

assign sext_ln251_fu_579_p1 = $signed(tqmf_q0);

assign sext_ln257_1_fu_665_p1 = $signed(h_q1);

assign sext_ln257_2_fu_670_p1 = $signed(grp_fu_470_p2);

assign sext_ln257_fu_660_p1 = $signed(tqmf_q1);

assign sext_ln258_2_fu_690_p1 = $signed(mul_ln258_fu_474_p2);

assign sext_ln262_fu_803_p1 = $signed(sub_ln263_fu_797_p2);

assign sext_ln263_1_fu_771_p1 = $signed(grp_fu_498_p2);

assign sext_ln263_2_fu_782_p1 = $signed(shl_ln2_fu_775_p3);

assign sext_ln263_3_fu_793_p1 = $signed(shl_ln263_1_fu_786_p3);

assign sext_ln263_fu_767_p1 = $signed(tqmf_load_2_reg_2214);

assign sext_ln287_1_fu_1121_p1 = trunc_ln5_fu_1110_p4;

assign sext_ln314_1_fu_1321_p1 = trunc_ln7_fu_1311_p4;

assign sext_ln475_1_fu_878_p0 = al1_i;

assign sext_ln475_1_fu_878_p1 = sext_ln475_1_fu_878_p0;

assign sext_ln475_2_fu_891_p1 = $signed(pl2_fu_883_p3);

assign sext_ln475_3_fu_966_p1 = $signed(pl_2_fu_958_p3);

assign sext_ln475_4_fu_971_p0 = ah1_i;

assign sext_ln475_4_fu_971_p1 = sext_ln475_4_fu_971_p0;

assign sext_ln475_5_fu_984_p1 = $signed(pl2_1_fu_976_p3);

assign sext_ln475_fu_873_p1 = $signed(pl_fu_865_p3);

assign sext_ln477_1_fu_1978_p0 = ah1_i;

assign sext_ln477_1_fu_1978_p1 = sext_ln477_1_fu_1978_p0;

assign sext_ln477_fu_1833_p0 = al1_i;

assign sext_ln477_fu_1833_p1 = sext_ln477_fu_1833_p0;

assign sext_ln479_1_fu_896_p0 = al2_i;

assign sext_ln479_1_fu_896_p1 = sext_ln479_1_fu_896_p0;

assign sext_ln479_2_fu_1658_p0 = ah2_i;

assign sext_ln479_2_fu_1658_p1 = sext_ln479_2_fu_1658_p0;

assign sext_ln479_3_fu_989_p0 = ah2_i;

assign sext_ln479_3_fu_989_p1 = sext_ln479_3_fu_989_p0;

assign sext_ln479_fu_1483_p0 = al2_i;

assign sext_ln479_fu_1483_p1 = sext_ln479_fu_1483_p0;

assign sext_ln509_fu_1179_p1 = add_ln512_fu_1173_p2;

assign sext_ln511_fu_1125_p1 = trunc_ln5_fu_1110_p4;

assign sext_ln512_1_fu_1169_p1 = $signed(wl_code_table_q0);

assign sext_ln512_fu_1165_p1 = $signed(trunc_ln6_fu_1155_p4);

assign sext_ln566_1_fu_1705_p1 = $signed(wd2_1_fu_1698_p3);

assign sext_ln566_fu_1530_p1 = $signed(wd2_fu_1523_p3);

assign sext_ln570_2_fu_1709_p1 = add_ln317_reg_2367;

assign sext_ln570_fu_1534_p1 = add_ln290_reg_2341;

assign sext_ln572_1_fu_1733_p1 = $signed(tmp_8_reg_2283);

assign sext_ln572_fu_1558_p1 = $signed(tmp_5_reg_2254);

assign sext_ln574_2_fu_1579_p1 = $signed(select_ln570_fu_1571_p3);

assign sext_ln574_3_fu_1754_p1 = $signed(select_ln570_1_fu_1746_p3);

assign sext_ln580_1_fu_1623_p1 = $signed(trunc_ln_fu_1613_p4);

assign sext_ln580_2_fu_1778_p1 = $signed(shl_ln580_1_fu_1771_p3);

assign sext_ln580_3_fu_1798_p1 = $signed(trunc_ln580_1_fu_1788_p4);

assign sext_ln580_fu_1603_p1 = $signed(shl_ln5_fu_1596_p3);

assign sext_ln597_1_fu_2024_p1 = $signed(shl_ln597_1_fu_2017_p3);

assign sext_ln597_fu_1879_p1 = $signed(shl_ln6_fu_1872_p3);

assign sext_ln599_1_fu_2044_p1 = $signed(trunc_ln597_1_fu_2034_p4);

assign sext_ln599_fu_1899_p1 = $signed(trunc_ln4_fu_1889_p4);

assign sext_ln609_1_fu_2099_p1 = apl1_6_fu_2093_p2;

assign sext_ln609_fu_1954_p1 = apl1_2_fu_1948_p2;

assign sext_ln617_fu_1398_p1 = add_ln621_fu_1392_p2;

assign sext_ln618_fu_1370_p1 = $signed(wd_fu_1360_p4);

assign sext_ln620_1_fu_1325_p1 = trunc_ln7_fu_1311_p4;

assign sext_ln620_fu_1330_p1 = trunc_ln7_fu_1311_p4;

assign sext_ln621_fu_1388_p1 = $signed(tmp_3_fu_1374_p6);

assign shl_ln250_1_fu_557_p3 = {{tqmf_q1}, {2'd0}};

assign shl_ln263_1_fu_786_p3 = {{tqmf_load_3_reg_2219}, {2'd0}};

assign shl_ln2_fu_775_p3 = {{tqmf_load_3_reg_2219}, {4'd0}};

assign shl_ln3_fu_1137_p3 = {{nbl_i}, {7'd0}};

assign shl_ln4_fu_1501_p3 = {{wd3_fu_1495_p2}, {3'd0}};

assign shl_ln526_1_fu_1676_p3 = {{wd3_2_fu_1670_p2}, {3'd0}};

assign shl_ln580_1_fu_1771_p1 = ah2_i;

assign shl_ln580_1_fu_1771_p3 = {{shl_ln580_1_fu_1771_p1}, {7'd0}};

assign shl_ln597_1_fu_2017_p1 = ah1_i;

assign shl_ln597_1_fu_2017_p3 = {{shl_ln597_1_fu_2017_p1}, {8'd0}};

assign shl_ln5_fu_1596_p1 = al2_i;

assign shl_ln5_fu_1596_p3 = {{shl_ln5_fu_1596_p1}, {7'd0}};

assign shl_ln6_fu_1872_p1 = al1_i;

assign shl_ln6_fu_1872_p3 = {{shl_ln6_fu_1872_p1}, {8'd0}};

assign shl_ln7_fu_1342_p3 = {{nbh_i}, {7'd0}};

assign shl_ln_fu_545_p3 = {{tqmf_q1}, {4'd0}};

assign sub_ln263_fu_797_p2 = ($signed(sext_ln263_2_fu_782_p1) - $signed(sext_ln263_3_fu_793_p1));

assign sub_ln279_fu_833_p2 = (xa_4_fu_807_p2 - xb_4_fu_812_p2);

assign sub_ln285_fu_931_p2 = (trunc_ln1_reg_2238 - grp_fu_529_p2);

assign sub_ln304_fu_1036_p2 = (trunc_ln2_reg_2243 - grp_fu_529_p2);

assign sub_ln511_fu_1149_p2 = (zext_ln511_1_fu_1145_p1 - zext_ln511_fu_1133_p1);

assign sub_ln525_1_fu_1661_p2 = ($signed(4'd11) - $signed(trunc_ln522_1_reg_2357));

assign sub_ln525_1cast_fu_1666_p1 = sub_ln525_1_fu_1661_p2;

assign sub_ln525_fu_1486_p2 = ($signed(4'd9) - $signed(trunc_ln8_reg_2331));

assign sub_ln525cast_fu_1491_p1 = sub_ln525_fu_1486_p2;

assign sub_ln571_1_fu_1727_p2 = ($signed(19'd0) - $signed(sext_ln566_1_fu_1705_p1));

assign sub_ln571_fu_1552_p2 = ($signed(19'd0) - $signed(sext_ln566_fu_1530_p1));

assign sub_ln580_1_fu_1782_p2 = ($signed(sext_ln580_2_fu_1778_p1) - $signed(sext_ln479_2_fu_1658_p1));

assign sub_ln580_fu_1607_p2 = ($signed(sext_ln580_fu_1603_p1) - $signed(sext_ln479_fu_1483_p1));

assign sub_ln597_1_fu_2028_p2 = ($signed(sext_ln597_1_fu_2024_p1) - $signed(sext_ln477_1_fu_1978_p1));

assign sub_ln597_fu_1883_p2 = ($signed(sext_ln597_fu_1879_p1) - $signed(sext_ln477_fu_1833_p1));

assign sub_ln620_fu_1354_p2 = (zext_ln620_1_fu_1350_p1 - zext_ln620_fu_1338_p1);

assign tmp_10_fu_1588_p3 = mul_ln574_fu_486_p2[32'd63];

assign tmp_11_fu_1041_p3 = sub_ln304_fu_1036_p2[32'd31];

assign tmp_12_fu_1402_p3 = sext_ln617_fu_1398_p1[32'd31];

assign tmp_13_fu_1719_p3 = mul_ln570_1_fu_490_p2[32'd63];

assign tmp_14_fu_1763_p3 = mul_ln574_1_fu_494_p2[32'd63];

assign tmp_4_fu_1183_p3 = sext_ln509_fu_1179_p1[32'd31];

assign tmp_5_fu_901_p1 = al1_i;

assign tmp_6_fu_1561_p4 = {{sub_ln571_fu_1552_p2[18:7]}};

assign tmp_7_fu_1544_p3 = mul_ln570_fu_482_p2[32'd63];

assign tmp_8_fu_994_p1 = ah1_i;

assign tmp_9_fu_1736_p4 = {{sub_ln571_1_fu_1727_p2[18:7]}};

assign tqmf_d0 = xin2;

assign trunc_ln255_1_fu_714_p1 = xa_1_fu_278[46:0];

assign trunc_ln255_fu_710_p1 = xb_1_fu_282[46:0];

assign trunc_ln269_fu_736_p1 = idx118_fu_286[4:0];

assign trunc_ln285_fu_927_p1 = grp_fu_529_p2[30:0];

assign trunc_ln304_fu_1032_p1 = grp_fu_529_p2[30:0];

assign trunc_ln4_fu_1889_p4 = {{sub_ln597_fu_1883_p2[24:8]}};

assign trunc_ln509_fu_1199_p1 = select_ln513_fu_1191_p3[14:0];

assign trunc_ln567_1_fu_1993_p1 = apl2_4_fu_1986_p3[14:0];

assign trunc_ln567_fu_1848_p1 = apl2_1_fu_1841_p3[14:0];

assign trunc_ln580_1_fu_1788_p4 = {{sub_ln580_1_fu_1782_p2[22:7]}};

assign trunc_ln595_1_fu_2089_p1 = apl1_5_fu_2081_p3[15:0];

assign trunc_ln595_fu_1944_p1 = apl1_1_fu_1936_p3[15:0];

assign trunc_ln597_1_fu_2034_p4 = {{sub_ln597_1_fu_2028_p2[24:8]}};

assign trunc_ln5_fu_1110_p4 = {{mul_ln287_fu_1104_p2[30:15]}};

assign trunc_ln617_fu_1418_p1 = select_ln622_fu_1410_p3[14:0];

assign trunc_ln6_fu_1155_p4 = {{sub_ln511_fu_1149_p2[22:7]}};

assign trunc_ln7_fu_1311_p4 = {{mul_ln314_fu_1305_p2[28:15]}};

assign trunc_ln_fu_1613_p4 = {{sub_ln580_fu_1607_p2[22:7]}};

assign wd1_1_fu_1442_p4 = {{select_ln624_fu_1428_p3[10:6]}};

assign wd1_fu_1223_p4 = {{select_ln515_fu_1209_p3[10:6]}};

assign wd2_1_fu_1698_p1 = ah1_i;

assign wd2_1_fu_1698_p3 = {{wd2_1_fu_1698_p1}, {2'd0}};

assign wd2_fu_1523_p1 = al1_i;

assign wd2_fu_1523_p3 = {{wd2_fu_1523_p1}, {2'd0}};

assign wd3_1_fu_1916_p2 = (15'd15360 - apl2_2_fu_1858_p3);

assign wd3_2_fu_1670_p2 = ilb_table_q0 >> sub_ln525_1cast_fu_1666_p1;

assign wd3_3_fu_2061_p2 = (15'd15360 - apl2_5_fu_2003_p3);

assign wd3_fu_1495_p2 = ilb_table_q1 >> sub_ln525cast_fu_1491_p1;

assign wd_fu_1360_p4 = {{sub_ln620_fu_1354_p2[22:7]}};

assign wl_code_table_address0 = zext_ln287_1_fu_1026_p1;

assign xa_3_fu_674_p2 = ($signed(sext_ln257_2_fu_670_p1) + $signed(xa_1_fu_278));

assign xa_4_fu_807_p2 = ($signed(sext_ln263_1_fu_771_p1) + $signed(trunc_ln255_1_reg_2209));

assign xa_fu_569_p2 = ($signed(sext_ln250_fu_553_p1) - $signed(sext_ln250_1_fu_565_p1));

assign xb_3_fu_694_p2 = ($signed(sext_ln258_2_fu_690_p1) + $signed(xb_1_fu_282));

assign xb_4_fu_812_p2 = ($signed(sext_ln262_fu_803_p1) + $signed(trunc_ln255_reg_2204));

assign zext_ln243_1_fu_746_p1 = add_ln243_1_fu_740_p2;

assign zext_ln243_2_fu_922_p1 = add_ln243_2_fu_917_p2;

assign zext_ln243_fu_622_p1 = add_ln243_fu_616_p2;

assign zext_ln257_fu_634_p1 = add_ln257_fu_628_p2;

assign zext_ln287_1_fu_1026_p1 = lshr_ln_fu_1016_p4;

assign zext_ln310_2_fu_1073_p1 = decis_fu_1063_p4;

assign zext_ln511_1_fu_1145_p1 = shl_ln3_fu_1137_p3;

assign zext_ln511_fu_1133_p1 = nbl_i;

assign zext_ln525_1_fu_1462_p1 = wd1_1_fu_1442_p4;

assign zext_ln525_fu_1243_p1 = wd1_fu_1223_p4;

assign zext_ln595_1_fu_1926_p1 = wd3_1_fu_1916_p2;

assign zext_ln595_2_fu_2067_p1 = wd3_3_fu_2061_p2;

assign zext_ln595_3_fu_2071_p1 = wd3_3_fu_2061_p2;

assign zext_ln595_fu_1922_p1 = wd3_1_fu_1916_p2;

assign zext_ln620_1_fu_1350_p1 = shl_ln7_fu_1342_p3;

assign zext_ln620_fu_1338_p1 = nbh_i;

endmodule //adpcm_main_encode
