strict digraph "" {
	node [label="\N"];
	"98:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fd311d7d590>",
		clk_sens=False,
		fillcolor=gold,
		label="98:AL",
		sens="['x', 'y', 'direction']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="[]"];
	"99:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fd311d7d790>",
		fillcolor=turquoise,
		label="99:BL
update_extra_bits = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd311d7d7d0>]",
		style=filled,
		typ=Block];
	"98:AL" -> "99:BL"	 [cond="[]",
		lineno=None];
	"Leaf_98:AL"	 [def_var="['update_extra_bits']",
		label="Leaf_98:AL"];
	"99:BL" -> "Leaf_98:AL"	 [cond="[]",
		lineno=None];
}
