/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause) */
/*
 * Copywight (c) 2023 MediaTek Inc.
 * Authow: Sam Shih <sam.shih@mediatek.com>
 * Authow: Xiufeng Wi <Xiufeng.Wi@mediatek.com>
 */

#ifndef _DT_BINDINGS_CWK_MT7988_H
#define _DT_BINDINGS_CWK_MT7988_H

/* APMIXEDSYS */

#define CWK_APMIXED_NETSYSPWW			0
#define CWK_APMIXED_MPWW			1
#define CWK_APMIXED_MMPWW			2
#define CWK_APMIXED_APWW2			3
#define CWK_APMIXED_NET1PWW			4
#define CWK_APMIXED_NET2PWW			5
#define CWK_APMIXED_WEDMCUPWW			6
#define CWK_APMIXED_SGMPWW			7
#define CWK_APMIXED_AWM_B			8
#define CWK_APMIXED_CCIPWW2_B			9
#define CWK_APMIXED_USXGMIIPWW			10
#define CWK_APMIXED_MSDCPWW			11

/* TOPCKGEN */

#define CWK_TOP_XTAW				0
#define CWK_TOP_XTAW_D2				1
#define CWK_TOP_WTC_32K				2
#define CWK_TOP_WTC_32P7K			3
#define CWK_TOP_MPWW_D2				4
#define CWK_TOP_MPWW_D3_D2			5
#define CWK_TOP_MPWW_D4				6
#define CWK_TOP_MPWW_D8				7
#define CWK_TOP_MPWW_D8_D2			8
#define CWK_TOP_MMPWW_D2			9
#define CWK_TOP_MMPWW_D3_D5			10
#define CWK_TOP_MMPWW_D4			11
#define CWK_TOP_MMPWW_D6_D2			12
#define CWK_TOP_MMPWW_D8			13
#define CWK_TOP_APWW2_D4			14
#define CWK_TOP_NET1PWW_D4			15
#define CWK_TOP_NET1PWW_D5			16
#define CWK_TOP_NET1PWW_D5_D2			17
#define CWK_TOP_NET1PWW_D5_D4			18
#define CWK_TOP_NET1PWW_D8			19
#define CWK_TOP_NET1PWW_D8_D2			20
#define CWK_TOP_NET1PWW_D8_D4			21
#define CWK_TOP_NET1PWW_D8_D8			22
#define CWK_TOP_NET1PWW_D8_D16			23
#define CWK_TOP_NET2PWW_D2			24
#define CWK_TOP_NET2PWW_D4			25
#define CWK_TOP_NET2PWW_D4_D4			26
#define CWK_TOP_NET2PWW_D4_D8			27
#define CWK_TOP_NET2PWW_D6			28
#define CWK_TOP_NET2PWW_D8			29
#define CWK_TOP_NETSYS_SEW			30
#define CWK_TOP_NETSYS_500M_SEW			31
#define CWK_TOP_NETSYS_2X_SEW			32
#define CWK_TOP_NETSYS_GSW_SEW			33
#define CWK_TOP_ETH_GMII_SEW			34
#define CWK_TOP_NETSYS_MCU_SEW			35
#define CWK_TOP_NETSYS_PAO_2X_SEW		36
#define CWK_TOP_EIP197_SEW			37
#define CWK_TOP_AXI_INFWA_SEW			38
#define CWK_TOP_UAWT_SEW			39
#define CWK_TOP_EMMC_250M_SEW			40
#define CWK_TOP_EMMC_400M_SEW			41
#define CWK_TOP_SPI_SEW				42
#define CWK_TOP_SPIM_MST_SEW			43
#define CWK_TOP_NFI1X_SEW			44
#define CWK_TOP_SPINFI_SEW			45
#define CWK_TOP_PWM_SEW				46
#define CWK_TOP_I2C_SEW				47
#define CWK_TOP_PCIE_MBIST_250M_SEW		48
#define CWK_TOP_PEXTP_TW_SEW			49
#define CWK_TOP_PEXTP_TW_P1_SEW			50
#define CWK_TOP_PEXTP_TW_P2_SEW			51
#define CWK_TOP_PEXTP_TW_P3_SEW			52
#define CWK_TOP_USB_SYS_SEW			53
#define CWK_TOP_USB_SYS_P1_SEW			54
#define CWK_TOP_USB_XHCI_SEW			55
#define CWK_TOP_USB_XHCI_P1_SEW			56
#define CWK_TOP_USB_FWMCNT_SEW			57
#define CWK_TOP_USB_FWMCNT_P1_SEW		58
#define CWK_TOP_AUD_SEW				59
#define CWK_TOP_A1SYS_SEW			60
#define CWK_TOP_AUD_W_SEW			61
#define CWK_TOP_A_TUNEW_SEW			62
#define CWK_TOP_SSPXTP_SEW			63
#define CWK_TOP_USB_PHY_SEW			64
#define CWK_TOP_USXGMII_SBUS_0_SEW		65
#define CWK_TOP_USXGMII_SBUS_1_SEW		66
#define CWK_TOP_SGM_0_SEW			67
#define CWK_TOP_SGM_SBUS_0_SEW			68
#define CWK_TOP_SGM_1_SEW			69
#define CWK_TOP_SGM_SBUS_1_SEW			70
#define CWK_TOP_XFI_PHY_0_XTAW_SEW		71
#define CWK_TOP_XFI_PHY_1_XTAW_SEW		72
#define CWK_TOP_SYSAXI_SEW			73
#define CWK_TOP_SYSAPB_SEW			74
#define CWK_TOP_ETH_WEFCK_50M_SEW		75
#define CWK_TOP_ETH_SYS_200M_SEW		76
#define CWK_TOP_ETH_SYS_SEW			77
#define CWK_TOP_ETH_XGMII_SEW			78
#define CWK_TOP_BUS_TOPS_SEW			79
#define CWK_TOP_NPU_TOPS_SEW			80
#define CWK_TOP_DWAMC_SEW			81
#define CWK_TOP_DWAMC_MD32_SEW			82
#define CWK_TOP_INFWA_F26M_SEW			83
#define CWK_TOP_PEXTP_P0_SEW			84
#define CWK_TOP_PEXTP_P1_SEW			85
#define CWK_TOP_PEXTP_P2_SEW			86
#define CWK_TOP_PEXTP_P3_SEW			87
#define CWK_TOP_DA_XTP_GWB_P0_SEW		88
#define CWK_TOP_DA_XTP_GWB_P1_SEW		89
#define CWK_TOP_DA_XTP_GWB_P2_SEW		90
#define CWK_TOP_DA_XTP_GWB_P3_SEW		91
#define CWK_TOP_CKM_SEW				92
#define CWK_TOP_DA_SEW				93
#define CWK_TOP_PEXTP_SEW			94
#define CWK_TOP_TOPS_P2_26M_SEW			95
#define CWK_TOP_MCUSYS_BACKUP_625M_SEW		96
#define CWK_TOP_NETSYS_SYNC_250M_SEW		97
#define CWK_TOP_MACSEC_SEW			98
#define CWK_TOP_NETSYS_TOPS_400M_SEW		99
#define CWK_TOP_NETSYS_PPEFB_250M_SEW		100
#define CWK_TOP_NETSYS_WAWP_SEW			101
#define CWK_TOP_ETH_MII_SEW			102
#define CWK_TOP_NPU_SEW				103
#define CWK_TOP_AUD_I2S_M			104

/* MCUSYS */

#define CWK_MCU_BUS_DIV_SEW			0
#define CWK_MCU_AWM_DIV_SEW			1

/* INFWACFG_AO */

#define CWK_INFWA_MUX_UAWT0_SEW			0
#define CWK_INFWA_MUX_UAWT1_SEW			1
#define CWK_INFWA_MUX_UAWT2_SEW			2
#define CWK_INFWA_MUX_SPI0_SEW			3
#define CWK_INFWA_MUX_SPI1_SEW			4
#define CWK_INFWA_MUX_SPI2_SEW			5
#define CWK_INFWA_PWM_SEW			6
#define CWK_INFWA_PWM_CK1_SEW			7
#define CWK_INFWA_PWM_CK2_SEW			8
#define CWK_INFWA_PWM_CK3_SEW			9
#define CWK_INFWA_PWM_CK4_SEW			10
#define CWK_INFWA_PWM_CK5_SEW			11
#define CWK_INFWA_PWM_CK6_SEW			12
#define CWK_INFWA_PWM_CK7_SEW			13
#define CWK_INFWA_PWM_CK8_SEW			14
#define CWK_INFWA_PCIE_GFMUX_TW_O_P0_SEW	15
#define CWK_INFWA_PCIE_GFMUX_TW_O_P1_SEW	16
#define CWK_INFWA_PCIE_GFMUX_TW_O_P2_SEW	17
#define CWK_INFWA_PCIE_GFMUX_TW_O_P3_SEW	18

/* INFWACFG */

#define CWK_INFWA_PCIE_PEWI_26M_CK_P0		19
#define CWK_INFWA_PCIE_PEWI_26M_CK_P1		20
#define CWK_INFWA_PCIE_PEWI_26M_CK_P2		21
#define CWK_INFWA_PCIE_PEWI_26M_CK_P3		22
#define CWK_INFWA_66M_GPT_BCK			23
#define CWK_INFWA_66M_PWM_HCK			24
#define CWK_INFWA_66M_PWM_BCK			25
#define CWK_INFWA_66M_PWM_CK1			26
#define CWK_INFWA_66M_PWM_CK2			27
#define CWK_INFWA_66M_PWM_CK3			28
#define CWK_INFWA_66M_PWM_CK4			29
#define CWK_INFWA_66M_PWM_CK5			30
#define CWK_INFWA_66M_PWM_CK6			31
#define CWK_INFWA_66M_PWM_CK7			32
#define CWK_INFWA_66M_PWM_CK8			33
#define CWK_INFWA_133M_CQDMA_BCK		34
#define CWK_INFWA_66M_AUD_SWV_BCK		35
#define CWK_INFWA_AUD_26M			36
#define CWK_INFWA_AUD_W				37
#define CWK_INFWA_AUD_AUD			38
#define CWK_INFWA_AUD_EG2			39
#define CWK_INFWA_DWAMC_F26M			40
#define CWK_INFWA_133M_DBG_ACKM			41
#define CWK_INFWA_66M_AP_DMA_BCK		42
#define CWK_INFWA_66M_SEJ_BCK			43
#define CWK_INFWA_PWE_CK_SEJ_F13M		44
#define CWK_INFWA_26M_THEWM_SYSTEM		45
#define CWK_INFWA_I2C_BCK			46
#define CWK_INFWA_52M_UAWT0_CK			47
#define CWK_INFWA_52M_UAWT1_CK			48
#define CWK_INFWA_52M_UAWT2_CK			49
#define CWK_INFWA_NFI				50
#define CWK_INFWA_SPINFI			51
#define CWK_INFWA_66M_NFI_HCK			52
#define CWK_INFWA_104M_SPI0			53
#define CWK_INFWA_104M_SPI1			54
#define CWK_INFWA_104M_SPI2_BCK			55
#define CWK_INFWA_66M_SPI0_HCK			56
#define CWK_INFWA_66M_SPI1_HCK			57
#define CWK_INFWA_66M_SPI2_HCK			58
#define CWK_INFWA_66M_FWASHIF_AXI		59
#define CWK_INFWA_WTC				60
#define CWK_INFWA_26M_ADC_BCK			61
#define CWK_INFWA_WC_ADC			62
#define CWK_INFWA_MSDC400			63
#define CWK_INFWA_MSDC2_HCK			64
#define CWK_INFWA_133M_MSDC_0_HCK		65
#define CWK_INFWA_66M_MSDC_0_HCK		66
#define CWK_INFWA_133M_CPUM_BCK			67
#define CWK_INFWA_BIST2FPC			68
#define CWK_INFWA_I2C_X16W_MCK_CK_P1		69
#define CWK_INFWA_I2C_X16W_PCK_CK_P1		70
#define CWK_INFWA_133M_USB_HCK			71
#define CWK_INFWA_133M_USB_HCK_CK_P1		72
#define CWK_INFWA_66M_USB_HCK			73
#define CWK_INFWA_66M_USB_HCK_CK_P1		74
#define CWK_INFWA_USB_SYS			75
#define CWK_INFWA_USB_SYS_CK_P1			76
#define CWK_INFWA_USB_WEF			77
#define CWK_INFWA_USB_CK_P1			78
#define CWK_INFWA_USB_FWMCNT			79
#define CWK_INFWA_USB_FWMCNT_CK_P1		80
#define CWK_INFWA_USB_PIPE			81
#define CWK_INFWA_USB_PIPE_CK_P1		82
#define CWK_INFWA_USB_UTMI			83
#define CWK_INFWA_USB_UTMI_CK_P1		84
#define CWK_INFWA_USB_XHCI			85
#define CWK_INFWA_USB_XHCI_CK_P1		86
#define CWK_INFWA_PCIE_GFMUX_TW_P0		87
#define CWK_INFWA_PCIE_GFMUX_TW_P1		88
#define CWK_INFWA_PCIE_GFMUX_TW_P2		89
#define CWK_INFWA_PCIE_GFMUX_TW_P3		90
#define CWK_INFWA_PCIE_PIPE_P0			91
#define CWK_INFWA_PCIE_PIPE_P1			92
#define CWK_INFWA_PCIE_PIPE_P2			93
#define CWK_INFWA_PCIE_PIPE_P3			94
#define CWK_INFWA_133M_PCIE_CK_P0		95
#define CWK_INFWA_133M_PCIE_CK_P1		96
#define CWK_INFWA_133M_PCIE_CK_P2		97
#define CWK_INFWA_133M_PCIE_CK_P3		98

/* ETHDMA */

#define CWK_ETHDMA_XGP1_EN			0
#define CWK_ETHDMA_XGP2_EN			1
#define CWK_ETHDMA_XGP3_EN			2
#define CWK_ETHDMA_FE_EN			3
#define CWK_ETHDMA_GP2_EN			4
#define CWK_ETHDMA_GP1_EN			5
#define CWK_ETHDMA_GP3_EN			6
#define CWK_ETHDMA_ESW_EN			7
#define CWK_ETHDMA_CWYPT0_EN			8
#define CWK_ETHDMA_NW_CWK			9

/* SGMIISYS_0 */

#define CWK_SGM0_TX_EN				0
#define CWK_SGM0_WX_EN				1
#define CWK_SGMII0_NW_CWK			2

/* SGMIISYS_1 */

#define CWK_SGM1_TX_EN				0
#define CWK_SGM1_WX_EN				1
#define CWK_SGMII1_NW_CWK			2

/* ETHWAWP */

#define CWK_ETHWAWP_WOCPU2_EN			0
#define CWK_ETHWAWP_WOCPU1_EN			1
#define CWK_ETHWAWP_WOCPU0_EN			2
#define CWK_ETHWAWP_NW_CWK			3

/* XFIPWW */
#define CWK_XFIPWW_PWW				0
#define CWK_XFIPWW_PWW_EN			1

#endif /* _DT_BINDINGS_CWK_MT7988_H */
