Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:12:34 MDT 2014
| Date         : Thu Nov 13 20:28:19 2014
| Host         : a8 running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z045
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   198 |
| Minimum Number of register sites lost to control set restrictions |   562 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1056 |          377 |
| No           | No                    | Yes                    |             133 |           47 |
| No           | Yes                   | No                     |            1117 |          379 |
| Yes          | No                    | No                     |             846 |          348 |
| Yes          | No                    | Yes                    |             151 |           31 |
| Yes          | Yes                   | No                     |             407 |          115 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                                                    Enable Signal                                                                                   |                                                                                   Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count |
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  core_wrapper/inst/core_clocking_i/userclk2 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                |                                                                                                                                                                                     |                1 |              1 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                | ila_wat/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                        |                1 |              1 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                  | ila_wat/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                        |                1 |              1 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                | ila_wat/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                        |                1 |              1 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RESET_INT                                                                                               |                1 |              1 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                          |                1 |              1 |
|  dbg_hub/inst/idrck                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/idrck                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                            |                1 |              1 |
|  core_wrapper/inst/core_clocking_i/userclk2 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  core_wrapper/inst/core_clocking_i/userclk2 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/bscan_inst/UPDATE             |                                                                                                                                                                                    | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/idrck                         | dbg_hub/inst/U_ICON/U_CMD/O1                                                                                                                                                       |                                                                                                                                                                                     |                1 |              2 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/p_3_out                                                                             |                1 |              2 |
|  dbg_hub/inst/idrck                         |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1    |                1 |              2 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1    |                1 |              2 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 |                1 |              2 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              2 |
|  dbg_hub/inst/idrck                         | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                1 |              3 |
|  dbg_hub/inst/idrck                         |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 |                1 |              3 |
|  dbg_hub/inst/idrck                         | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                       |                                                                                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/idrck                         | dbg_hub/inst/U_ICON/U_CMD/O3                                                                                                                                                       |                                                                                                                                                                                     |                1 |              3 |
|  core_wrapper/inst/core_clocking_i/userclk2 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                     |                                                                                                                                                                                     |                1 |              3 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/LOOPBACK_REG                                                      | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                  |                2 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/n_0_BIT_COUNT[3]_i_1                                              |                                                                                                                                                                                     |                2 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                             |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                    |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                        |                2 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                     |                                                                                                                                                                                     |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/O9[0]                                                                               |                3 |              4 |
|  dbg_hub/inst/idrck                         | dbg_hub/inst/U_ICON/U_CMD/O2                                                                                                                                                       |                                                                                                                                                                                     |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE1                                                                    |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/O12                                                                                 |                1 |              4 |
|  clk_200_bufg                               |                                                                                                                                                                                    | core_wrapper/inst/core_clocking_i/AS[0]                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/idrck                         |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/idrck                         |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/I10[0]                                                                                                                                                    |                1 |              4 |
|  core_wrapper/inst/core_clocking_i/userclk  |                                                                                                                                                                                    | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                            |                2 |              5 |
|  core_wrapper/inst/core_clocking_i/userclk  |                                                                                                                                                                                    | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                            |                1 |              5 |
|  core_wrapper/inst/core_clocking_i/userclk2 | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/n_0_ADDR_WR[4]_i_1                                                | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                  |                2 |              5 |
|  core_wrapper/inst/core_clocking_i/userclk  |                                                                                                                                                                                    | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNCHRONISATION/enablealign                                                                             |                2 |              5 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[9]_i_1                                                                                                                |                2 |              5 |
|  dbg_hub/inst/idrck                         |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              6 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                               |                2 |              6 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                               |                3 |              6 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                               |                3 |              7 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                             |                2 |              7 |
|  dbg_hub/inst/idrck                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              8 |
|  clk_200_bufg                               | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_init_wait_count[7]_i_1__0                                                               | core_wrapper/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                   |                2 |              8 |
|  clk_200_bufg                               | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_init_wait_count[7]_i_1                                                                  | core_wrapper/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                   |                2 |              8 |
|  dbg_hub/inst/idrck                         |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                    |                4 |              8 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SR[0]                                                                               |                2 |              8 |
|  core_wrapper/inst/core_clocking_i/userclk2 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O2[0]                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              8 |
|  core_wrapper/inst/core_clocking_i/userclk2 | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_K28p5_1                                                                             | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                            |                2 |              9 |
|  core_wrapper/inst/core_clocking_i/userclk2 | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/PULSE4096                                                                | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/n_0_LINK_TIMER[8]_i_1                                                     |                2 |              9 |
|  clk_200_bufg                               | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_mmcm_lock_count[9]_i_2__0                                                               | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_mmcm_lock_count[9]_i_1__0                                                                |                3 |             10 |
|  clk_200_bufg                               | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_mmcm_lock_count[9]_i_2                                                                  | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_mmcm_lock_count[9]_i_1                                                                   |                3 |             10 |
|  clk_200_bufg                               | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_FSM_onehot_tx_state[10]_i_1                                                             | core_wrapper/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                   |                5 |             10 |
|  dbg_hub/inst/idrck                         | dbg_hub/inst/bscan_inst/I4[0]                                                                                                                                                      | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                       |                2 |             10 |
|  clk_200_bufg                               | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_FSM_onehot_rx_state[11]_i_1                                                             | core_wrapper/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                   |                4 |             11 |
|  dbg_hub/inst/idrck                         |                                                                                                                                                                                    |                                                                                                                                                                                     |                9 |             11 |
|  dbg_hub/inst/idrck                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                2 |             12 |
|  core_wrapper/inst/core_clocking_i/userclk2 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                2 |             12 |
|  core_wrapper/inst/core_clocking_i/userclk2 | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDC_RISING_REG1                                                                    | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                  |                7 |             13 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNCHRONISATION/n_0_FSM_onehot_STATE[13]_i_1                                                            |               10 |             13 |
|  core_wrapper/inst/core_clocking_i/userclk  | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_2__0                                                             | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_1__0                                                              |                4 |             13 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNCHRONISATION/SYNC_STATUS_REG0                                                                        |                3 |             13 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/xsdb_memory_read_inst/D[0]                                                                                                                              |                                                                                                                                                                                     |                8 |             14 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[0]                                                                                                         |                5 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[0]                                                                                                         |                4 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT                                                       | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                  |                4 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[0]                                                                                                         |                4 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[0]                                                                                                         |                4 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/current_state[0]                                                                                                        |                5 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[0]                                                                                                         |                5 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[0]                                                                                                         |                4 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state[0]                                                                                                         |                4 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[0]                                                                                                         |                5 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[0]                                                                                                         |                5 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[0]                                                                                                         |                6 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[0]                                                                                                         |                4 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[0]                                                                                                                  |                4 |             15 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__4                                                                                            |                                                                                                                                                                                     |               10 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__1                                                                                            |                                                                                                                                                                                     |                9 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__13                                                                                           |                                                                                                                                                                                     |               13 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/p_1_out                                                                                                 |                8 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__11                                                                                           |                                                                                                                                                                                     |               11 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__12                                                                                           |                                                                                                                                                                                     |               11 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__9                                                                                             |                                                                                                                                                                                     |                8 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__3                                                                                             |                                                                                                                                                                                     |                6 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__6                                                                                            |                                                                                                                                                                                     |               11 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__10                                                                                           |                                                                                                                                                                                     |               12 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__5                                                                                            |                                                                                                                                                                                     |                9 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                               |                                                                                                                                                                                     |                4 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__2                                                                                            |                                                                                                                                                                                     |                6 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__14                                                                                           |                                                                                                                                                                                     |               11 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__7                                                                                    |                                                                                                                                                                                     |                3 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                              |                                                                                                                                                                                     |                9 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O1                                                                                                                                   |                                                                                                                                                                                     |                3 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/n_0_slaveRegDo_mux_3[15]_i_1                                                                                                                  |                6 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/p_0_out                                                                                                 |                8 |             16 |
|  dbg_hub/inst/idrck                         |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                4 |             16 |
|  dbg_hub/inst/idrck                         | dbg_hub/inst/U_ICON/U_CMD/E[0]                                                                                                                                                     | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                3 |             16 |
|  dbg_hub/inst/idrck                         | dbg_hub/inst/U_ICON/U_CMD/I9[0]                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                4 |             16 |
|  clk_200_bufg                               | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sel                                                                                         | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/clear                                                                                        |                4 |             16 |
|  clk_200_bufg                               | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_time_cnt[0]_i_2__0                                                                 | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_time_cnt[0]_i_1__0                                                                  |                4 |             16 |
|  dbg_hub/inst/idrck                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3                 |                                                                                                                                                                                     |                4 |             16 |
|  dbg_hub/inst/idrck                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]              |                                                                                                                                                                                     |                3 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                       |                                                                                                                                                                                     |                5 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__0                                                                                            |                                                                                                                                                                                     |                9 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                3 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID                                                                               | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/SR[0]                                                                                          |                5 |             16 |
|  core_wrapper/inst/core_clocking_i/userclk2 | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG0                                                        |                                                                                                                                                                                     |                5 |             16 |
|  clk_200_bufg                               |                                                                                                                                                                                    | core_wrapper/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                   |               14 |             17 |
|  core_wrapper/inst/core_clocking_i/userclk  | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2                                                                | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_1                                                                 |                5 |             17 |
|  dbg_hub/inst/idrck                         |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                3 |             17 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/sel                                                                                             | ila_wat/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O1                                                                                             |                5 |             17 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                         | ila_wat/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                    |                5 |             17 |
|  core_wrapper/inst/core_clocking_i/userclk2 | dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/n_0_addr[16]_i_1                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                5 |             17 |
|  core_wrapper/inst/core_clocking_i/userclk2 | dbg_hub/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/n_0_burst_wd[0]_i_1                                                                                                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                5 |             17 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/xsdb_memory_read_inst/n_0_read_addr[16]_i_1                                                                                                             |                                                                                                                                                                                     |                6 |             17 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                   |                                                                                                                                                                                     |                6 |             17 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                5 |             18 |
|  dbg_hub/inst/idrck                         | dbg_hub/inst/U_ICON/U_CMD/O5                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                3 |             18 |
|  core_wrapper/inst/core_clocking_i/userclk2 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                4 |             18 |
|  clk_200_bufg                               | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_1__0                                                              | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out                                                                               |                5 |             19 |
|  clk_200_bufg                               | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_time_out_counter[0]_i_1                                                                 | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_reset_time_out_reg                                                                       |                5 |             19 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                                    |               12 |             22 |
|  core_wrapper/inst/core_clocking_i/userclk2 | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/n_0_toggle_i_1                                                                                                                  | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                            |                4 |             22 |
|  dbg_hub/inst/idrck                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               |                                                                                                                                                                                     |                3 |             24 |
|  core_wrapper/inst/core_clocking_i/userclk2 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                 |                                                                                                                                                                                     |                3 |             24 |
|  core_wrapper/inst/core_clocking_i/userclk2 | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/toggle                                                                                                                          | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                            |                4 |             24 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                6 |             25 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |                7 |             25 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |                6 |             25 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |                7 |             25 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                7 |             25 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |                7 |             25 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                9 |             25 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |                8 |             25 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |                7 |             25 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                9 |             25 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                8 |             25 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |                9 |             25 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |                6 |             25 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |                6 |             25 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                9 |             25 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                6 |             25 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                8 |             25 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                8 |             25 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                7 |             25 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |               15 |             27 |
|  dbg_hub/inst/idrck                         | dbg_hub/inst/U_ICON/U_CMD/O4                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                4 |             28 |
|  core_wrapper/inst/core_clocking_i/userclk2 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                6 |             28 |
|  clk_200_bufg                               | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_adapt_count[0]_i_1                                                                      | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/recclk_mon_count_reset                                                                       |                8 |             32 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                             |               18 |             33 |
|  clk_200_bufg                               |                                                                                                                                                                                    | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/sync_block_gtrxreset/data_out                                                                                 |                7 |             33 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |               11 |             33 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |                9 |             41 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                            |               10 |             42 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                            |               18 |             43 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | ila_wat/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                    |               31 |             58 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                         |                                                                                                                                                                                     |               32 |             68 |
|  dbg_hub/inst/idrck                         |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/O10                                                                                                                                                       |               19 |             70 |
|  clk_200_bufg                               |                                                                                                                                                                                    |                                                                                                                                                                                     |               20 |             79 |
|  core_wrapper/inst/core_clocking_i/userclk  |                                                                                                                                                                                    |                                                                                                                                                                                     |               22 |             83 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    | core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                  |               33 |             98 |
|  core_wrapper/inst/core_clocking_i/userclk2 | ila_wat/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                       |                                                                                                                                                                                     |               31 |            130 |
|  dbg_hub/inst/idrck                         |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                     |               37 |            135 |
|  core_wrapper/inst/core_clocking_i/userclk2 |                                                                                                                                                                                    |                                                                                                                                                                                     |              337 |            944 |
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


