$date
	Sun Oct 23 01:10:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#591786
b110 &
b110 %
1$
b110 !
1"
#591787
0"
#591790
b11 &
b11 %
#591794
b1010 &
b1010 %
#591798
b101 &
b101 %
#591802
b10000 &
b10000 %
#591806
b1000 &
b1000 %
#591810
b100 &
b100 %
#591814
b10 &
b10 %
#591818
b1 &
b1 %
1#
#591822
b0 &
0#
b0 %
0$
#1588395
b10 !
1"
#1588398
b10 &
b10 %
1$
#1588399
0"
#1588402
b1 &
b1 %
1#
#1588406
b0 &
0#
b0 %
0$
#2560855
b11001 !
1"
#2560858
b11001 &
b11001 %
1$
#2560859
0"
#2560862
b1001100 &
b1001100 %
#2560866
b100110 &
b100110 %
#2560870
b10011 &
b10011 %
#2560874
b111010 &
b111010 %
#2560878
b11101 &
b11101 %
#2560882
b1011000 &
b1011000 %
#2560886
b101100 &
b101100 %
#2560890
b10110 &
b10110 %
#2560894
b1011 &
b1011 %
#2560898
b100010 &
b100010 %
#2560902
b10001 &
b10001 %
#2560906
b110100 &
b110100 %
#2560910
b11010 &
b11010 %
#2560914
b1101 &
b1101 %
#2560918
b101000 &
b101000 %
#2560922
b10100 &
b10100 %
#2560926
b1010 &
b1010 %
#2560930
b101 &
b101 %
#2560934
b10000 &
b10000 %
#2560938
b1000 &
b1000 %
#2560942
b100 &
b100 %
#2560946
b10 &
b10 %
#2560950
b1 &
1#
b1 %
#2560954
b0 &
b0 %
0#
0$
#4500012
