
*** Running vivado
    with args -log soc_div_gen_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_div_gen_0_3.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source soc_div_gen_0_3.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 407.633 ; gain = 99.734
INFO: [Synth 8-638] synthesizing module 'soc_div_gen_0_3' [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_div_gen_0_3/synth/soc_div_gen_0_3.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'soc_div_gen_0_3' (12#1) [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_div_gen_0_3/synth/soc_div_gen_0_3.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 512.902 ; gain = 205.004
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 512.902 ; gain = 205.004
INFO: [Device 21-403] Loading part xc7z045ffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.338 . Memory (MB): peak = 912.824 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 912.824 ; gain = 604.926
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 912.824 ; gain = 604.926
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 912.824 ; gain = 604.926
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:01:05 . Memory (MB): peak = 912.824 ; gain = 604.926
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 912.824 ; gain = 604.926
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:31 . Memory (MB): peak = 912.824 ; gain = 604.926
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:35 . Memory (MB): peak = 912.824 ; gain = 604.926
Finished Technology Mapping : Time (s): cpu = 00:01:26 ; elapsed = 00:01:44 . Memory (MB): peak = 922.074 ; gain = 614.176
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:46 . Memory (MB): peak = 922.074 ; gain = 614.176
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:01:47 . Memory (MB): peak = 922.074 ; gain = 614.176
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:54 . Memory (MB): peak = 922.074 ; gain = 614.176
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:55 . Memory (MB): peak = 922.074 ; gain = 614.176
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:01:55 . Memory (MB): peak = 922.074 ; gain = 614.176
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:01:56 . Memory (MB): peak = 922.074 ; gain = 614.176

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    64|
|2     |LUT1    |   194|
|3     |LUT2    |   381|
|4     |LUT3    |  4160|
|5     |MUXCY   |  4225|
|6     |SRLC32E |     9|
|7     |XORCY   |  4225|
|8     |FDRE    | 12938|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:01:56 . Memory (MB): peak = 922.074 ; gain = 614.176
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:02:17 . Memory (MB): peak = 973.465 ; gain = 675.336
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 973.465 ; gain = 0.000
