#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun  2 17:23:28 2021
# Process ID: 5224
# Current directory: C:/Users/Abraham/Documents/GitHub/arquitectura/P9
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10884 C:\Users\Abraham\Documents\GitHub\arquitectura\P9\ASM.xpr
# Log file: C:/Users/Abraham/Documents/GitHub/arquitectura/P9/vivado.log
# Journal file: C:/Users/Abraham/Documents/GitHub/arquitectura/P9\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.xpr
INFO: [Project 1-313] Project file moved from 'D:/Documents/PracticasArqui/arquitectura/P9' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 707.734 ; gain = 105.328
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Jun  2 17:37:07 2021] Launched synth_1...
Run output will be captured here: C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Jun  2 17:38:09 2021] Launched impl_1...
Run output will be captured here: C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1073.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1200.992 ; gain = 402.711
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_asm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_asm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.srcs/sources_1/new/arreglo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'arreglo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.srcs/sources_1/new/paq_asm.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'asm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.srcs/sources_1/new/cartaASM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cartaASM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.srcs/sources_1/new/contador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contador'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.srcs/sources_1/new/deco.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'deco'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.srcs/sim_1/new/test_asm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_asm'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0b85cbe62ef54e28ae021fbc3c96758b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_asm_behav xil_defaultlib.test_asm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paq_asm
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cartaASM [cartaasm_default]
Compiling architecture behavioral of entity xil_defaultlib.arreglo [arreglo_default]
Compiling architecture behavioral of entity xil_defaultlib.contador [contador_default]
Compiling architecture behavioral of entity xil_defaultlib.deco [deco_default]
Compiling architecture behavioral of entity xil_defaultlib.asm [asm_default]
Compiling architecture behavioral of entity xil_defaultlib.test_asm
Built simulation snapshot test_asm_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim/xsim.dir/test_asm_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  2 17:47:35 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_asm_behav -key {Behavioral:sim_1:Functional:test_asm} -tclbatch {test_asm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_asm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_asm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1721.203 ; gain = 29.883
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Jun  2 18:00:12 2021] Launched synth_1...
Run output will be captured here: C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_asm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_asm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.srcs/sim_1/new/test_asm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_asm'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0b85cbe62ef54e28ae021fbc3c96758b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_asm_behav xil_defaultlib.test_asm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paq_asm
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cartaASM [cartaasm_default]
Compiling architecture behavioral of entity xil_defaultlib.arreglo [arreglo_default]
Compiling architecture behavioral of entity xil_defaultlib.contador [contador_default]
Compiling architecture behavioral of entity xil_defaultlib.deco [deco_default]
Compiling architecture behavioral of entity xil_defaultlib.asm [asm_default]
Compiling architecture behavioral of entity xil_defaultlib.test_asm
Built simulation snapshot test_asm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_asm_behav -key {Behavioral:sim_1:Functional:test_asm} -tclbatch {test_asm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_asm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_asm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1788.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_asm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_asm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.srcs/sim_1/new/test_asm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_asm'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0b85cbe62ef54e28ae021fbc3c96758b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_asm_behav xil_defaultlib.test_asm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paq_asm
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cartaASM [cartaasm_default]
Compiling architecture behavioral of entity xil_defaultlib.arreglo [arreglo_default]
Compiling architecture behavioral of entity xil_defaultlib.contador [contador_default]
Compiling architecture behavioral of entity xil_defaultlib.deco [deco_default]
Compiling architecture behavioral of entity xil_defaultlib.asm [asm_default]
Compiling architecture behavioral of entity xil_defaultlib.test_asm
Built simulation snapshot test_asm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_asm_behav -key {Behavioral:sim_1:Functional:test_asm} -tclbatch {test_asm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_asm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_asm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1793.973 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_asm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_asm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.srcs/sim_1/new/test_asm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_asm'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0b85cbe62ef54e28ae021fbc3c96758b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_asm_behav xil_defaultlib.test_asm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paq_asm
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cartaASM [cartaasm_default]
Compiling architecture behavioral of entity xil_defaultlib.arreglo [arreglo_default]
Compiling architecture behavioral of entity xil_defaultlib.contador [contador_default]
Compiling architecture behavioral of entity xil_defaultlib.deco [deco_default]
Compiling architecture behavioral of entity xil_defaultlib.asm [asm_default]
Compiling architecture behavioral of entity xil_defaultlib.test_asm
Built simulation snapshot test_asm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_asm_behav -key {Behavioral:sim_1:Functional:test_asm} -tclbatch {test_asm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_asm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_asm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1793.973 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_asm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_asm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.srcs/sim_1/new/test_asm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_asm'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0b85cbe62ef54e28ae021fbc3c96758b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_asm_behav xil_defaultlib.test_asm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paq_asm
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cartaASM [cartaasm_default]
Compiling architecture behavioral of entity xil_defaultlib.arreglo [arreglo_default]
Compiling architecture behavioral of entity xil_defaultlib.contador [contador_default]
Compiling architecture behavioral of entity xil_defaultlib.deco [deco_default]
Compiling architecture behavioral of entity xil_defaultlib.asm [asm_default]
Compiling architecture behavioral of entity xil_defaultlib.test_asm
Built simulation snapshot test_asm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_asm_behav -key {Behavioral:sim_1:Functional:test_asm} -tclbatch {test_asm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_asm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_asm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1795.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_asm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_asm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.srcs/sim_1/new/test_asm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_asm'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0b85cbe62ef54e28ae021fbc3c96758b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_asm_behav xil_defaultlib.test_asm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paq_asm
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cartaASM [cartaasm_default]
Compiling architecture behavioral of entity xil_defaultlib.arreglo [arreglo_default]
Compiling architecture behavioral of entity xil_defaultlib.contador [contador_default]
Compiling architecture behavioral of entity xil_defaultlib.deco [deco_default]
Compiling architecture behavioral of entity xil_defaultlib.asm [asm_default]
Compiling architecture behavioral of entity xil_defaultlib.test_asm
Built simulation snapshot test_asm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_asm_behav -key {Behavioral:sim_1:Functional:test_asm} -tclbatch {test_asm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_asm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_asm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1798.047 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_asm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_asm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.srcs/sim_1/new/test_asm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_asm'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0b85cbe62ef54e28ae021fbc3c96758b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_asm_behav xil_defaultlib.test_asm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paq_asm
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cartaASM [cartaasm_default]
Compiling architecture behavioral of entity xil_defaultlib.arreglo [arreglo_default]
Compiling architecture behavioral of entity xil_defaultlib.contador [contador_default]
Compiling architecture behavioral of entity xil_defaultlib.deco [deco_default]
Compiling architecture behavioral of entity xil_defaultlib.asm [asm_default]
Compiling architecture behavioral of entity xil_defaultlib.test_asm
Built simulation snapshot test_asm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_asm_behav -key {Behavioral:sim_1:Functional:test_asm} -tclbatch {test_asm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_asm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_asm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1798.047 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_asm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_asm_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0b85cbe62ef54e28ae021fbc3c96758b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_asm_behav xil_defaultlib.test_asm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_asm_behav -key {Behavioral:sim_1:Functional:test_asm} -tclbatch {test_asm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_asm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_asm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_asm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_asm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.srcs/sim_1/new/test_asm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_asm'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0b85cbe62ef54e28ae021fbc3c96758b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_asm_behav xil_defaultlib.test_asm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paq_asm
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cartaASM [cartaasm_default]
Compiling architecture behavioral of entity xil_defaultlib.arreglo [arreglo_default]
Compiling architecture behavioral of entity xil_defaultlib.contador [contador_default]
Compiling architecture behavioral of entity xil_defaultlib.deco [deco_default]
Compiling architecture behavioral of entity xil_defaultlib.asm [asm_default]
Compiling architecture behavioral of entity xil_defaultlib.test_asm
Built simulation snapshot test_asm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Abraham/Documents/GitHub/arquitectura/P9/ASM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_asm_behav -key {Behavioral:sim_1:Functional:test_asm} -tclbatch {test_asm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_asm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_asm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1798.391 ; gain = 0.340
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  2 18:23:30 2021...
