// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLToAXI4(
  input         clock,
                reset,
  output        auto_in_a_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_a_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_a_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_a_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_a_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_a_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_a_bits_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_in_a_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_d_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_d_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_in_d_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_d_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_d_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_d_bits_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_in_d_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_d_bits_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_aw_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_aw_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_aw_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_out_aw_bits_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_out_aw_bits_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_aw_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_out_aw_bits_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_aw_bits_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_aw_bits_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_aw_bits_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_aw_bits_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_aw_bits_echo_tl_state_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_aw_bits_echo_tl_state_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_w_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_w_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_out_w_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_out_w_bits_strb,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_w_bits_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_b_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_b_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_out_b_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_out_b_bits_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_out_b_bits_echo_tl_state_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_out_b_bits_echo_tl_state_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_ar_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_ar_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_ar_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_out_ar_bits_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_out_ar_bits_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_ar_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_out_ar_bits_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_ar_bits_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_ar_bits_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_ar_bits_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_ar_bits_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_ar_bits_echo_tl_state_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_ar_bits_echo_tl_state_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_r_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_r_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_out_r_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_out_r_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_out_r_bits_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_out_r_bits_echo_tl_state_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_out_r_bits_echo_tl_state_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_r_bits_last	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
);

  reg             count_6;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28]
  reg             count_5;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28]
  reg             count_4;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28]
  reg             count_3;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28]
  reg             count_2;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28]
  reg             count_1;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28]
  wire            _queue_arw_deq_q_io_enq_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire            _queue_arw_deq_q_io_deq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [2:0]      _queue_arw_deq_q_io_deq_bits_id;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [31:0]     _queue_arw_deq_q_io_deq_bits_addr;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [7:0]      _queue_arw_deq_q_io_deq_bits_len;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [2:0]      _queue_arw_deq_q_io_deq_bits_size;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [1:0]      _queue_arw_deq_q_io_deq_bits_burst;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire            _queue_arw_deq_q_io_deq_bits_lock;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [3:0]      _queue_arw_deq_q_io_deq_bits_cache;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [2:0]      _queue_arw_deq_q_io_deq_bits_prot;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [3:0]      _queue_arw_deq_q_io_deq_bits_qos;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [3:0]      _queue_arw_deq_q_io_deq_bits_echo_tl_state_size;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [2:0]      _queue_arw_deq_q_io_deq_bits_echo_tl_state_source;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire            _queue_arw_deq_q_io_deq_bits_wen;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire            _nodeOut_w_deq_q_io_enq_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [7:0][2:0] _GEN = '{3'h0, 3'h0, 3'h5, 3'h4, 3'h3, 3'h2, 3'h1, 3'h0};	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:165:17]
  wire [12:0]     _beats1_decode_T_1 = 13'h3F << auto_in_a_bits_size;	// @[generators/rocket-chip/src/main/scala/util/package.scala:235:71]
  wire [2:0]      beats1 = auto_in_a_bits_opcode[2] ? 3'h0 : ~(_beats1_decode_T_1[5:3]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, generators/rocket-chip/src/main/scala/util/package.scala:235:{46,71,76}]
  reg  [2:0]      counter;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
  wire            a_first = counter == 3'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, :232:25]
  wire            out_w_bits_last = counter == 3'h1 | beats1 == 3'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}, generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:172:17]
  reg             doneAW;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:160:30]
  wire [17:0]     _out_arw_bits_len_T_1 = 18'h7FF << auto_in_a_bits_size;	// @[generators/rocket-chip/src/main/scala/util/package.scala:235:71]
  wire [7:0]      _GEN_0 = {{count_1}, {count_1}, {count_6}, {count_5}, {count_4}, {count_3}, {count_2}, {count_1}};	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28]
  wire            stall = _GEN_0[auto_in_a_bits_source] & a_first;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:232:25, generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:198:49]
  wire            _out_w_valid_T_3 = doneAW | _queue_arw_deq_q_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:160:30, :199:52, src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire            nodeIn_a_ready = ~stall & (auto_in_a_bits_opcode[2] ? _queue_arw_deq_q_io_enq_ready : _out_w_valid_T_3 & _nodeOut_w_deq_q_io_enq_ready);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:93:37, generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:198:49, :199:{21,28,34,52,70}, src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire            out_arw_valid = ~stall & auto_in_a_valid & (auto_in_a_bits_opcode[2] | ~doneAW & _nodeOut_w_deq_q_io_enq_ready);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:93:37, generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:160:30, :198:49, :199:21, :200:{45,51,61,69}, src/main/scala/chisel3/util/Decoupled.scala:376:21]
  reg             r_holds_d;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:209:30]
  reg  [2:0]      b_delay;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:212:24]
  wire            r_wins = auto_out_r_valid & b_delay != 3'h7 | r_holds_d;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:209:30, :212:24, :218:{33,44,53}]
  wire            nodeOut_r_ready = auto_in_d_ready & r_wins;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:218:53, :220:33]
  wire            nodeOut_b_ready = auto_in_d_ready & ~r_wins;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:218:53, :221:{33,36}]
  wire            nodeIn_d_valid = r_wins ? auto_out_r_valid : auto_out_b_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:218:53, :222:24]
  reg             r_first;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:227:28]
  reg             r_denied_r;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:63]
  wire            r_d_denied = r_first ? (&auto_out_r_bits_resp) : r_denied_r;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:227:28, :229:39, generators/rocket-chip/src/main/scala/util/package.scala:80:{42,63}]
  wire [2:0]      d_sel_shiftAmount = r_wins ? auto_out_r_bits_id : auto_out_b_bits_id;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:218:53, :254:31]
  wire            d_last = ~r_wins | auto_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:218:53, :255:23]
  wire            _inc_T_5 = _queue_arw_deq_q_io_enq_ready & out_arw_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:200:45, src/main/scala/chisel3/util/Decoupled.scala:52:35, :376:21]
  wire            inc = _GEN[auto_in_a_bits_source] == 3'h0 & _inc_T_5;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire            _dec_T_11 = auto_in_d_ready & nodeIn_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:222:24, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire            dec = d_sel_shiftAmount == 3'h0 & d_last & _dec_T_11;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:32, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire            inc_1 = _GEN[auto_in_a_bits_source] == 3'h1 & _inc_T_5;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:165:17, :172:17, :253:58, :269:22, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire            dec_1 = d_sel_shiftAmount == 3'h1 & d_last & _dec_T_11;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:172:17, :254:{31,93}, :255:23, :270:32, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire            inc_2 = _GEN[auto_in_a_bits_source] == 3'h2 & _inc_T_5;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:165:17, :168:31, :253:58, :269:22, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire            dec_2 = d_sel_shiftAmount == 3'h2 & d_last & _dec_T_11;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:168:31, :254:{31,93}, :255:23, :270:32, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire            inc_3 = _GEN[auto_in_a_bits_source] == 3'h3 & _inc_T_5;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:115:39, :165:17, :253:58, :269:22, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire            dec_3 = d_sel_shiftAmount == 3'h3 & d_last & _dec_T_11;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:115:39, :254:{31,93}, :255:23, :270:32, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire            inc_4 = _GEN[auto_in_a_bits_source] == 3'h4 & _inc_T_5;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:{12,27}]
  wire            dec_4 = d_sel_shiftAmount == 3'h4 & d_last & _dec_T_11;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:32, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:{12,27}]
  wire            inc_5 = _GEN[auto_in_a_bits_source] == 3'h5 & _inc_T_5;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:{12,27}]
  wire            dec_5 = d_sel_shiftAmount == 3'h5 & d_last & _dec_T_11;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:32, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:{12,27}]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
      if (~reset & ~(~dec | count_1)) begin	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28, :270:32, :273:{16,17,22}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
          $error("Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n");	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
      end
      if (~reset & ~(~inc | ~count_1)) begin	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :273:16, :274:{16,17,22,31}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
          $error("Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n");	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
      end
      if (~reset & ~(~dec_1 | count_2)) begin	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28, :270:32, :273:{16,17,22}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
          $error("Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n");	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
      end
      if (~reset & ~(~inc_1 | ~count_2)) begin	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :273:16, :274:{16,17,22,31}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
          $error("Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n");	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
      end
      if (~reset & ~(~dec_2 | count_3)) begin	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28, :270:32, :273:{16,17,22}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
          $error("Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n");	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
      end
      if (~reset & ~(~inc_2 | ~count_3)) begin	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :273:16, :274:{16,17,22,31}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
          $error("Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n");	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
      end
      if (~reset & ~(~dec_3 | count_4)) begin	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28, :270:32, :273:{16,17,22}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
          $error("Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n");	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
      end
      if (~reset & ~(~inc_3 | ~count_4)) begin	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :273:16, :274:{16,17,22,31}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
          $error("Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n");	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
      end
      if (~reset & ~(~dec_4 | count_5)) begin	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28, :270:32, :273:{16,17,22}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
          $error("Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n");	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
      end
      if (~reset & ~(~inc_4 | ~count_5)) begin	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :273:16, :274:{16,17,22,31}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
          $error("Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n");	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
      end
      if (~reset & ~(~dec_5 | count_6)) begin	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28, :270:32, :273:{16,17,22}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
          $error("Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n");	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:273:16]
      end
      if (~reset & ~(~inc_5 | ~count_6)) begin	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :273:16, :274:{16,17,22,31}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
          $error("Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n");	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:274:16]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin
    if (reset) begin
      counter <= 3'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
      doneAW <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:160:30]
      r_holds_d <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:209:30]
      r_first <= 1'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:227:28]
      count_1 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28]
      count_2 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28]
      count_3 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28]
      count_4 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28]
      count_5 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28]
      count_6 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28]
    end
    else begin
      if (nodeIn_a_ready & auto_in_a_valid) begin	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:199:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
        if (a_first)	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:232:25]
          counter <= beats1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:222:14, :230:27]
        else	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:232:25]
          counter <= counter - 3'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, :231:28]
        doneAW <= ~out_w_bits_last;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:33, generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:160:30, :161:36]
      end
      if (nodeOut_r_ready & auto_out_r_valid) begin	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:220:33, src/main/scala/chisel3/util/Decoupled.scala:52:35]
        r_holds_d <= ~auto_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:209:30, :210:40]
        r_first <= auto_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:227:28]
      end
      count_1 <= count_1 + inc - dec;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:32, :271:{24,37}]
      count_2 <= count_2 + inc_1 - dec_1;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:32, :271:{24,37}]
      count_3 <= count_3 + inc_2 - dec_2;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:32, :271:{24,37}]
      count_4 <= count_4 + inc_3 - dec_3;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:32, :271:{24,37}]
      count_5 <= count_5 + inc_4 - dec_4;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:32, :271:{24,37}]
      count_6 <= count_6 + inc_5 - dec_5;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:32, :271:{24,37}]
    end
    if (auto_out_b_valid & ~nodeOut_b_ready)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:213:{25,28}, :221:33]
      b_delay <= b_delay + 3'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:172:17, :212:24, :214:28]
    else	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:213:25]
      b_delay <= 3'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:212:24]
    if (r_first)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:227:28]
      r_denied_r <= &auto_out_r_bits_resp;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:229:39, generators/rocket-chip/src/main/scala/util/package.scala:80:63]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        counter = _RANDOM[/*Zero width*/ 1'b0][2:0];	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
        doneAW = _RANDOM[/*Zero width*/ 1'b0][3];	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:160:30]
        r_holds_d = _RANDOM[/*Zero width*/ 1'b0][4];	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:209:30]
        b_delay = _RANDOM[/*Zero width*/ 1'b0][7:5];	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:212:24]
        r_first = _RANDOM[/*Zero width*/ 1'b0][8];	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:227:28]
        r_denied_r = _RANDOM[/*Zero width*/ 1'b0][9];	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, generators/rocket-chip/src/main/scala/util/package.scala:80:63]
        count_1 = _RANDOM[/*Zero width*/ 1'b0][10];	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28]
        count_2 = _RANDOM[/*Zero width*/ 1'b0][12];	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28]
        count_3 = _RANDOM[/*Zero width*/ 1'b0][14];	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28]
        count_4 = _RANDOM[/*Zero width*/ 1'b0][16];	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28]
        count_5 = _RANDOM[/*Zero width*/ 1'b0][18];	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28]
        count_6 = _RANDOM[/*Zero width*/ 1'b0][20];	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:265:28]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue_29 nodeOut_w_deq_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_nodeOut_w_deq_q_io_enq_ready),
    .io_enq_valid     (~stall & auto_in_a_valid & ~(auto_in_a_bits_opcode[2]) & _out_w_valid_T_3),	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:93:{28,37}, generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:198:49, :199:{21,52}, :202:54]
    .io_enq_bits_data (auto_in_a_bits_data),
    .io_enq_bits_strb (auto_in_a_bits_mask),
    .io_enq_bits_last (out_w_bits_last),	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:33]
    .io_deq_ready     (auto_out_w_ready),
    .io_deq_valid     (auto_out_w_valid),
    .io_deq_bits_data (auto_out_w_bits_data),
    .io_deq_bits_strb (auto_out_w_bits_strb),
    .io_deq_bits_last (auto_out_w_bits_last)
  );
  Queue_30 queue_arw_deq_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_queue_arw_deq_q_io_enq_ready),
    .io_enq_valid                     (out_arw_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:200:45]
    .io_enq_bits_id                   (_GEN[auto_in_a_bits_source]),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:165:17]
    .io_enq_bits_addr                 (auto_in_a_bits_address),
    .io_enq_bits_len                  (~(_out_arw_bits_len_T_1[10:3])),	// @[generators/rocket-chip/src/main/scala/util/package.scala:235:{46,71,76}]
    .io_enq_bits_size                 (auto_in_a_bits_size > 3'h2 ? 3'h3 : auto_in_a_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:115:39, :168:{23,31}]
    .io_enq_bits_echo_tl_state_size   ({1'h0, auto_in_a_bits_size}),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:182:22]
    .io_enq_bits_echo_tl_state_source (auto_in_a_bits_source),
    .io_enq_bits_wen                  (~(auto_in_a_bits_opcode[2])),	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:93:{28,37}]
    .io_deq_ready                     (_queue_arw_deq_q_io_deq_bits_wen ? auto_out_aw_ready : auto_out_ar_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:156:29, src/main/scala/chisel3/util/Decoupled.scala:376:21]
    .io_deq_valid                     (_queue_arw_deq_q_io_deq_valid),
    .io_deq_bits_id                   (_queue_arw_deq_q_io_deq_bits_id),
    .io_deq_bits_addr                 (_queue_arw_deq_q_io_deq_bits_addr),
    .io_deq_bits_len                  (_queue_arw_deq_q_io_deq_bits_len),
    .io_deq_bits_size                 (_queue_arw_deq_q_io_deq_bits_size),
    .io_deq_bits_burst                (_queue_arw_deq_q_io_deq_bits_burst),
    .io_deq_bits_lock                 (_queue_arw_deq_q_io_deq_bits_lock),
    .io_deq_bits_cache                (_queue_arw_deq_q_io_deq_bits_cache),
    .io_deq_bits_prot                 (_queue_arw_deq_q_io_deq_bits_prot),
    .io_deq_bits_qos                  (_queue_arw_deq_q_io_deq_bits_qos),
    .io_deq_bits_echo_tl_state_size   (_queue_arw_deq_q_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_queue_arw_deq_q_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_wen                  (_queue_arw_deq_q_io_deq_bits_wen)
  );
  assign auto_in_a_ready = nodeIn_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:199:28]
  assign auto_in_d_valid = nodeIn_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:222:24]
  assign auto_in_d_bits_opcode = {2'h0, r_wins};	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:25, generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:218:53, :248:23]
  assign auto_in_d_bits_size = r_wins ? auto_out_r_bits_echo_tl_state_size[2:0] : auto_out_b_bits_echo_tl_state_size[2:0];	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:796:15, :814:15, generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:218:53, :248:23]
  assign auto_in_d_bits_source = r_wins ? auto_out_r_bits_echo_tl_state_source : auto_out_b_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:218:53, :248:23]
  assign auto_in_d_bits_denied = r_wins ? r_d_denied : (|auto_out_b_bits_resp);	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:218:53, :231:39, :248:23, generators/rocket-chip/src/main/scala/util/package.scala:80:42]
  assign auto_in_d_bits_data = auto_out_r_bits_data;
  assign auto_in_d_bits_corrupt = r_wins & ((|auto_out_r_bits_resp) | r_d_denied);	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:218:53, :230:39, :233:96, :248:23, generators/rocket-chip/src/main/scala/util/package.scala:80:42]
  assign auto_out_aw_valid = _queue_arw_deq_q_io_deq_valid & _queue_arw_deq_q_io_deq_bits_wen;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:155:39, src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_aw_bits_id = _queue_arw_deq_q_io_deq_bits_id;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_aw_bits_addr = _queue_arw_deq_q_io_deq_bits_addr;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_aw_bits_len = _queue_arw_deq_q_io_deq_bits_len;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_aw_bits_size = _queue_arw_deq_q_io_deq_bits_size;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_aw_bits_burst = _queue_arw_deq_q_io_deq_bits_burst;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_aw_bits_lock = _queue_arw_deq_q_io_deq_bits_lock;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_aw_bits_cache = _queue_arw_deq_q_io_deq_bits_cache;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_aw_bits_prot = _queue_arw_deq_q_io_deq_bits_prot;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_aw_bits_qos = _queue_arw_deq_q_io_deq_bits_qos;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_aw_bits_echo_tl_state_size = _queue_arw_deq_q_io_deq_bits_echo_tl_state_size;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_aw_bits_echo_tl_state_source = _queue_arw_deq_q_io_deq_bits_echo_tl_state_source;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_b_ready = nodeOut_b_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:221:33]
  assign auto_out_ar_valid = _queue_arw_deq_q_io_deq_valid & ~_queue_arw_deq_q_io_deq_bits_wen;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:154:{39,42}, src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_ar_bits_id = _queue_arw_deq_q_io_deq_bits_id;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_ar_bits_addr = _queue_arw_deq_q_io_deq_bits_addr;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_ar_bits_len = _queue_arw_deq_q_io_deq_bits_len;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_ar_bits_size = _queue_arw_deq_q_io_deq_bits_size;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_ar_bits_burst = _queue_arw_deq_q_io_deq_bits_burst;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_ar_bits_lock = _queue_arw_deq_q_io_deq_bits_lock;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_ar_bits_cache = _queue_arw_deq_q_io_deq_bits_cache;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_ar_bits_prot = _queue_arw_deq_q_io_deq_bits_prot;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_ar_bits_qos = _queue_arw_deq_q_io_deq_bits_qos;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_ar_bits_echo_tl_state_size = _queue_arw_deq_q_io_deq_bits_echo_tl_state_size;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_ar_bits_echo_tl_state_source = _queue_arw_deq_q_io_deq_bits_echo_tl_state_source;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_out_r_ready = nodeOut_r_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:220:33]
endmodule

