m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/sls3445/Documents/DS2_Labs/Lab4/sls_nbit_add_sub_vhdl/simulation/modelsim
Esls_nbit_add_sub_vhdl
Z1 w1738970030
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8C:/Users/sls3445/Documents/DS2_Labs/Lab4/sls_nbit_add_sub_vhdl/sls_nbit_add_sub_vhdl.vhd
Z5 FC:/Users/sls3445/Documents/DS2_Labs/Lab4/sls_nbit_add_sub_vhdl/sls_nbit_add_sub_vhdl.vhd
l0
L4
VM=Z7KgDFl9K2=JI619@PC0
!s100 M@YWYS;V;SA=7<jCVlim=0
Z6 OV;C;10.5b;63
31
Z7 !s110 1738970086
!i10b 1
Z8 !s108 1738970086.000000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/sls3445/Documents/DS2_Labs/Lab4/sls_nbit_add_sub_vhdl/sls_nbit_add_sub_vhdl.vhd|
Z10 !s107 C:/Users/sls3445/Documents/DS2_Labs/Lab4/sls_nbit_add_sub_vhdl/sls_nbit_add_sub_vhdl.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Asls_nbit_add_sub_func
R2
R3
DEx4 work 21 sls_nbit_add_sub_vhdl 0 22 M=Z7KgDFl9K2=JI619@PC0
l14
L12
V<ZOYafm]WIE:6F;kjPO1i2
!s100 NYaK4gMfnUf9eXck;jU=o2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Esls_nbit_add_sub_vhdl_tb
Z13 w1738970075
R2
R3
R0
Z14 8C:/Users/sls3445/Documents/DS2_Labs/Lab4/sls_nbit_add_sub_vhdl/sls_nbit_add_sub_vhdl_tb.vhd
Z15 FC:/Users/sls3445/Documents/DS2_Labs/Lab4/sls_nbit_add_sub_vhdl/sls_nbit_add_sub_vhdl_tb.vhd
l0
L4
Vb;Y_[a2bQ5bC2R7HMO9D20
!s100 IohHi@VPZW_Q`Q=oJ_HbU1
R6
31
R7
!i10b 1
R8
Z16 !s90 -reportprogress|300|-93|-work|work|C:/Users/sls3445/Documents/DS2_Labs/Lab4/sls_nbit_add_sub_vhdl/sls_nbit_add_sub_vhdl_tb.vhd|
Z17 !s107 C:/Users/sls3445/Documents/DS2_Labs/Lab4/sls_nbit_add_sub_vhdl/sls_nbit_add_sub_vhdl_tb.vhd|
!i113 1
R11
R12
Asls_behavioral_tb
R2
R3
DEx4 work 24 sls_nbit_add_sub_vhdl_tb 0 22 b;Y_[a2bQ5bC2R7HMO9D20
l17
L6
V5OKRnc81TJQC?OKc`8FUZ1
!s100 OLXC4mmXiReg@T?aGSLMk0
R6
31
R7
!i10b 1
R8
R16
R17
!i113 1
R11
R12
