Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/maar/stdy/Schema/lab1_v2/lab1_v2/test_time_mode_isim_beh.exe -prj /home/maar/stdy/Schema/lab1_v2/lab1_v2/test_time_mode_beh.prj work.test_time_mode work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/maar/stdy/Schema/lab1_v2/lab1_v2/led.v" into library work
Analyzing Verilog file "/home/maar/stdy/Schema/lab1_v2/lab1_v2/test_time_mode.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94504 KB
Fuse CPU Usage: 1550 ms
Compiling module sw_mode
Compiling module time_mode
Compiling module test_time_mode
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable /home/maar/stdy/Schema/lab1_v2/lab1_v2/test_time_mode_isim_beh.exe
Fuse Memory Usage: 654676 KB
Fuse CPU Usage: 1570 ms
GCC CPU Usage: 570 ms
