_clear_fields: ["*"]

ADC,ADC?:
  _strip:
    - "ADC_"

CRC:
  _strip:
    - "CRC_"

CRS:
  _strip:
    - "CRS_"

DAC:
  _strip:
    - "DAC_"

DBGMCU:
  _strip:
    - "DBGMCU_"

DTS:
  _strip:
    - "DTS_"

EXTI:
  _strip:
    - "EXTI_"
  _modify:
    _interrupts:
      EXTI4_5:
        name: EXTI4_15
        description: "EXTI line 4 to 15 interrupt"

FLASH:
  _strip:
    - "FLASH_"

FDCAN?:
  _strip:
    - "FDCAN?_"

GPDMA1:
  _strip:
    - "GPDMA_"

GPIO?:
  _strip:
    - "GPIO?_"

HASH:
  _strip:
    - "HASH_"

I2C?:
  _strip:
    - "I2C_"

ICACHE:
  _strip:
    - "ICACHE_"

IWDG:
  _strip:
    - "IWDG_"
  SR:
    _add:
      ONF:
        description: "Watchdog enable status bit.
          Set to ‘1’ by hardware as soon as the IWDG is started. In software mode, it remains to '1' until
          the IWDG is reset. In hardware mode, this bit is always set to '1'."
        bitOffset: 8
        bitWidth: 1
        access: read-only

LPTIM?:
  _strip:
    - "LPTIM_"

LPUART:
  _strip:
    - "LPUART_"

PWR:
  _strip:
    - "PWR_"

RAMCFG:
  _strip:
    - "RAMCFG_"

RCC:
  _strip:
    - "RCC_"

RNG:
  _strip:
    - "RNG_"

RTC:
  _strip:
    - "RTC_"

SBS:
  _strip:
    - "SBS_"
  PMCR:
    # Rename these fields on H503 to match other H5 processors
    _modify:
      PB6_FMPLUS:
        name: PB6_FMP
      PB7_FMPLUS:
        name: PB7_FMP
      PB8_FMPLUS:
        name: PB8_FMP

SPI?:
  _strip:
    - "SPI_"

TAMP:
  _strip:
    - "TAMP_"

USART?:
  _strip:
    - "USART_"

USB:
  _strip:
    - "USB_"

WWDG:
  _strip:
    - "WWDG_"

# TIM3:
#   _delete:
#     - CNT
#   _modify:
#     CNT_alternate:
#       name: "CNT"

_include:
  - sbs/sbs.yaml
  - gpdma/gpdma.yaml
  - usart/merge_CR3_WUS_field.yaml
  - usart/rename_CR1_ISR_enabled_disabled.yaml
  - ./rcc/h5.yaml
