###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        67313   # Number of WRITE/WRITEP commands
num_reads_done                 =       627033   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       488668   # Number of read row buffer hits
num_read_cmds                  =       627032   # Number of READ/READP commands
num_writes_done                =        67313   # Number of read requests issued
num_write_row_hits             =        38281   # Number of write row buffer hits
num_act_cmds                   =       167975   # Number of ACT commands
num_pre_cmds                   =       167944   # Number of PRE commands
num_ondemand_pres              =       146181   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9411769   # Cyles of rank active rank.0
rank_active_cycles.1           =      9049719   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       588231   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       950281   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       648914   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7106   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2576   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4060   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1561   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          983   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1551   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2935   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2385   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          778   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21497   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           28   # Write cmd latency (cycles)
write_latency[40-59]           =           28   # Write cmd latency (cycles)
write_latency[60-79]           =          107   # Write cmd latency (cycles)
write_latency[80-99]           =          253   # Write cmd latency (cycles)
write_latency[100-119]         =          412   # Write cmd latency (cycles)
write_latency[120-139]         =          774   # Write cmd latency (cycles)
write_latency[140-159]         =         1138   # Write cmd latency (cycles)
write_latency[160-179]         =         1645   # Write cmd latency (cycles)
write_latency[180-199]         =         2285   # Write cmd latency (cycles)
write_latency[200-]            =        60642   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       263002   # Read request latency (cycles)
read_latency[40-59]            =        82228   # Read request latency (cycles)
read_latency[60-79]            =        90708   # Read request latency (cycles)
read_latency[80-99]            =        37989   # Read request latency (cycles)
read_latency[100-119]          =        28296   # Read request latency (cycles)
read_latency[120-139]          =        22253   # Read request latency (cycles)
read_latency[140-159]          =        14146   # Read request latency (cycles)
read_latency[160-179]          =        10730   # Read request latency (cycles)
read_latency[180-199]          =         8652   # Read request latency (cycles)
read_latency[200-]             =        69028   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.36026e+08   # Write energy
read_energy                    =  2.52819e+09   # Read energy
act_energy                     =   4.5958e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.82351e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.56135e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87294e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.64702e+09   # Active standby energy rank.1
average_read_latency           =      99.0948   # Average read request latency (cycles)
average_interarrival           =      14.4016   # Average request interarrival latency (cycles)
total_energy                   =  1.62869e+10   # Total energy (pJ)
average_power                  =      1628.69   # Average power (mW)
average_bandwidth              =      5.92509   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        71734   # Number of WRITE/WRITEP commands
num_reads_done                 =       692032   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       547883   # Number of read row buffer hits
num_read_cmds                  =       692030   # Number of READ/READP commands
num_writes_done                =        71734   # Number of read requests issued
num_write_row_hits             =        40768   # Number of write row buffer hits
num_act_cmds                   =       175779   # Number of ACT commands
num_pre_cmds                   =       175749   # Number of PRE commands
num_ondemand_pres              =       152092   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9232011   # Cyles of rank active rank.0
rank_active_cycles.1           =      9185315   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       767989   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       814685   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       719447   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6331   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2496   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3975   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1492   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          975   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1595   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2929   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2333   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          785   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21408   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           28   # Write cmd latency (cycles)
write_latency[40-59]           =           34   # Write cmd latency (cycles)
write_latency[60-79]           =          132   # Write cmd latency (cycles)
write_latency[80-99]           =          278   # Write cmd latency (cycles)
write_latency[100-119]         =          518   # Write cmd latency (cycles)
write_latency[120-139]         =          901   # Write cmd latency (cycles)
write_latency[140-159]         =         1193   # Write cmd latency (cycles)
write_latency[160-179]         =         1629   # Write cmd latency (cycles)
write_latency[180-199]         =         2061   # Write cmd latency (cycles)
write_latency[200-]            =        64959   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       269189   # Read request latency (cycles)
read_latency[40-59]            =        92961   # Read request latency (cycles)
read_latency[60-79]            =        97369   # Read request latency (cycles)
read_latency[80-99]            =        45033   # Read request latency (cycles)
read_latency[100-119]          =        32383   # Read request latency (cycles)
read_latency[120-139]          =        25552   # Read request latency (cycles)
read_latency[140-159]          =        17229   # Read request latency (cycles)
read_latency[160-179]          =        13219   # Read request latency (cycles)
read_latency[180-199]          =        10306   # Read request latency (cycles)
read_latency[200-]             =        88789   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.58096e+08   # Write energy
read_energy                    =  2.79026e+09   # Read energy
act_energy                     =  4.80931e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.68635e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.91049e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.76077e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73164e+09   # Active standby energy rank.1
average_read_latency           =      112.422   # Average read request latency (cycles)
average_interarrival           =      13.0927   # Average request interarrival latency (cycles)
total_energy                   =   1.6586e+10   # Total energy (pJ)
average_power                  =       1658.6   # Average power (mW)
average_bandwidth              =      6.51747   # Average bandwidth
