var group___u_s_a_r_t___structures =
[
    [ "USART_Config_T", "dd/d5f/struct_u_s_a_r_t___config___t.html", [
      [ "baudRate", "dd/d5f/struct_u_s_a_r_t___config___t.html#ab38a80feace530cdca66134f6e3801aa", null ],
      [ "hardwareFlow", "dd/d5f/struct_u_s_a_r_t___config___t.html#aa1fae0defe7ac53693cfaae0681508b3", null ],
      [ "mode", "dd/d5f/struct_u_s_a_r_t___config___t.html#a8ac1e02f15b129a9fad2fbe4e69d5701", null ],
      [ "parity", "dd/d5f/struct_u_s_a_r_t___config___t.html#abf5c9ca68c4b57a36c12d0999912313a", null ],
      [ "stopBits", "dd/d5f/struct_u_s_a_r_t___config___t.html#a438814751127e901c81a06895dd33a15", null ],
      [ "wordLength", "dd/d5f/struct_u_s_a_r_t___config___t.html#a6a2ef693c107b4373269a9a9b90961c9", null ]
    ] ],
    [ "USART_ClockConfig_T", "d2/ddb/struct_u_s_a_r_t___clock_config___t.html", [
      [ "clock", "d2/ddb/struct_u_s_a_r_t___clock_config___t.html#a576c4d2f572e665fd19d22825be6f2d6", null ],
      [ "lastBit", "d2/ddb/struct_u_s_a_r_t___clock_config___t.html#a2ff59fed90eba5f8745cd3d02a4b0658", null ],
      [ "phase", "d2/ddb/struct_u_s_a_r_t___clock_config___t.html#a93c966fc9252e07caa3806130299a5f3", null ],
      [ "polarity", "d2/ddb/struct_u_s_a_r_t___clock_config___t.html#a46989640c9c038a77dd42e8108f78f76", null ]
    ] ]
];