// Seed: 1140760536
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_13;
  assign id_10 = id_13;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input wire id_2,
    input supply0 id_3
    , id_6, id_7,
    output supply0 id_4
);
  always @(posedge 1 !=? -1'h0 or posedge id_2) id_0 = #1 id_6;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7
  );
endmodule
