Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Jan 11 22:15:04 2022
| Host         : ubuntu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+------+------------+-------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+------------------+--------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                              Logical Path                                                              | Start Point Clock | End Point Clock | DSP Block | BRAM | URAM INPUT | URAM OUTPUT | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |  Start Point Pin |       End Point Pin      |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+------+------------+-------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+------------------+--------------------------+
| Path #1   | 10.000      | 9.541      | 2.900(31%)  | 6.641(69%) | -0.046     | 0.310 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT4-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[6][14]/D  |
| Path #2   | 10.000      | 9.409      | 2.731(30%)  | 6.678(70%) | -0.057     | 0.440 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[9][16]/D  |
| Path #3   | 10.000      | 9.402      | 2.900(31%)  | 6.502(69%) | -0.046     | 0.450 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT4-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[5][14]/D  |
| Path #4   | 10.000      | 9.382      | 2.900(31%)  | 6.482(69%) | -0.046     | 0.479 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT4-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[4][14]/D  |
| Path #5   | 10.000      | 9.345      | 2.731(30%)  | 6.614(70%) | -0.057     | 0.495 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[8][16]/D  |
| Path #6   | 10.000      | 9.306      | 2.975(32%)  | 6.331(68%) | -0.039     | 0.539 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[4][25]/D  |
| Path #7   | 10.000      | 9.282      | 2.878(32%)  | 6.404(68%) | -0.059     | 0.543 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[7][28]/D  |
| Path #8   | 10.000      | 9.289      | 2.878(31%)  | 6.411(69%) | -0.058     | 0.550 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[8][28]/D  |
| Path #9   | 10.000      | 9.274      | 2.731(30%)  | 6.543(70%) | -0.056     | 0.567 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[12][16]/D |
| Path #10  | 10.000      | 9.306      | 2.900(32%)  | 6.406(68%) | -0.046     | 0.581 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT4-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[0][14]/D  |
| Path #11  | 10.000      | 9.279      | 2.607(29%)  | 6.672(71%) | -0.037     | 0.582 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(9)-FDRE/D                                      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[3][16]/D  |
| Path #12  | 10.000      | 9.279      | 2.900(32%)  | 6.379(68%) | -0.046     | 0.595 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT4-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[15][14]/D |
| Path #13  | 10.000      | 9.271      | 2.977(33%)  | 6.294(67%) | -0.039     | 0.596 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(2)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[4][30]/D  |
| Path #14  | 10.000      | 9.269      | 2.878(32%)  | 6.391(68%) | -0.064     | 0.603 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[10][28]/D |
| Path #15  | 10.000      | 9.271      | 2.975(33%)  | 6.296(67%) | -0.062     | 0.604 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[14][25]/D |
| Path #16  | 10.000      | 9.244      | 2.900(32%)  | 6.344(68%) | -0.044     | 0.610 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT4-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[2][14]/D  |
| Path #17  | 10.000      | 9.226      | 2.975(33%)  | 6.251(67%) | -0.040     | 0.618 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[6][25]/D  |
| Path #18  | 10.000      | 9.214      | 2.731(30%)  | 6.483(70%) | -0.056     | 0.628 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[13][16]/D |
| Path #19  | 10.000      | 9.250      | 2.900(32%)  | 6.350(68%) | -0.045     | 0.639 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT4-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[3][14]/D  |
| Path #20  | 10.000      | 9.199      | 3.089(34%)  | 6.110(66%) | -0.064     | 0.641 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[8][29]/D  |
| Path #21  | 10.000      | 9.234      | 2.977(33%)  | 6.257(67%) | -0.059     | 0.644 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(2)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[2][30]/D  |
| Path #22  | 10.000      | 9.198      | 2.913(32%)  | 6.285(68%) | -0.040     | 0.646 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(7)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[10][31]/D |
| Path #23  | 10.000      | 9.176      | 3.002(33%)  | 6.174(67%) | -0.060     | 0.648 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(7)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[7][30]/D  |
| Path #24  | 10.000      | 9.210      | 2.770(31%)  | 6.440(69%) | -0.040     | 0.657 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(7)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[7][25]/D  |
| Path #25  | 10.000      | 9.153      | 3.002(33%)  | 6.151(67%) | -0.059     | 0.671 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(7)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[12][30]/D |
| Path #26  | 10.000      | 9.150      | 2.977(33%)  | 6.173(67%) | -0.059     | 0.674 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(2)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[0][30]/D  |
| Path #27  | 10.000      | 9.166      | 2.900(32%)  | 6.266(68%) | -0.045     | 0.686 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT4-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[1][14]/D  |
| Path #28  | 10.000      | 9.191      | 3.002(33%)  | 6.189(67%) | -0.057     | 0.688 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(7)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[10][30]/D |
| Path #29  | 10.000      | 9.153      | 2.913(32%)  | 6.240(68%) | -0.042     | 0.689 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(8)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[5][31]/D  |
| Path #30  | 10.000      | 9.141      | 2.445(27%)  | 6.696(73%) | -0.047     | 0.696 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[8][15]/D  |
| Path #31  | 10.000      | 9.138      | 2.878(32%)  | 6.260(68%) | -0.060     | 0.700 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[9][28]/D  |
| Path #32  | 10.000      | 9.133      | 2.878(32%)  | 6.255(68%) | -0.061     | 0.703 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[11][28]/D |
| Path #33  | 10.000      | 9.136      | 3.002(33%)  | 6.134(67%) | -0.057     | 0.714 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(7)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[8][30]/D  |
| Path #34  | 10.000      | 9.153      | 3.002(33%)  | 6.151(67%) | -0.037     | 0.714 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(7)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[11][30]/D |
| Path #35  | 10.000      | 9.126      | 2.607(29%)  | 6.519(71%) | -0.056     | 0.716 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(9)-FDRE/D                                      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[2][16]/D  |
| Path #36  | 10.000      | 9.131      | 2.878(32%)  | 6.253(68%) | -0.059     | 0.717 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[12][28]/D |
| Path #37  | 10.000      | 9.113      | 2.746(31%)  | 6.367(69%) | -0.039     | 0.718 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(9)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[4][20]/D  |
| Path #38  | 10.000      | 9.153      | 2.644(29%)  | 6.509(71%) | -0.062     | 0.718 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[11][20]/D |
| Path #39  | 10.000      | 9.118      | 3.089(34%)  | 6.029(66%) | -0.059     | 0.721 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[0][29]/D  |
| Path #40  | 10.000      | 9.148      | 3.089(34%)  | 6.059(66%) | -0.064     | 0.725 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[10][29]/D |
| Path #41  | 10.000      | 9.123      | 2.445(27%)  | 6.678(73%) | -0.046     | 0.738 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[7][15]/D  |
| Path #42  | 10.000      | 9.104      | 2.651(30%)  | 6.453(70%) | -0.053     | 0.740 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(9)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[2][18]/D  |
| Path #43  | 10.000      | 9.128      | 2.749(31%)  | 6.379(69%) | -0.064     | 0.742 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[10][22]/D |
| Path #44  | 10.000      | 9.141      | 2.900(32%)  | 6.241(68%) | -0.047     | 0.745 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT4-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[14][14]/D |
| Path #45  | 10.000      | 9.108      | 2.913(32%)  | 6.195(68%) | -0.064     | 0.748 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(8)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[0][31]/D  |
| Path #46  | 10.000      | 9.083      | 2.749(31%)  | 6.334(69%) | -0.063     | 0.751 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[13][22]/D |
| Path #47  | 10.000      | 9.126      | 2.607(29%)  | 6.519(71%) | -0.056     | 0.752 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(9)-FDRE/D                                      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[14][16]/D |
| Path #48  | 10.000      | 9.116      | 2.749(31%)  | 6.367(69%) | -0.066     | 0.754 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[7][22]/D  |
| Path #49  | 10.000      | 9.083      | 2.977(33%)  | 6.106(67%) | -0.061     | 0.760 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(2)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[5][30]/D  |
| Path #50  | 10.000      | 9.079      | 2.731(31%)  | 6.348(69%) | -0.056     | 0.763 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[11][16]/D |
| Path #51  | 10.000      | 9.060      | 2.770(31%)  | 6.290(69%) | -0.060     | 0.764 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(7)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[12][25]/D |
| Path #52  | 10.000      | 9.091      | 2.975(33%)  | 6.116(67%) | -0.042     | 0.765 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[5][25]/D  |
| Path #53  | 10.000      | 9.110      | 2.977(33%)  | 6.133(67%) | -0.060     | 0.767 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(2)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[15][30]/D |
| Path #54  | 10.000      | 9.061      | 2.975(33%)  | 6.086(67%) | -0.062     | 0.775 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[1][25]/D  |
| Path #55  | 10.000      | 9.058      | 2.731(31%)  | 6.327(69%) | -0.058     | 0.781 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[7][16]/D  |
| Path #56  | 10.000      | 9.041      | 2.770(31%)  | 6.271(69%) | -0.057     | 0.786 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(7)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[8][25]/D  |
| Path #57  | 10.000      | 9.074      | 2.977(33%)  | 6.097(67%) | -0.133     | 0.787 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(1)-LUT6-(1)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_zero_flag_reg/D        |
| Path #58  | 10.000      | 9.092      | 2.977(33%)  | 6.115(67%) | -0.056     | 0.789 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(2)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[14][30]/D |
| Path #59  | 10.000      | 9.047      | 2.607(29%)  | 6.440(71%) | -0.061     | 0.790 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(9)-FDRE/D                                      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[5][16]/D  |
| Path #60  | 10.000      | 9.083      | 2.977(33%)  | 6.106(67%) | -0.061     | 0.793 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(2)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[3][30]/D  |
| Path #61  | 10.000      | 9.081      | 2.770(31%)  | 6.311(69%) | -0.057     | 0.796 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(7)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[10][25]/D |
| Path #62  | 10.000      | 9.059      | 2.746(31%)  | 6.313(69%) | -0.062     | 0.797 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(9)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[14][20]/D |
| Path #63  | 10.000      | 9.046      | 2.913(33%)  | 6.133(67%) | -0.060     | 0.798 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(7)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[12][31]/D |
| Path #64  | 10.000      | 9.031      | 2.746(31%)  | 6.285(69%) | -0.040     | 0.799 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(9)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[6][20]/D  |
| Path #65  | 10.000      | 9.055      | 2.913(33%)  | 6.142(67%) | -0.042     | 0.801 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(7)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[7][31]/D  |
| Path #66  | 10.000      | 9.043      | 3.002(34%)  | 6.041(66%) | -0.059     | 0.802 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(7)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[13][30]/D |
| Path #67  | 10.000      | 8.936      | 2.653(30%)  | 6.283(70%) | -0.145     | 0.803 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[1][23]/D  |
| Path #68  | 10.000      | 9.031      | 2.746(31%)  | 6.285(69%) | -0.062     | 0.804 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(9)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[1][20]/D  |
| Path #69  | 10.000      | 9.033      | 2.589(29%)  | 6.444(71%) | -0.044     | 0.806 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(2)-LUT6-(7)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[6][9]/D   |
| Path #70  | 10.000      | 9.050      | 2.913(33%)  | 6.137(67%) | -0.062     | 0.808 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(7)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[11][31]/D |
| Path #71  | 10.000      | 8.932      | 3.089(35%)  | 5.843(65%) | -0.142     | 0.810 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[1][29]/D  |
| Path #72  | 10.000      | 9.037      | 2.913(33%)  | 6.124(67%) | -0.059     | 0.811 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(7)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[13][31]/D |
| Path #73  | 10.000      | 8.943      | 2.749(31%)  | 6.194(69%) | -0.143     | 0.812 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[8][22]/D  |
| Path #74  | 10.000      | 9.056      | 2.746(31%)  | 6.310(69%) | -0.060     | 0.818 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(9)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[15][20]/D |
| Path #75  | 10.000      | 9.003      | 2.913(33%)  | 6.090(67%) | -0.062     | 0.818 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(8)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[1][31]/D  |
| Path #76  | 10.000      | 9.074      | 2.975(33%)  | 6.099(67%) | -0.040     | 0.819 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[2][25]/D  |
| Path #77  | 10.000      | 8.921      | 2.653(30%)  | 6.268(70%) | -0.143     | 0.820 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[0][23]/D  |
| Path #78  | 10.000      | 9.051      | 2.731(31%)  | 6.320(69%) | -0.058     | 0.824 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[10][16]/D |
| Path #79  | 10.000      | 9.008      | 3.089(35%)  | 5.919(65%) | -0.063     | 0.833 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[13][29]/D |
| Path #80  | 10.000      | 8.999      | 2.749(31%)  | 6.250(69%) | -0.064     | 0.835 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[3][22]/D  |
| Path #81  | 10.000      | 9.009      | 3.089(35%)  | 5.920(65%) | -0.059     | 0.836 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[7][29]/D  |
| Path #82  | 10.000      | 9.032      | 2.746(31%)  | 6.286(69%) | -0.064     | 0.837 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(9)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[0][20]/D  |
| Path #83  | 10.000      | 9.067      | 2.445(27%)  | 6.622(73%) | -0.030     | 0.840 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[13][15]/D |
| Path #84  | 10.000      | 8.993      | 2.749(31%)  | 6.244(69%) | -0.064     | 0.841 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[4][22]/D  |
| Path #85  | 10.000      | 9.005      | 3.002(34%)  | 6.003(66%) | -0.057     | 0.841 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(7)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[9][30]/D  |
| Path #86  | 10.000      | 8.990      | 2.749(31%)  | 6.241(69%) | -0.064     | 0.843 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[9][22]/D  |
| Path #87  | 10.000      | 9.012      | 2.445(28%)  | 6.567(72%) | -0.047     | 0.848 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[11][15]/D |
| Path #88  | 10.000      | 9.018      | 2.651(30%)  | 6.367(70%) | -0.031     | 0.849 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(9)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[6][18]/D  |
| Path #89  | 10.000      | 9.013      | 2.913(33%)  | 6.100(67%) | -0.042     | 0.852 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(7)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[9][31]/D  |
| Path #90  | 10.000      | 8.983      | 2.644(30%)  | 6.339(70%) | -0.062     | 0.852 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[10][20]/D |
| Path #91  | 10.000      | 8.938      | 2.749(31%)  | 6.189(69%) | -0.143     | 0.853 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[2][22]/D  |
| Path #92  | 10.000      | 8.990      | 2.913(33%)  | 6.077(67%) | -0.062     | 0.854 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(8)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[2][31]/D  |
| Path #93  | 10.000      | 8.982      | 3.089(35%)  | 5.893(65%) | -0.059     | 0.856 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[12][29]/D |
| Path #94  | 10.000      | 8.981      | 2.644(30%)  | 6.337(70%) | -0.060     | 0.857 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[12][20]/D |
| Path #95  | 10.000      | 8.962      | 2.653(30%)  | 6.309(70%) | -0.064     | 0.858 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[3][23]/D  |
| Path #96  | 10.000      | 8.963      | 3.089(35%)  | 5.874(65%) | -0.061     | 0.860 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[5][29]/D  |
| Path #97  | 10.000      | 8.959      | 3.089(35%)  | 5.870(65%) | -0.064     | 0.861 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[9][29]/D  |
| Path #98  | 10.000      | 8.976      | 2.913(33%)  | 6.063(67%) | -0.064     | 0.863 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(8)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[3][31]/D  |
| Path #99  | 10.000      | 8.972      | 2.653(30%)  | 6.319(70%) | -0.061     | 0.865 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[4][23]/D  |
| Path #100 | 10.000      | 8.957      | 3.089(35%)  | 5.868(65%) | -0.061     | 0.866 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(164)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C | r_register_reg[11][29]/D |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+------+------------+-------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-----------------------------------------------------+-------------+---+----+---+----+-----+-----+----+----+----+----+----+----+----+----+----+----+
|                   End Point Clock                   | Requirement | 0 |  1 | 2 |  3 |  4  |  5  |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 |
+-----------------------------------------------------+-------------+---+----+---+----+-----+-----+----+----+----+----+----+----+----+----+----+----+
| (none)                                              | 5.000ns     | 1 |  0 | 0 |  0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| mem_read_write/ddr2_control/mig_7series_0/sys_clk_i | 5.000ns     | 2 | 15 | 4 |  0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| mem_refclk_1                                        | 2.812ns     | 1 |  0 | 0 |  0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| sys_clk_pin                                         | 10.000ns    | 0 |  0 | 0 | 17 | 191 | 235 | 47 | 74 | 49 | 57 | 65 | 64 | 73 | 56 | 48 |  1 |
+-----------------------------------------------------+-------------+---+----+---+----+-----+-----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


