Info: Start Nativelink Simulation process
executing command line: ip-make-simscript --nativelink-mode --output-directory=soc_system_iputf_input --spd=C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_SUB.spd --spd=C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_MULT.spd --spd=C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_LOG.spd --spd=C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FIXED_TO_FP.spd --spd=C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_TO_FIXED.spd --spd=C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GEQ.spd --spd=C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GREATER.spd --spd=C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD.spd --spd=C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_DIVIDE.spd 

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  cyclonev
Quartus root          :  c:/intelfpga_lite/21.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/21.1/quartus/eda/sim_lib
Simulation Tool       :  questa intel fpga
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with Questa Intel FPGA software
Sourced NativeLink script c:/intelfpga_lite/21.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File soc_system_run_msim_rtl_verilog.do already exists - backing up current file as soc_system_run_msim_rtl_verilog.do.bak11
Info: Spawning Questa Intel FPGA Simulation software 
Info: NativeLink simulation flow was successful
