Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Projects\DRONE_G031\PCB1.PcbDoc
Date     : 2022/2/21
Time     : 11:30:15

Processing Rule : Clearance Constraint (Gap=5.118mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=20mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=7.874mil) (Max=248.031mil) (All)
   Violation between Hole Size Constraint: (275.59mil > 248.031mil) Via (10251.844mil,3643.964mil) from Top Layer to Bottom Layer Actual Hole Size = 275.59mil
   Violation between Hole Size Constraint: (275.59mil > 248.031mil) Via (10253.024mil,1346.724mil) from Top Layer to Bottom Layer Actual Hole Size = 275.59mil
   Violation between Hole Size Constraint: (275.59mil > 248.031mil) Via (7967.204mil,3644.754mil) from Top Layer to Bottom Layer Actual Hole Size = 275.59mil
   Violation between Hole Size Constraint: (275.59mil > 248.031mil) Via (7972.314mil,1357.354mil) from Top Layer to Bottom Layer Actual Hole Size = 275.59mil
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C10-1(9016.574mil,2343.976mil) on Top Layer And Pad C10-2(8983.11mil,2343.976mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C11-1(9315mil,2970mil) on Bottom Layer And Pad C11-2(9348.464mil,2970mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C12-1(9120mil,2026.536mil) on Bottom Layer And Pad C12-2(9120mil,2060mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C13-1(9290mil,2615mil) on Top Layer And Pad C13-2(9290mil,2581.536mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C14-1(8953.54mil,2642.032mil) on Top Layer And Pad C14-2(8953.54mil,2608.568mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C15-1(9455.098mil,2547.638mil) on Bottom Layer And Pad C15-2(9421.634mil,2547.638mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C16-1(9290mil,2498.268mil) on Top Layer And Pad C16-2(9290mil,2531.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C17-1(9182.27mil,2343.976mil) on Top Layer And Pad C17-2(9148.806mil,2343.976mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.639mil < 10mil) Between Pad C17-2(9148.806mil,2343.976mil) on Top Layer And Via (9120mil,2315mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.638mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C18-1(9265.118mil,2343.976mil) on Top Layer And Pad C18-2(9231.654mil,2343.976mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.711mil < 10mil) Between Pad D7-K(9236.982mil,2955mil) on Top Layer And Via (9284mil,2973mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.711mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.182mil < 10mil) Between Pad H1-2(8955mil,2780mil) on Multi-Layer And Via (9010mil,2803mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.182mil] / [Bottom Solder] Mask Sliver [2.182mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad IC2-1(9046.26mil,2564.212mil) on Top Layer And Pad IC2-25(9125mil,2515mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC2-10(9134.842mil,2437.244mil) on Top Layer And Pad IC2-25(9125mil,2515mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC2-11(9154.528mil,2437.244mil) on Top Layer And Pad IC2-25(9125mil,2515mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC2-12(9174.212mil,2437.244mil) on Top Layer And Pad IC2-25(9125mil,2515mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad IC2-13(9203.74mil,2465.788mil) on Top Layer And Pad IC2-25(9125mil,2515mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.588mil < 10mil) Between Pad IC2-13(9203.74mil,2465.788mil) on Top Layer And Via (9241mil,2490.944mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.588mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad IC2-14(9203.74mil,2485.472mil) on Top Layer And Pad IC2-25(9125mil,2515mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad IC2-15(9203.74mil,2505.158mil) on Top Layer And Pad IC2-25(9125mil,2515mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad IC2-16(9203.74mil,2524.842mil) on Top Layer And Pad IC2-25(9125mil,2515mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad IC2-17(9203.74mil,2544.528mil) on Top Layer And Pad IC2-25(9125mil,2515mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad IC2-18(9203.74mil,2564.212mil) on Top Layer And Pad IC2-25(9125mil,2515mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.167mil < 10mil) Between Pad IC2-18(9203.74mil,2564.212mil) on Top Layer And Via (9245.24mil,2587.76mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.167mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC2-19(9174.212mil,2592.756mil) on Top Layer And Pad IC2-25(9125mil,2515mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad IC2-2(9046.26mil,2544.528mil) on Top Layer And Pad IC2-25(9125mil,2515mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC2-20(9154.528mil,2592.756mil) on Top Layer And Pad IC2-25(9125mil,2515mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC2-21(9134.842mil,2592.756mil) on Top Layer And Pad IC2-25(9125mil,2515mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC2-22(9115.158mil,2592.756mil) on Top Layer And Pad IC2-25(9125mil,2515mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC2-23(9095.472mil,2592.756mil) on Top Layer And Pad IC2-25(9125mil,2515mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC2-24(9075.788mil,2592.756mil) on Top Layer And Pad IC2-25(9125mil,2515mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad IC2-25(9125mil,2515mil) on Top Layer And Pad IC2-3(9046.26mil,2524.842mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad IC2-25(9125mil,2515mil) on Top Layer And Pad IC2-4(9046.26mil,2505.158mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad IC2-25(9125mil,2515mil) on Top Layer And Pad IC2-5(9046.26mil,2485.472mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad IC2-25(9125mil,2515mil) on Top Layer And Pad IC2-6(9046.26mil,2465.788mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC2-25(9125mil,2515mil) on Top Layer And Pad IC2-7(9075.788mil,2437.244mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC2-25(9125mil,2515mil) on Top Layer And Pad IC2-8(9095.472mil,2437.244mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC2-25(9125mil,2515mil) on Top Layer And Pad IC2-9(9115.158mil,2437.244mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.749mil < 10mil) Between Pad JP4-1(8729.528mil,2505mil) on Multi-Layer And Pad JP4-2(8670.472mil,2505mil) on Multi-Layer [Top Solder] Mask Sliver [7.749mil] / [Bottom Solder] Mask Sliver [7.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.088mil < 10mil) Between Pad JP4-1(8729.528mil,2505mil) on Multi-Layer And Pad S2-0(8724.212mil,2566.3mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.088mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.845mil < 10mil) Between Pad M5-1(9947.6mil,3367.4mil) on Multi-Layer And Pad M5-2(9982.4mil,3332.6mil) on Multi-Layer [Top Solder] Mask Sliver [1.845mil] / [Bottom Solder] Mask Sliver [1.845mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad M6-1(8255mil,3320mil) on Multi-Layer And Pad M6-2(8289.798mil,3354.798mil) on Multi-Layer [Top Solder] Mask Sliver [1.842mil] / [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad M7-1(8310mil,1675mil) on Multi-Layer And Pad M7-2(8275.202mil,1709.798mil) on Multi-Layer [Top Solder] Mask Sliver [1.842mil] / [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad M8-1(9939.798mil,1699.798mil) on Multi-Layer And Pad M8-2(9905mil,1665mil) on Multi-Layer [Top Solder] Mask Sliver [1.842mil] / [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.844mil < 10mil) Between Pad R1-1(8691.832mil,2998.168mil) on Top Layer And Pad R1-2(8668.168mil,3021.832mil) on Top Layer [Top Solder] Mask Sliver [5.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.278mil < 10mil) Between Pad R1-1(8691.832mil,2998.168mil) on Top Layer And Via (8701mil,3039mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.278mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.56mil < 10mil) Between Pad R1-2(8668.168mil,3021.832mil) on Top Layer And Via (8701mil,3039mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.56mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R20-1(9355mil,2378.268mil) on Top Layer And Pad R20-2(9355mil,2411.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.844mil < 10mil) Between Pad R2-1(8633.168mil,2986.832mil) on Top Layer And Pad R2-2(8656.832mil,2963.168mil) on Top Layer [Top Solder] Mask Sliver [5.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R21-1(9065mil,2068.268mil) on Top Layer And Pad R21-2(9065mil,2101.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.205mil < 10mil) Between Pad R21-2(9065mil,2101.732mil) on Top Layer And Via (9025mil,2110mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.205mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R22-1(9099.422mil,2343.976mil) on Top Layer And Pad R22-2(9065.958mil,2343.976mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R24-1(9100mil,2708.464mil) on Top Layer And Pad R24-2(9100mil,2675mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.078mil < 10mil) Between Pad R24-2(9100mil,2675mil) on Top Layer And Via (9071mil,2643mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.078mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R25-1(9044.212mil,2708.464mil) on Top Layer And Pad R25-2(9044.212mil,2675mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.787mil < 10mil) Between Pad R25-2(9044.212mil,2675mil) on Top Layer And Via (9071mil,2643mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.787mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R26-1(9361.83mil,2612.638mil) on Bottom Layer And Pad R26-2(9328.366mil,2612.638mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.844mil < 10mil) Between Pad R27-1(8621.832mil,2928.168mil) on Top Layer And Pad R27-2(8598.168mil,2951.832mil) on Top Layer [Top Solder] Mask Sliver [5.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R28-1(9451.83mil,2612.638mil) on Bottom Layer And Pad R28-2(9418.366mil,2612.638mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R29-1(9155.788mil,2708.464mil) on Top Layer And Pad R29-2(9155.788mil,2675mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R30-1(9211.574mil,2708.464mil) on Top Layer And Pad R30-2(9211.574mil,2675mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.725mil < 10mil) Between Pad R30-1(9211.574mil,2708.464mil) on Top Layer And Via (9215mil,2746mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.725mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.844mil < 10mil) Between Pad R31-1(9723.168mil,3068.168mil) on Bottom Layer And Pad R31-2(9746.832mil,3091.832mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.844mil < 10mil) Between Pad R32-1(8560.452mil,3110.568mil) on Bottom Layer And Pad R32-2(8536.788mil,3134.232mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.844mil < 10mil) Between Pad R33-1(8543.664mil,1978.664mil) on Bottom Layer And Pad R33-2(8520mil,1955mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad R34-1(9642.93mil,1917.614mil) on Bottom Layer And Pad R34-2(9666.594mil,1893.952mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.844mil < 10mil) Between Pad R35-1(9663.168mil,3123.168mil) on Bottom Layer And Pad R35-2(9686.832mil,3146.832mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.844mil < 10mil) Between Pad R36-1(8500.452mil,3055.568mil) on Bottom Layer And Pad R36-2(8476.788mil,3079.232mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.841mil < 10mil) Between Pad R37-1(8595.75mil,1925.75mil) on Bottom Layer And Pad R37-2(8572.088mil,1902.088mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.841mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad R38-1(9697.93mil,1972.614mil) on Bottom Layer And Pad R38-2(9721.594mil,1948.952mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad S2-0(8724.212mil,2566.3mil) on Bottom Layer And Pad S2-1(8753.582mil,2621.418mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad S2-0(8724.212mil,2853.7mil) on Bottom Layer And Pad S2-3(8753.582mil,2798.582mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Pad SW5-3(9357.15mil,2299.922mil) on Top Layer And Via (9310mil,2280mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-1(9248.228mil,2907.284mil) on Bottom Layer And Pad U5-2(9273.818mil,2907.284mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.147mil < 10mil) Between Pad U5-1(9248.228mil,2907.284mil) on Bottom Layer And Via (9273.818mil,2859mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.147mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-10(9478.544mil,2907.284mil) on Bottom Layer And Pad U5-9(9452.954mil,2907.284mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-11(9478.544mil,2675mil) on Bottom Layer And Pad U5-12(9452.954mil,2675mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.111mil < 10mil) Between Pad U5-11(9478.544mil,2675mil) on Bottom Layer And Via (9453mil,2722mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.111mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.844mil < 10mil) Between Pad U5-12(9452.954mil,2675mil) on Bottom Layer And Pad U5-13(9427.362mil,2675mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-13(9427.362mil,2675mil) on Bottom Layer And Pad U5-14(9401.772mil,2675mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.178mil < 10mil) Between Pad U5-13(9427.362mil,2675mil) on Bottom Layer And Via (9453mil,2722mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.178mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-14(9401.772mil,2675mil) on Bottom Layer And Pad U5-15(9376.182mil,2675mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.74mil < 10mil) Between Pad U5-14(9401.772mil,2675mil) on Bottom Layer And Via (9384mil,2724mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.844mil < 10mil) Between Pad U5-15(9376.182mil,2675mil) on Bottom Layer And Pad U5-16(9350.59mil,2675mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.145mil < 10mil) Between Pad U5-15(9376.182mil,2675mil) on Bottom Layer And Via (9350.59mil,2722mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.145mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-16(9350.59mil,2675mil) on Bottom Layer And Pad U5-17(9325mil,2675mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-17(9325mil,2675mil) on Bottom Layer And Pad U5-18(9299.41mil,2675mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.144mil < 10mil) Between Pad U5-17(9325mil,2675mil) on Bottom Layer And Via (9350.59mil,2722mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.144mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.844mil < 10mil) Between Pad U5-18(9299.41mil,2675mil) on Bottom Layer And Pad U5-19(9273.818mil,2675mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-19(9273.818mil,2675mil) on Bottom Layer And Pad U5-20(9248.228mil,2675mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.844mil < 10mil) Between Pad U5-2(9273.818mil,2907.284mil) on Bottom Layer And Pad U5-3(9299.41mil,2907.284mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-3(9299.41mil,2907.284mil) on Bottom Layer And Pad U5-4(9325mil,2907.284mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.06mil < 10mil) Between Pad U5-3(9299.41mil,2907.284mil) on Bottom Layer And Via (9273.818mil,2859mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [7.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-4(9325mil,2907.284mil) on Bottom Layer And Pad U5-5(9350.59mil,2907.284mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.844mil < 10mil) Between Pad U5-5(9350.59mil,2907.284mil) on Bottom Layer And Pad U5-6(9376.182mil,2907.284mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-6(9376.182mil,2907.284mil) on Bottom Layer And Pad U5-7(9401.772mil,2907.284mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-7(9401.772mil,2907.284mil) on Bottom Layer And Pad U5-8(9427.362mil,2907.284mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.844mil < 10mil) Between Pad U5-8(9427.362mil,2907.284mil) on Bottom Layer And Pad U5-9(9452.954mil,2907.284mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.747mil < 10mil) Between Pad U6-1(9270mil,2018.386mil) on Multi-Layer And Pad U6-2(9270mil,2061.692mil) on Multi-Layer [Top Solder] Mask Sliver [7.747mil] / [Bottom Solder] Mask Sliver [7.747mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.747mil < 10mil) Between Pad U6-10(8970.788mil,2191.614mil) on Multi-Layer And Pad U6-11(8970.788mil,2148.308mil) on Multi-Layer [Top Solder] Mask Sliver [7.747mil] / [Bottom Solder] Mask Sliver [7.747mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.749mil < 10mil) Between Pad U6-11(8970.788mil,2148.308mil) on Multi-Layer And Pad U6-12(8970.788mil,2105mil) on Multi-Layer [Top Solder] Mask Sliver [7.749mil] / [Bottom Solder] Mask Sliver [7.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.749mil < 10mil) Between Pad U6-12(8970.788mil,2105mil) on Multi-Layer And Pad U6-13(8970.788mil,2061.692mil) on Multi-Layer [Top Solder] Mask Sliver [7.749mil] / [Bottom Solder] Mask Sliver [7.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.747mil < 10mil) Between Pad U6-13(8970.788mil,2061.692mil) on Multi-Layer And Pad U6-14(8970.788mil,2018.386mil) on Multi-Layer [Top Solder] Mask Sliver [7.747mil] / [Bottom Solder] Mask Sliver [7.747mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.749mil < 10mil) Between Pad U6-2(9270mil,2061.692mil) on Multi-Layer And Pad U6-3(9270mil,2105mil) on Multi-Layer [Top Solder] Mask Sliver [7.749mil] / [Bottom Solder] Mask Sliver [7.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.749mil < 10mil) Between Pad U6-3(9270mil,2105mil) on Multi-Layer And Pad U6-4(9270mil,2148.308mil) on Multi-Layer [Top Solder] Mask Sliver [7.749mil] / [Bottom Solder] Mask Sliver [7.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.747mil < 10mil) Between Pad U6-4(9270mil,2148.308mil) on Multi-Layer And Pad U6-5(9270mil,2191.614mil) on Multi-Layer [Top Solder] Mask Sliver [7.747mil] / [Bottom Solder] Mask Sliver [7.747mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.749mil < 10mil) Between Pad U6-6(9207.008mil,2238.858mil) on Multi-Layer And Pad U6-7(9163.7mil,2238.858mil) on Multi-Layer [Top Solder] Mask Sliver [7.749mil] / [Bottom Solder] Mask Sliver [7.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.747mil < 10mil) Between Pad U6-7(9163.7mil,2238.858mil) on Multi-Layer And Pad U6-8(9120.394mil,2238.858mil) on Multi-Layer [Top Solder] Mask Sliver [7.747mil] / [Bottom Solder] Mask Sliver [7.747mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.749mil < 10mil) Between Pad U6-8(9120.394mil,2238.858mil) on Multi-Layer And Pad U6-9(9077.086mil,2238.858mil) on Multi-Layer [Top Solder] Mask Sliver [7.749mil] / [Bottom Solder] Mask Sliver [7.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.404mil < 10mil) Between Pad U6-9(9077.086mil,2238.858mil) on Multi-Layer And Via (9059mil,2293mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.404mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mil < 10mil) Between Pad U7-1(9365mil,2780mil) on Top Layer And Via (9315mil,2764mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.183mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.448mil < 10mil) Between Pad U7-1(9365mil,2780mil) on Top Layer And Via (9350.59mil,2722mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.448mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.82mil < 10mil) Between Pad U7-1(9365mil,2780mil) on Top Layer And Via (9384mil,2724mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.82mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.15mil < 10mil) Between Pad U7-2(9265mil,2780mil) on Top Layer And Via (9215mil,2746mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mil < 10mil) Between Pad U7-2(9265mil,2780mil) on Top Layer And Via (9315mil,2764mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.183mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.15mil < 10mil) Between Pad U7-3(9165mil,2780mil) on Top Layer And Via (9215mil,2746mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.685mil < 10mil) Between Pad U7-4(9065mil,2780mil) on Top Layer And Via (9010mil,2803mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad U8-1(9355mil,2470mil) on Top Layer And Pad U8-2(9355mil,2495.592mil) on Top Layer [Top Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.81mil < 10mil) Between Pad U8-2(9355mil,2495.592mil) on Top Layer And Pad U8-3(9355mil,2521.182mil) on Top Layer [Top Solder] Mask Sliver [3.81mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.81mil < 10mil) Between Pad U8-3(9355mil,2521.182mil) on Top Layer And Pad U8-4(9355mil,2546.772mil) on Top Layer [Top Solder] Mask Sliver [3.81mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.81mil < 10mil) Between Pad U8-5(9412.086mil,2546.772mil) on Top Layer And Pad U8-6(9412.086mil,2521.182mil) on Top Layer [Top Solder] Mask Sliver [3.81mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.81mil < 10mil) Between Pad U8-6(9412.086mil,2521.182mil) on Top Layer And Pad U8-7(9412.086mil,2495.592mil) on Top Layer [Top Solder] Mask Sliver [3.81mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad U8-7(9412.086mil,2495.592mil) on Top Layer And Pad U8-8(9412.086mil,2470mil) on Top Layer [Top Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.98mil < 10mil) Between Via (8785mil,2850.452mil) from Top Layer to Bottom Layer And Via (8807.5mil,2883.5mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.98mil] / [Bottom Solder] Mask Sliver [3.98mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.119mil < 10mil) Between Via (9162mil,2855.108mil) from Top Layer to Bottom Layer And Via (9189mil,2890mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.119mil] / [Bottom Solder] Mask Sliver [8.119mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5mil < 10mil) Between Via (9215mil,2746mil) from Top Layer to Bottom Layer And Via (9215mil,2787mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5mil] / [Bottom Solder] Mask Sliver [5mil]
Rule Violations :126

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Arc (8445.339mil,1924.424mil) on Bottom Overlay And Pad Q7-1(8449.292mil,1892.186mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Arc (8504.124mil,3195.98mil) on Bottom Overlay And Pad Q6-1(8471.886mil,3192.026mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (8939.564mil,2595.576mil) on Top Overlay And Pad C14-2(8953.54mil,2608.568mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (8939.564mil,2655.024mil) on Top Overlay And Pad C14-1(8953.54mil,2642.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (8967.516mil,2595.576mil) on Top Overlay And Pad C14-2(8953.54mil,2608.568mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (8967.516mil,2655.024mil) on Top Overlay And Pad C14-1(8953.54mil,2642.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (8970.118mil,2330mil) on Top Overlay And Pad C10-2(8983.11mil,2343.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (8970.118mil,2357.953mil) on Top Overlay And Pad C10-2(8983.11mil,2343.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9029.567mil,2330mil) on Top Overlay And Pad C10-1(9016.574mil,2343.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9029.567mil,2357.953mil) on Top Overlay And Pad C10-1(9016.574mil,2343.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9106.023mil,2072.992mil) on Bottom Overlay And Pad C12-2(9120mil,2060mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9106.024mil,2013.543mil) on Bottom Overlay And Pad C12-1(9120mil,2026.536mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9133.976mil,2013.543mil) on Bottom Overlay And Pad C12-1(9120mil,2026.536mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9133.976mil,2072.992mil) on Bottom Overlay And Pad C12-2(9120mil,2060mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9135.814mil,2330mil) on Top Overlay And Pad C17-2(9148.806mil,2343.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9135.814mil,2357.953mil) on Top Overlay And Pad C17-2(9148.806mil,2343.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9195.263mil,2330mil) on Top Overlay And Pad C17-1(9182.27mil,2343.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9195.263mil,2357.953mil) on Top Overlay And Pad C17-1(9182.27mil,2343.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9218.661mil,2330mil) on Top Overlay And Pad C18-2(9231.654mil,2343.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9218.661mil,2357.953mil) on Top Overlay And Pad C18-2(9231.654mil,2343.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9276.023mil,2568.543mil) on Top Overlay And Pad C13-2(9290mil,2581.536mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9276.024mil,2485.276mil) on Top Overlay And Pad C16-1(9290mil,2498.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9276.024mil,2544.724mil) on Top Overlay And Pad C16-2(9290mil,2531.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9276.024mil,2627.992mil) on Top Overlay And Pad C13-1(9290mil,2615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9278.11mil,2330mil) on Top Overlay And Pad C18-1(9265.118mil,2343.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9278.11mil,2357.953mil) on Top Overlay And Pad C18-1(9265.118mil,2343.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9302.008mil,2956.024mil) on Bottom Overlay And Pad C11-1(9315mil,2970mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.727mil < 10mil) Between Arc (9302.008mil,2956.024mil) on Bottom Overlay And Pad U5-3(9299.41mil,2907.284mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.727mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9302.008mil,2983.976mil) on Bottom Overlay And Pad C11-1(9315mil,2970mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9303.976mil,2485.276mil) on Top Overlay And Pad C16-1(9290mil,2498.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9303.976mil,2544.724mil) on Top Overlay And Pad C16-2(9290mil,2531.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9303.976mil,2568.543mil) on Top Overlay And Pad C13-2(9290mil,2581.536mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9303.976mil,2627.992mil) on Top Overlay And Pad C13-1(9290mil,2615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.729mil < 10mil) Between Arc (9328.428mil,2469.011mil) on Top Overlay And Pad U8-1(9355mil,2470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9361.457mil,2956.024mil) on Bottom Overlay And Pad C11-2(9348.464mil,2970mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.572mil < 10mil) Between Arc (9361.457mil,2956.024mil) on Bottom Overlay And Pad U5-5(9350.59mil,2907.284mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.572mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9361.457mil,2983.977mil) on Bottom Overlay And Pad C11-2(9348.464mil,2970mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9408.642mil,2533.662mil) on Bottom Overlay And Pad C15-2(9421.634mil,2547.638mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9408.642mil,2561.614mil) on Bottom Overlay And Pad C15-2(9421.634mil,2547.638mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9468.09mil,2533.662mil) on Bottom Overlay And Pad C15-1(9455.098mil,2547.638mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (9468.09mil,2561.614mil) on Bottom Overlay And Pad C15-1(9455.098mil,2547.638mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Arc (9694.258mil,1827.203mil) on Bottom Overlay And Pad Q8-1(9726.496mil,1831.156mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Arc (9813.58mil,3124.496mil) on Bottom Overlay And Pad Q5-1(9809.628mil,3156.734mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-1(9016.574mil,2343.976mil) on Top Layer And Track (9011.654mil,2321.338mil)(9029.37mil,2321.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-1(9016.574mil,2343.976mil) on Top Layer And Track (9011.654mil,2366.614mil)(9029.37mil,2366.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-1(9016.574mil,2343.976mil) on Top Layer And Track (9038.228mil,2330mil)(9038.228mil,2357.952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-2(8983.11mil,2343.976mil) on Top Layer And Track (8961.456mil,2330mil)(8961.456mil,2357.952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-2(8983.11mil,2343.976mil) on Top Layer And Track (8970.316mil,2321.338mil)(8988.032mil,2321.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-2(8983.11mil,2343.976mil) on Top Layer And Track (8970.316mil,2366.614mil)(8988.032mil,2366.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-1(9315mil,2970mil) on Bottom Layer And Text "U5" (9346.165mil,2952.293mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-1(9315mil,2970mil) on Bottom Layer And Track (9293.346mil,2956.024mil)(9293.346mil,2983.976mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-1(9315mil,2970mil) on Bottom Layer And Track (9302.204mil,2947.362mil)(9319.922mil,2947.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-1(9315mil,2970mil) on Bottom Layer And Track (9302.204mil,2992.638mil)(9319.922mil,2992.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-2(9348.464mil,2970mil) on Bottom Layer And Text "U5" (9346.165mil,2952.293mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-2(9348.464mil,2970mil) on Bottom Layer And Track (9343.544mil,2947.362mil)(9361.26mil,2947.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-2(9348.464mil,2970mil) on Bottom Layer And Track (9343.544mil,2992.638mil)(9361.26mil,2992.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-2(9348.464mil,2970mil) on Bottom Layer And Track (9370.118mil,2956.024mil)(9370.118mil,2983.976mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-1(9120mil,2026.536mil) on Bottom Layer And Track (9097.362mil,2013.74mil)(9097.362mil,2031.456mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-1(9120mil,2026.536mil) on Bottom Layer And Track (9106.024mil,2004.882mil)(9133.976mil,2004.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-1(9120mil,2026.536mil) on Bottom Layer And Track (9142.638mil,2013.74mil)(9142.638mil,2031.456mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-2(9120mil,2060mil) on Bottom Layer And Track (9097.362mil,2055.078mil)(9097.362mil,2072.796mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-2(9120mil,2060mil) on Bottom Layer And Track (9106.024mil,2081.654mil)(9133.976mil,2081.654mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-2(9120mil,2060mil) on Bottom Layer And Track (9142.638mil,2055.078mil)(9142.638mil,2072.796mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-1(9290mil,2615mil) on Top Layer And Text "C16" (9273mil,2587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-1(9290mil,2615mil) on Top Layer And Track (9267.362mil,2610.078mil)(9267.362mil,2627.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-1(9290mil,2615mil) on Top Layer And Track (9276.024mil,2636.654mil)(9303.976mil,2636.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-1(9290mil,2615mil) on Top Layer And Track (9312.638mil,2610.078mil)(9312.638mil,2627.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-2(9290mil,2581.536mil) on Top Layer And Text "C16" (9273mil,2587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-2(9290mil,2581.536mil) on Top Layer And Track (9267.362mil,2568.74mil)(9267.362mil,2586.456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-2(9290mil,2581.536mil) on Top Layer And Track (9276.024mil,2559.882mil)(9303.976mil,2559.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-2(9290mil,2581.536mil) on Top Layer And Track (9312.638mil,2568.74mil)(9312.638mil,2586.456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-1(8953.54mil,2642.032mil) on Top Layer And Track (8930.902mil,2637.11mil)(8930.902mil,2654.828mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-1(8953.54mil,2642.032mil) on Top Layer And Track (8939.564mil,2663.686mil)(8967.516mil,2663.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-1(8953.54mil,2642.032mil) on Top Layer And Track (8976.178mil,2637.11mil)(8976.178mil,2654.828mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-2(8953.54mil,2608.568mil) on Top Layer And Track (8930.902mil,2595.772mil)(8930.902mil,2613.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-2(8953.54mil,2608.568mil) on Top Layer And Track (8939.564mil,2586.914mil)(8967.516mil,2586.914mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-2(8953.54mil,2608.568mil) on Top Layer And Track (8976.178mil,2595.772mil)(8976.178mil,2613.49mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-1(9455.098mil,2547.638mil) on Bottom Layer And Track (9450.176mil,2525mil)(9467.894mil,2525mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-1(9455.098mil,2547.638mil) on Bottom Layer And Track (9450.176mil,2570.276mil)(9467.894mil,2570.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-1(9455.098mil,2547.638mil) on Bottom Layer And Track (9476.752mil,2533.662mil)(9476.752mil,2561.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-2(9421.634mil,2547.638mil) on Bottom Layer And Track (9399.98mil,2533.662mil)(9399.98mil,2561.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-2(9421.634mil,2547.638mil) on Bottom Layer And Track (9408.838mil,2525mil)(9426.554mil,2525mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-2(9421.634mil,2547.638mil) on Bottom Layer And Track (9408.838mil,2570.276mil)(9426.556mil,2570.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-1(9290mil,2498.268mil) on Top Layer And Track (9267.362mil,2485.472mil)(9267.362mil,2503.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-1(9290mil,2498.268mil) on Top Layer And Track (9276.024mil,2476.614mil)(9303.976mil,2476.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-1(9290mil,2498.268mil) on Top Layer And Track (9312.638mil,2485.472mil)(9312.638mil,2503.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-2(9290mil,2531.732mil) on Top Layer And Track (9267.362mil,2526.812mil)(9267.362mil,2544.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-2(9290mil,2531.732mil) on Top Layer And Track (9276.024mil,2553.386mil)(9303.976mil,2553.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-2(9290mil,2531.732mil) on Top Layer And Track (9312.638mil,2526.812mil)(9312.638mil,2544.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-1(9182.27mil,2343.976mil) on Top Layer And Track (9177.348mil,2366.614mil)(9195.066mil,2366.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-1(9182.27mil,2343.976mil) on Top Layer And Track (9177.35mil,2321.338mil)(9195.066mil,2321.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-1(9182.27mil,2343.976mil) on Top Layer And Track (9203.924mil,2330mil)(9203.924mil,2357.952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-2(9148.806mil,2343.976mil) on Top Layer And Track (9127.152mil,2330mil)(9127.152mil,2357.952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-2(9148.806mil,2343.976mil) on Top Layer And Track (9136.01mil,2321.338mil)(9153.728mil,2321.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-2(9148.806mil,2343.976mil) on Top Layer And Track (9136.01mil,2366.614mil)(9153.728mil,2366.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-1(9265.118mil,2343.976mil) on Top Layer And Track (9260.196mil,2321.338mil)(9277.914mil,2321.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-1(9265.118mil,2343.976mil) on Top Layer And Track (9260.196mil,2366.614mil)(9277.914mil,2366.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-1(9265.118mil,2343.976mil) on Top Layer And Track (9286.772mil,2330mil)(9286.772mil,2357.952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-2(9231.654mil,2343.976mil) on Top Layer And Track (9210mil,2330mil)(9210mil,2357.952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-2(9231.654mil,2343.976mil) on Top Layer And Track (9218.858mil,2321.338mil)(9236.574mil,2321.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-2(9231.654mil,2343.976mil) on Top Layer And Track (9218.858mil,2366.614mil)(9236.574mil,2366.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.276mil < 10mil) Between Pad D10-1(8365.25mil,3315.25mil) on Bottom Layer And Track (8304.56mil,3287.968mil)(8326.832mil,3310.238mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.088mil < 10mil) Between Pad D10-1(8365.25mil,3315.25mil) on Bottom Layer And Track (8326.832mil,3310.238mil)(8360.238mil,3276.832mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.088mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.276mil < 10mil) Between Pad D10-1(8365.25mil,3315.25mil) on Bottom Layer And Track (8337.968mil,3254.56mil)(8360.238mil,3276.832mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.276mil < 10mil) Between Pad D10-2(8299.55mil,3249.55mil) on Bottom Layer And Track (8304.56mil,3287.968mil)(8326.832mil,3310.238mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.086mil < 10mil) Between Pad D10-2(8299.55mil,3249.55mil) on Bottom Layer And Track (8304.56mil,3287.968mil)(8337.968mil,3254.56mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.086mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.276mil < 10mil) Between Pad D10-2(8299.55mil,3249.55mil) on Bottom Layer And Track (8337.968mil,3254.56mil)(8360.238mil,3276.832mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.276mil < 10mil) Between Pad D11-1(8322.15mil,1782.85mil) on Bottom Layer And Track (8327.162mil,1744.432mil)(8349.432mil,1722.162mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.088mil < 10mil) Between Pad D11-1(8322.15mil,1782.85mil) on Bottom Layer And Track (8327.162mil,1744.432mil)(8360.568mil,1777.838mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.088mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.276mil < 10mil) Between Pad D11-1(8322.15mil,1782.85mil) on Bottom Layer And Track (8360.568mil,1777.838mil)(8382.838mil,1755.568mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.276mil < 10mil) Between Pad D11-2(8387.85mil,1717.15mil) on Bottom Layer And Track (8327.162mil,1744.432mil)(8349.432mil,1722.162mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.088mil < 10mil) Between Pad D11-2(8387.85mil,1717.15mil) on Bottom Layer And Track (8349.432mil,1722.162mil)(8382.838mil,1755.568mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.088mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.276mil < 10mil) Between Pad D11-2(8387.85mil,1717.15mil) on Bottom Layer And Track (8360.568mil,1777.838mil)(8382.838mil,1755.568mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.276mil < 10mil) Between Pad D12-1(9831.912mil,1707.934mil) on Bottom Layer And Track (9836.924mil,1746.352mil)(9859.194mil,1768.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.086mil < 10mil) Between Pad D12-1(9831.912mil,1707.934mil) on Bottom Layer And Track (9836.924mil,1746.352mil)(9870.33mil,1712.944mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.086mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.276mil < 10mil) Between Pad D12-1(9831.912mil,1707.934mil) on Bottom Layer And Track (9870.33mil,1712.944mil)(9892.602mil,1735.216mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.276mil < 10mil) Between Pad D12-2(9897.612mil,1773.634mil) on Bottom Layer And Track (9836.924mil,1746.352mil)(9859.194mil,1768.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad D12-2(9897.612mil,1773.634mil) on Bottom Layer And Track (9859.194mil,1768.622mil)(9892.602mil,1735.216mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.086mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.276mil < 10mil) Between Pad D12-2(9897.612mil,1773.634mil) on Bottom Layer And Track (9870.33mil,1712.944mil)(9892.602mil,1735.216mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-A(8809.686mil,2955mil) on Top Layer And Track (8779.568mil,2923.898mil)(8779.568mil,2986.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-A(8809.686mil,2955mil) on Top Layer And Track (8779.568mil,2923.898mil)(8824.252mil,2923.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-A(8809.686mil,2955mil) on Top Layer And Track (8779.568mil,2986.102mil)(8824.252mil,2986.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-K(8870.316mil,2955mil) on Top Layer And Track (8855.748mil,2923.898mil)(8891.182mil,2923.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-K(8870.316mil,2955mil) on Top Layer And Track (8855.748mil,2986.102mil)(8891.182mil,2986.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad D1-K(8870.316mil,2955mil) on Top Layer And Track (8891.182mil,2923.898mil)(8899.056mil,2931.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad D1-K(8870.316mil,2955mil) on Top Layer And Track (8891.182mil,2986.102mil)(8899.056mil,2978.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Pad D1-K(8870.316mil,2955mil) on Top Layer And Track (8899.056mil,2931.496mil)(8899.056mil,2978.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D2-A(8993.018mil,2955mil) on Top Layer And Track (8962.9mil,2923.898mil)(8962.9mil,2986.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D2-A(8993.018mil,2955mil) on Top Layer And Track (8962.9mil,2923.898mil)(9007.586mil,2923.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D2-A(8993.018mil,2955mil) on Top Layer And Track (8962.9mil,2986.102mil)(9007.586mil,2986.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D2-K(9053.648mil,2955mil) on Top Layer And Track (9039.082mil,2923.898mil)(9074.514mil,2923.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D2-K(9053.648mil,2955mil) on Top Layer And Track (9039.082mil,2986.102mil)(9074.514mil,2986.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad D2-K(9053.648mil,2955mil) on Top Layer And Track (9074.514mil,2923.898mil)(9082.388mil,2931.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad D2-K(9053.648mil,2955mil) on Top Layer And Track (9074.514mil,2986.102mil)(9082.388mil,2978.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Pad D2-K(9053.648mil,2955mil) on Top Layer And Track (9082.388mil,2931.496mil)(9082.388mil,2978.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D7-A(9176.352mil,2955mil) on Top Layer And Track (9146.234mil,2923.898mil)(9146.234mil,2986.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D7-A(9176.352mil,2955mil) on Top Layer And Track (9146.234mil,2923.898mil)(9190.918mil,2923.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D7-A(9176.352mil,2955mil) on Top Layer And Track (9146.234mil,2986.102mil)(9190.918mil,2986.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D7-K(9236.982mil,2955mil) on Top Layer And Track (9222.414mil,2923.898mil)(9257.848mil,2923.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D7-K(9236.982mil,2955mil) on Top Layer And Track (9222.414mil,2986.102mil)(9257.848mil,2986.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad D7-K(9236.982mil,2955mil) on Top Layer And Track (9257.848mil,2923.898mil)(9265.722mil,2931.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad D7-K(9236.982mil,2955mil) on Top Layer And Track (9257.848mil,2986.102mil)(9265.722mil,2978.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Pad D7-K(9236.982mil,2955mil) on Top Layer And Track (9265.722mil,2931.496mil)(9265.722mil,2978.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D8-A(9359.684mil,2955mil) on Top Layer And Track (9329.566mil,2923.898mil)(9329.566mil,2986.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D8-A(9359.684mil,2955mil) on Top Layer And Track (9329.566mil,2923.898mil)(9374.252mil,2923.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D8-A(9359.684mil,2955mil) on Top Layer And Track (9329.566mil,2986.102mil)(9374.252mil,2986.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D8-K(9420.314mil,2955mil) on Top Layer And Track (9405.748mil,2923.898mil)(9441.182mil,2923.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D8-K(9420.314mil,2955mil) on Top Layer And Track (9405.748mil,2986.102mil)(9441.182mil,2986.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad D8-K(9420.314mil,2955mil) on Top Layer And Track (9441.182mil,2923.898mil)(9449.056mil,2931.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad D8-K(9420.314mil,2955mil) on Top Layer And Track (9441.182mil,2986.102mil)(9449.056mil,2978.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Pad D8-K(9420.314mil,2955mil) on Top Layer And Track (9449.056mil,2931.496mil)(9449.056mil,2978.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.276mil < 10mil) Between Pad D9-1(9935mil,3260mil) on Bottom Layer And Track (9874.312mil,3287.282mil)(9896.582mil,3265.012mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad D9-1(9935mil,3260mil) on Bottom Layer And Track (9896.582mil,3265.012mil)(9929.99mil,3298.418mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.086mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.276mil < 10mil) Between Pad D9-1(9935mil,3260mil) on Bottom Layer And Track (9907.718mil,3320.688mil)(9929.99mil,3298.418mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.276mil < 10mil) Between Pad D9-2(9869.3mil,3325.7mil) on Bottom Layer And Track (9874.312mil,3287.282mil)(9896.582mil,3265.012mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.088mil < 10mil) Between Pad D9-2(9869.3mil,3325.7mil) on Bottom Layer And Track (9874.312mil,3287.282mil)(9907.718mil,3320.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.088mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.276mil < 10mil) Between Pad D9-2(9869.3mil,3325.7mil) on Bottom Layer And Track (9907.718mil,3320.688mil)(9929.99mil,3298.418mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.582mil < 10mil) Between Pad H1-1(8855mil,2780mil) on Multi-Layer And Text "VR2" (8947mil,2676mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad H1-2(8955mil,2780mil) on Multi-Layer And Text "C14" (8937mil,2698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad H1-2(8955mil,2780mil) on Multi-Layer And Text "Flight Xs Mini" (8755mil,2834.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.292mil < 10mil) Between Pad H1-2(8955mil,2780mil) on Multi-Layer And Text "VR2" (8947mil,2676mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.292mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.001mil < 10mil) Between Pad IC2-10(9134.842mil,2437.244mil) on Top Layer And Text "C10" (8968mil,2401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-10(9134.842mil,2437.244mil) on Top Layer And Text "R22" (9050mil,2401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-11(9154.528mil,2437.244mil) on Top Layer And Text "R22" (9050mil,2401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-12(9174.212mil,2437.244mil) on Top Layer And Text "R22" (9050mil,2401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-13(9203.74mil,2465.788mil) on Top Layer And Text "R22" (9050mil,2401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-25(9125mil,2515mil) on Top Layer And Text "C10" (8968mil,2401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-25(9125mil,2515mil) on Top Layer And Text "R22" (9050mil,2401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-6(9046.26mil,2465.788mil) on Top Layer And Text "C10" (8968mil,2401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-6(9046.26mil,2465.788mil) on Top Layer And Text "R22" (9050mil,2401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-7(9075.788mil,2437.244mil) on Top Layer And Text "C10" (8968mil,2401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-7(9075.788mil,2437.244mil) on Top Layer And Text "R22" (9050mil,2401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.392mil < 10mil) Between Pad IC2-8(9095.472mil,2437.244mil) on Top Layer And Text "C10" (8968mil,2401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.392mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-8(9095.472mil,2437.244mil) on Top Layer And Text "R22" (9050mil,2401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-9(9115.158mil,2437.244mil) on Top Layer And Text "C10" (8968mil,2401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-9(9115.158mil,2437.244mil) on Top Layer And Text "R22" (9050mil,2401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.874mil < 10mil) Between Pad JP4-1(8729.528mil,2505mil) on Multi-Layer And Track (8759.056mil,2495.158mil)(8788.582mil,2495.158mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.468mil < 10mil) Between Pad JP4-2(8670.472mil,2505mil) on Multi-Layer And Track (8611.416mil,2495.158mil)(8640.946mil,2495.158mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad M5-1(9947.6mil,3367.4mil) on Multi-Layer And Track (9879.006mil,3388.668mil)(10003.668mil,3264.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.834mil < 10mil) Between Pad M5-2(9982.4mil,3332.6mil) on Multi-Layer And Track (9879.006mil,3388.668mil)(10003.668mil,3264.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad M6-1(8255mil,3320mil) on Multi-Layer And Track (8233.732mil,3251.406mil)(8358.394mil,3376.068mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.833mil < 10mil) Between Pad M6-2(8289.798mil,3354.798mil) on Multi-Layer And Track (8233.732mil,3251.406mil)(8358.394mil,3376.068mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad M7-1(8310mil,1675mil) on Multi-Layer And Track (8253.932mil,1778.394mil)(8378.594mil,1653.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.834mil < 10mil) Between Pad M7-2(8275.202mil,1709.798mil) on Multi-Layer And Track (8253.932mil,1778.394mil)(8378.594mil,1653.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad M8-1(9939.798mil,1699.798mil) on Multi-Layer And Track (9836.406mil,1643.732mil)(9961.068mil,1768.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.833mil < 10mil) Between Pad M8-2(9905mil,1665mil) on Multi-Layer And Track (9836.406mil,1643.732mil)(9961.068mil,1768.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R1-1(8691.832mil,2998.168mil) on Top Layer And Track (8672.344mil,2985.642mil)(8691.136mil,2966.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R1-1(8691.832mil,2998.168mil) on Top Layer And Track (8691.136mil,2966.85mil)(8723.15mil,2998.864mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(8691.832mil,2998.168mil) on Top Layer And Track (8704.36mil,3017.656mil)(8723.15mil,2998.864mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R1-2(8668.168mil,3021.832mil) on Top Layer And Track (8636.85mil,3021.136mil)(8655.642mil,3002.344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R1-2(8668.168mil,3021.832mil) on Top Layer And Track (8636.85mil,3021.136mil)(8668.864mil,3053.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(8668.168mil,3021.832mil) on Top Layer And Track (8668.864mil,3053.15mil)(8687.656mil,3034.36mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-1(9355mil,2378.268mil) on Top Layer And Track (9332.362mil,2356.614mil)(9332.362mil,2383.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-1(9355mil,2378.268mil) on Top Layer And Track (9332.362mil,2356.614mil)(9377.638mil,2356.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-1(9355mil,2378.268mil) on Top Layer And Track (9377.638mil,2356.614mil)(9377.638mil,2383.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-2(9355mil,2411.732mil) on Top Layer And Track (9332.362mil,2406.812mil)(9332.362mil,2433.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-2(9355mil,2411.732mil) on Top Layer And Track (9332.362mil,2433.386mil)(9377.638mil,2433.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-2(9355mil,2411.732mil) on Top Layer And Track (9377.638mil,2406.812mil)(9377.638mil,2433.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R2-1(8633.168mil,2986.832mil) on Top Layer And Track (8601.85mil,2986.136mil)(8620.642mil,2967.344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R2-1(8633.168mil,2986.832mil) on Top Layer And Track (8601.85mil,2986.136mil)(8633.864mil,3018.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(8633.168mil,2986.832mil) on Top Layer And Track (8633.864mil,3018.15mil)(8652.656mil,2999.36mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-1(9065mil,2068.268mil) on Top Layer And Text "U6" (9075.804mil,2075.01mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(9065mil,2068.268mil) on Top Layer And Track (9042.362mil,2046.614mil)(9042.362mil,2073.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(9065mil,2068.268mil) on Top Layer And Track (9042.362mil,2046.614mil)(9087.638mil,2046.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(9065mil,2068.268mil) on Top Layer And Track (9087.638mil,2046.614mil)(9087.638mil,2073.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-2(9065mil,2101.732mil) on Top Layer And Text "U6" (9075.804mil,2075.01mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(9065mil,2101.732mil) on Top Layer And Track (9042.362mil,2096.812mil)(9042.362mil,2123.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(9065mil,2101.732mil) on Top Layer And Track (9042.362mil,2123.386mil)(9087.638mil,2123.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(9065mil,2101.732mil) on Top Layer And Track (9087.638mil,2096.812mil)(9087.638mil,2123.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R2-2(8656.832mil,2963.168mil) on Top Layer And Track (8637.344mil,2950.642mil)(8656.136mil,2931.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R2-2(8656.832mil,2963.168mil) on Top Layer And Track (8656.136mil,2931.85mil)(8688.15mil,2963.864mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(8656.832mil,2963.168mil) on Top Layer And Track (8669.36mil,2982.656mil)(8688.15mil,2963.864mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(9099.422mil,2343.976mil) on Top Layer And Track (9094.502mil,2321.338mil)(9121.076mil,2321.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(9099.422mil,2343.976mil) on Top Layer And Track (9094.502mil,2366.614mil)(9121.076mil,2366.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(9099.422mil,2343.976mil) on Top Layer And Track (9121.076mil,2321.338mil)(9121.076mil,2366.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(9065.958mil,2343.976mil) on Top Layer And Track (9044.304mil,2321.338mil)(9044.304mil,2366.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(9065.958mil,2343.976mil) on Top Layer And Track (9044.304mil,2321.338mil)(9070.88mil,2321.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(9065.958mil,2343.976mil) on Top Layer And Track (9044.304mil,2366.614mil)(9070.88mil,2366.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.719mil < 10mil) Between Pad R24-1(9100mil,2708.464mil) on Top Layer And Text "C14" (8937mil,2698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.72mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(9100mil,2708.464mil) on Top Layer And Track (9077.362mil,2703.544mil)(9077.362mil,2730.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(9100mil,2708.464mil) on Top Layer And Track (9077.362mil,2730.118mil)(9122.638mil,2730.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(9100mil,2708.464mil) on Top Layer And Track (9122.638mil,2703.544mil)(9122.638mil,2730.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(9100mil,2675mil) on Top Layer And Track (9077.362mil,2653.346mil)(9077.362mil,2679.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(9100mil,2675mil) on Top Layer And Track (9077.362mil,2653.346mil)(9122.638mil,2653.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(9100mil,2675mil) on Top Layer And Track (9122.638mil,2653.346mil)(9122.638mil,2679.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.715mil < 10mil) Between Pad R25-1(9044.212mil,2708.464mil) on Top Layer And Text "C14" (8937mil,2698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.715mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(9044.212mil,2708.464mil) on Top Layer And Track (9021.574mil,2703.544mil)(9021.574mil,2730.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(9044.212mil,2708.464mil) on Top Layer And Track (9021.574mil,2730.118mil)(9066.85mil,2730.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(9044.212mil,2708.464mil) on Top Layer And Track (9066.85mil,2703.544mil)(9066.85mil,2730.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(9044.212mil,2675mil) on Top Layer And Track (9021.574mil,2653.346mil)(9021.574mil,2679.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(9044.212mil,2675mil) on Top Layer And Track (9021.574mil,2653.346mil)(9066.85mil,2653.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(9044.212mil,2675mil) on Top Layer And Track (9066.85mil,2653.346mil)(9066.85mil,2679.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(9361.83mil,2612.638mil) on Bottom Layer And Track (9356.91mil,2590mil)(9383.484mil,2590mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(9361.83mil,2612.638mil) on Bottom Layer And Track (9356.91mil,2635.276mil)(9383.484mil,2635.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(9361.83mil,2612.638mil) on Bottom Layer And Track (9383.484mil,2590mil)(9383.484mil,2635.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(9328.366mil,2612.638mil) on Bottom Layer And Track (9306.712mil,2590mil)(9306.712mil,2635.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(9328.366mil,2612.638mil) on Bottom Layer And Track (9306.712mil,2590mil)(9333.288mil,2590mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(9328.366mil,2612.638mil) on Bottom Layer And Track (9306.712mil,2635.276mil)(9333.288mil,2635.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R27-1(8621.832mil,2928.168mil) on Top Layer And Track (8602.344mil,2915.642mil)(8621.136mil,2896.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R27-1(8621.832mil,2928.168mil) on Top Layer And Track (8621.136mil,2896.85mil)(8653.15mil,2928.864mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-1(8621.832mil,2928.168mil) on Top Layer And Track (8634.36mil,2947.656mil)(8653.15mil,2928.864mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R27-2(8598.168mil,2951.832mil) on Top Layer And Track (8566.85mil,2951.136mil)(8585.642mil,2932.344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R27-2(8598.168mil,2951.832mil) on Top Layer And Track (8566.85mil,2951.136mil)(8598.864mil,2983.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-2(8598.168mil,2951.832mil) on Top Layer And Track (8598.864mil,2983.15mil)(8617.656mil,2964.36mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(9451.83mil,2612.638mil) on Bottom Layer And Track (9446.91mil,2590mil)(9473.484mil,2590mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(9451.83mil,2612.638mil) on Bottom Layer And Track (9446.91mil,2635.276mil)(9473.484mil,2635.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(9451.83mil,2612.638mil) on Bottom Layer And Track (9473.484mil,2590mil)(9473.484mil,2635.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(9418.366mil,2612.638mil) on Bottom Layer And Track (9396.712mil,2590mil)(9396.712mil,2635.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(9418.366mil,2612.638mil) on Bottom Layer And Track (9396.712mil,2590mil)(9423.288mil,2590mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(9418.366mil,2612.638mil) on Bottom Layer And Track (9396.712mil,2635.276mil)(9423.288mil,2635.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-1(9155.788mil,2708.464mil) on Top Layer And Track (9133.15mil,2703.544mil)(9133.15mil,2730.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-1(9155.788mil,2708.464mil) on Top Layer And Track (9133.15mil,2730.118mil)(9178.426mil,2730.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-1(9155.788mil,2708.464mil) on Top Layer And Track (9178.426mil,2703.544mil)(9178.426mil,2730.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-2(9155.788mil,2675mil) on Top Layer And Track (9133.15mil,2653.346mil)(9133.15mil,2679.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-2(9155.788mil,2675mil) on Top Layer And Track (9133.15mil,2653.346mil)(9178.426mil,2653.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-2(9155.788mil,2675mil) on Top Layer And Track (9178.426mil,2653.346mil)(9178.426mil,2679.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(9211.574mil,2708.464mil) on Top Layer And Track (9188.936mil,2703.544mil)(9188.936mil,2730.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(9211.574mil,2708.464mil) on Top Layer And Track (9188.936mil,2730.118mil)(9234.212mil,2730.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(9211.574mil,2708.464mil) on Top Layer And Track (9234.212mil,2703.544mil)(9234.212mil,2730.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-2(9211.574mil,2675mil) on Top Layer And Track (9188.936mil,2653.346mil)(9188.936mil,2679.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-2(9211.574mil,2675mil) on Top Layer And Track (9188.936mil,2653.346mil)(9234.212mil,2653.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-2(9211.574mil,2675mil) on Top Layer And Track (9234.212mil,2653.346mil)(9234.212mil,2679.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R31-1(9723.168mil,3068.168mil) on Bottom Layer And Track (9691.85mil,3068.864mil)(9710.642mil,3087.656mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R31-1(9723.168mil,3068.168mil) on Bottom Layer And Track (9691.85mil,3068.864mil)(9723.864mil,3036.85mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R31-1(9723.168mil,3068.168mil) on Bottom Layer And Track (9723.864mil,3036.85mil)(9742.656mil,3055.642mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-2(9746.832mil,3091.832mil) on Bottom Layer And Track (9727.344mil,3104.36mil)(9746.136mil,3123.15mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R31-2(9746.832mil,3091.832mil) on Bottom Layer And Track (9746.136mil,3123.15mil)(9778.15mil,3091.136mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-2(9746.832mil,3091.832mil) on Bottom Layer And Track (9759.36mil,3072.344mil)(9778.15mil,3091.136mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-1(8560.452mil,3110.568mil) on Bottom Layer And Track (8540.964mil,3098.04mil)(8559.756mil,3079.25mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R32-1(8560.452mil,3110.568mil) on Bottom Layer And Track (8559.756mil,3079.25mil)(8591.77mil,3111.264mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R32-1(8560.452mil,3110.568mil) on Bottom Layer And Track (8572.978mil,3130.056mil)(8591.77mil,3111.264mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R32-2(8536.788mil,3134.232mil) on Bottom Layer And Track (8505.47mil,3133.534mil)(8524.26mil,3114.744mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R32-2(8536.788mil,3134.232mil) on Bottom Layer And Track (8505.47mil,3133.534mil)(8537.484mil,3165.55mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R32-2(8536.788mil,3134.232mil) on Bottom Layer And Track (8537.484mil,3165.55mil)(8556.276mil,3146.758mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R33-1(8543.664mil,1978.664mil) on Bottom Layer And Track (8524.176mil,1991.19mil)(8542.968mil,2009.982mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R33-1(8543.664mil,1978.664mil) on Bottom Layer And Track (8542.968mil,2009.982mil)(8574.982mil,1977.968mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R33-1(8543.664mil,1978.664mil) on Bottom Layer And Track (8556.19mil,1959.176mil)(8574.982mil,1977.968mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-2(8520mil,1955mil) on Bottom Layer And Track (8488.682mil,1955.696mil)(8507.472mil,1974.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R33-2(8520mil,1955mil) on Bottom Layer And Track (8488.682mil,1955.696mil)(8520.696mil,1923.682mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-2(8520mil,1955mil) on Bottom Layer And Track (8520.696mil,1923.682mil)(8539.488mil,1942.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R34-1(9642.93mil,1917.614mil) on Bottom Layer And Track (9611.612mil,1916.918mil)(9630.404mil,1898.128mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R34-1(9642.93mil,1917.614mil) on Bottom Layer And Track (9611.612mil,1916.918mil)(9643.626mil,1948.934mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-1(9642.93mil,1917.614mil) on Bottom Layer And Track (9643.626mil,1948.934mil)(9662.418mil,1930.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-2(9666.594mil,1893.952mil) on Bottom Layer And Track (9647.106mil,1881.424mil)(9665.898mil,1862.634mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R34-2(9666.594mil,1893.952mil) on Bottom Layer And Track (9665.898mil,1862.634mil)(9697.912mil,1894.648mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-2(9666.594mil,1893.952mil) on Bottom Layer And Track (9679.122mil,1913.44mil)(9697.912mil,1894.648mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R35-1(9663.168mil,3123.168mil) on Bottom Layer And Track (9631.85mil,3123.864mil)(9650.642mil,3142.656mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R35-1(9663.168mil,3123.168mil) on Bottom Layer And Track (9631.85mil,3123.864mil)(9663.864mil,3091.85mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R35-1(9663.168mil,3123.168mil) on Bottom Layer And Track (9663.864mil,3091.85mil)(9682.656mil,3110.642mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R35-2(9686.832mil,3146.832mil) on Bottom Layer And Track (9667.344mil,3159.36mil)(9686.136mil,3178.15mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R35-2(9686.832mil,3146.832mil) on Bottom Layer And Track (9686.136mil,3178.15mil)(9718.15mil,3146.136mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R35-2(9686.832mil,3146.832mil) on Bottom Layer And Track (9699.36mil,3127.344mil)(9718.15mil,3146.136mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R36-1(8500.452mil,3055.568mil) on Bottom Layer And Track (8480.964mil,3043.04mil)(8499.756mil,3024.25mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R36-1(8500.452mil,3055.568mil) on Bottom Layer And Track (8499.756mil,3024.25mil)(8531.77mil,3056.264mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R36-1(8500.452mil,3055.568mil) on Bottom Layer And Track (8512.978mil,3075.056mil)(8531.77mil,3056.264mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R36-2(8476.788mil,3079.232mil) on Bottom Layer And Track (8445.47mil,3078.534mil)(8464.26mil,3059.744mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R36-2(8476.788mil,3079.232mil) on Bottom Layer And Track (8445.47mil,3078.534mil)(8477.484mil,3110.55mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R36-2(8476.788mil,3079.232mil) on Bottom Layer And Track (8477.484mil,3110.55mil)(8496.276mil,3091.758mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R37-1(8595.75mil,1925.75mil) on Bottom Layer And Track (8576.264mil,1938.278mil)(8595.054mil,1957.07mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R37-1(8595.75mil,1925.75mil) on Bottom Layer And Track (8595.054mil,1957.07mil)(8627.07mil,1925.054mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R37-1(8595.75mil,1925.75mil) on Bottom Layer And Track (8608.278mil,1906.264mil)(8627.07mil,1925.054mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R37-2(8572.088mil,1902.088mil) on Bottom Layer And Track (8540.77mil,1902.784mil)(8559.56mil,1921.576mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R37-2(8572.088mil,1902.088mil) on Bottom Layer And Track (8540.77mil,1902.784mil)(8572.784mil,1870.77mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R37-2(8572.088mil,1902.088mil) on Bottom Layer And Track (8572.784mil,1870.77mil)(8591.576mil,1889.56mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R38-1(9697.93mil,1972.614mil) on Bottom Layer And Track (9666.612mil,1971.918mil)(9685.404mil,1953.128mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R38-1(9697.93mil,1972.614mil) on Bottom Layer And Track (9666.612mil,1971.918mil)(9698.626mil,2003.934mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R38-1(9697.93mil,1972.614mil) on Bottom Layer And Track (9698.626mil,2003.934mil)(9717.418mil,1985.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R38-2(9721.594mil,1948.952mil) on Bottom Layer And Track (9702.106mil,1936.424mil)(9720.898mil,1917.634mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R38-2(9721.594mil,1948.952mil) on Bottom Layer And Track (9720.898mil,1917.634mil)(9752.912mil,1949.648mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R38-2(9721.594mil,1948.952mil) on Bottom Layer And Track (9734.122mil,1968.44mil)(9752.912mil,1949.648mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-0(8625.788mil,2566.3mil) on Bottom Layer And Text "JP4" (8777mil,2561mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.141mil < 10mil) Between Pad S2-0(8625.788mil,2566.3mil) on Bottom Layer And Track (8620mil,2605mil)(8620mil,2815mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.141mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-0(8625.788mil,2566.3mil) on Bottom Layer And Track (8645mil,2578.11mil)(8705mil,2578.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.141mil < 10mil) Between Pad S2-0(8625.788mil,2853.7mil) on Bottom Layer And Track (8620mil,2605mil)(8620mil,2815mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.141mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-0(8625.788mil,2853.7mil) on Bottom Layer And Track (8645mil,2841.89mil)(8705mil,2841.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-0(8724.212mil,2566.3mil) on Bottom Layer And Text "JP4" (8777mil,2561mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-0(8724.212mil,2566.3mil) on Bottom Layer And Track (8645mil,2578.11mil)(8705mil,2578.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-0(8724.212mil,2853.7mil) on Bottom Layer And Track (8645mil,2841.89mil)(8705mil,2841.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-1(8753.582mil,2621.418mil) on Bottom Layer And Text "JP4" (8777mil,2561mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.881mil < 10mil) Between Pad S2-1(8753.582mil,2621.418mil) on Bottom Layer And Track (8730mil,2643.11mil)(8730mil,2718.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-2(8753.582mil,2739.528mil) on Bottom Layer And Text "VR2" (8947mil,2676mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.607mil < 10mil) Between Pad S2-2(8753.582mil,2739.528mil) on Bottom Layer And Track (8730mil,2643.11mil)(8730mil,2718.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.115mil < 10mil) Between Pad SW5-1(9502.8mil,2299.922mil) on Top Layer And Track (9384mil,2270.4mil)(9476mil,2270.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.115mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.018mil < 10mil) Between Pad SW5-1(9502.8mil,2299.922mil) on Top Layer And Track (9495.162mil,2255.44mil)(9530.4mil,2220.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.165mil < 10mil) Between Pad SW5-2(9502.85mil,2040.08mil) on Top Layer And Track (9384mil,2069.6mil)(9476mil,2069.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.018mil < 10mil) Between Pad SW5-2(9502.85mil,2040.08mil) on Top Layer And Track (9495.162mil,2084.562mil)(9530.4mil,2119.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.018mil < 10mil) Between Pad SW5-3(9357.15mil,2299.922mil) on Top Layer And Track (9329.6mil,2220.2mil)(9364.84mil,2255.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.165mil < 10mil) Between Pad SW5-3(9357.15mil,2299.922mil) on Top Layer And Track (9384mil,2270.4mil)(9476mil,2270.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.018mil < 10mil) Between Pad SW5-4(9357.15mil,2040.08mil) on Top Layer And Track (9329.6mil,2119.8mil)(9364.84mil,2084.562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.165mil < 10mil) Between Pad SW5-4(9357.15mil,2040.08mil) on Top Layer And Track (9384mil,2069.6mil)(9476mil,2069.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.115mil < 10mil) Between Pad SW6-1(8884.95mil,2299.922mil) on Top Layer And Track (8766.15mil,2270.4mil)(8858.15mil,2270.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.115mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.018mil < 10mil) Between Pad SW6-1(8884.95mil,2299.922mil) on Top Layer And Track (8877.312mil,2255.44mil)(8912.55mil,2220.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.165mil < 10mil) Between Pad SW6-2(8885mil,2040.08mil) on Top Layer And Track (8766.15mil,2069.6mil)(8858.15mil,2069.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.018mil < 10mil) Between Pad SW6-2(8885mil,2040.08mil) on Top Layer And Track (8877.312mil,2084.562mil)(8912.55mil,2119.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.018mil < 10mil) Between Pad SW6-3(8739.3mil,2299.922mil) on Top Layer And Track (8711.75mil,2220.2mil)(8746.99mil,2255.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.165mil < 10mil) Between Pad SW6-3(8739.3mil,2299.922mil) on Top Layer And Track (8766.15mil,2270.4mil)(8858.15mil,2270.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.018mil < 10mil) Between Pad SW6-4(8739.3mil,2040.08mil) on Top Layer And Track (8711.75mil,2119.8mil)(8746.99mil,2084.562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.165mil < 10mil) Between Pad SW6-4(8739.3mil,2040.08mil) on Top Layer And Track (8766.15mil,2069.6mil)(8858.15mil,2069.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.954mil < 10mil) Between Pad U5-11(9478.544mil,2675mil) on Bottom Layer And Track (9446.91mil,2635.276mil)(9473.484mil,2635.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.954mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.954mil < 10mil) Between Pad U5-11(9478.544mil,2675mil) on Bottom Layer And Track (9473.484mil,2590mil)(9473.484mil,2635.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.954mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.247mil < 10mil) Between Pad U5-12(9452.954mil,2675mil) on Bottom Layer And Track (9446.91mil,2635.276mil)(9473.484mil,2635.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.701mil < 10mil) Between Pad U5-13(9427.362mil,2675mil) on Bottom Layer And Track (9396.712mil,2635.276mil)(9423.288mil,2635.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.954mil < 10mil) Between Pad U5-14(9401.772mil,2675mil) on Bottom Layer And Track (9396.712mil,2590mil)(9396.712mil,2635.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.954mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.247mil < 10mil) Between Pad U5-14(9401.772mil,2675mil) on Bottom Layer And Track (9396.712mil,2635.276mil)(9423.288mil,2635.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.247mil < 10mil) Between Pad U5-15(9376.182mil,2675mil) on Bottom Layer And Track (9356.91mil,2635.276mil)(9383.484mil,2635.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.678mil < 10mil) Between Pad U5-15(9376.182mil,2675mil) on Bottom Layer And Track (9383.484mil,2590mil)(9383.484mil,2635.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.32mil < 10mil) Between Pad U5-16(9350.59mil,2675mil) on Bottom Layer And Track (9356.91mil,2635.276mil)(9383.484mil,2635.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.247mil < 10mil) Between Pad U5-17(9325mil,2675mil) on Bottom Layer And Track (9306.712mil,2635.276mil)(9333.288mil,2635.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.678mil < 10mil) Between Pad U5-18(9299.41mil,2675mil) on Bottom Layer And Track (9306.712mil,2590mil)(9306.712mil,2635.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.678mil < 10mil) Between Pad U5-18(9299.41mil,2675mil) on Bottom Layer And Track (9306.712mil,2635.276mil)(9333.288mil,2635.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.821mil < 10mil) Between Pad U5-3(9299.41mil,2907.284mil) on Bottom Layer And Track (9302.204mil,2947.362mil)(9319.922mil,2947.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.299mil < 10mil) Between Pad U5-4(9325mil,2907.284mil) on Bottom Layer And Track (9302.204mil,2947.362mil)(9319.922mil,2947.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.601mil < 10mil) Between Pad U5-5(9350.59mil,2907.284mil) on Bottom Layer And Track (9343.544mil,2947.362mil)(9361.26mil,2947.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.601mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-1(9270mil,2018.386mil) on Multi-Layer And Track (9270mil,1912.086mil)(9270mil,2238.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-10(8970.788mil,2191.614mil) on Multi-Layer And Track (8970.788mil,1912.086mil)(8970.788mil,2238.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-11(8970.788mil,2148.308mil) on Multi-Layer And Track (8970.788mil,1912.086mil)(8970.788mil,2238.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-12(8970.788mil,2105mil) on Multi-Layer And Track (8970.788mil,1912.086mil)(8970.788mil,2238.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-13(8970.788mil,2061.692mil) on Multi-Layer And Track (8970.788mil,1912.086mil)(8970.788mil,2238.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-14(8970.788mil,2018.386mil) on Multi-Layer And Track (8970.788mil,1912.086mil)(8970.788mil,2238.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-2(9270mil,2061.692mil) on Multi-Layer And Track (9270mil,1912.086mil)(9270mil,2238.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-3(9270mil,2105mil) on Multi-Layer And Text "C12" (9253mil,2116mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-3(9270mil,2105mil) on Multi-Layer And Track (9270mil,1912.086mil)(9270mil,2238.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-4(9270mil,2148.308mil) on Multi-Layer And Text "C12" (9253mil,2116mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-4(9270mil,2148.308mil) on Multi-Layer And Track (9270mil,1912.086mil)(9270mil,2238.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-5(9270mil,2191.614mil) on Multi-Layer And Text "C12" (9253mil,2116mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-5(9270mil,2191.614mil) on Multi-Layer And Track (9270mil,1912.086mil)(9270mil,2238.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-6(9207.008mil,2238.858mil) on Multi-Layer And Track (8970.788mil,2238.858mil)(9270mil,2238.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.334mil < 10mil) Between Pad U6-7(9163.7mil,2238.858mil) on Multi-Layer And Text "R21" (9048mil,2157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.334mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-7(9163.7mil,2238.858mil) on Multi-Layer And Track (8970.788mil,2238.858mil)(9270mil,2238.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.092mil < 10mil) Between Pad U6-8(9120.394mil,2238.858mil) on Multi-Layer And Text "R21" (9048mil,2157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.092mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-8(9120.394mil,2238.858mil) on Multi-Layer And Track (8970.788mil,2238.858mil)(9270mil,2238.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.092mil < 10mil) Between Pad U6-9(9077.086mil,2238.858mil) on Multi-Layer And Text "R21" (9048mil,2157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.092mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-9(9077.086mil,2238.858mil) on Multi-Layer And Track (8970.788mil,2238.858mil)(9270mil,2238.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-4(9065mil,2780mil) on Top Layer And Text "C14" (8937mil,2698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.2mil < 10mil) Between Pad U8-1(9355mil,2470mil) on Top Layer And Text "+" (9377.402mil,2469.247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-1(9355mil,2470mil) on Top Layer And Text "R20" (9338mil,2467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.84mil < 10mil) Between Pad U8-1(9355mil,2470mil) on Top Layer And Track (9342.206mil,2453.27mil)(9424.882mil,2453.27mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-2(9355mil,2495.592mil) on Top Layer And Text "R20" (9338mil,2467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-3(9355mil,2521.182mil) on Top Layer And Text "R20" (9338mil,2467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.901mil < 10mil) Between Pad U8-4(9355mil,2546.772mil) on Top Layer And Text "R20" (9338mil,2467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Pad U8-4(9355mil,2546.772mil) on Top Layer And Track (9342.206mil,2563.504mil)(9424.882mil,2563.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.901mil < 10mil) Between Pad U8-5(9412.086mil,2546.772mil) on Top Layer And Text "R20" (9338mil,2467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Pad U8-5(9412.086mil,2546.772mil) on Top Layer And Track (9342.206mil,2563.504mil)(9424.882mil,2563.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-6(9412.086mil,2521.182mil) on Top Layer And Text "R20" (9338mil,2467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-7(9412.086mil,2495.592mil) on Top Layer And Text "R20" (9338mil,2467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-8(9412.086mil,2470mil) on Top Layer And Text "R20" (9338mil,2467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.84mil < 10mil) Between Pad U8-8(9412.086mil,2470mil) on Top Layer And Track (9342.206mil,2453.27mil)(9424.882mil,2453.27mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.907mil < 10mil) Between Pad VR2-2(8850mil,2550mil) on Bottom Layer And Text "JP4" (8777mil,2561mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.907mil]
Rule Violations :388

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (8812.15mil,2170mil) on Top Overlay And Text "SW6" (8732.176mil,2140.01mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (9276.024mil,2627.992mil) on Top Overlay And Text "C16" (9273mil,2587mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.579mil < 10mil) Between Arc (9302.008mil,2956.024mil) on Bottom Overlay And Text "U5" (9346.165mil,2952.293mil) on Bottom Overlay Silk Text to Silk Clearance [0.579mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (9302.008mil,2983.976mil) on Bottom Overlay And Text "U5" (9346.165mil,2952.293mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (9303.976mil,2627.992mil) on Top Overlay And Text "C16" (9273mil,2587mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.425mil < 10mil) Between Arc (9303.976mil,2627.992mil) on Top Overlay And Text "U8" (9328mil,2599mil) on Top Overlay Silk Text to Silk Clearance [6.425mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (9328.428mil,2469.011mil) on Top Overlay And Text "R20" (9338mil,2467mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.355mil < 10mil) Between Arc (9361.457mil,2983.977mil) on Bottom Overlay And Text "U5" (9346.165mil,2952.293mil) on Bottom Overlay Silk Text to Silk Clearance [6.355mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (9430mil,2170mil) on Top Overlay And Text "SW5" (9355.026mil,2140.01mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "+" (9377.402mil,2469.247mil) on Top Overlay And Text "R20" (9338mil,2467mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "+" (9377.402mil,2469.247mil) on Top Overlay And Track (9342.206mil,2453.27mil)(9424.882mil,2453.27mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (8968mil,2401mil) on Top Overlay And Text "R22" (9050mil,2401mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.726mil < 10mil) Between Text "C11" (9429mil,3027mil) on Bottom Overlay And Text "U5" (9346.165mil,2952.293mil) on Bottom Overlay Silk Text to Silk Clearance [4.726mil]
   Violation between Silk To Silk Clearance Constraint: (2.019mil < 10mil) Between Text "C13" (9273mil,2671mil) on Top Overlay And Text "U8" (9328mil,2599mil) on Top Overlay Silk Text to Silk Clearance [2.019mil]
   Violation between Silk To Silk Clearance Constraint: (9.717mil < 10mil) Between Text "C14" (8937mil,2698mil) on Top Overlay And Track (9021.574mil,2653.346mil)(9021.574mil,2679.922mil) on Top Overlay Silk Text to Silk Clearance [9.717mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (8937mil,2698mil) on Top Overlay And Track (9021.574mil,2703.544mil)(9021.574mil,2730.118mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (8937mil,2698mil) on Top Overlay And Track (9021.574mil,2730.118mil)(9066.85mil,2730.118mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (8937mil,2698mil) on Top Overlay And Track (9066.85mil,2703.544mil)(9066.85mil,2730.118mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.146mil < 10mil) Between Text "C14" (8937mil,2698mil) on Top Overlay And Track (9077.362mil,2653.346mil)(9077.362mil,2679.922mil) on Top Overlay Silk Text to Silk Clearance [9.146mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (8937mil,2698mil) on Top Overlay And Track (9077.362mil,2703.544mil)(9077.362mil,2730.118mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (8937mil,2698mil) on Top Overlay And Track (9077.362mil,2730.118mil)(9122.638mil,2730.118mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C16" (9273mil,2587mil) on Top Overlay And Text "U8" (9328mil,2599mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.503mil < 10mil) Between Text "C16" (9273mil,2587mil) on Top Overlay And Track (9267.362mil,2568.74mil)(9267.362mil,2586.456mil) on Top Overlay Silk Text to Silk Clearance [2.503mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C16" (9273mil,2587mil) on Top Overlay And Track (9267.362mil,2610.078mil)(9267.362mil,2627.796mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C16" (9273mil,2587mil) on Top Overlay And Track (9276.024mil,2636.654mil)(9303.976mil,2636.654mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C16" (9273mil,2587mil) on Top Overlay And Track (9312.638mil,2568.74mil)(9312.638mil,2586.456mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.258mil < 10mil) Between Text "C16" (9273mil,2587mil) on Top Overlay And Track (9312.638mil,2610.078mil)(9312.638mil,2627.796mil) on Top Overlay Silk Text to Silk Clearance [0.257mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP4" (8777mil,2561mil) on Bottom Overlay And Track (8620mil,2605mil)(8620mil,2815mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP4" (8777mil,2561mil) on Bottom Overlay And Track (8645mil,2578.11mil)(8705mil,2578.11mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.73mil < 10mil) Between Text "R20" (9338mil,2467mil) on Top Overlay And Track (9342.206mil,2453.27mil)(9424.882mil,2453.27mil) on Top Overlay Silk Text to Silk Clearance [3.73mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW5" (9355.026mil,2140.01mil) on Top Overlay And Track (9355.2mil,2138.5mil)(9355.2mil,2205.4mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW5" (9355.026mil,2140.01mil) on Top Overlay And Track (9355.2mil,2138.5mil)(9394.6mil,2099.1mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.771mil < 10mil) Between Text "SW5" (9355.026mil,2140.01mil) on Top Overlay And Track (9355.2mil,2205.4mil)(9390.7mil,2240.9mil) on Top Overlay Silk Text to Silk Clearance [0.771mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW5" (9355.026mil,2140.01mil) on Top Overlay And Track (9465.4mil,2099.1mil)(9500.9mil,2134.6mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW5" (9355.026mil,2140.01mil) on Top Overlay And Track (9469.4mil,2240.9mil)(9500.9mil,2209.4mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW5" (9355.026mil,2140.01mil) on Top Overlay And Track (9500.9mil,2134.6mil)(9500.9mil,2209.4mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.426mil < 10mil) Between Text "SW5" (9355.026mil,2140.01mil) on Top Overlay And Track (9530.4mil,2119.8mil)(9530.4mil,2220.2mil) on Top Overlay Silk Text to Silk Clearance [5.426mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW6" (8732.176mil,2140.01mil) on Top Overlay And Track (8737.35mil,2138.5mil)(8737.35mil,2205.4mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW6" (8732.176mil,2140.01mil) on Top Overlay And Track (8737.35mil,2138.5mil)(8776.75mil,2099.1mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW6" (8732.176mil,2140.01mil) on Top Overlay And Track (8737.35mil,2205.4mil)(8772.85mil,2240.9mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW6" (8732.176mil,2140.01mil) on Top Overlay And Track (8847.55mil,2099.1mil)(8883.05mil,2134.6mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.474mil < 10mil) Between Text "SW6" (8732.176mil,2140.01mil) on Top Overlay And Track (8851.55mil,2240.9mil)(8883.05mil,2209.4mil) on Top Overlay Silk Text to Silk Clearance [2.474mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW6" (8732.176mil,2140.01mil) on Top Overlay And Track (8883.05mil,2134.6mil)(8883.05mil,2209.4mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U5" (9346.165mil,2952.293mil) on Bottom Overlay And Track (9293.346mil,2956.024mil)(9293.346mil,2983.976mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U5" (9346.165mil,2952.293mil) on Bottom Overlay And Track (9302.204mil,2947.362mil)(9319.922mil,2947.362mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U5" (9346.165mil,2952.293mil) on Bottom Overlay And Track (9302.204mil,2992.638mil)(9319.922mil,2992.638mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U5" (9346.165mil,2952.293mil) on Bottom Overlay And Track (9343.544mil,2947.362mil)(9361.26mil,2947.362mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U5" (9346.165mil,2952.293mil) on Bottom Overlay And Track (9343.544mil,2992.638mil)(9361.26mil,2992.638mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U6" (9075.804mil,2075.01mil) on Top Overlay And Track (9042.362mil,2123.386mil)(9087.638mil,2123.386mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U6" (9075.804mil,2075.01mil) on Top Overlay And Track (9087.638mil,2046.614mil)(9087.638mil,2073.19mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.897mil < 10mil) Between Text "U6" (9075.804mil,2075.01mil) on Top Overlay And Track (9087.638mil,2096.812mil)(9087.638mil,2123.386mil) on Top Overlay Silk Text to Silk Clearance [2.897mil]
   Violation between Silk To Silk Clearance Constraint: (6.425mil < 10mil) Between Text "U8" (9328mil,2599mil) on Top Overlay And Track (9312.638mil,2610.078mil)(9312.638mil,2627.796mil) on Top Overlay Silk Text to Silk Clearance [6.425mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VR2" (8947mil,2676mil) on Bottom Overlay And Track (8805mil,2730mil)(8805mil,2830mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VR2" (8947mil,2676mil) on Bottom Overlay And Track (8805mil,2730mil)(9005mil,2730mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VR2" (8947mil,2676mil) on Bottom Overlay And Track (8905mil,2730mil)(8905mil,2830mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :55

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 573
Waived Violations : 0
Time Elapsed        : 00:00:01