Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec  5 22:18:44 2023
| Host         : DESKTOP-PTKK11O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pong_top_control_sets_placed.rpt
| Design       : pong_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |   217 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           26 |
|      2 |            2 |
|      7 |            1 |
|      8 |            2 |
|     10 |            2 |
|     12 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           23 |
| No           | No                    | Yes                    |              40 |           21 |
| No           | Yes                   | No                     |              40 |           10 |
| Yes          | No                    | No                     |               8 |            8 |
| Yes          | No                    | Yes                    |              49 |           19 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+----------------------------------+--------------------------------+------------------+----------------+
|          Clock Signal          |           Enable Signal          |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+--------------------------------+----------------------------------+--------------------------------+------------------+----------------+
|  genblk1[13].fDiv/clkDiv_reg_0 |                                  |                                |                1 |              1 |
|  genblk1[17].fDiv/clkDiv       |                                  |                                |                1 |              1 |
|  uart/baudrate_gen/baud        | uart/receiver/data_out_0[6]      |                                |                1 |              1 |
|  uart/baudrate_gen/baud        | uart/receiver/data_out_0[0]      |                                |                1 |              1 |
|  uart/baudrate_gen/baud        | uart/receiver/data_out_0[2]      |                                |                1 |              1 |
|  uart/baudrate_gen/baud        | uart/receiver/data_out_0[3]      |                                |                1 |              1 |
|  uart/baudrate_gen/baud        | uart/receiver/data_out_0[4]      |                                |                1 |              1 |
|  uart/baudrate_gen/baud        | uart/receiver/data_out_0[7]      |                                |                1 |              1 |
|  genblk1[10].fDiv/clkDiv_reg_0 |                                  |                                |                1 |              1 |
|  uart/baudrate_gen/baud        | uart/receiver/data_out_0[1]      |                                |                1 |              1 |
|  genblk1[0].fDiv/clkDiv_reg_0  |                                  |                                |                1 |              1 |
|  genblk1[2].fDiv/clkDiv_reg_0  |                                  |                                |                1 |              1 |
|  genblk1[6].fDiv/clkDiv_reg_0  |                                  |                                |                1 |              1 |
|  genblk1[7].fDiv/clkDiv_reg_0  |                                  |                                |                1 |              1 |
|  genblk1[4].fDiv/clkDiv_reg_0  |                                  |                                |                1 |              1 |
|  genblk1[5].fDiv/clkDiv_reg_0  |                                  |                                |                1 |              1 |
|  genblk1[3].fDiv/clkDiv_reg_0  |                                  |                                |                1 |              1 |
|  genblk1[8].fDiv/clkDiv_reg_0  |                                  |                                |                1 |              1 |
|  uart/baudrate_gen/baud        | uart/receiver/data_out_0[5]      |                                |                1 |              1 |
|  genblk1[14].fDiv/clkDiv_reg_0 |                                  |                                |                1 |              1 |
|  genblk1[9].fDiv/clkDiv_reg_0  |                                  |                                |                1 |              1 |
|  genblk1[12].fDiv/clkDiv_reg_0 |                                  |                                |                1 |              1 |
|  genblk1[11].fDiv/clkDiv_reg_0 |                                  |                                |                1 |              1 |
|  genblk1[15].fDiv/clkDiv_reg_0 |                                  |                                |                1 |              1 |
|  genblk1[16].fDiv/clkDiv_reg_0 |                                  |                                |                1 |              1 |
|  genblk1[1].fDiv/clkDiv_reg_0  |                                  |                                |                1 |              1 |
|  clk_IBUF_BUFG                 |                                  |                                |                2 |              2 |
|  fdivTarget/CLK                |                                  |                                |                1 |              2 |
|  clk_IBUF_BUFG                 | vga_unit/E[0]                    | btnR_IBUF                      |                2 |              7 |
|  uart/baudrate_gen/baud        |                                  | uart/receiver/count[7]_i_1_n_0 |                2 |              8 |
|  uart/baudrate_gen/baud        |                                  |                                |                2 |              8 |
|  vga_unit/r_25MHz_reg[1]_0[0]  | vga_unit/v_count_next_1          | btnR_IBUF                      |                5 |             10 |
|  vga_unit/r_25MHz_reg[1]_0[0]  |                                  | btnR_IBUF                      |                5 |             10 |
|  clk_IBUF_BUFG                 | vga_unit/r_25MHz_reg[1]_0[0]     | btnR_IBUF                      |                5 |             12 |
|  clk_IBUF_BUFG                 | vga_unit/v_count_reg_reg[5]_0[0] | btnR_IBUF                      |                7 |             20 |
|  clk_IBUF_BUFG                 |                                  | btnR_IBUF                      |               16 |             30 |
|  clk_IBUF_BUFG                 |                                  | uart/baudrate_gen/clear        |                8 |             32 |
+--------------------------------+----------------------------------+--------------------------------+------------------+----------------+


