#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Nov  2 20:39:04 2022
# Process ID: 24720
# Current directory: C:/Users/Jiang/WS/acme-lab-documentation/altas_apu/full_10bit_reuse1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12404 C:\Users\Jiang\WS\acme-lab-documentation\altas_apu\full_10bit_reuse1\Hls4MLTest.xpr
# Log file: C:/Users/Jiang/WS/acme-lab-documentation/altas_apu/full_10bit_reuse1/vivado.log
# Journal file: C:/Users/Jiang/WS/acme-lab-documentation/altas_apu/full_10bit_reuse1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -read_only -part xcu200-fsgd2104-2-e C:/Users/Jiang/WS/acme-lab-documentation/altas_apu/full_10bit_reuse1/Hls4MLTest.xpr
INFO: [Project 1-313] Project file moved from '/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1' since last save.
INFO: [Project 1-563] Overriding project part, 'xc7vx690tffg1761-2', with new part: 'xcu200-fsgd2104-2-e'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-573] Overriding 'synth_1' run's part, 'xc7vx690tffg1761-2', with new part: 'xcu200-fsgd2104-2-e'.
INFO: [Project 1-573] Overriding 'design_1_clk_wiz_0_synth_1' run's part, 'xc7vx690tffg1761-2', with new part: 'xcu200-fsgd2104-2-e'.
INFO: [Project 1-573] Overriding 'design_1_myproject_0_0_synth_1' run's part, 'xc7vx690tffg1761-2', with new part: 'xcu200-fsgd2104-2-e'.
INFO: [Project 1-573] Overriding 'design_1_pcie3_7x_0_0_synth_1' run's part, 'xc7vx690tffg1761-2', with new part: 'xcu200-fsgd2104-2-e'.
INFO: [Project 1-573] Overriding 'impl_1' run's part, 'xc7vx690tffg1761-2', with new part: 'xcu200-fsgd2104-2-e'.
INFO: [Project 1-573] Overriding 'design_1_clk_wiz_0_impl_1' run's part, 'xc7vx690tffg1761-2', with new part: 'xcu200-fsgd2104-2-e'.
INFO: [Project 1-573] Overriding 'design_1_myproject_0_0_impl_1' run's part, 'xc7vx690tffg1761-2', with new part: 'xcu200-fsgd2104-2-e'.
INFO: [Project 1-573] Overriding 'design_1_pcie3_7x_0_0_impl_1' run's part, 'xc7vx690tffg1761-2', with new part: 'xcu200-fsgd2104-2-e'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for xilinx.com:vc709:part0:1.8. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jiang/WS/acme-lab-documentation/altas_apu/full_10bit_reuse1/myproject_prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1663] The design 'design_2.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_2_myproject_0_0
design_2_pcie3_7x_0_0
design_2_clk_wiz_0

WARNING: [BD 41-1663] The design 'design_1.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_myproject_0_0
design_1_clk_wiz_0
design_1_pcie3_7x_0_0

WARNING: [Project 1-229] Project 'Hls4MLTest.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  2 20:40:31 2022...
