<?xml version="1.0"?>
<Checkpoint Version="7" Minor="0">
	<BUILD_NUMBER Name="1909853"/>
	<FULL_BUILD Name="SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017"/>
	<PRODUCT Name="Vivado v2017.2 (64-bit)"/>
	<Part Name="xc7z010clg400-1"/>
	<BoardPart Name="digilentinc.com:zybo:part0:1.0"/>
	<Top Name="lab2_wrapper"/>
	<DisableAutoIOBuffers Name="0"/>
	<OutOfContext Name="0"/>
	<HDPlatform Name="0"/>
	<File Type="EDIF" Name="lab2_wrapper.edf" ModTime="1508982122"/>
	<File Type="VERILOG_STUB" Name="lab2_wrapper_stub.v" ModTime="1508982122"/>
	<File Type="VHDL_STUB" Name="lab2_wrapper_stub.vhdl" ModTime="1508982122"/>
	<File Type="XN" Name="lab2_wrapper.xn" ModTime="1508982122"/>
	<File Type="XDC" Name="lab2_wrapper.xdc" ModTime="1508982122"/>
	<File Type="SHAPE" Name="lab2_wrapper.shape" ModTime="1508982122"/>
	<File Type="XDEF" Name="lab2_wrapper.xdef" ModTime="1508982122"/>
	<File Type="INCR" Name="lab2_wrapper.incr" ModTime="1508982122"/>
	<File Type="RDA" Name="lab2_wrapper.rda" ModTime="1508982122"/>
	<File Type="REPLAY" Name="lab2_wrapper_iPhysOpt.tcl" ModTime="1508982122"/>
	<File Type="WDF" Name="lab2_wrapper.wdf" ModTime="1508982122"/>
</Checkpoint>

