{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 10:55:49 2007 " "Info: Processing started: Thu May 03 10:55:49 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[1\] " "Info: Assuming node \"KEY\[1\]\" is an undefined clock" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 14 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[1\] register regn:U_B\|Q\[1\] register flipflop:U_Overflow\|Q 382.85 MHz 2.612 ns Internal " "Info: Clock \"KEY\[1\]\" has Internal fmax of 382.85 MHz between source register \"regn:U_B\|Q\[1\]\" and destination register \"flipflop:U_Overflow\|Q\" (period= 2.612 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.398 ns + Longest register register " "Info: + Longest register to register delay is 2.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regn:U_B\|Q\[1\] 1 REG LCFF_X2_Y16_N5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y16_N5; Fanout = 9; REG Node = 'regn:U_B\|Q\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn:U_B|Q[1] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.414 ns) 0.930 ns lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[1\]~19 2 COMB LCCOMB_X2_Y16_N12 2 " "Info: 2: + IC(0.516 ns) + CELL(0.414 ns) = 0.930 ns; Loc. = LCCOMB_X2_Y16_N12; Fanout = 2; COMB Node = 'lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[1\]~19'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { regn:U_B|Q[1] lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[1]~19 } "NODE_NAME" } } { "db/add_sub_7kf.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/db/add_sub_7kf.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.089 ns lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[2\]~21 3 COMB LCCOMB_X2_Y16_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 1.089 ns; Loc. = LCCOMB_X2_Y16_N14; Fanout = 2; COMB Node = 'lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[2\]~21'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[1]~19 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[2]~21 } "NODE_NAME" } } { "db/add_sub_7kf.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/db/add_sub_7kf.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.160 ns lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[3\]~23 4 COMB LCCOMB_X2_Y16_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.160 ns; Loc. = LCCOMB_X2_Y16_N16; Fanout = 2; COMB Node = 'lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[3\]~23'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[2]~21 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[3]~23 } "NODE_NAME" } } { "db/add_sub_7kf.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/db/add_sub_7kf.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.231 ns lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[4\]~25 5 COMB LCCOMB_X2_Y16_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.231 ns; Loc. = LCCOMB_X2_Y16_N18; Fanout = 2; COMB Node = 'lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[4\]~25'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[3]~23 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[4]~25 } "NODE_NAME" } } { "db/add_sub_7kf.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/db/add_sub_7kf.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.302 ns lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[5\]~27 6 COMB LCCOMB_X2_Y16_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.302 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 2; COMB Node = 'lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[5\]~27'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[4]~25 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[5]~27 } "NODE_NAME" } } { "db/add_sub_7kf.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/db/add_sub_7kf.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.373 ns lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[6\]~29 7 COMB LCCOMB_X2_Y16_N22 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.373 ns; Loc. = LCCOMB_X2_Y16_N22; Fanout = 1; COMB Node = 'lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[6\]~29'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[5]~27 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[6]~29 } "NODE_NAME" } } { "db/add_sub_7kf.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/db/add_sub_7kf.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.783 ns lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[7\]~30 8 COMB LCCOMB_X2_Y16_N24 3 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 1.783 ns; Loc. = LCCOMB_X2_Y16_N24; Fanout = 3; COMB Node = 'lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[7\]~30'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[6]~29 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[7]~30 } "NODE_NAME" } } { "db/add_sub_7kf.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/db/add_sub_7kf.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 2.314 ns lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|overflow 9 COMB LCCOMB_X2_Y16_N8 1 " "Info: 9: + IC(0.256 ns) + CELL(0.275 ns) = 2.314 ns; Loc. = LCCOMB_X2_Y16_N8; Fanout = 1; COMB Node = 'lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|overflow'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[7]~30 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|overflow } "NODE_NAME" } } { "db/add_sub_7kf.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/db/add_sub_7kf.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.398 ns flipflop:U_Overflow\|Q 10 REG LCFF_X2_Y16_N9 1 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 2.398 ns; Loc. = LCFF_X2_Y16_N9; Fanout = 1; REG Node = 'flipflop:U_Overflow\|Q'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|overflow flipflop:U_Overflow|Q } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.626 ns ( 67.81 % ) " "Info: Total cell delay = 1.626 ns ( 67.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.772 ns ( 32.19 % ) " "Info: Total interconnect delay = 0.772 ns ( 32.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { regn:U_B|Q[1] lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[1]~19 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[2]~21 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[3]~23 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[4]~25 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[5]~27 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[6]~29 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[7]~30 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|overflow flipflop:U_Overflow|Q } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.398 ns" { regn:U_B|Q[1] lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[1]~19 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[2]~21 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[3]~23 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[4]~25 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[5]~27 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[6]~29 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[7]~30 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|overflow flipflop:U_Overflow|Q } { 0.000ns 0.516ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.256ns 0.000ns } { 0.000ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.605 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[1\]\" to destination register is 2.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.605 ns flipflop:U_Overflow\|Q 4 REG LCFF_X2_Y16_N9 1 " "Info: 4: + IC(1.030 ns) + CELL(0.537 ns) = 2.605 ns; Loc. = LCFF_X2_Y16_N9; Fanout = 1; REG Node = 'flipflop:U_Overflow\|Q'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { KEY[1]~clkctrl flipflop:U_Overflow|Q } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.89 % ) " "Info: Total cell delay = 1.534 ns ( 58.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.071 ns ( 41.11 % ) " "Info: Total interconnect delay = 1.071 ns ( 41.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl flipflop:U_Overflow|Q } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl flipflop:U_Overflow|Q } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] source 2.605 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[1\]\" to source register is 2.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.605 ns regn:U_B\|Q\[1\] 4 REG LCFF_X2_Y16_N5 9 " "Info: 4: + IC(1.030 ns) + CELL(0.537 ns) = 2.605 ns; Loc. = LCFF_X2_Y16_N5; Fanout = 9; REG Node = 'regn:U_B\|Q\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { KEY[1]~clkctrl regn:U_B|Q[1] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.89 % ) " "Info: Total cell delay = 1.534 ns ( 58.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.071 ns ( 41.11 % ) " "Info: Total interconnect delay = 1.071 ns ( 41.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[1] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl flipflop:U_Overflow|Q } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl flipflop:U_Overflow|Q } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[1] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { regn:U_B|Q[1] lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[1]~19 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[2]~21 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[3]~23 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[4]~25 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[5]~27 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[6]~29 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[7]~30 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|overflow flipflop:U_Overflow|Q } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.398 ns" { regn:U_B|Q[1] lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[1]~19 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[2]~21 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[3]~23 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[4]~25 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[5]~27 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[6]~29 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[7]~30 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|overflow flipflop:U_Overflow|Q } { 0.000ns 0.516ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.256ns 0.000ns } { 0.000ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl flipflop:U_Overflow|Q } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl flipflop:U_Overflow|Q } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[1] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "regn:U_A\|Q\[5\] SW\[13\] KEY\[1\] 3.639 ns register " "Info: tsu for register \"regn:U_A\|Q\[5\]\" (data pin = \"SW\[13\]\", clock pin = \"KEY\[1\]\") is 3.639 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.276 ns + Longest pin register " "Info: + Longest pin to register delay is 6.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[13\] 1 PIN PIN_T7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 1; PIN Node = 'SW\[13\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.078 ns) + CELL(0.366 ns) 6.276 ns regn:U_A\|Q\[5\] 2 REG LCFF_X1_Y16_N19 9 " "Info: 2: + IC(5.078 ns) + CELL(0.366 ns) = 6.276 ns; Loc. = LCFF_X1_Y16_N19; Fanout = 9; REG Node = 'regn:U_A\|Q\[5\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.444 ns" { SW[13] regn:U_A|Q[5] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.198 ns ( 19.09 % ) " "Info: Total cell delay = 1.198 ns ( 19.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.078 ns ( 80.91 % ) " "Info: Total interconnect delay = 5.078 ns ( 80.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.276 ns" { SW[13] regn:U_A|Q[5] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.276 ns" { SW[13] SW[13]~combout regn:U_A|Q[5] } { 0.000ns 0.000ns 5.078ns } { 0.000ns 0.832ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.601 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[1\]\" to destination register is 2.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.601 ns regn:U_A\|Q\[5\] 4 REG LCFF_X1_Y16_N19 9 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 2.601 ns; Loc. = LCFF_X1_Y16_N19; Fanout = 9; REG Node = 'regn:U_A\|Q\[5\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { KEY[1]~clkctrl regn:U_A|Q[5] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.98 % ) " "Info: Total cell delay = 1.534 ns ( 58.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.067 ns ( 41.02 % ) " "Info: Total interconnect delay = 1.067 ns ( 41.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[5] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[5] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.026ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.276 ns" { SW[13] regn:U_A|Q[5] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.276 ns" { SW[13] SW[13]~combout regn:U_A|Q[5] } { 0.000ns 0.000ns 5.078ns } { 0.000ns 0.832ns 0.366ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[5] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[5] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.026ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[1\] LEDR\[6\] regn:U_B\|Q\[1\] 12.642 ns register " "Info: tco from clock \"KEY\[1\]\" to destination pin \"LEDR\[6\]\" through register \"regn:U_B\|Q\[1\]\" is 12.642 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] source 2.605 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to source register is 2.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.605 ns regn:U_B\|Q\[1\] 4 REG LCFF_X2_Y16_N5 9 " "Info: 4: + IC(1.030 ns) + CELL(0.537 ns) = 2.605 ns; Loc. = LCFF_X2_Y16_N5; Fanout = 9; REG Node = 'regn:U_B\|Q\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { KEY[1]~clkctrl regn:U_B|Q[1] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.89 % ) " "Info: Total cell delay = 1.534 ns ( 58.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.071 ns ( 41.11 % ) " "Info: Total interconnect delay = 1.071 ns ( 41.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[1] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.787 ns + Longest register pin " "Info: + Longest register to pin delay is 9.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regn:U_B\|Q\[1\] 1 REG LCFF_X2_Y16_N5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y16_N5; Fanout = 9; REG Node = 'regn:U_B\|Q\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn:U_B|Q[1] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.414 ns) 0.930 ns lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[1\]~19 2 COMB LCCOMB_X2_Y16_N12 2 " "Info: 2: + IC(0.516 ns) + CELL(0.414 ns) = 0.930 ns; Loc. = LCCOMB_X2_Y16_N12; Fanout = 2; COMB Node = 'lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[1\]~19'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { regn:U_B|Q[1] lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[1]~19 } "NODE_NAME" } } { "db/add_sub_7kf.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/db/add_sub_7kf.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.089 ns lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[2\]~21 3 COMB LCCOMB_X2_Y16_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 1.089 ns; Loc. = LCCOMB_X2_Y16_N14; Fanout = 2; COMB Node = 'lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[2\]~21'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[1]~19 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[2]~21 } "NODE_NAME" } } { "db/add_sub_7kf.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/db/add_sub_7kf.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.160 ns lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[3\]~23 4 COMB LCCOMB_X2_Y16_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.160 ns; Loc. = LCCOMB_X2_Y16_N16; Fanout = 2; COMB Node = 'lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[3\]~23'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[2]~21 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[3]~23 } "NODE_NAME" } } { "db/add_sub_7kf.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/db/add_sub_7kf.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.231 ns lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[4\]~25 5 COMB LCCOMB_X2_Y16_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.231 ns; Loc. = LCCOMB_X2_Y16_N18; Fanout = 2; COMB Node = 'lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[4\]~25'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[3]~23 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[4]~25 } "NODE_NAME" } } { "db/add_sub_7kf.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/db/add_sub_7kf.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.302 ns lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[5\]~27 6 COMB LCCOMB_X2_Y16_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.302 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 2; COMB Node = 'lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[5\]~27'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[4]~25 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[5]~27 } "NODE_NAME" } } { "db/add_sub_7kf.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/db/add_sub_7kf.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.712 ns lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[6\]~28 7 COMB LCCOMB_X2_Y16_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 1.712 ns; Loc. = LCCOMB_X2_Y16_N22; Fanout = 2; COMB Node = 'lpm_add8:U_add8\|lpm_add_sub:lpm_add_sub_component\|add_sub_7kf:auto_generated\|result_int\[6\]~28'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[5]~27 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[6]~28 } "NODE_NAME" } } { "db/add_sub_7kf.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/db/add_sub_7kf.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.277 ns) + CELL(2.798 ns) 9.787 ns LEDR\[6\] 8 PIN PIN_AD21 0 " "Info: 8: + IC(5.277 ns) + CELL(2.798 ns) = 9.787 ns; Loc. = PIN_AD21; Fanout = 0; PIN Node = 'LEDR\[6\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.075 ns" { lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[6]~28 LEDR[6] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.994 ns ( 40.81 % ) " "Info: Total cell delay = 3.994 ns ( 40.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.793 ns ( 59.19 % ) " "Info: Total interconnect delay = 5.793 ns ( 59.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.787 ns" { regn:U_B|Q[1] lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[1]~19 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[2]~21 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[3]~23 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[4]~25 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[5]~27 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[6]~28 LEDR[6] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.787 ns" { regn:U_B|Q[1] lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[1]~19 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[2]~21 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[3]~23 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[4]~25 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[5]~27 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[6]~28 LEDR[6] } { 0.000ns 0.516ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 5.277ns } { 0.000ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[1] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.787 ns" { regn:U_B|Q[1] lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[1]~19 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[2]~21 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[3]~23 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[4]~25 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[5]~27 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[6]~28 LEDR[6] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.787 ns" { regn:U_B|Q[1] lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[1]~19 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[2]~21 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[3]~23 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[4]~25 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[5]~27 lpm_add8:U_add8|lpm_add_sub:lpm_add_sub_component|add_sub_7kf:auto_generated|result_int[6]~28 LEDR[6] } { 0.000ns 0.516ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 5.277ns } { 0.000ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "regn:U_A\|Q\[3\] SW\[11\] KEY\[1\] 0.827 ns register " "Info: th for register \"regn:U_A\|Q\[3\]\" (data pin = \"SW\[11\]\", clock pin = \"KEY\[1\]\") is 0.827 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.601 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to destination register is 2.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.601 ns regn:U_A\|Q\[3\] 4 REG LCFF_X1_Y16_N13 9 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 2.601 ns; Loc. = LCFF_X1_Y16_N13; Fanout = 9; REG Node = 'regn:U_A\|Q\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { KEY[1]~clkctrl regn:U_A|Q[3] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.98 % ) " "Info: Total cell delay = 1.534 ns ( 58.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.067 ns ( 41.02 % ) " "Info: Total interconnect delay = 1.067 ns ( 41.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[3] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.026ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.040 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[11\] 1 PIN PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; PIN Node = 'SW\[11\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.366 ns) 2.040 ns regn:U_A\|Q\[3\] 2 REG LCFF_X1_Y16_N13 9 " "Info: 2: + IC(0.675 ns) + CELL(0.366 ns) = 2.040 ns; Loc. = LCFF_X1_Y16_N13; Fanout = 9; REG Node = 'regn:U_A\|Q\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { SW[11] regn:U_A|Q[3] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part3.VHDL/part3.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 66.91 % ) " "Info: Total cell delay = 1.365 ns ( 66.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.675 ns ( 33.09 % ) " "Info: Total interconnect delay = 0.675 ns ( 33.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.040 ns" { SW[11] regn:U_A|Q[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.040 ns" { SW[11] SW[11]~combout regn:U_A|Q[3] } { 0.000ns 0.000ns 0.675ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[3] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.026ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.040 ns" { SW[11] regn:U_A|Q[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.040 ns" { SW[11] SW[11]~combout regn:U_A|Q[3] } { 0.000ns 0.000ns 0.675ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "112 " "Info: Allocated 112 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 10:55:50 2007 " "Info: Processing ended: Thu May 03 10:55:50 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
