[*]
[*] GTKWave Analyzer v3.3.98 (w)1999-2019 BSI
[*] Wed Nov 13 19:17:34 2019
[*]
[dumpfile] "/media/daniel/Data/Data/NTNU/TDT4255-Computer_Design/RISCV-FiveStage/waveform/load4.vcd"
[dumpfile_mtime] "Wed Nov 13 19:16:21 2019"
[dumpfile_size] 1635733
[savefile] "/media/daniel/Data/Data/NTNU/TDT4255-Computer_Design/RISCV-FiveStage/waveform/cpu.gtkw"
[timestart] 2277
[size] 2560 1381
[pos] -1 -1
*-2.634793 2312 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] Tile.
[treeopen] Tile.CPU.
[treeopen] Tile.CPU.EX.
[treeopen] Tile.CPU.EXBarrier.
[treeopen] Tile.CPU.MEM.DMEM.
[sst_width] 281
[signals_width] 312
[sst_expanded] 1
[sst_vpaned_height] 391
@28
Tile.CPU.clock
@800200
-IF
@22
[color] 1
Tile.CPU.IF.io_PC[31:0]
Tile.CPU.IF.nextPC[31:0]
Tile.CPU.IF.io_instruction_instruction[31:0]
@28
Tile.CPU.IF.io_branch
@22
Tile.CPU.IF.io_branchAddr[31:0]
@28
Tile.CPU.IF.io_controlSignals_branch
Tile.CPU.IF.io_controlSignals_jump
[color] 1
Tile.CPU.IF.io_freeze
@1000200
-IF
@800200
-Register File
@22
Tile.CPU.ID.registers.writeAddress[4:0]
Tile.CPU.ID.registers.writeData[31:0]
@28
[color] 3
Tile.CPU.ID.registers.writeEnable
@22
Tile.CPU.ID.registers.registerFile_0[31:0]
Tile.CPU.ID.registers.registerFile_1[31:0]
Tile.CPU.ID.registers.registerFile_2[31:0]
Tile.CPU.ID.registers.registerFile_3[31:0]
Tile.CPU.ID.registers.registerFile_4[31:0]
Tile.CPU.ID.registers.registerFile_5[31:0]
Tile.CPU.ID.registers.registerFile_6[31:0]
Tile.CPU.ID.registers.registerFile_7[31:0]
Tile.CPU.ID.registers.registerFile_8[31:0]
Tile.CPU.ID.registers.registerFile_9[31:0]
Tile.CPU.ID.registers.registerFile_10[31:0]
Tile.CPU.ID.registers.registerFile_11[31:0]
Tile.CPU.ID.registers.registerFile_12[31:0]
Tile.CPU.ID.registers.registerFile_13[31:0]
Tile.CPU.ID.registers.registerFile_14[31:0]
Tile.CPU.ID.registers.registerFile_15[31:0]
Tile.CPU.ID.registers.registerFile_16[31:0]
Tile.CPU.ID.registers.registerFile_17[31:0]
Tile.CPU.ID.registers.registerFile_18[31:0]
Tile.CPU.ID.registers.registerFile_19[31:0]
Tile.CPU.ID.registers.registerFile_20[31:0]
Tile.CPU.ID.registers.registerFile_21[31:0]
Tile.CPU.ID.registers.registerFile_22[31:0]
Tile.CPU.ID.registers.registerFile_23[31:0]
Tile.CPU.ID.registers.registerFile_24[31:0]
Tile.CPU.ID.registers.registerFile_25[31:0]
Tile.CPU.ID.registers.registerFile_26[31:0]
Tile.CPU.ID.registers.registerFile_27[31:0]
Tile.CPU.ID.registers.registerFile_28[31:0]
Tile.CPU.ID.registers.registerFile_29[31:0]
Tile.CPU.ID.registers.registerFile_30[31:0]
Tile.CPU.ID.registers.registerFile_31[31:0]
@1000200
-Register File
@800200
-IDBarrier
@22
Tile.CPU.ID.io_instruction_instruction[31:0]
Tile.CPU.IDBarrier.io_outALUop[3:0]
@28
Tile.CPU.IDBarrier.controlSignalsReg_branch
Tile.CPU.IDBarrier.io_outControlSignals_memToReg
Tile.CPU.IDBarrier.io_outControlSignals_memWrite
Tile.CPU.IDBarrier.io_outControlSignals_regWrite
Tile.CPU.IDBarrier.io_outOp1Select
Tile.CPU.IDBarrier.io_outOp2Select
@22
Tile.CPU.IDBarrier.io_outRd[4:0]
Tile.CPU.IDBarrier.io_outReadData1[31:0]
Tile.CPU.IDBarrier.io_outReadData2[31:0]
@28
Tile.CPU.IDBarrier.io_inInsertBubble
@1000200
-IDBarrier
@800200
-EX
@22
Tile.CPU.EX.io_PC[31:0]
Tile.CPU.EX.io_instruction_instruction[31:0]
@800200
-ALU
@22
Tile.CPU.EX.io_ALUop[3:0]
@28
Tile.CPU.EX.io_op1Select
Tile.CPU.EX.io_op2Select
@22
Tile.CPU.EX.ALU.io_op1[31:0]
Tile.CPU.EX.ALU.io_op2[31:0]
Tile.CPU.EX.ALU.io_result[31:0]
@1000200
-ALU
@c00200
-FW1
@28
Tile.CPU.EX.Forwarder.forward
@22
Tile.CPU.EX.Forwarder.io_regData[31:0]
Tile.CPU.EX.Forwarder.io_ALUresultEXB[31:0]
Tile.CPU.EX.Forwarder.io_ALUresultMEMB[31:0]
Tile.CPU.EX.Forwarder.ALUresultBonus[31:0]
@28
Tile.CPU.EX.Forwarder.io_controlSignalsMEMB_regWrite
@22
Tile.CPU.EX.Forwarder.io_regAddr[4:0]
Tile.CPU.EX.Forwarder.io_rdEXB[4:0]
Tile.CPU.EX.Forwarder.io_rdMEMB[4:0]
Tile.CPU.EX.Forwarder.rdBonus[4:0]
Tile.CPU.EX.Forwarder.io_operandData[31:0]
@28
[color] 1
Tile.CPU.EX.Forwarder.io_freeze
@1401200
-FW1
@c00200
-FW2
@28
Tile.CPU.EX.Forwarder_1.forward
@22
Tile.CPU.EX.Forwarder_1.io_ALUresultEXB[31:0]
Tile.CPU.EX.Forwarder_1.io_ALUresultMEMB[31:0]
Tile.CPU.EX.Forwarder_1.io_regData[31:0]
@28
Tile.CPU.EX.Forwarder_1.io_controlSignalsMEMB_regWrite
@22
Tile.CPU.EX.Forwarder_1.io_rdMEMB[4:0]
Tile.CPU.EX.Forwarder_1.io_regAddr[4:0]
Tile.CPU.EX.Forwarder_1.io_operandData[31:0]
@28
[color] 1
Tile.CPU.EX.Forwarder_1.io_freeze
@1401200
-FW2
@800200
-Branch
@28
Tile.CPU.EX.Branch.io_branchType[2:0]
@22
Tile.CPU.EX.Branch.io_op1[31:0]
Tile.CPU.EX.Branch.io_op2[31:0]
@28
Tile.CPU.EX.Branch.io_branchConditionMet
@1000200
-Branch
-EX
@800200
-ExBarrier
@28
Tile.CPU.EXBarrier.io_outBranch
@22
Tile.CPU.EXBarrier.io_outBranchAddr[31:0]
@28
Tile.CPU.EXBarrier.controlSignalsReg_branch
Tile.CPU.EXBarrier.controlSignalsReg_jump
Tile.CPU.EXBarrier.controlSignalsReg_memToReg
Tile.CPU.EXBarrier.controlSignalsReg_memWrite
Tile.CPU.EXBarrier.controlSignalsReg_regWrite
[color] 1
Tile.CPU.EXBarrier.io_freeze
@1000200
-ExBarrier
@800200
-MEM
@22
Tile.CPU.MEM.io_dataAddress[31:0]
Tile.CPU.MEM.io_dataIn[31:0]
Tile.CPU.MEM.io_dataOut[31:0]
@28
Tile.CPU.MEM.io_writeEnable
@1000200
-MEM
@800200
-MEMBarrier
@28
Tile.CPU.MEMBarrier.io_outControlSignals_memToReg
Tile.CPU.MEMBarrier.io_outControlSignals_regWrite
@22
Tile.CPU.MEMBarrier.io_outMEMData[31:0]
@1000200
-MEMBarrier
[pattern_trace] 1
[pattern_trace] 0
