   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"FTM.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	NVIC_EnableIRQ:
  26              	.LFB108:
  27              		.file 1 "/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h"
   1:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**************************************************************************//**
   2:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  * @file     core_cm4.h
   3:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  * @version  V4.30
   5:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  * @date     20. October 2015
   6:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  ******************************************************************************/
   7:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
   9:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    All rights reserved.
  10:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****      to endorse or promote products derived from this software without
  19:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****      specific prior written permission.
  20:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    *
  21:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
  34:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
  35:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #if   defined ( __ICCARM__ )
  36:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #endif
  40:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
  41:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
  44:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #include <stdint.h>
  45:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
  46:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #ifdef __cplusplus
  47:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  extern "C" {
  48:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #endif
  49:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
  50:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
  51:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
  54:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
  57:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****      Unions are used for effective representation of core registers.
  59:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
  60:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
  63:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
  64:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
  65:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /*******************************************************************************
  66:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  *                 CMSIS definitions
  67:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  ******************************************************************************/
  68:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
  69:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \ingroup Cortex_M4
  70:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   @{
  71:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
  72:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
  73:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /*  CMSIS CM4 definitions */
  74:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
  79:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
  81:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
  82:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #if   defined ( __CC_ARM )
  83:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
  87:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
  92:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __GNUC__ )
  93:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
  97:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __ICCARM__ )
  98:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 102:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __TMS470__ )
 103:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 106:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __TASKING__ )
 107:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 111:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __CSMC__ )
 112:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define __packed
 113:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 117:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #else
 118:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #error Unknown compiler
 119:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #endif
 120:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 121:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** */
 124:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #if defined ( __CC_ARM )
 125:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 128:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #else
 129:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 131:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #endif
 132:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #else
 133:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 134:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #endif
 135:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 136:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 140:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #else
 141:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 143:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #endif
 144:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #else
 145:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 146:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #endif
 147:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 148:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __GNUC__ )
 149:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 152:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #else
 153:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 155:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #endif
 156:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #else
 157:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 158:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #endif
 159:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 160:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __ICCARM__ )
 161:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #if defined __ARMVFP__
 162:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 164:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #else
 165:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 167:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #endif
 168:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #else
 169:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 170:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #endif
 171:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 172:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __TMS470__ )
 173:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 176:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #else
 177:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 179:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #endif
 180:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #else
 181:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 182:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #endif
 183:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 184:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __TASKING__ )
 185:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #if defined __FPU_VFP__
 186:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 188:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #else
 189:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 191:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #endif
 192:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #else
 193:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 194:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #endif
 195:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 196:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __CSMC__ )
 197:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 200:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #else
 201:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 203:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #endif
 204:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #else
 205:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 206:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #endif
 207:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 208:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #endif
 209:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 210:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 214:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #ifdef __cplusplus
 215:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** }
 216:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #endif
 217:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 218:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 220:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 222:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 225:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #ifdef __cplusplus
 226:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  extern "C" {
 227:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #endif
 228:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 229:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* check device defines and use defaults */
 230:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #ifndef __CM4_REV
 232:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #define __CM4_REV               0x0000U
 233:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #endif
 235:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 236:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #ifndef __FPU_PRESENT
 237:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_PRESENT             0U
 238:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #endif
 240:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 241:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #ifndef __MPU_PRESENT
 242:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #define __MPU_PRESENT             0U
 243:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #endif
 245:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 246:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #endif
 250:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 251:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #endif
 255:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #endif
 256:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 257:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
 259:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 261:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     \li to specify the access to peripheral variables.
 263:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** */
 265:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #ifdef __cplusplus
 266:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #else
 268:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #endif
 270:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 273:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* following defines should be used for structure members */
 274:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 278:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group Cortex_M4 */
 279:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 280:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 281:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 282:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /*******************************************************************************
 283:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  *                 Register Abstraction
 284:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   Core Register contain:
 285:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   - Core Register
 286:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   - Core NVIC Register
 287:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   - Core SCB Register
 288:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   - Core SysTick Register
 289:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   - Core Debug Register
 290:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   - Core MPU Register
 291:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   - Core FPU Register
 292:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  ******************************************************************************/
 293:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
 294:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** */
 297:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 298:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
 299:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
 300:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief      Core Register type definitions.
 302:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   @{
 303:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
 304:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 305:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
 306:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
 308:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** typedef union
 309:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** {
 310:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   struct
 311:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   {
 312:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** } APSR_Type;
 323:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 324:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* APSR Register Definitions */
 325:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 328:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 331:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 334:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 337:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 340:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 343:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 344:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
 345:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
 347:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** typedef union
 348:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** {
 349:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   struct
 350:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   {
 351:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** } IPSR_Type;
 356:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 357:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* IPSR Register Definitions */
 358:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 361:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 362:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
 363:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
 365:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** typedef union
 366:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** {
 367:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   struct
 368:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   {
 369:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** } xPSR_Type;
 383:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 384:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* xPSR Register Definitions */
 385:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 388:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 391:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 394:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 397:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 400:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 403:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 406:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 409:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 412:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 413:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
 414:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
 416:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** typedef union
 417:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** {
 418:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   struct
 419:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   {
 420:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** } CONTROL_Type;
 427:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 428:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* CONTROL Register Definitions */
 429:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 432:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 435:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 438:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 440:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 441:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
 442:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
 443:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   @{
 446:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
 447:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 448:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
 449:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
 451:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** typedef struct
 452:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** {
 453:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[24U];
 455:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RSERVED1[24U];
 457:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED2[24U];
 459:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED3[24U];
 461:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED4[56U];
 463:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED5[644U];
 465:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** }  NVIC_Type;
 467:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 468:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 472:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 474:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 475:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
 476:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 477:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   @{
 480:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
 481:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 482:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
 483:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
 485:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** typedef struct
 486:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** {
 487:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[5U];
 507:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** } SCB_Type;
 509:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 510:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* SCB CPUID Register Definitions */
 511:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 514:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 517:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 520:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 523:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 526:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 530:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 533:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 536:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 539:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 542:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 545:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 548:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 551:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 554:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 557:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 561:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 565:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 568:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 571:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 574:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 577:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 580:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 583:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* SCB System Control Register Definitions */
 584:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 587:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 590:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 593:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 597:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 600:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 603:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 606:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 609:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 612:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 616:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 619:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 622:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 625:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 628:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 631:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 634:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 637:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 640:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 643:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 646:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 649:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 652:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 655:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 659:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 662:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 665:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 669:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 672:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 675:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 679:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 682:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 685:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 688:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 691:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 693:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 694:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
 695:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 696:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   @{
 699:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
 700:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 701:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
 702:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
 704:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** typedef struct
 705:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** {
 706:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
 707:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** } SCnSCB_Type;
 710:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 711:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 715:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 719:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 722:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 725:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 728:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 731:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 733:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 734:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
 735:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 736:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   @{
 739:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
 740:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 741:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
 742:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
 744:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** typedef struct
 745:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** {
 746:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** } SysTick_Type;
 751:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 752:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 756:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 759:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 762:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 765:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* SysTick Reload Register Definitions */
 766:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 769:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* SysTick Current Register Definitions */
 770:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 773:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 777:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 780:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 783:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 785:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 786:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
 787:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 788:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   @{
 791:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
 792:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 793:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
 794:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
 796:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** typedef struct
 797:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** {
 798:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __OM  union
 799:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   {
 800:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[864U];
 805:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED1[15U];
 807:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED2[15U];
 809:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED3[29U];
 811:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED4[43U];
 815:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED5[6U];
 818:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** } ITM_Type;
 831:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 832:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 836:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 840:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 843:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 846:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 849:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 852:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 855:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 858:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 861:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 864:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 868:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 872:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 876:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 880:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 883:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 886:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 888:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 889:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
 890:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   @{
 894:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
 895:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 896:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
 897:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
 899:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** typedef struct
 900:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** {
 901:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** } DWT_Type;
 925:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 926:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* DWT Control Register Definitions */
 927:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 930:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 933:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 936:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 939:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 942:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 945:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 948:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 951:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 954:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 957:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 960:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 963:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 966:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 969:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 972:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 975:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 978:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 981:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 985:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 989:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 993:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
 997:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1001:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1005:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1009:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1012:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1015:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1018:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1021:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1024:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1027:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1030:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1033:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1035:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1036:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
1037:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   @{
1041:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
1042:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1043:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
1044:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
1046:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** typedef struct
1047:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** {
1048:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** } TPI_Type;
1073:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1074:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1078:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1082:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1086:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1089:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1092:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1095:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1099:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1102:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1106:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1110:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1113:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1116:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1119:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1122:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1125:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1128:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1132:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1136:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1139:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1142:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1145:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1148:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1151:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1154:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1158:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1162:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* TPI DEVID Register Definitions */
1163:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1166:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1169:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1172:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1175:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1178:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1181:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1185:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1188:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1190:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1191:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
1193:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1194:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   @{
1197:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
1198:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1199:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
1200:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
1202:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** typedef struct
1203:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** {
1204:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** } MPU_Type;
1216:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1217:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* MPU Type Register Definitions */
1218:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1221:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1224:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1227:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* MPU Control Register Definitions */
1228:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1231:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1234:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1237:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* MPU Region Number Register Definitions */
1238:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1241:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1245:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1248:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1251:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1255:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1258:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1261:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1264:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1267:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1270:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1273:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1276:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1279:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1282:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #endif
1284:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1285:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1286:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
1288:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1289:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   @{
1292:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
1293:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1294:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
1295:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
1297:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** typedef struct
1298:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** {
1299:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
1300:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** } FPU_Type;
1306:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1307:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1311:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1314:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1317:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1320:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1323:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1326:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1329:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1332:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1335:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1339:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1343:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1346:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1349:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1352:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1356:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1359:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1362:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1365:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1368:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1371:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1374:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1377:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1381:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1384:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1387:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1390:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #endif
1392:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1393:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1394:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
1395:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1396:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   @{
1399:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
1400:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1401:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
1402:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
1404:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** typedef struct
1405:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** {
1406:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** } CoreDebug_Type;
1411:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1412:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1416:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1419:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1422:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1425:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1428:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1431:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1434:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1437:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1440:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1443:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1446:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1449:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1453:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1456:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1460:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1463:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1466:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1469:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1472:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1475:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1478:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1481:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1484:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1487:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1490:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1493:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1496:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1498:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1499:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
1500:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
1501:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   @{
1504:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
1505:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1506:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
1507:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \param[in] value  Value of the bit field.
1510:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \return           Masked and shifted value.
1511:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** */
1512:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1514:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
1515:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \param[in] value  Value of register.
1518:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \return           Masked and shifted bit field value.
1519:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** */
1520:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1522:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1524:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1525:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
1526:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
1527:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   @{
1530:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
1531:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1532:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1542:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1551:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #endif
1555:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1556:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** #endif
1560:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1561:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /*@} */
1562:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1563:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1564:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1565:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /*******************************************************************************
1566:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  *                Hardware Abstraction Layer
1567:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   Core Function Interface contains:
1568:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   - Core NVIC Functions
1569:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   - Core SysTick Functions
1570:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   - Core Debug Functions
1571:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   - Core Register Access Functions
1572:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  ******************************************************************************/
1573:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
1574:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** */
1576:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1577:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1578:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1579:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
1581:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   @{
1585:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
1586:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1587:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
1588:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief   Set Priority Grouping
1589:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****            Only values from 0..7 are used.
1592:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****            In case of a conflict between priority grouping and available
1593:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
1596:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** {
1598:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   uint32_t reg_value;
1599:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1601:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** }
1608:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1609:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1610:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
1611:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief   Get Priority Grouping
1612:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
1615:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** {
1617:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** }
1619:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1620:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** 
1621:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** /**
1622:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \brief   Enable External Interrupt
1623:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****  */
1626:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** {
  28              		.loc 1 1627 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              		.cfi_def_cfa_register 7
  40 0006 0346     		mov	r3, r0
  41 0008 FB71     		strb	r3, [r7, #7]
1628:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  42              		.loc 1 1628 97
  43 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  44 000c 03F01F02 		and	r2, r3, #31
  45              		.loc 1 1628 7
  46 0010 0749     		ldr	r1, .L2
  47              		.loc 1 1628 16
  48 0012 97F90730 		ldrsb	r3, [r7, #7]
  49              		.loc 1 1628 41
  50 0016 5B09     		lsrs	r3, r3, #5
  51              		.loc 1 1628 67
  52 0018 0120     		movs	r0, #1
  53 001a 00FA02F2 		lsl	r2, r0, r2
  54              		.loc 1 1628 50
  55 001e 41F82320 		str	r2, [r1, r3, lsl #2]
1629:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/core_cm4.h **** }
  56              		.loc 1 1629 1
  57 0022 00BF     		nop
  58 0024 0C37     		adds	r7, r7, #12
  59              		.cfi_def_cfa_offset 4
  60 0026 BD46     		mov	sp, r7
  61              		.cfi_def_cfa_register 13
  62              		@ sp needed
  63 0028 5DF8047B 		ldr	r7, [sp], #4
  64              		.cfi_restore 7
  65              		.cfi_def_cfa_offset 0
  66 002c 7047     		bx	lr
  67              	.L3:
  68 002e 00BF     		.align	2
  69              	.L2:
  70 0030 00E100E0 		.word	-536813312
  71              		.cfi_endproc
  72              	.LFE108:
  74              		.global	OC_Delta
  75              		.section	.data.OC_Delta,"aw"
  76              		.align	1
  79              	OC_Delta:
  80 0000 C800     		.short	200
  81              		.section	.text.FTM0_IRQHandler,"ax",%progbits
  82              		.align	1
  83              		.global	FTM0_IRQHandler
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  87              		.fpu fpv4-sp-d16
  89              	FTM0_IRQHandler:
  90              	.LFB123:
  91              		.file 2 "../source/FTM.c"
   1:../source/FTM.c **** 
   2:../source/FTM.c **** #include "FTM.h"
   3:../source/FTM.c **** #include "PORT.h"
   4:../source/FTM.c **** #include "GPIO.h"
   5:../source/FTM.c **** #include "FTM.h"
   6:../source/FTM.c **** 
   7:../source/FTM.c **** 
   8:../source/FTM.c **** 
   9:../source/FTM.c **** void IC_Init(void);
  10:../source/FTM.c **** void OC_ISR(void);
  11:../source/FTM.c **** void IC_ISR(void);
  12:../source/FTM.c **** 
  13:../source/FTM.c **** 
  14:../source/FTM.c **** uint16_t OC_Delta = 200;
  15:../source/FTM.c **** 
  16:../source/FTM.c **** 
  17:../source/FTM.c **** /* FTM0 fault, overflow and channels interrupt handler*/
  18:../source/FTM.c **** 
  19:../source/FTM.c **** __ISR__ FTM0_IRQHandler(void)
  20:../source/FTM.c **** {
  92              		.loc 2 20 1
  93              		.cfi_startproc
  94              		@ Stack Align: May be called with mis-aligned SP.
  95              		@ args = 0, pretend = 0, frame = 0
  96              		@ frame_needed = 1, uses_anonymous_args = 0
  97 0000 6846     		mov	r0, sp
  98              		.cfi_register 13, 0
  99 0002 20F00701 		bic	r1, r0, #7
 100 0006 8D46     		mov	sp, r1
 101 0008 89B5     		push	{r0, r3, r7, lr}
 102              		.cfi_def_cfa_offset 16
 103              		.cfi_offset 13, -16
 104              		.cfi_offset 3, -12
 105              		.cfi_offset 7, -8
 106              		.cfi_offset 14, -4
 107 000a 00AF     		add	r7, sp, #0
 108              		.cfi_def_cfa_register 7
  21:../source/FTM.c **** 	OC_ISR();
 109              		.loc 2 21 2
 110 000c FFF7FEFF 		bl	OC_ISR
  22:../source/FTM.c **** }
 111              		.loc 2 22 1
 112 0010 00BF     		nop
 113 0012 BD46     		mov	sp, r7
 114              		.cfi_def_cfa_register 13
 115              		@ sp needed
 116 0014 BDE88940 		pop	{r0, r3, r7, lr}
 117              		.cfi_restore 14
 118              		.cfi_restore 7
 119              		.cfi_restore 3
 120              		.cfi_restore 0
 121              		.cfi_def_cfa_offset 0
 122 0018 8546     		mov	sp, r0
 123 001a 7047     		bx	lr
 124              		.cfi_endproc
 125              	.LFE123:
 127              		.section	.text.FTM3_IRQHandler,"ax",%progbits
 128              		.align	1
 129              		.global	FTM3_IRQHandler
 130              		.syntax unified
 131              		.thumb
 132              		.thumb_func
 133              		.fpu fpv4-sp-d16
 135              	FTM3_IRQHandler:
 136              	.LFB124:
  23:../source/FTM.c **** 
  24:../source/FTM.c **** /* FTM3 fault, overflow and channels interrupt handler*/
  25:../source/FTM.c **** 
  26:../source/FTM.c **** __ISR__ FTM3_IRQHandler(void)
  27:../source/FTM.c **** {
 137              		.loc 2 27 1
 138              		.cfi_startproc
 139              		@ Stack Align: May be called with mis-aligned SP.
 140              		@ args = 0, pretend = 0, frame = 0
 141              		@ frame_needed = 1, uses_anonymous_args = 0
 142 0000 6846     		mov	r0, sp
 143              		.cfi_register 13, 0
 144 0002 20F00701 		bic	r1, r0, #7
 145 0006 8D46     		mov	sp, r1
 146 0008 89B5     		push	{r0, r3, r7, lr}
 147              		.cfi_def_cfa_offset 16
 148              		.cfi_offset 13, -16
 149              		.cfi_offset 3, -12
 150              		.cfi_offset 7, -8
 151              		.cfi_offset 14, -4
 152 000a 00AF     		add	r7, sp, #0
 153              		.cfi_def_cfa_register 7
  28:../source/FTM.c **** 	IC_ISR();
 154              		.loc 2 28 2
 155 000c FFF7FEFF 		bl	IC_ISR
  29:../source/FTM.c **** }
 156              		.loc 2 29 1
 157 0010 00BF     		nop
 158 0012 BD46     		mov	sp, r7
 159              		.cfi_def_cfa_register 13
 160              		@ sp needed
 161 0014 BDE88940 		pop	{r0, r3, r7, lr}
 162              		.cfi_restore 14
 163              		.cfi_restore 7
 164              		.cfi_restore 3
 165              		.cfi_restore 0
 166              		.cfi_def_cfa_offset 0
 167 0018 8546     		mov	sp, r0
 168 001a 7047     		bx	lr
 169              		.cfi_endproc
 170              	.LFE124:
 172              		.section	.text.OC_ISR,"ax",%progbits
 173              		.align	1
 174              		.global	OC_ISR
 175              		.syntax unified
 176              		.thumb
 177              		.thumb_func
 178              		.fpu fpv4-sp-d16
 180              	OC_ISR:
 181              	.LFB125:
  30:../source/FTM.c **** 
  31:../source/FTM.c **** void OC_ISR(void)  //FTM0 CH0 PTC8 as GPIO
  32:../source/FTM.c **** {
 182              		.loc 2 32 1
 183              		.cfi_startproc
 184              		@ args = 0, pretend = 0, frame = 0
 185              		@ frame_needed = 1, uses_anonymous_args = 0
 186 0000 80B5     		push	{r7, lr}
 187              		.cfi_def_cfa_offset 8
 188              		.cfi_offset 7, -8
 189              		.cfi_offset 14, -4
 190 0002 00AF     		add	r7, sp, #0
 191              		.cfi_def_cfa_register 7
  33:../source/FTM.c **** 	FTM_ClearInterruptFlag (FTM0, FTM_CH_0);
 192              		.loc 2 33 2
 193 0004 0021     		movs	r1, #0
 194 0006 0C48     		ldr	r0, .L7
 195 0008 FFF7FEFF 		bl	FTM_ClearInterruptFlag
  34:../source/FTM.c **** 	GPIO_Toggle(PTC, 1 << 8);
 196              		.loc 2 34 2
 197 000c 4FF48071 		mov	r1, #256
 198 0010 0A48     		ldr	r0, .L7+4
 199 0012 FFF7FEFF 		bl	GPIO_Toggle
  35:../source/FTM.c **** 	FTM_SetCounter(FTM0,FTM_CH_0,FTM_GetCounter (FTM0, FTM_CH_0)+OC_Delta); // OC + oc_Delta --> oc
 200              		.loc 2 35 31
 201 0016 0021     		movs	r1, #0
 202 0018 0748     		ldr	r0, .L7
 203 001a FFF7FEFF 		bl	FTM_GetCounter
 204 001e 0346     		mov	r3, r0
 205 0020 1A46     		mov	r2, r3
 206              		.loc 2 35 2
 207 0022 074B     		ldr	r3, .L7+8
 208 0024 1B88     		ldrh	r3, [r3]
 209 0026 1344     		add	r3, r3, r2
 210 0028 9BB2     		uxth	r3, r3
 211 002a 1A46     		mov	r2, r3
 212 002c 0021     		movs	r1, #0
 213 002e 0248     		ldr	r0, .L7
 214 0030 FFF7FEFF 		bl	FTM_SetCounter
  36:../source/FTM.c **** }
 215              		.loc 2 36 1
 216 0034 00BF     		nop
 217 0036 80BD     		pop	{r7, pc}
 218              	.L8:
 219              		.align	2
 220              	.L7:
 221 0038 00800340 		.word	1073971200
 222 003c 80F00F40 		.word	1074786432
 223 0040 00000000 		.word	OC_Delta
 224              		.cfi_endproc
 225              	.LFE125:
 227              		.section	.text.IC_ISR,"ax",%progbits
 228              		.align	1
 229              		.global	IC_ISR
 230              		.syntax unified
 231              		.thumb
 232              		.thumb_func
 233              		.fpu fpv4-sp-d16
 235              	IC_ISR:
 236              	.LFB126:
  37:../source/FTM.c **** 
  38:../source/FTM.c **** void IC_ISR(void) //FTM3 CH5 PTC9 as IC
  39:../source/FTM.c **** {
 237              		.loc 2 39 1
 238              		.cfi_startproc
 239              		@ args = 0, pretend = 0, frame = 0
 240              		@ frame_needed = 1, uses_anonymous_args = 0
 241 0000 80B5     		push	{r7, lr}
 242              		.cfi_def_cfa_offset 8
 243              		.cfi_offset 7, -8
 244              		.cfi_offset 14, -4
 245 0002 00AF     		add	r7, sp, #0
 246              		.cfi_def_cfa_register 7
  40:../source/FTM.c **** 	static uint16_t med1,med2,med;
  41:../source/FTM.c **** 	static uint8_t  state=0;
  42:../source/FTM.c **** 
  43:../source/FTM.c **** 	FTM_ClearInterruptFlag (FTM3, FTM_CH_5);
 247              		.loc 2 43 2
 248 0004 0521     		movs	r1, #5
 249 0006 1648     		ldr	r0, .L13
 250 0008 FFF7FEFF 		bl	FTM_ClearInterruptFlag
  44:../source/FTM.c **** 
  45:../source/FTM.c **** 
  46:../source/FTM.c **** 	if(state==0)
 251              		.loc 2 46 10
 252 000c 154B     		ldr	r3, .L13+4
 253 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 254              		.loc 2 46 4
 255 0010 002B     		cmp	r3, #0
 256 0012 0BD1     		bne	.L10
  47:../source/FTM.c **** 	{
  48:../source/FTM.c **** 		med1=FTM_GetCounter (FTM3, FTM_CH_5); //
 257              		.loc 2 48 8
 258 0014 0521     		movs	r1, #5
 259 0016 1248     		ldr	r0, .L13
 260 0018 FFF7FEFF 		bl	FTM_GetCounter
 261 001c 0346     		mov	r3, r0
 262 001e 1A46     		mov	r2, r3
 263              		.loc 2 48 7
 264 0020 114B     		ldr	r3, .L13+8
 265 0022 1A80     		strh	r2, [r3]	@ movhi
  49:../source/FTM.c **** 		state=1;
 266              		.loc 2 49 8
 267 0024 0F4B     		ldr	r3, .L13+4
 268 0026 0122     		movs	r2, #1
 269 0028 1A70     		strb	r2, [r3]
  50:../source/FTM.c **** 	}
  51:../source/FTM.c **** 	else if(state==1)
  52:../source/FTM.c **** 	{
  53:../source/FTM.c **** 		med2=FTM_GetCounter (FTM3, FTM_CH_5);
  54:../source/FTM.c **** 		med=med2-med1;
  55:../source/FTM.c **** 		state=0;
  56:../source/FTM.c **** 	}
  57:../source/FTM.c **** 
  58:../source/FTM.c **** 
  59:../source/FTM.c **** }
 270              		.loc 2 59 1
 271 002a 16E0     		b	.L12
 272              	.L10:
  51:../source/FTM.c **** 	{
 273              		.loc 2 51 15
 274 002c 0D4B     		ldr	r3, .L13+4
 275 002e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  51:../source/FTM.c **** 	{
 276              		.loc 2 51 9
 277 0030 012B     		cmp	r3, #1
 278 0032 12D1     		bne	.L12
  53:../source/FTM.c **** 		med=med2-med1;
 279              		.loc 2 53 8
 280 0034 0521     		movs	r1, #5
 281 0036 0A48     		ldr	r0, .L13
 282 0038 FFF7FEFF 		bl	FTM_GetCounter
 283 003c 0346     		mov	r3, r0
 284 003e 1A46     		mov	r2, r3
  53:../source/FTM.c **** 		med=med2-med1;
 285              		.loc 2 53 7
 286 0040 0A4B     		ldr	r3, .L13+12
 287 0042 1A80     		strh	r2, [r3]	@ movhi
  54:../source/FTM.c **** 		state=0;
 288              		.loc 2 54 11
 289 0044 094B     		ldr	r3, .L13+12
 290 0046 1A88     		ldrh	r2, [r3]
 291 0048 074B     		ldr	r3, .L13+8
 292 004a 1B88     		ldrh	r3, [r3]
 293 004c D31A     		subs	r3, r2, r3
 294 004e 9AB2     		uxth	r2, r3
  54:../source/FTM.c **** 		state=0;
 295              		.loc 2 54 6
 296 0050 074B     		ldr	r3, .L13+16
 297 0052 1A80     		strh	r2, [r3]	@ movhi
  55:../source/FTM.c **** 	}
 298              		.loc 2 55 8
 299 0054 034B     		ldr	r3, .L13+4
 300 0056 0022     		movs	r2, #0
 301 0058 1A70     		strb	r2, [r3]
 302              	.L12:
 303              		.loc 2 59 1
 304 005a 00BF     		nop
 305 005c 80BD     		pop	{r7, pc}
 306              	.L14:
 307 005e 00BF     		.align	2
 308              	.L13:
 309 0060 00900B40 		.word	1074499584
 310 0064 00000000 		.word	state.7228
 311 0068 00000000 		.word	med1.7225
 312 006c 00000000 		.word	med2.7226
 313 0070 00000000 		.word	med.7227
 314              		.cfi_endproc
 315              	.LFE126:
 317              		.section	.text.FTM_Init,"ax",%progbits
 318              		.align	1
 319              		.global	FTM_Init
 320              		.syntax unified
 321              		.thumb
 322              		.thumb_func
 323              		.fpu fpv4-sp-d16
 325              	FTM_Init:
 326              	.LFB127:
  60:../source/FTM.c **** 
  61:../source/FTM.c **** 
  62:../source/FTM.c **** void FTM_Init (void)
  63:../source/FTM.c **** {
 327              		.loc 2 63 1
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 0
 330              		@ frame_needed = 1, uses_anonymous_args = 0
 331 0000 80B5     		push	{r7, lr}
 332              		.cfi_def_cfa_offset 8
 333              		.cfi_offset 7, -8
 334              		.cfi_offset 14, -4
 335 0002 00AF     		add	r7, sp, #0
 336              		.cfi_def_cfa_register 7
  64:../source/FTM.c **** 	SIM->SCGC6 |= SIM_SCGC6_FTM0_MASK;
 337              		.loc 2 64 13
 338 0004 2F4B     		ldr	r3, .L16
 339 0006 03F58153 		add	r3, r3, #4128
 340 000a 1C33     		adds	r3, r3, #28
 341 000c 1B68     		ldr	r3, [r3]
 342 000e 2D49     		ldr	r1, .L16
 343 0010 43F08072 		orr	r2, r3, #16777216
 344 0014 01F58153 		add	r3, r1, #4128
 345 0018 1C33     		adds	r3, r3, #28
 346 001a 1A60     		str	r2, [r3]
  65:../source/FTM.c **** 	SIM->SCGC6 |= SIM_SCGC6_FTM1_MASK;
 347              		.loc 2 65 13
 348 001c 294B     		ldr	r3, .L16
 349 001e 03F58153 		add	r3, r3, #4128
 350 0022 1C33     		adds	r3, r3, #28
 351 0024 1B68     		ldr	r3, [r3]
 352 0026 2749     		ldr	r1, .L16
 353 0028 43F00072 		orr	r2, r3, #33554432
 354 002c 01F58153 		add	r3, r1, #4128
 355 0030 1C33     		adds	r3, r3, #28
 356 0032 1A60     		str	r2, [r3]
  66:../source/FTM.c **** 	SIM->SCGC6 |= SIM_SCGC6_FTM2_MASK;
 357              		.loc 2 66 13
 358 0034 234B     		ldr	r3, .L16
 359 0036 03F58153 		add	r3, r3, #4128
 360 003a 1C33     		adds	r3, r3, #28
 361 003c 1B68     		ldr	r3, [r3]
 362 003e 2149     		ldr	r1, .L16
 363 0040 43F08062 		orr	r2, r3, #67108864
 364 0044 01F58153 		add	r3, r1, #4128
 365 0048 1C33     		adds	r3, r3, #28
 366 004a 1A60     		str	r2, [r3]
  67:../source/FTM.c **** 	SIM->SCGC3 |= SIM_SCGC3_FTM2_MASK;
 367              		.loc 2 67 13
 368 004c 1D4B     		ldr	r3, .L16
 369 004e 03F58153 		add	r3, r3, #4128
 370 0052 1033     		adds	r3, r3, #16
 371 0054 1B68     		ldr	r3, [r3]
 372 0056 1B49     		ldr	r1, .L16
 373 0058 43F08072 		orr	r2, r3, #16777216
 374 005c 01F58153 		add	r3, r1, #4128
 375 0060 1033     		adds	r3, r3, #16
 376 0062 1A60     		str	r2, [r3]
  68:../source/FTM.c **** 	SIM->SCGC3 |= SIM_SCGC3_FTM3_MASK;
 377              		.loc 2 68 13
 378 0064 174B     		ldr	r3, .L16
 379 0066 03F58153 		add	r3, r3, #4128
 380 006a 1033     		adds	r3, r3, #16
 381 006c 1B68     		ldr	r3, [r3]
 382 006e 1549     		ldr	r1, .L16
 383 0070 43F00072 		orr	r2, r3, #33554432
 384 0074 01F58153 		add	r3, r1, #4128
 385 0078 1033     		adds	r3, r3, #16
 386 007a 1A60     		str	r2, [r3]
  69:../source/FTM.c **** 
  70:../source/FTM.c **** 	NVIC_EnableIRQ(FTM0_IRQn);
 387              		.loc 2 70 2
 388 007c 2A20     		movs	r0, #42
 389 007e FFF7FEFF 		bl	NVIC_EnableIRQ
  71:../source/FTM.c **** 	NVIC_EnableIRQ(FTM1_IRQn);
 390              		.loc 2 71 2
 391 0082 2B20     		movs	r0, #43
 392 0084 FFF7FEFF 		bl	NVIC_EnableIRQ
  72:../source/FTM.c **** 	NVIC_EnableIRQ(FTM2_IRQn);
 393              		.loc 2 72 2
 394 0088 2C20     		movs	r0, #44
 395 008a FFF7FEFF 		bl	NVIC_EnableIRQ
  73:../source/FTM.c **** 	NVIC_EnableIRQ(FTM3_IRQn);
 396              		.loc 2 73 2
 397 008e 4720     		movs	r0, #71
 398 0090 FFF7FEFF 		bl	NVIC_EnableIRQ
  74:../source/FTM.c **** 
  75:../source/FTM.c **** 	FTM0->PWMLOAD = FTM_PWMLOAD_LDOK_MASK | 0x0F;
 399              		.loc 2 75 6
 400 0094 0C4B     		ldr	r3, .L16+4
 401              		.loc 2 75 16
 402 0096 40F20F22 		movw	r2, #527
 403 009a C3F89820 		str	r2, [r3, #152]
  76:../source/FTM.c **** 	FTM1->PWMLOAD = FTM_PWMLOAD_LDOK_MASK | 0x0F;
 404              		.loc 2 76 6
 405 009e 0B4B     		ldr	r3, .L16+8
 406              		.loc 2 76 16
 407 00a0 40F20F22 		movw	r2, #527
 408 00a4 C3F89820 		str	r2, [r3, #152]
  77:../source/FTM.c **** 	FTM2->PWMLOAD = FTM_PWMLOAD_LDOK_MASK | 0x0F;
 409              		.loc 2 77 6
 410 00a8 094B     		ldr	r3, .L16+12
 411              		.loc 2 77 16
 412 00aa 40F20F22 		movw	r2, #527
 413 00ae C3F89820 		str	r2, [r3, #152]
  78:../source/FTM.c **** 	FTM3->PWMLOAD = FTM_PWMLOAD_LDOK_MASK | 0x0F;
 414              		.loc 2 78 6
 415 00b2 084B     		ldr	r3, .L16+16
 416              		.loc 2 78 16
 417 00b4 40F20F22 		movw	r2, #527
 418 00b8 C3F89820 		str	r2, [r3, #152]
  79:../source/FTM.c **** 
  80:../source/FTM.c **** 	/*
  81:../source/FTM.c **** 	 * TO DO
  82:../source/FTM.c **** 	 */
  83:../source/FTM.c **** 
  84:../source/FTM.c **** 	IC_Init();
 419              		.loc 2 84 2
 420 00bc FFF7FEFF 		bl	IC_Init
  85:../source/FTM.c **** }
 421              		.loc 2 85 1
 422 00c0 00BF     		nop
 423 00c2 80BD     		pop	{r7, pc}
 424              	.L17:
 425              		.align	2
 426              	.L16:
 427 00c4 00700440 		.word	1074032640
 428 00c8 00800340 		.word	1073971200
 429 00cc 00900340 		.word	1073975296
 430 00d0 00A00340 		.word	1073979392
 431 00d4 00900B40 		.word	1074499584
 432              		.cfi_endproc
 433              	.LFE127:
 435              		.section	.text.IC_Init,"ax",%progbits
 436              		.align	1
 437              		.global	IC_Init
 438              		.syntax unified
 439              		.thumb
 440              		.thumb_func
 441              		.fpu fpv4-sp-d16
 443              	IC_Init:
 444              	.LFB128:
  86:../source/FTM.c **** 
  87:../source/FTM.c **** /// FTM Input Capture Example
  88:../source/FTM.c **** 
  89:../source/FTM.c **** // To Test Connect PC9(IC)-PC8(GPIO)
  90:../source/FTM.c **** // or PC9(IC)-PC1(OC)
  91:../source/FTM.c **** 
  92:../source/FTM.c **** 
  93:../source/FTM.c **** void IC_Init (void)
  94:../source/FTM.c **** {
 445              		.loc 2 94 1
 446              		.cfi_startproc
 447              		@ args = 0, pretend = 0, frame = 8
 448              		@ frame_needed = 1, uses_anonymous_args = 0
 449 0000 80B5     		push	{r7, lr}
 450              		.cfi_def_cfa_offset 8
 451              		.cfi_offset 7, -8
 452              		.cfi_offset 14, -4
 453 0002 82B0     		sub	sp, sp, #8
 454              		.cfi_def_cfa_offset 16
 455 0004 00AF     		add	r7, sp, #0
 456              		.cfi_def_cfa_register 7
  95:../source/FTM.c **** 	// PTC1 as OC (FTM0-CH0)
  96:../source/FTM.c **** 	PCRstr UserPCR;
  97:../source/FTM.c **** 
  98:../source/FTM.c **** 	UserPCR.PCR=false;			// Default All false, Set only those needed
 457              		.loc 2 98 13
 458 0006 0023     		movs	r3, #0
 459 0008 7B60     		str	r3, [r7, #4]
  99:../source/FTM.c **** 
 100:../source/FTM.c **** 	UserPCR.FIELD.DSE=true;
 460              		.loc 2 100 19
 461 000a 3B79     		ldrb	r3, [r7, #4]
 462 000c 43F04003 		orr	r3, r3, #64
 463 0010 3B71     		strb	r3, [r7, #4]
 101:../source/FTM.c **** 	UserPCR.FIELD.MUX=PORT_mAlt4;
 464              		.loc 2 101 19
 465 0012 7B79     		ldrb	r3, [r7, #5]
 466 0014 0422     		movs	r2, #4
 467 0016 62F30203 		bfi	r3, r2, #0, #3
 468 001a 7B71     		strb	r3, [r7, #5]
 102:../source/FTM.c **** 	UserPCR.FIELD.IRQC=PORT_eDisabled;
 469              		.loc 2 102 20
 470 001c BB79     		ldrb	r3, [r7, #6]
 471 001e 6FF30303 		bfc	r3, #0, #4
 472 0022 BB71     		strb	r3, [r7, #6]
 103:../source/FTM.c **** 
 104:../source/FTM.c **** 	PORT_Configure2 (PORTC,1,UserPCR);
 473              		.loc 2 104 2
 474 0024 7A68     		ldr	r2, [r7, #4]
 475 0026 0121     		movs	r1, #1
 476 0028 3A48     		ldr	r0, .L19
 477 002a FFF7FEFF 		bl	PORT_Configure2
 105:../source/FTM.c **** 
 106:../source/FTM.c **** 	// PTC8 as GPIO
 107:../source/FTM.c **** 	UserPCR.PCR=false;			// Default All false, Set only those needed
 478              		.loc 2 107 13
 479 002e 0023     		movs	r3, #0
 480 0030 7B60     		str	r3, [r7, #4]
 108:../source/FTM.c **** 
 109:../source/FTM.c **** 	UserPCR.FIELD.DSE=true;
 481              		.loc 2 109 19
 482 0032 3B79     		ldrb	r3, [r7, #4]
 483 0034 43F04003 		orr	r3, r3, #64
 484 0038 3B71     		strb	r3, [r7, #4]
 110:../source/FTM.c **** 	UserPCR.FIELD.MUX=PORT_mGPIO;
 485              		.loc 2 110 19
 486 003a 7B79     		ldrb	r3, [r7, #5]
 487 003c 0122     		movs	r2, #1
 488 003e 62F30203 		bfi	r3, r2, #0, #3
 489 0042 7B71     		strb	r3, [r7, #5]
 111:../source/FTM.c **** 	UserPCR.FIELD.IRQC=PORT_eDisabled;
 490              		.loc 2 111 20
 491 0044 BB79     		ldrb	r3, [r7, #6]
 492 0046 6FF30303 		bfc	r3, #0, #4
 493 004a BB71     		strb	r3, [r7, #6]
 112:../source/FTM.c **** 
 113:../source/FTM.c **** 	PORT_Configure2 (PORTC,8,UserPCR);
 494              		.loc 2 113 2
 495 004c 7A68     		ldr	r2, [r7, #4]
 496 004e 0821     		movs	r1, #8
 497 0050 3048     		ldr	r0, .L19
 498 0052 FFF7FEFF 		bl	PORT_Configure2
 114:../source/FTM.c **** 
 115:../source/FTM.c **** 	GPIO_SetDirection(PTC, 8, GPIO__OUT);
 499              		.loc 2 115 2
 500 0056 4FF0FF32 		mov	r2, #-1
 501 005a 0821     		movs	r1, #8
 502 005c 2E48     		ldr	r0, .L19+4
 503 005e FFF7FEFF 		bl	GPIO_SetDirection
 116:../source/FTM.c **** 
 117:../source/FTM.c **** 
 118:../source/FTM.c **** 	// PTC9 as IC (FTM3-CH5)
 119:../source/FTM.c **** 	UserPCR.PCR=false;			// Default All false, Set only those needed
 504              		.loc 2 119 13
 505 0062 0023     		movs	r3, #0
 506 0064 7B60     		str	r3, [r7, #4]
 120:../source/FTM.c **** 
 121:../source/FTM.c **** 	UserPCR.FIELD.DSE=true;
 507              		.loc 2 121 19
 508 0066 3B79     		ldrb	r3, [r7, #4]
 509 0068 43F04003 		orr	r3, r3, #64
 510 006c 3B71     		strb	r3, [r7, #4]
 122:../source/FTM.c **** 	UserPCR.FIELD.MUX=PORT_mAlt3;
 511              		.loc 2 122 19
 512 006e 7B79     		ldrb	r3, [r7, #5]
 513 0070 0322     		movs	r2, #3
 514 0072 62F30203 		bfi	r3, r2, #0, #3
 515 0076 7B71     		strb	r3, [r7, #5]
 123:../source/FTM.c **** 	UserPCR.FIELD.IRQC=PORT_eDisabled;
 516              		.loc 2 123 20
 517 0078 BB79     		ldrb	r3, [r7, #6]
 518 007a 6FF30303 		bfc	r3, #0, #4
 519 007e BB71     		strb	r3, [r7, #6]
 124:../source/FTM.c **** 
 125:../source/FTM.c **** 	PORT_Configure2 (PORTC,9,UserPCR);
 520              		.loc 2 125 2
 521 0080 7A68     		ldr	r2, [r7, #4]
 522 0082 0921     		movs	r1, #9
 523 0084 2348     		ldr	r0, .L19
 524 0086 FFF7FEFF 		bl	PORT_Configure2
 126:../source/FTM.c **** 
 127:../source/FTM.c **** 	//  Enable Timer advanced modes (FTMEN=1)
 128:../source/FTM.c **** 
 129:../source/FTM.c **** 	FTM0->MODE=(FTM0->MODE & ~FTM_MODE_FTMEN_MASK) | FTM_MODE_FTMEN(1);
 525              		.loc 2 129 18
 526 008a 244B     		ldr	r3, .L19+8
 527 008c 5B6D     		ldr	r3, [r3, #84]
 528              		.loc 2 129 6
 529 008e 234A     		ldr	r2, .L19+8
 530              		.loc 2 129 49
 531 0090 43F00103 		orr	r3, r3, #1
 532              		.loc 2 129 12
 533 0094 5365     		str	r3, [r2, #84]
 130:../source/FTM.c **** 
 131:../source/FTM.c **** 	/// BusClock=sysclk/2= 50MHz
 132:../source/FTM.c **** 	/// Set prescaler = divx32 => Timer Clock = 32 x (1/BusClock)= 32x1/50MHz= 0.64 useg
 133:../source/FTM.c **** 	/// =>Timer Clock x OC_Delta= 0.64 x 100=64 useg
 134:../source/FTM.c **** 
 135:../source/FTM.c **** 	/// ---- Generador
 136:../source/FTM.c **** 
 137:../source/FTM.c **** 	FTM_SetPrescaler(FTM0, FTM_PSC_x32);                     // Set Prescaler = divx32
 534              		.loc 2 137 2
 535 0096 0521     		movs	r1, #5
 536 0098 2048     		ldr	r0, .L19+8
 537 009a FFF7FEFF 		bl	FTM_SetPrescaler
 138:../source/FTM.c **** 	FTM0->CNTIN=0x0000;				  		                 // Free running
 538              		.loc 2 138 6
 539 009e 1F4B     		ldr	r3, .L19+8
 540              		.loc 2 138 13
 541 00a0 0022     		movs	r2, #0
 542 00a2 DA64     		str	r2, [r3, #76]
 139:../source/FTM.c **** 	FTM0->MOD=0xFFFF;
 543              		.loc 2 139 6
 544 00a4 1D4B     		ldr	r3, .L19+8
 545              		.loc 2 139 11
 546 00a6 4FF6FF72 		movw	r2, #65535
 547 00aa 9A60     		str	r2, [r3, #8]
 140:../source/FTM.c **** 	FTM_SetWorkingMode(FTM0,FTM_CH_0,FTM_mOutputCompare);    // OC Function
 548              		.loc 2 140 2
 549 00ac 0122     		movs	r2, #1
 550 00ae 0021     		movs	r1, #0
 551 00b0 1A48     		ldr	r0, .L19+8
 552 00b2 FFF7FEFF 		bl	FTM_SetWorkingMode
 141:../source/FTM.c **** 	FTM_SetOutputCompareEffect (FTM0, FTM_CH_0,FTM_eToggle); // Toggle Output Pin
 553              		.loc 2 141 2
 554 00b6 0122     		movs	r2, #1
 555 00b8 0021     		movs	r1, #0
 556 00ba 1848     		ldr	r0, .L19+8
 557 00bc FFF7FEFF 		bl	FTM_SetOutputCompareEffect
 142:../source/FTM.c **** 	FTM_SetInterruptMode (FTM0,FTM_CH_0, true); 		     // enable interrupts
 558              		.loc 2 142 2
 559 00c0 0122     		movs	r2, #1
 560 00c2 0021     		movs	r1, #0
 561 00c4 1548     		ldr	r0, .L19+8
 562 00c6 FFF7FEFF 		bl	FTM_SetInterruptMode
 143:../source/FTM.c **** 	FTM_StartClock(FTM0);                                    // Select BusClk
 563              		.loc 2 143 2
 564 00ca 1448     		ldr	r0, .L19+8
 565 00cc FFF7FEFF 		bl	FTM_StartClock
 144:../source/FTM.c **** 
 145:../source/FTM.c **** 	//--- medidor
 146:../source/FTM.c **** 
 147:../source/FTM.c **** 	FTM_SetPrescaler(FTM3, FTM_PSC_x32);	 				// Set Prescaler = divx32
 566              		.loc 2 147 2
 567 00d0 0521     		movs	r1, #5
 568 00d2 1348     		ldr	r0, .L19+12
 569 00d4 FFF7FEFF 		bl	FTM_SetPrescaler
 148:../source/FTM.c **** 	FTM3->CNTIN=0x0000;				  		  				// Free running
 570              		.loc 2 148 6
 571 00d8 114B     		ldr	r3, .L19+12
 572              		.loc 2 148 13
 573 00da 0022     		movs	r2, #0
 574 00dc DA64     		str	r2, [r3, #76]
 149:../source/FTM.c **** 	FTM3->MOD=0xFFFF;
 575              		.loc 2 149 6
 576 00de 104B     		ldr	r3, .L19+12
 577              		.loc 2 149 11
 578 00e0 4FF6FF72 		movw	r2, #65535
 579 00e4 9A60     		str	r2, [r3, #8]
 150:../source/FTM.c **** 	FTM_SetWorkingMode(FTM3,FTM_CH_5,FTM_mInputCapture);   // Select IC Function
 580              		.loc 2 150 2
 581 00e6 0022     		movs	r2, #0
 582 00e8 0521     		movs	r1, #5
 583 00ea 0D48     		ldr	r0, .L19+12
 584 00ec FFF7FEFF 		bl	FTM_SetWorkingMode
 151:../source/FTM.c **** 	FTM_SetInputCaptureEdge (FTM3, FTM_CH_5,FTM_eEither);  // Capture on both edges
 585              		.loc 2 151 2
 586 00f0 0322     		movs	r2, #3
 587 00f2 0521     		movs	r1, #5
 588 00f4 0A48     		ldr	r0, .L19+12
 589 00f6 FFF7FEFF 		bl	FTM_SetInputCaptureEdge
 152:../source/FTM.c **** 	FTM_SetInterruptMode (FTM3,FTM_CH_5, true);            // Enable interrupts
 590              		.loc 2 152 2
 591 00fa 0122     		movs	r2, #1
 592 00fc 0521     		movs	r1, #5
 593 00fe 0848     		ldr	r0, .L19+12
 594 0100 FFF7FEFF 		bl	FTM_SetInterruptMode
 153:../source/FTM.c **** 	FTM_StartClock(FTM3);                                  //Select BusClk
 595              		.loc 2 153 2
 596 0104 0648     		ldr	r0, .L19+12
 597 0106 FFF7FEFF 		bl	FTM_StartClock
 154:../source/FTM.c **** }
 598              		.loc 2 154 1
 599 010a 00BF     		nop
 600 010c 0837     		adds	r7, r7, #8
 601              		.cfi_def_cfa_offset 8
 602 010e BD46     		mov	sp, r7
 603              		.cfi_def_cfa_register 13
 604              		@ sp needed
 605 0110 80BD     		pop	{r7, pc}
 606              	.L20:
 607 0112 00BF     		.align	2
 608              	.L19:
 609 0114 00B00440 		.word	1074049024
 610 0118 80F00F40 		.word	1074786432
 611 011c 00800340 		.word	1073971200
 612 0120 00900B40 		.word	1074499584
 613              		.cfi_endproc
 614              	.LFE128:
 616              		.section	.text.FTM_SetPrescaler,"ax",%progbits
 617              		.align	1
 618              		.global	FTM_SetPrescaler
 619              		.syntax unified
 620              		.thumb
 621              		.thumb_func
 622              		.fpu fpv4-sp-d16
 624              	FTM_SetPrescaler:
 625              	.LFB129:
 155:../source/FTM.c **** 
 156:../source/FTM.c **** 
 157:../source/FTM.c **** 
 158:../source/FTM.c **** // Setters
 159:../source/FTM.c **** 
 160:../source/FTM.c **** void FTM_SetPrescaler (FTM_t ftm, FTM_Prescal_t data)
 161:../source/FTM.c **** {
 626              		.loc 2 161 1
 627              		.cfi_startproc
 628              		@ args = 0, pretend = 0, frame = 8
 629              		@ frame_needed = 1, uses_anonymous_args = 0
 630              		@ link register save eliminated.
 631 0000 80B4     		push	{r7}
 632              		.cfi_def_cfa_offset 4
 633              		.cfi_offset 7, -4
 634 0002 83B0     		sub	sp, sp, #12
 635              		.cfi_def_cfa_offset 16
 636 0004 00AF     		add	r7, sp, #0
 637              		.cfi_def_cfa_register 7
 638 0006 7860     		str	r0, [r7, #4]
 639 0008 0B46     		mov	r3, r1
 640 000a FB70     		strb	r3, [r7, #3]
 162:../source/FTM.c **** 	ftm->SC = (ftm->SC & ~FTM_SC_PS_MASK) | FTM_SC_PS(data);
 641              		.loc 2 162 16
 642 000c 7B68     		ldr	r3, [r7, #4]
 643 000e 1B68     		ldr	r3, [r3]
 644              		.loc 2 162 21
 645 0010 23F00702 		bic	r2, r3, #7
 646              		.loc 2 162 42
 647 0014 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 648 0016 03F00703 		and	r3, r3, #7
 649              		.loc 2 162 40
 650 001a 1A43     		orrs	r2, r2, r3
 651              		.loc 2 162 10
 652 001c 7B68     		ldr	r3, [r7, #4]
 653 001e 1A60     		str	r2, [r3]
 163:../source/FTM.c **** }
 654              		.loc 2 163 1
 655 0020 00BF     		nop
 656 0022 0C37     		adds	r7, r7, #12
 657              		.cfi_def_cfa_offset 4
 658 0024 BD46     		mov	sp, r7
 659              		.cfi_def_cfa_register 13
 660              		@ sp needed
 661 0026 5DF8047B 		ldr	r7, [sp], #4
 662              		.cfi_restore 7
 663              		.cfi_def_cfa_offset 0
 664 002a 7047     		bx	lr
 665              		.cfi_endproc
 666              	.LFE129:
 668              		.section	.text.FTM_SetModulus,"ax",%progbits
 669              		.align	1
 670              		.global	FTM_SetModulus
 671              		.syntax unified
 672              		.thumb
 673              		.thumb_func
 674              		.fpu fpv4-sp-d16
 676              	FTM_SetModulus:
 677              	.LFB130:
 164:../source/FTM.c **** 
 165:../source/FTM.c **** void FTM_SetModulus (FTM_t ftm, FTMData_t data)
 166:../source/FTM.c **** {
 678              		.loc 2 166 1
 679              		.cfi_startproc
 680              		@ args = 0, pretend = 0, frame = 8
 681              		@ frame_needed = 1, uses_anonymous_args = 0
 682              		@ link register save eliminated.
 683 0000 80B4     		push	{r7}
 684              		.cfi_def_cfa_offset 4
 685              		.cfi_offset 7, -4
 686 0002 83B0     		sub	sp, sp, #12
 687              		.cfi_def_cfa_offset 16
 688 0004 00AF     		add	r7, sp, #0
 689              		.cfi_def_cfa_register 7
 690 0006 7860     		str	r0, [r7, #4]
 691 0008 0B46     		mov	r3, r1
 692 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 167:../source/FTM.c **** 	ftm->CNTIN = 0X00;
 693              		.loc 2 167 13
 694 000c 7B68     		ldr	r3, [r7, #4]
 695 000e 0022     		movs	r2, #0
 696 0010 DA64     		str	r2, [r3, #76]
 168:../source/FTM.c **** 	ftm->CNT = 0X00;
 697              		.loc 2 168 11
 698 0012 7B68     		ldr	r3, [r7, #4]
 699 0014 0022     		movs	r2, #0
 700 0016 5A60     		str	r2, [r3, #4]
 169:../source/FTM.c **** 	ftm->MOD = FTM_MOD_MOD(data);
 701              		.loc 2 169 13
 702 0018 7A88     		ldrh	r2, [r7, #2]
 703              		.loc 2 169 11
 704 001a 7B68     		ldr	r3, [r7, #4]
 705 001c 9A60     		str	r2, [r3, #8]
 170:../source/FTM.c **** }
 706              		.loc 2 170 1
 707 001e 00BF     		nop
 708 0020 0C37     		adds	r7, r7, #12
 709              		.cfi_def_cfa_offset 4
 710 0022 BD46     		mov	sp, r7
 711              		.cfi_def_cfa_register 13
 712              		@ sp needed
 713 0024 5DF8047B 		ldr	r7, [sp], #4
 714              		.cfi_restore 7
 715              		.cfi_def_cfa_offset 0
 716 0028 7047     		bx	lr
 717              		.cfi_endproc
 718              	.LFE130:
 720              		.section	.text.FTM_GetModulus,"ax",%progbits
 721              		.align	1
 722              		.global	FTM_GetModulus
 723              		.syntax unified
 724              		.thumb
 725              		.thumb_func
 726              		.fpu fpv4-sp-d16
 728              	FTM_GetModulus:
 729              	.LFB131:
 171:../source/FTM.c **** 
 172:../source/FTM.c **** FTMData_t FTM_GetModulus (FTM_t ftm)
 173:../source/FTM.c **** {
 730              		.loc 2 173 1
 731              		.cfi_startproc
 732              		@ args = 0, pretend = 0, frame = 8
 733              		@ frame_needed = 1, uses_anonymous_args = 0
 734              		@ link register save eliminated.
 735 0000 80B4     		push	{r7}
 736              		.cfi_def_cfa_offset 4
 737              		.cfi_offset 7, -4
 738 0002 83B0     		sub	sp, sp, #12
 739              		.cfi_def_cfa_offset 16
 740 0004 00AF     		add	r7, sp, #0
 741              		.cfi_def_cfa_register 7
 742 0006 7860     		str	r0, [r7, #4]
 174:../source/FTM.c **** 	return ftm->MOD & FTM_MOD_MOD_MASK;
 743              		.loc 2 174 12
 744 0008 7B68     		ldr	r3, [r7, #4]
 745 000a 9B68     		ldr	r3, [r3, #8]
 746              		.loc 2 174 18
 747 000c 9BB2     		uxth	r3, r3
 175:../source/FTM.c **** }
 748              		.loc 2 175 1
 749 000e 1846     		mov	r0, r3
 750 0010 0C37     		adds	r7, r7, #12
 751              		.cfi_def_cfa_offset 4
 752 0012 BD46     		mov	sp, r7
 753              		.cfi_def_cfa_register 13
 754              		@ sp needed
 755 0014 5DF8047B 		ldr	r7, [sp], #4
 756              		.cfi_restore 7
 757              		.cfi_def_cfa_offset 0
 758 0018 7047     		bx	lr
 759              		.cfi_endproc
 760              	.LFE131:
 762              		.section	.text.FTM_StartClock,"ax",%progbits
 763              		.align	1
 764              		.global	FTM_StartClock
 765              		.syntax unified
 766              		.thumb
 767              		.thumb_func
 768              		.fpu fpv4-sp-d16
 770              	FTM_StartClock:
 771              	.LFB132:
 176:../source/FTM.c **** 
 177:../source/FTM.c **** void FTM_StartClock (FTM_t ftm)
 178:../source/FTM.c **** {
 772              		.loc 2 178 1
 773              		.cfi_startproc
 774              		@ args = 0, pretend = 0, frame = 8
 775              		@ frame_needed = 1, uses_anonymous_args = 0
 776              		@ link register save eliminated.
 777 0000 80B4     		push	{r7}
 778              		.cfi_def_cfa_offset 4
 779              		.cfi_offset 7, -4
 780 0002 83B0     		sub	sp, sp, #12
 781              		.cfi_def_cfa_offset 16
 782 0004 00AF     		add	r7, sp, #0
 783              		.cfi_def_cfa_register 7
 784 0006 7860     		str	r0, [r7, #4]
 179:../source/FTM.c **** 	ftm->SC |= FTM_SC_CLKS(0x01);
 785              		.loc 2 179 10
 786 0008 7B68     		ldr	r3, [r7, #4]
 787 000a 1B68     		ldr	r3, [r3]
 788 000c 43F00802 		orr	r2, r3, #8
 789 0010 7B68     		ldr	r3, [r7, #4]
 790 0012 1A60     		str	r2, [r3]
 180:../source/FTM.c **** }
 791              		.loc 2 180 1
 792 0014 00BF     		nop
 793 0016 0C37     		adds	r7, r7, #12
 794              		.cfi_def_cfa_offset 4
 795 0018 BD46     		mov	sp, r7
 796              		.cfi_def_cfa_register 13
 797              		@ sp needed
 798 001a 5DF8047B 		ldr	r7, [sp], #4
 799              		.cfi_restore 7
 800              		.cfi_def_cfa_offset 0
 801 001e 7047     		bx	lr
 802              		.cfi_endproc
 803              	.LFE132:
 805              		.section	.text.FTM_StopClock,"ax",%progbits
 806              		.align	1
 807              		.global	FTM_StopClock
 808              		.syntax unified
 809              		.thumb
 810              		.thumb_func
 811              		.fpu fpv4-sp-d16
 813              	FTM_StopClock:
 814              	.LFB133:
 181:../source/FTM.c **** 
 182:../source/FTM.c **** void FTM_StopClock (FTM_t ftm)
 183:../source/FTM.c **** {
 815              		.loc 2 183 1
 816              		.cfi_startproc
 817              		@ args = 0, pretend = 0, frame = 8
 818              		@ frame_needed = 1, uses_anonymous_args = 0
 819              		@ link register save eliminated.
 820 0000 80B4     		push	{r7}
 821              		.cfi_def_cfa_offset 4
 822              		.cfi_offset 7, -4
 823 0002 83B0     		sub	sp, sp, #12
 824              		.cfi_def_cfa_offset 16
 825 0004 00AF     		add	r7, sp, #0
 826              		.cfi_def_cfa_register 7
 827 0006 7860     		str	r0, [r7, #4]
 184:../source/FTM.c **** 	ftm->SC &= ~FTM_SC_CLKS(0x01);
 828              		.loc 2 184 10
 829 0008 7B68     		ldr	r3, [r7, #4]
 830 000a 1B68     		ldr	r3, [r3]
 831 000c 23F00802 		bic	r2, r3, #8
 832 0010 7B68     		ldr	r3, [r7, #4]
 833 0012 1A60     		str	r2, [r3]
 185:../source/FTM.c **** }
 834              		.loc 2 185 1
 835 0014 00BF     		nop
 836 0016 0C37     		adds	r7, r7, #12
 837              		.cfi_def_cfa_offset 4
 838 0018 BD46     		mov	sp, r7
 839              		.cfi_def_cfa_register 13
 840              		@ sp needed
 841 001a 5DF8047B 		ldr	r7, [sp], #4
 842              		.cfi_restore 7
 843              		.cfi_def_cfa_offset 0
 844 001e 7047     		bx	lr
 845              		.cfi_endproc
 846              	.LFE133:
 848              		.section	.text.FTM_SetOverflowMode,"ax",%progbits
 849              		.align	1
 850              		.global	FTM_SetOverflowMode
 851              		.syntax unified
 852              		.thumb
 853              		.thumb_func
 854              		.fpu fpv4-sp-d16
 856              	FTM_SetOverflowMode:
 857              	.LFB134:
 186:../source/FTM.c **** 
 187:../source/FTM.c **** void FTM_SetOverflowMode (FTM_t ftm, bool mode)
 188:../source/FTM.c **** {
 858              		.loc 2 188 1
 859              		.cfi_startproc
 860              		@ args = 0, pretend = 0, frame = 8
 861              		@ frame_needed = 1, uses_anonymous_args = 0
 862              		@ link register save eliminated.
 863 0000 80B4     		push	{r7}
 864              		.cfi_def_cfa_offset 4
 865              		.cfi_offset 7, -4
 866 0002 83B0     		sub	sp, sp, #12
 867              		.cfi_def_cfa_offset 16
 868 0004 00AF     		add	r7, sp, #0
 869              		.cfi_def_cfa_register 7
 870 0006 7860     		str	r0, [r7, #4]
 871 0008 0B46     		mov	r3, r1
 872 000a FB70     		strb	r3, [r7, #3]
 189:../source/FTM.c **** 	ftm->SC = (ftm->SC & ~FTM_SC_TOIE_MASK) | FTM_SC_TOIE(mode);
 873              		.loc 2 189 16
 874 000c 7B68     		ldr	r3, [r7, #4]
 875 000e 1B68     		ldr	r3, [r3]
 876              		.loc 2 189 21
 877 0010 23F04002 		bic	r2, r3, #64
 878              		.loc 2 189 44
 879 0014 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 880 0016 9B01     		lsls	r3, r3, #6
 881 0018 03F04003 		and	r3, r3, #64
 882              		.loc 2 189 42
 883 001c 1A43     		orrs	r2, r2, r3
 884              		.loc 2 189 10
 885 001e 7B68     		ldr	r3, [r7, #4]
 886 0020 1A60     		str	r2, [r3]
 190:../source/FTM.c **** }
 887              		.loc 2 190 1
 888 0022 00BF     		nop
 889 0024 0C37     		adds	r7, r7, #12
 890              		.cfi_def_cfa_offset 4
 891 0026 BD46     		mov	sp, r7
 892              		.cfi_def_cfa_register 13
 893              		@ sp needed
 894 0028 5DF8047B 		ldr	r7, [sp], #4
 895              		.cfi_restore 7
 896              		.cfi_def_cfa_offset 0
 897 002c 7047     		bx	lr
 898              		.cfi_endproc
 899              	.LFE134:
 901              		.section	.text.FTM_IsOverflowPending,"ax",%progbits
 902              		.align	1
 903              		.global	FTM_IsOverflowPending
 904              		.syntax unified
 905              		.thumb
 906              		.thumb_func
 907              		.fpu fpv4-sp-d16
 909              	FTM_IsOverflowPending:
 910              	.LFB135:
 191:../source/FTM.c **** 
 192:../source/FTM.c **** bool FTM_IsOverflowPending (FTM_t ftm)
 193:../source/FTM.c **** {
 911              		.loc 2 193 1
 912              		.cfi_startproc
 913              		@ args = 0, pretend = 0, frame = 8
 914              		@ frame_needed = 1, uses_anonymous_args = 0
 915              		@ link register save eliminated.
 916 0000 80B4     		push	{r7}
 917              		.cfi_def_cfa_offset 4
 918              		.cfi_offset 7, -4
 919 0002 83B0     		sub	sp, sp, #12
 920              		.cfi_def_cfa_offset 16
 921 0004 00AF     		add	r7, sp, #0
 922              		.cfi_def_cfa_register 7
 923 0006 7860     		str	r0, [r7, #4]
 194:../source/FTM.c **** 	return ftm->SC & FTM_SC_TOF_MASK;
 924              		.loc 2 194 12
 925 0008 7B68     		ldr	r3, [r7, #4]
 926 000a 1B68     		ldr	r3, [r3]
 927              		.loc 2 194 17
 928 000c 03F08003 		and	r3, r3, #128
 929 0010 002B     		cmp	r3, #0
 930 0012 14BF     		ite	ne
 931 0014 0123     		movne	r3, #1
 932 0016 0023     		moveq	r3, #0
 933 0018 DBB2     		uxtb	r3, r3
 195:../source/FTM.c **** }
 934              		.loc 2 195 1
 935 001a 1846     		mov	r0, r3
 936 001c 0C37     		adds	r7, r7, #12
 937              		.cfi_def_cfa_offset 4
 938 001e BD46     		mov	sp, r7
 939              		.cfi_def_cfa_register 13
 940              		@ sp needed
 941 0020 5DF8047B 		ldr	r7, [sp], #4
 942              		.cfi_restore 7
 943              		.cfi_def_cfa_offset 0
 944 0024 7047     		bx	lr
 945              		.cfi_endproc
 946              	.LFE135:
 948              		.section	.text.FTM_ClearOverflowFlag,"ax",%progbits
 949              		.align	1
 950              		.global	FTM_ClearOverflowFlag
 951              		.syntax unified
 952              		.thumb
 953              		.thumb_func
 954              		.fpu fpv4-sp-d16
 956              	FTM_ClearOverflowFlag:
 957              	.LFB136:
 196:../source/FTM.c **** 
 197:../source/FTM.c **** void FTM_ClearOverflowFlag (FTM_t ftm)
 198:../source/FTM.c **** {
 958              		.loc 2 198 1
 959              		.cfi_startproc
 960              		@ args = 0, pretend = 0, frame = 8
 961              		@ frame_needed = 1, uses_anonymous_args = 0
 962              		@ link register save eliminated.
 963 0000 80B4     		push	{r7}
 964              		.cfi_def_cfa_offset 4
 965              		.cfi_offset 7, -4
 966 0002 83B0     		sub	sp, sp, #12
 967              		.cfi_def_cfa_offset 16
 968 0004 00AF     		add	r7, sp, #0
 969              		.cfi_def_cfa_register 7
 970 0006 7860     		str	r0, [r7, #4]
 199:../source/FTM.c **** 	ftm->SC &= ~FTM_SC_TOF_MASK;
 971              		.loc 2 199 10
 972 0008 7B68     		ldr	r3, [r7, #4]
 973 000a 1B68     		ldr	r3, [r3]
 974 000c 23F08002 		bic	r2, r3, #128
 975 0010 7B68     		ldr	r3, [r7, #4]
 976 0012 1A60     		str	r2, [r3]
 200:../source/FTM.c **** }
 977              		.loc 2 200 1
 978 0014 00BF     		nop
 979 0016 0C37     		adds	r7, r7, #12
 980              		.cfi_def_cfa_offset 4
 981 0018 BD46     		mov	sp, r7
 982              		.cfi_def_cfa_register 13
 983              		@ sp needed
 984 001a 5DF8047B 		ldr	r7, [sp], #4
 985              		.cfi_restore 7
 986              		.cfi_def_cfa_offset 0
 987 001e 7047     		bx	lr
 988              		.cfi_endproc
 989              	.LFE136:
 991              		.section	.text.FTM_SetWorkingMode,"ax",%progbits
 992              		.align	1
 993              		.global	FTM_SetWorkingMode
 994              		.syntax unified
 995              		.thumb
 996              		.thumb_func
 997              		.fpu fpv4-sp-d16
 999              	FTM_SetWorkingMode:
 1000              	.LFB137:
 201:../source/FTM.c **** 
 202:../source/FTM.c **** void FTM_SetWorkingMode (FTM_t ftm, FTMChannel_t channel, FTMMode_t mode)
 203:../source/FTM.c **** {
 1001              		.loc 2 203 1
 1002              		.cfi_startproc
 1003              		@ args = 0, pretend = 0, frame = 16
 1004              		@ frame_needed = 1, uses_anonymous_args = 0
 1005              		@ link register save eliminated.
 1006 0000 80B4     		push	{r7}
 1007              		.cfi_def_cfa_offset 4
 1008              		.cfi_offset 7, -4
 1009 0002 85B0     		sub	sp, sp, #20
 1010              		.cfi_def_cfa_offset 24
 1011 0004 00AF     		add	r7, sp, #0
 1012              		.cfi_def_cfa_register 7
 1013 0006 F860     		str	r0, [r7, #12]
 1014 0008 B960     		str	r1, [r7, #8]
 1015 000a 1346     		mov	r3, r2
 1016 000c FB71     		strb	r3, [r7, #7]
 204:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_MSB_MASK | FTM_CnSC_MSA_MA
 1017              		.loc 2 204 55
 1018 000e FA68     		ldr	r2, [r7, #12]
 1019 0010 BB68     		ldr	r3, [r7, #8]
 1020 0012 0133     		adds	r3, r3, #1
 1021 0014 DB00     		lsls	r3, r3, #3
 1022 0016 1344     		add	r3, r3, r2
 1023 0018 5B68     		ldr	r3, [r3, #4]
 1024              		.loc 2 204 61
 1025 001a 23F03002 		bic	r2, r3, #48
 205:../source/FTM.c **** 			                      (FTM_CnSC_MSB((mode >> 1) & 0X01) | FTM_CnSC_MSA((mode >> 0) & 0X01));
 1026              		.loc 2 205 27
 1027 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1028 0020 5B08     		lsrs	r3, r3, #1
 1029 0022 DBB2     		uxtb	r3, r3
 1030 0024 5B01     		lsls	r3, r3, #5
 1031 0026 03F02001 		and	r1, r3, #32
 1032              		.loc 2 205 62
 1033 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1034 002c 1B01     		lsls	r3, r3, #4
 1035 002e 03F01003 		and	r3, r3, #16
 1036              		.loc 2 205 60
 1037 0032 0B43     		orrs	r3, r3, r1
 204:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_MSB_MASK | FTM_CnSC_MSA_MA
 1038              		.loc 2 204 105
 1039 0034 1A43     		orrs	r2, r2, r3
 204:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_MSB_MASK | FTM_CnSC_MSA_MA
 1040              		.loc 2 204 30
 1041 0036 F968     		ldr	r1, [r7, #12]
 1042 0038 BB68     		ldr	r3, [r7, #8]
 1043 003a 0133     		adds	r3, r3, #1
 1044 003c DB00     		lsls	r3, r3, #3
 1045 003e 0B44     		add	r3, r3, r1
 1046 0040 5A60     		str	r2, [r3, #4]
 206:../source/FTM.c **** }
 1047              		.loc 2 206 1
 1048 0042 00BF     		nop
 1049 0044 1437     		adds	r7, r7, #20
 1050              		.cfi_def_cfa_offset 4
 1051 0046 BD46     		mov	sp, r7
 1052              		.cfi_def_cfa_register 13
 1053              		@ sp needed
 1054 0048 5DF8047B 		ldr	r7, [sp], #4
 1055              		.cfi_restore 7
 1056              		.cfi_def_cfa_offset 0
 1057 004c 7047     		bx	lr
 1058              		.cfi_endproc
 1059              	.LFE137:
 1061              		.section	.text.FTM_GetWorkingMode,"ax",%progbits
 1062              		.align	1
 1063              		.global	FTM_GetWorkingMode
 1064              		.syntax unified
 1065              		.thumb
 1066              		.thumb_func
 1067              		.fpu fpv4-sp-d16
 1069              	FTM_GetWorkingMode:
 1070              	.LFB138:
 207:../source/FTM.c **** 
 208:../source/FTM.c **** FTMMode_t FTM_GetWorkingMode (FTM_t ftm, FTMChannel_t channel)
 209:../source/FTM.c **** {
 1071              		.loc 2 209 1
 1072              		.cfi_startproc
 1073              		@ args = 0, pretend = 0, frame = 8
 1074              		@ frame_needed = 1, uses_anonymous_args = 0
 1075              		@ link register save eliminated.
 1076 0000 80B4     		push	{r7}
 1077              		.cfi_def_cfa_offset 4
 1078              		.cfi_offset 7, -4
 1079 0002 83B0     		sub	sp, sp, #12
 1080              		.cfi_def_cfa_offset 16
 1081 0004 00AF     		add	r7, sp, #0
 1082              		.cfi_def_cfa_register 7
 1083 0006 7860     		str	r0, [r7, #4]
 1084 0008 3960     		str	r1, [r7]
 210:../source/FTM.c **** 	return (ftm->CONTROLS[channel].CnSC & (FTM_CnSC_MSB_MASK | FTM_CnSC_MSA_MASK)) >> FTM_CnSC_MSA_SHI
 1085              		.loc 2 210 32
 1086 000a 7A68     		ldr	r2, [r7, #4]
 1087 000c 3B68     		ldr	r3, [r7]
 1088 000e 0133     		adds	r3, r3, #1
 1089 0010 DB00     		lsls	r3, r3, #3
 1090 0012 1344     		add	r3, r3, r2
 1091 0014 5B68     		ldr	r3, [r3, #4]
 1092              		.loc 2 210 81
 1093 0016 1B09     		lsrs	r3, r3, #4
 1094 0018 DBB2     		uxtb	r3, r3
 1095 001a 03F00303 		and	r3, r3, #3
 1096 001e DBB2     		uxtb	r3, r3
 211:../source/FTM.c **** }
 1097              		.loc 2 211 1
 1098 0020 1846     		mov	r0, r3
 1099 0022 0C37     		adds	r7, r7, #12
 1100              		.cfi_def_cfa_offset 4
 1101 0024 BD46     		mov	sp, r7
 1102              		.cfi_def_cfa_register 13
 1103              		@ sp needed
 1104 0026 5DF8047B 		ldr	r7, [sp], #4
 1105              		.cfi_restore 7
 1106              		.cfi_def_cfa_offset 0
 1107 002a 7047     		bx	lr
 1108              		.cfi_endproc
 1109              	.LFE138:
 1111              		.section	.text.FTM_SetInputCaptureEdge,"ax",%progbits
 1112              		.align	1
 1113              		.global	FTM_SetInputCaptureEdge
 1114              		.syntax unified
 1115              		.thumb
 1116              		.thumb_func
 1117              		.fpu fpv4-sp-d16
 1119              	FTM_SetInputCaptureEdge:
 1120              	.LFB139:
 212:../source/FTM.c **** 
 213:../source/FTM.c **** void FTM_SetInputCaptureEdge (FTM_t ftm, FTMChannel_t channel, FTMEdge_t edge)
 214:../source/FTM.c **** {
 1121              		.loc 2 214 1
 1122              		.cfi_startproc
 1123              		@ args = 0, pretend = 0, frame = 16
 1124              		@ frame_needed = 1, uses_anonymous_args = 0
 1125              		@ link register save eliminated.
 1126 0000 80B4     		push	{r7}
 1127              		.cfi_def_cfa_offset 4
 1128              		.cfi_offset 7, -4
 1129 0002 85B0     		sub	sp, sp, #20
 1130              		.cfi_def_cfa_offset 24
 1131 0004 00AF     		add	r7, sp, #0
 1132              		.cfi_def_cfa_register 7
 1133 0006 F860     		str	r0, [r7, #12]
 1134 0008 B960     		str	r1, [r7, #8]
 1135 000a 1346     		mov	r3, r2
 1136 000c FB71     		strb	r3, [r7, #7]
 215:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1137              		.loc 2 215 55
 1138 000e FA68     		ldr	r2, [r7, #12]
 1139 0010 BB68     		ldr	r3, [r7, #8]
 1140 0012 0133     		adds	r3, r3, #1
 1141 0014 DB00     		lsls	r3, r3, #3
 1142 0016 1344     		add	r3, r3, r2
 1143 0018 5B68     		ldr	r3, [r3, #4]
 1144              		.loc 2 215 61
 1145 001a 23F00C02 		bic	r2, r3, #12
 216:../source/FTM.c **** 				                  (FTM_CnSC_ELSB((edge >> 1) & 0X01) | FTM_CnSC_ELSA((edge >> 0) & 0X01));
 1146              		.loc 2 216 24
 1147 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1148 0020 5B08     		lsrs	r3, r3, #1
 1149 0022 DBB2     		uxtb	r3, r3
 1150 0024 DB00     		lsls	r3, r3, #3
 1151 0026 03F00801 		and	r1, r3, #8
 1152              		.loc 2 216 60
 1153 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1154 002c 9B00     		lsls	r3, r3, #2
 1155 002e 03F00403 		and	r3, r3, #4
 1156              		.loc 2 216 58
 1157 0032 0B43     		orrs	r3, r3, r1
 215:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1158              		.loc 2 215 107
 1159 0034 1A43     		orrs	r2, r2, r3
 215:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1160              		.loc 2 215 30
 1161 0036 F968     		ldr	r1, [r7, #12]
 1162 0038 BB68     		ldr	r3, [r7, #8]
 1163 003a 0133     		adds	r3, r3, #1
 1164 003c DB00     		lsls	r3, r3, #3
 1165 003e 0B44     		add	r3, r3, r1
 1166 0040 5A60     		str	r2, [r3, #4]
 217:../source/FTM.c **** }
 1167              		.loc 2 217 1
 1168 0042 00BF     		nop
 1169 0044 1437     		adds	r7, r7, #20
 1170              		.cfi_def_cfa_offset 4
 1171 0046 BD46     		mov	sp, r7
 1172              		.cfi_def_cfa_register 13
 1173              		@ sp needed
 1174 0048 5DF8047B 		ldr	r7, [sp], #4
 1175              		.cfi_restore 7
 1176              		.cfi_def_cfa_offset 0
 1177 004c 7047     		bx	lr
 1178              		.cfi_endproc
 1179              	.LFE139:
 1181              		.section	.text.FTM_GetInputCaptureEdge,"ax",%progbits
 1182              		.align	1
 1183              		.global	FTM_GetInputCaptureEdge
 1184              		.syntax unified
 1185              		.thumb
 1186              		.thumb_func
 1187              		.fpu fpv4-sp-d16
 1189              	FTM_GetInputCaptureEdge:
 1190              	.LFB140:
 218:../source/FTM.c **** 
 219:../source/FTM.c **** FTMEdge_t FTM_GetInputCaptureEdge (FTM_t ftm, FTMChannel_t channel)
 220:../source/FTM.c **** {
 1191              		.loc 2 220 1
 1192              		.cfi_startproc
 1193              		@ args = 0, pretend = 0, frame = 8
 1194              		@ frame_needed = 1, uses_anonymous_args = 0
 1195              		@ link register save eliminated.
 1196 0000 80B4     		push	{r7}
 1197              		.cfi_def_cfa_offset 4
 1198              		.cfi_offset 7, -4
 1199 0002 83B0     		sub	sp, sp, #12
 1200              		.cfi_def_cfa_offset 16
 1201 0004 00AF     		add	r7, sp, #0
 1202              		.cfi_def_cfa_register 7
 1203 0006 7860     		str	r0, [r7, #4]
 1204 0008 3960     		str	r1, [r7]
 221:../source/FTM.c **** 	return (ftm->CONTROLS[channel].CnSC & (FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_MASK)) >> FTM_CnSC_ELSA_
 1205              		.loc 2 221 32
 1206 000a 7A68     		ldr	r2, [r7, #4]
 1207 000c 3B68     		ldr	r3, [r7]
 1208 000e 0133     		adds	r3, r3, #1
 1209 0010 DB00     		lsls	r3, r3, #3
 1210 0012 1344     		add	r3, r3, r2
 1211 0014 5B68     		ldr	r3, [r3, #4]
 1212              		.loc 2 221 83
 1213 0016 9B08     		lsrs	r3, r3, #2
 1214 0018 DBB2     		uxtb	r3, r3
 1215 001a 03F00303 		and	r3, r3, #3
 1216 001e DBB2     		uxtb	r3, r3
 222:../source/FTM.c **** }
 1217              		.loc 2 222 1
 1218 0020 1846     		mov	r0, r3
 1219 0022 0C37     		adds	r7, r7, #12
 1220              		.cfi_def_cfa_offset 4
 1221 0024 BD46     		mov	sp, r7
 1222              		.cfi_def_cfa_register 13
 1223              		@ sp needed
 1224 0026 5DF8047B 		ldr	r7, [sp], #4
 1225              		.cfi_restore 7
 1226              		.cfi_def_cfa_offset 0
 1227 002a 7047     		bx	lr
 1228              		.cfi_endproc
 1229              	.LFE140:
 1231              		.section	.text.FTM_SetOutputCompareEffect,"ax",%progbits
 1232              		.align	1
 1233              		.global	FTM_SetOutputCompareEffect
 1234              		.syntax unified
 1235              		.thumb
 1236              		.thumb_func
 1237              		.fpu fpv4-sp-d16
 1239              	FTM_SetOutputCompareEffect:
 1240              	.LFB141:
 223:../source/FTM.c **** 
 224:../source/FTM.c **** void FTM_SetOutputCompareEffect (FTM_t ftm, FTMChannel_t channel, FTMEffect_t effect)
 225:../source/FTM.c **** {
 1241              		.loc 2 225 1
 1242              		.cfi_startproc
 1243              		@ args = 0, pretend = 0, frame = 16
 1244              		@ frame_needed = 1, uses_anonymous_args = 0
 1245              		@ link register save eliminated.
 1246 0000 80B4     		push	{r7}
 1247              		.cfi_def_cfa_offset 4
 1248              		.cfi_offset 7, -4
 1249 0002 85B0     		sub	sp, sp, #20
 1250              		.cfi_def_cfa_offset 24
 1251 0004 00AF     		add	r7, sp, #0
 1252              		.cfi_def_cfa_register 7
 1253 0006 F860     		str	r0, [r7, #12]
 1254 0008 B960     		str	r1, [r7, #8]
 1255 000a 1346     		mov	r3, r2
 1256 000c FB71     		strb	r3, [r7, #7]
 226:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1257              		.loc 2 226 55
 1258 000e FA68     		ldr	r2, [r7, #12]
 1259 0010 BB68     		ldr	r3, [r7, #8]
 1260 0012 0133     		adds	r3, r3, #1
 1261 0014 DB00     		lsls	r3, r3, #3
 1262 0016 1344     		add	r3, r3, r2
 1263 0018 5B68     		ldr	r3, [r3, #4]
 1264              		.loc 2 226 61
 1265 001a 23F00C02 		bic	r2, r3, #12
 227:../source/FTM.c **** 				                  (FTM_CnSC_ELSB((effect >> 1) & 0X01) | FTM_CnSC_ELSA((effect >> 0) & 0X01));
 1266              		.loc 2 227 24
 1267 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1268 0020 5B08     		lsrs	r3, r3, #1
 1269 0022 DBB2     		uxtb	r3, r3
 1270 0024 DB00     		lsls	r3, r3, #3
 1271 0026 03F00801 		and	r1, r3, #8
 1272              		.loc 2 227 62
 1273 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1274 002c 9B00     		lsls	r3, r3, #2
 1275 002e 03F00403 		and	r3, r3, #4
 1276              		.loc 2 227 60
 1277 0032 0B43     		orrs	r3, r3, r1
 226:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1278              		.loc 2 226 107
 1279 0034 1A43     		orrs	r2, r2, r3
 226:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1280              		.loc 2 226 30
 1281 0036 F968     		ldr	r1, [r7, #12]
 1282 0038 BB68     		ldr	r3, [r7, #8]
 1283 003a 0133     		adds	r3, r3, #1
 1284 003c DB00     		lsls	r3, r3, #3
 1285 003e 0B44     		add	r3, r3, r1
 1286 0040 5A60     		str	r2, [r3, #4]
 228:../source/FTM.c **** }
 1287              		.loc 2 228 1
 1288 0042 00BF     		nop
 1289 0044 1437     		adds	r7, r7, #20
 1290              		.cfi_def_cfa_offset 4
 1291 0046 BD46     		mov	sp, r7
 1292              		.cfi_def_cfa_register 13
 1293              		@ sp needed
 1294 0048 5DF8047B 		ldr	r7, [sp], #4
 1295              		.cfi_restore 7
 1296              		.cfi_def_cfa_offset 0
 1297 004c 7047     		bx	lr
 1298              		.cfi_endproc
 1299              	.LFE141:
 1301              		.section	.text.FTM_GetOutputCompareEffect,"ax",%progbits
 1302              		.align	1
 1303              		.global	FTM_GetOutputCompareEffect
 1304              		.syntax unified
 1305              		.thumb
 1306              		.thumb_func
 1307              		.fpu fpv4-sp-d16
 1309              	FTM_GetOutputCompareEffect:
 1310              	.LFB142:
 229:../source/FTM.c **** 
 230:../source/FTM.c **** FTMEffect_t FTM_GetOutputCompareEffect (FTM_t ftm, FTMChannel_t channel)
 231:../source/FTM.c **** {
 1311              		.loc 2 231 1
 1312              		.cfi_startproc
 1313              		@ args = 0, pretend = 0, frame = 8
 1314              		@ frame_needed = 1, uses_anonymous_args = 0
 1315              		@ link register save eliminated.
 1316 0000 80B4     		push	{r7}
 1317              		.cfi_def_cfa_offset 4
 1318              		.cfi_offset 7, -4
 1319 0002 83B0     		sub	sp, sp, #12
 1320              		.cfi_def_cfa_offset 16
 1321 0004 00AF     		add	r7, sp, #0
 1322              		.cfi_def_cfa_register 7
 1323 0006 7860     		str	r0, [r7, #4]
 1324 0008 3960     		str	r1, [r7]
 232:../source/FTM.c **** 	return (ftm->CONTROLS[channel].CnSC & (FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_MASK)) >> FTM_CnSC_ELSA_
 1325              		.loc 2 232 32
 1326 000a 7A68     		ldr	r2, [r7, #4]
 1327 000c 3B68     		ldr	r3, [r7]
 1328 000e 0133     		adds	r3, r3, #1
 1329 0010 DB00     		lsls	r3, r3, #3
 1330 0012 1344     		add	r3, r3, r2
 1331 0014 5B68     		ldr	r3, [r3, #4]
 1332              		.loc 2 232 83
 1333 0016 9B08     		lsrs	r3, r3, #2
 1334 0018 DBB2     		uxtb	r3, r3
 1335 001a 03F00303 		and	r3, r3, #3
 1336 001e DBB2     		uxtb	r3, r3
 233:../source/FTM.c **** }
 1337              		.loc 2 233 1
 1338 0020 1846     		mov	r0, r3
 1339 0022 0C37     		adds	r7, r7, #12
 1340              		.cfi_def_cfa_offset 4
 1341 0024 BD46     		mov	sp, r7
 1342              		.cfi_def_cfa_register 13
 1343              		@ sp needed
 1344 0026 5DF8047B 		ldr	r7, [sp], #4
 1345              		.cfi_restore 7
 1346              		.cfi_def_cfa_offset 0
 1347 002a 7047     		bx	lr
 1348              		.cfi_endproc
 1349              	.LFE142:
 1351              		.section	.text.FTM_SetPulseWidthModulationLogic,"ax",%progbits
 1352              		.align	1
 1353              		.global	FTM_SetPulseWidthModulationLogic
 1354              		.syntax unified
 1355              		.thumb
 1356              		.thumb_func
 1357              		.fpu fpv4-sp-d16
 1359              	FTM_SetPulseWidthModulationLogic:
 1360              	.LFB143:
 234:../source/FTM.c **** 
 235:../source/FTM.c **** void FTM_SetPulseWidthModulationLogic (FTM_t ftm, FTMChannel_t channel, FTMLogic_t logic)
 236:../source/FTM.c **** {
 1361              		.loc 2 236 1
 1362              		.cfi_startproc
 1363              		@ args = 0, pretend = 0, frame = 16
 1364              		@ frame_needed = 1, uses_anonymous_args = 0
 1365              		@ link register save eliminated.
 1366 0000 80B4     		push	{r7}
 1367              		.cfi_def_cfa_offset 4
 1368              		.cfi_offset 7, -4
 1369 0002 85B0     		sub	sp, sp, #20
 1370              		.cfi_def_cfa_offset 24
 1371 0004 00AF     		add	r7, sp, #0
 1372              		.cfi_def_cfa_register 7
 1373 0006 F860     		str	r0, [r7, #12]
 1374 0008 B960     		str	r1, [r7, #8]
 1375 000a 1346     		mov	r3, r2
 1376 000c FB71     		strb	r3, [r7, #7]
 237:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1377              		.loc 2 237 55
 1378 000e FA68     		ldr	r2, [r7, #12]
 1379 0010 BB68     		ldr	r3, [r7, #8]
 1380 0012 0133     		adds	r3, r3, #1
 1381 0014 DB00     		lsls	r3, r3, #3
 1382 0016 1344     		add	r3, r3, r2
 1383 0018 5B68     		ldr	r3, [r3, #4]
 1384              		.loc 2 237 61
 1385 001a 23F00C02 		bic	r2, r3, #12
 238:../source/FTM.c **** 				                  (FTM_CnSC_ELSB((logic >> 1) & 0X01) | FTM_CnSC_ELSA((logic >> 0) & 0X01));
 1386              		.loc 2 238 24
 1387 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1388 0020 5B08     		lsrs	r3, r3, #1
 1389 0022 DBB2     		uxtb	r3, r3
 1390 0024 DB00     		lsls	r3, r3, #3
 1391 0026 03F00801 		and	r1, r3, #8
 1392              		.loc 2 238 61
 1393 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1394 002c 9B00     		lsls	r3, r3, #2
 1395 002e 03F00403 		and	r3, r3, #4
 1396              		.loc 2 238 59
 1397 0032 0B43     		orrs	r3, r3, r1
 237:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1398              		.loc 2 237 107
 1399 0034 1A43     		orrs	r2, r2, r3
 237:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1400              		.loc 2 237 30
 1401 0036 F968     		ldr	r1, [r7, #12]
 1402 0038 BB68     		ldr	r3, [r7, #8]
 1403 003a 0133     		adds	r3, r3, #1
 1404 003c DB00     		lsls	r3, r3, #3
 1405 003e 0B44     		add	r3, r3, r1
 1406 0040 5A60     		str	r2, [r3, #4]
 239:../source/FTM.c **** }
 1407              		.loc 2 239 1
 1408 0042 00BF     		nop
 1409 0044 1437     		adds	r7, r7, #20
 1410              		.cfi_def_cfa_offset 4
 1411 0046 BD46     		mov	sp, r7
 1412              		.cfi_def_cfa_register 13
 1413              		@ sp needed
 1414 0048 5DF8047B 		ldr	r7, [sp], #4
 1415              		.cfi_restore 7
 1416              		.cfi_def_cfa_offset 0
 1417 004c 7047     		bx	lr
 1418              		.cfi_endproc
 1419              	.LFE143:
 1421              		.section	.text.FTM_GetPulseWidthModulationLogic,"ax",%progbits
 1422              		.align	1
 1423              		.global	FTM_GetPulseWidthModulationLogic
 1424              		.syntax unified
 1425              		.thumb
 1426              		.thumb_func
 1427              		.fpu fpv4-sp-d16
 1429              	FTM_GetPulseWidthModulationLogic:
 1430              	.LFB144:
 240:../source/FTM.c **** 
 241:../source/FTM.c **** FTMLogic_t FTM_GetPulseWidthModulationLogic (FTM_t ftm, FTMChannel_t channel)
 242:../source/FTM.c **** {
 1431              		.loc 2 242 1
 1432              		.cfi_startproc
 1433              		@ args = 0, pretend = 0, frame = 8
 1434              		@ frame_needed = 1, uses_anonymous_args = 0
 1435              		@ link register save eliminated.
 1436 0000 80B4     		push	{r7}
 1437              		.cfi_def_cfa_offset 4
 1438              		.cfi_offset 7, -4
 1439 0002 83B0     		sub	sp, sp, #12
 1440              		.cfi_def_cfa_offset 16
 1441 0004 00AF     		add	r7, sp, #0
 1442              		.cfi_def_cfa_register 7
 1443 0006 7860     		str	r0, [r7, #4]
 1444 0008 3960     		str	r1, [r7]
 243:../source/FTM.c **** 	return (ftm->CONTROLS[channel].CnSC & (FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_MASK)) >> FTM_CnSC_ELSA_
 1445              		.loc 2 243 32
 1446 000a 7A68     		ldr	r2, [r7, #4]
 1447 000c 3B68     		ldr	r3, [r7]
 1448 000e 0133     		adds	r3, r3, #1
 1449 0010 DB00     		lsls	r3, r3, #3
 1450 0012 1344     		add	r3, r3, r2
 1451 0014 5B68     		ldr	r3, [r3, #4]
 1452              		.loc 2 243 83
 1453 0016 9B08     		lsrs	r3, r3, #2
 1454 0018 DBB2     		uxtb	r3, r3
 1455 001a 03F00303 		and	r3, r3, #3
 1456 001e DBB2     		uxtb	r3, r3
 244:../source/FTM.c **** }
 1457              		.loc 2 244 1
 1458 0020 1846     		mov	r0, r3
 1459 0022 0C37     		adds	r7, r7, #12
 1460              		.cfi_def_cfa_offset 4
 1461 0024 BD46     		mov	sp, r7
 1462              		.cfi_def_cfa_register 13
 1463              		@ sp needed
 1464 0026 5DF8047B 		ldr	r7, [sp], #4
 1465              		.cfi_restore 7
 1466              		.cfi_def_cfa_offset 0
 1467 002a 7047     		bx	lr
 1468              		.cfi_endproc
 1469              	.LFE144:
 1471              		.section	.text.FTM_SetCounter,"ax",%progbits
 1472              		.align	1
 1473              		.global	FTM_SetCounter
 1474              		.syntax unified
 1475              		.thumb
 1476              		.thumb_func
 1477              		.fpu fpv4-sp-d16
 1479              	FTM_SetCounter:
 1480              	.LFB145:
 245:../source/FTM.c **** 
 246:../source/FTM.c **** void FTM_SetCounter (FTM_t ftm, FTMChannel_t channel, FTMData_t data)
 247:../source/FTM.c **** {
 1481              		.loc 2 247 1
 1482              		.cfi_startproc
 1483              		@ args = 0, pretend = 0, frame = 16
 1484              		@ frame_needed = 1, uses_anonymous_args = 0
 1485              		@ link register save eliminated.
 1486 0000 80B4     		push	{r7}
 1487              		.cfi_def_cfa_offset 4
 1488              		.cfi_offset 7, -4
 1489 0002 85B0     		sub	sp, sp, #20
 1490              		.cfi_def_cfa_offset 24
 1491 0004 00AF     		add	r7, sp, #0
 1492              		.cfi_def_cfa_register 7
 1493 0006 F860     		str	r0, [r7, #12]
 1494 0008 B960     		str	r1, [r7, #8]
 1495 000a 1346     		mov	r3, r2
 1496 000c FB80     		strh	r3, [r7, #6]	@ movhi
 248:../source/FTM.c **** 	ftm->CONTROLS[channel].CnV = FTM_CnV_VAL(data);
 1497              		.loc 2 248 31
 1498 000e FA88     		ldrh	r2, [r7, #6]
 1499              		.loc 2 248 29
 1500 0010 F968     		ldr	r1, [r7, #12]
 1501 0012 BB68     		ldr	r3, [r7, #8]
 1502 0014 0133     		adds	r3, r3, #1
 1503 0016 DB00     		lsls	r3, r3, #3
 1504 0018 0B44     		add	r3, r3, r1
 1505 001a 9A60     		str	r2, [r3, #8]
 249:../source/FTM.c **** }
 1506              		.loc 2 249 1
 1507 001c 00BF     		nop
 1508 001e 1437     		adds	r7, r7, #20
 1509              		.cfi_def_cfa_offset 4
 1510 0020 BD46     		mov	sp, r7
 1511              		.cfi_def_cfa_register 13
 1512              		@ sp needed
 1513 0022 5DF8047B 		ldr	r7, [sp], #4
 1514              		.cfi_restore 7
 1515              		.cfi_def_cfa_offset 0
 1516 0026 7047     		bx	lr
 1517              		.cfi_endproc
 1518              	.LFE145:
 1520              		.section	.text.FTM_GetCounter,"ax",%progbits
 1521              		.align	1
 1522              		.global	FTM_GetCounter
 1523              		.syntax unified
 1524              		.thumb
 1525              		.thumb_func
 1526              		.fpu fpv4-sp-d16
 1528              	FTM_GetCounter:
 1529              	.LFB146:
 250:../source/FTM.c **** 
 251:../source/FTM.c **** FTMData_t FTM_GetCounter (FTM_t ftm, FTMChannel_t channel)
 252:../source/FTM.c **** {
 1530              		.loc 2 252 1
 1531              		.cfi_startproc
 1532              		@ args = 0, pretend = 0, frame = 8
 1533              		@ frame_needed = 1, uses_anonymous_args = 0
 1534              		@ link register save eliminated.
 1535 0000 80B4     		push	{r7}
 1536              		.cfi_def_cfa_offset 4
 1537              		.cfi_offset 7, -4
 1538 0002 83B0     		sub	sp, sp, #12
 1539              		.cfi_def_cfa_offset 16
 1540 0004 00AF     		add	r7, sp, #0
 1541              		.cfi_def_cfa_register 7
 1542 0006 7860     		str	r0, [r7, #4]
 1543 0008 3960     		str	r1, [r7]
 253:../source/FTM.c **** 	return ftm->CONTROLS[channel].CnV & FTM_CnV_VAL_MASK;
 1544              		.loc 2 253 31
 1545 000a 7A68     		ldr	r2, [r7, #4]
 1546 000c 3B68     		ldr	r3, [r7]
 1547 000e 0133     		adds	r3, r3, #1
 1548 0010 DB00     		lsls	r3, r3, #3
 1549 0012 1344     		add	r3, r3, r2
 1550 0014 9B68     		ldr	r3, [r3, #8]
 1551              		.loc 2 253 36
 1552 0016 9BB2     		uxth	r3, r3
 254:../source/FTM.c **** }
 1553              		.loc 2 254 1
 1554 0018 1846     		mov	r0, r3
 1555 001a 0C37     		adds	r7, r7, #12
 1556              		.cfi_def_cfa_offset 4
 1557 001c BD46     		mov	sp, r7
 1558              		.cfi_def_cfa_register 13
 1559              		@ sp needed
 1560 001e 5DF8047B 		ldr	r7, [sp], #4
 1561              		.cfi_restore 7
 1562              		.cfi_def_cfa_offset 0
 1563 0022 7047     		bx	lr
 1564              		.cfi_endproc
 1565              	.LFE146:
 1567              		.section	.text.FTM_SetInterruptMode,"ax",%progbits
 1568              		.align	1
 1569              		.global	FTM_SetInterruptMode
 1570              		.syntax unified
 1571              		.thumb
 1572              		.thumb_func
 1573              		.fpu fpv4-sp-d16
 1575              	FTM_SetInterruptMode:
 1576              	.LFB147:
 255:../source/FTM.c **** 
 256:../source/FTM.c **** void FTM_SetInterruptMode (FTM_t ftm, FTMChannel_t channel, bool mode)
 257:../source/FTM.c **** {
 1577              		.loc 2 257 1
 1578              		.cfi_startproc
 1579              		@ args = 0, pretend = 0, frame = 16
 1580              		@ frame_needed = 1, uses_anonymous_args = 0
 1581              		@ link register save eliminated.
 1582 0000 80B4     		push	{r7}
 1583              		.cfi_def_cfa_offset 4
 1584              		.cfi_offset 7, -4
 1585 0002 85B0     		sub	sp, sp, #20
 1586              		.cfi_def_cfa_offset 24
 1587 0004 00AF     		add	r7, sp, #0
 1588              		.cfi_def_cfa_register 7
 1589 0006 F860     		str	r0, [r7, #12]
 1590 0008 B960     		str	r1, [r7, #8]
 1591 000a 1346     		mov	r3, r2
 1592 000c FB71     		strb	r3, [r7, #7]
 258:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~FTM_CnSC_CHIE_MASK) | FTM_CnSC_CHIE(
 1593              		.loc 2 258 55
 1594 000e FA68     		ldr	r2, [r7, #12]
 1595 0010 BB68     		ldr	r3, [r7, #8]
 1596 0012 0133     		adds	r3, r3, #1
 1597 0014 DB00     		lsls	r3, r3, #3
 1598 0016 1344     		add	r3, r3, r2
 1599 0018 5B68     		ldr	r3, [r3, #4]
 1600              		.loc 2 258 61
 1601 001a 23F04002 		bic	r2, r3, #64
 1602              		.loc 2 258 86
 1603 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1604 0020 9B01     		lsls	r3, r3, #6
 1605 0022 03F04003 		and	r3, r3, #64
 1606              		.loc 2 258 84
 1607 0026 1A43     		orrs	r2, r2, r3
 1608              		.loc 2 258 30
 1609 0028 F968     		ldr	r1, [r7, #12]
 1610 002a BB68     		ldr	r3, [r7, #8]
 1611 002c 0133     		adds	r3, r3, #1
 1612 002e DB00     		lsls	r3, r3, #3
 1613 0030 0B44     		add	r3, r3, r1
 1614 0032 5A60     		str	r2, [r3, #4]
 259:../source/FTM.c **** }
 1615              		.loc 2 259 1
 1616 0034 00BF     		nop
 1617 0036 1437     		adds	r7, r7, #20
 1618              		.cfi_def_cfa_offset 4
 1619 0038 BD46     		mov	sp, r7
 1620              		.cfi_def_cfa_register 13
 1621              		@ sp needed
 1622 003a 5DF8047B 		ldr	r7, [sp], #4
 1623              		.cfi_restore 7
 1624              		.cfi_def_cfa_offset 0
 1625 003e 7047     		bx	lr
 1626              		.cfi_endproc
 1627              	.LFE147:
 1629              		.section	.text.FTM_IsInterruptPending,"ax",%progbits
 1630              		.align	1
 1631              		.global	FTM_IsInterruptPending
 1632              		.syntax unified
 1633              		.thumb
 1634              		.thumb_func
 1635              		.fpu fpv4-sp-d16
 1637              	FTM_IsInterruptPending:
 1638              	.LFB148:
 260:../source/FTM.c **** 
 261:../source/FTM.c **** bool FTM_IsInterruptPending (FTM_t ftm, FTMChannel_t channel)
 262:../source/FTM.c **** {
 1639              		.loc 2 262 1
 1640              		.cfi_startproc
 1641              		@ args = 0, pretend = 0, frame = 8
 1642              		@ frame_needed = 1, uses_anonymous_args = 0
 1643              		@ link register save eliminated.
 1644 0000 80B4     		push	{r7}
 1645              		.cfi_def_cfa_offset 4
 1646              		.cfi_offset 7, -4
 1647 0002 83B0     		sub	sp, sp, #12
 1648              		.cfi_def_cfa_offset 16
 1649 0004 00AF     		add	r7, sp, #0
 1650              		.cfi_def_cfa_register 7
 1651 0006 7860     		str	r0, [r7, #4]
 1652 0008 3960     		str	r1, [r7]
 263:../source/FTM.c **** 	return ftm->CONTROLS[channel].CnSC & FTM_CnSC_CHF_MASK;
 1653              		.loc 2 263 31
 1654 000a 7A68     		ldr	r2, [r7, #4]
 1655 000c 3B68     		ldr	r3, [r7]
 1656 000e 0133     		adds	r3, r3, #1
 1657 0010 DB00     		lsls	r3, r3, #3
 1658 0012 1344     		add	r3, r3, r2
 1659 0014 5B68     		ldr	r3, [r3, #4]
 1660              		.loc 2 263 37
 1661 0016 03F08003 		and	r3, r3, #128
 1662 001a 002B     		cmp	r3, #0
 1663 001c 14BF     		ite	ne
 1664 001e 0123     		movne	r3, #1
 1665 0020 0023     		moveq	r3, #0
 1666 0022 DBB2     		uxtb	r3, r3
 264:../source/FTM.c **** }
 1667              		.loc 2 264 1
 1668 0024 1846     		mov	r0, r3
 1669 0026 0C37     		adds	r7, r7, #12
 1670              		.cfi_def_cfa_offset 4
 1671 0028 BD46     		mov	sp, r7
 1672              		.cfi_def_cfa_register 13
 1673              		@ sp needed
 1674 002a 5DF8047B 		ldr	r7, [sp], #4
 1675              		.cfi_restore 7
 1676              		.cfi_def_cfa_offset 0
 1677 002e 7047     		bx	lr
 1678              		.cfi_endproc
 1679              	.LFE148:
 1681              		.section	.text.FTM_ClearInterruptFlag,"ax",%progbits
 1682              		.align	1
 1683              		.global	FTM_ClearInterruptFlag
 1684              		.syntax unified
 1685              		.thumb
 1686              		.thumb_func
 1687              		.fpu fpv4-sp-d16
 1689              	FTM_ClearInterruptFlag:
 1690              	.LFB149:
 265:../source/FTM.c **** 
 266:../source/FTM.c **** void FTM_ClearInterruptFlag (FTM_t ftm, FTMChannel_t channel)
 267:../source/FTM.c **** {
 1691              		.loc 2 267 1
 1692              		.cfi_startproc
 1693              		@ args = 0, pretend = 0, frame = 8
 1694              		@ frame_needed = 1, uses_anonymous_args = 0
 1695              		@ link register save eliminated.
 1696 0000 80B4     		push	{r7}
 1697              		.cfi_def_cfa_offset 4
 1698              		.cfi_offset 7, -4
 1699 0002 83B0     		sub	sp, sp, #12
 1700              		.cfi_def_cfa_offset 16
 1701 0004 00AF     		add	r7, sp, #0
 1702              		.cfi_def_cfa_register 7
 1703 0006 7860     		str	r0, [r7, #4]
 1704 0008 3960     		str	r1, [r7]
 268:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC &= ~FTM_CnSC_CHF_MASK;
 1705              		.loc 2 268 30
 1706 000a 7A68     		ldr	r2, [r7, #4]
 1707 000c 3B68     		ldr	r3, [r7]
 1708 000e 0133     		adds	r3, r3, #1
 1709 0010 DB00     		lsls	r3, r3, #3
 1710 0012 1344     		add	r3, r3, r2
 1711 0014 5B68     		ldr	r3, [r3, #4]
 1712 0016 23F08002 		bic	r2, r3, #128
 1713 001a 7968     		ldr	r1, [r7, #4]
 1714 001c 3B68     		ldr	r3, [r7]
 1715 001e 0133     		adds	r3, r3, #1
 1716 0020 DB00     		lsls	r3, r3, #3
 1717 0022 0B44     		add	r3, r3, r1
 1718 0024 5A60     		str	r2, [r3, #4]
 269:../source/FTM.c **** }
 1719              		.loc 2 269 1
 1720 0026 00BF     		nop
 1721 0028 0C37     		adds	r7, r7, #12
 1722              		.cfi_def_cfa_offset 4
 1723 002a BD46     		mov	sp, r7
 1724              		.cfi_def_cfa_register 13
 1725              		@ sp needed
 1726 002c 5DF8047B 		ldr	r7, [sp], #4
 1727              		.cfi_restore 7
 1728              		.cfi_def_cfa_offset 0
 1729 0030 7047     		bx	lr
 1730              		.cfi_endproc
 1731              	.LFE149:
 1733              		.section	.bss.state.7228,"aw",%nobits
 1736              	state.7228:
 1737 0000 00       		.space	1
 1738              		.section	.bss.med1.7225,"aw",%nobits
 1739              		.align	1
 1742              	med1.7225:
 1743 0000 0000     		.space	2
 1744              		.section	.bss.med2.7226,"aw",%nobits
 1745              		.align	1
 1748              	med2.7226:
 1749 0000 0000     		.space	2
 1750              		.section	.bss.med.7227,"aw",%nobits
 1751              		.align	1
 1754              	med.7227:
 1755 0000 0000     		.space	2
 1756              		.text
 1757              	.Letext0:
 1758              		.file 3 "/usr/local/mcuxpressoide-11.0.0_2516/ide/plugins/com.nxp.mcuxpresso.tools.linux_11.0.0.20
 1759              		.file 4 "/usr/local/mcuxpressoide-11.0.0_2516/ide/plugins/com.nxp.mcuxpresso.tools.linux_11.0.0.20
 1760              		.file 5 "/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/MK64F12.h"
 1761              		.file 6 "/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_IC/CMSIS/system_MK64F12.h"
 1762              		.file 7 "../source/FTM.h"
 1763              		.file 8 "../source/PORT.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 FTM.c
     /tmp/ccL4ixpE.s:18     .text.NVIC_EnableIRQ:0000000000000000 $t
     /tmp/ccL4ixpE.s:25     .text.NVIC_EnableIRQ:0000000000000000 NVIC_EnableIRQ
     /tmp/ccL4ixpE.s:70     .text.NVIC_EnableIRQ:0000000000000030 $d
     /tmp/ccL4ixpE.s:79     .data.OC_Delta:0000000000000000 OC_Delta
     /tmp/ccL4ixpE.s:76     .data.OC_Delta:0000000000000000 $d
     /tmp/ccL4ixpE.s:82     .text.FTM0_IRQHandler:0000000000000000 $t
     /tmp/ccL4ixpE.s:89     .text.FTM0_IRQHandler:0000000000000000 FTM0_IRQHandler
     /tmp/ccL4ixpE.s:180    .text.OC_ISR:0000000000000000 OC_ISR
     /tmp/ccL4ixpE.s:128    .text.FTM3_IRQHandler:0000000000000000 $t
     /tmp/ccL4ixpE.s:135    .text.FTM3_IRQHandler:0000000000000000 FTM3_IRQHandler
     /tmp/ccL4ixpE.s:235    .text.IC_ISR:0000000000000000 IC_ISR
     /tmp/ccL4ixpE.s:173    .text.OC_ISR:0000000000000000 $t
     /tmp/ccL4ixpE.s:1689   .text.FTM_ClearInterruptFlag:0000000000000000 FTM_ClearInterruptFlag
     /tmp/ccL4ixpE.s:1528   .text.FTM_GetCounter:0000000000000000 FTM_GetCounter
     /tmp/ccL4ixpE.s:1479   .text.FTM_SetCounter:0000000000000000 FTM_SetCounter
     /tmp/ccL4ixpE.s:221    .text.OC_ISR:0000000000000038 $d
     /tmp/ccL4ixpE.s:228    .text.IC_ISR:0000000000000000 $t
     /tmp/ccL4ixpE.s:309    .text.IC_ISR:0000000000000060 $d
     /tmp/ccL4ixpE.s:1736   .bss.state.7228:0000000000000000 state.7228
     /tmp/ccL4ixpE.s:1742   .bss.med1.7225:0000000000000000 med1.7225
     /tmp/ccL4ixpE.s:1748   .bss.med2.7226:0000000000000000 med2.7226
     /tmp/ccL4ixpE.s:1754   .bss.med.7227:0000000000000000 med.7227
     /tmp/ccL4ixpE.s:318    .text.FTM_Init:0000000000000000 $t
     /tmp/ccL4ixpE.s:325    .text.FTM_Init:0000000000000000 FTM_Init
     /tmp/ccL4ixpE.s:443    .text.IC_Init:0000000000000000 IC_Init
     /tmp/ccL4ixpE.s:427    .text.FTM_Init:00000000000000c4 $d
     /tmp/ccL4ixpE.s:436    .text.IC_Init:0000000000000000 $t
     /tmp/ccL4ixpE.s:624    .text.FTM_SetPrescaler:0000000000000000 FTM_SetPrescaler
     /tmp/ccL4ixpE.s:999    .text.FTM_SetWorkingMode:0000000000000000 FTM_SetWorkingMode
     /tmp/ccL4ixpE.s:1239   .text.FTM_SetOutputCompareEffect:0000000000000000 FTM_SetOutputCompareEffect
     /tmp/ccL4ixpE.s:1575   .text.FTM_SetInterruptMode:0000000000000000 FTM_SetInterruptMode
     /tmp/ccL4ixpE.s:770    .text.FTM_StartClock:0000000000000000 FTM_StartClock
     /tmp/ccL4ixpE.s:1119   .text.FTM_SetInputCaptureEdge:0000000000000000 FTM_SetInputCaptureEdge
     /tmp/ccL4ixpE.s:609    .text.IC_Init:0000000000000114 $d
     /tmp/ccL4ixpE.s:617    .text.FTM_SetPrescaler:0000000000000000 $t
     /tmp/ccL4ixpE.s:669    .text.FTM_SetModulus:0000000000000000 $t
     /tmp/ccL4ixpE.s:676    .text.FTM_SetModulus:0000000000000000 FTM_SetModulus
     /tmp/ccL4ixpE.s:721    .text.FTM_GetModulus:0000000000000000 $t
     /tmp/ccL4ixpE.s:728    .text.FTM_GetModulus:0000000000000000 FTM_GetModulus
     /tmp/ccL4ixpE.s:763    .text.FTM_StartClock:0000000000000000 $t
     /tmp/ccL4ixpE.s:806    .text.FTM_StopClock:0000000000000000 $t
     /tmp/ccL4ixpE.s:813    .text.FTM_StopClock:0000000000000000 FTM_StopClock
     /tmp/ccL4ixpE.s:849    .text.FTM_SetOverflowMode:0000000000000000 $t
     /tmp/ccL4ixpE.s:856    .text.FTM_SetOverflowMode:0000000000000000 FTM_SetOverflowMode
     /tmp/ccL4ixpE.s:902    .text.FTM_IsOverflowPending:0000000000000000 $t
     /tmp/ccL4ixpE.s:909    .text.FTM_IsOverflowPending:0000000000000000 FTM_IsOverflowPending
     /tmp/ccL4ixpE.s:949    .text.FTM_ClearOverflowFlag:0000000000000000 $t
     /tmp/ccL4ixpE.s:956    .text.FTM_ClearOverflowFlag:0000000000000000 FTM_ClearOverflowFlag
     /tmp/ccL4ixpE.s:992    .text.FTM_SetWorkingMode:0000000000000000 $t
     /tmp/ccL4ixpE.s:1062   .text.FTM_GetWorkingMode:0000000000000000 $t
     /tmp/ccL4ixpE.s:1069   .text.FTM_GetWorkingMode:0000000000000000 FTM_GetWorkingMode
     /tmp/ccL4ixpE.s:1112   .text.FTM_SetInputCaptureEdge:0000000000000000 $t
     /tmp/ccL4ixpE.s:1182   .text.FTM_GetInputCaptureEdge:0000000000000000 $t
     /tmp/ccL4ixpE.s:1189   .text.FTM_GetInputCaptureEdge:0000000000000000 FTM_GetInputCaptureEdge
     /tmp/ccL4ixpE.s:1232   .text.FTM_SetOutputCompareEffect:0000000000000000 $t
     /tmp/ccL4ixpE.s:1302   .text.FTM_GetOutputCompareEffect:0000000000000000 $t
     /tmp/ccL4ixpE.s:1309   .text.FTM_GetOutputCompareEffect:0000000000000000 FTM_GetOutputCompareEffect
     /tmp/ccL4ixpE.s:1352   .text.FTM_SetPulseWidthModulationLogic:0000000000000000 $t
     /tmp/ccL4ixpE.s:1359   .text.FTM_SetPulseWidthModulationLogic:0000000000000000 FTM_SetPulseWidthModulationLogic
     /tmp/ccL4ixpE.s:1422   .text.FTM_GetPulseWidthModulationLogic:0000000000000000 $t
     /tmp/ccL4ixpE.s:1429   .text.FTM_GetPulseWidthModulationLogic:0000000000000000 FTM_GetPulseWidthModulationLogic
     /tmp/ccL4ixpE.s:1472   .text.FTM_SetCounter:0000000000000000 $t
     /tmp/ccL4ixpE.s:1521   .text.FTM_GetCounter:0000000000000000 $t
     /tmp/ccL4ixpE.s:1568   .text.FTM_SetInterruptMode:0000000000000000 $t
     /tmp/ccL4ixpE.s:1630   .text.FTM_IsInterruptPending:0000000000000000 $t
     /tmp/ccL4ixpE.s:1637   .text.FTM_IsInterruptPending:0000000000000000 FTM_IsInterruptPending
     /tmp/ccL4ixpE.s:1682   .text.FTM_ClearInterruptFlag:0000000000000000 $t
     /tmp/ccL4ixpE.s:1737   .bss.state.7228:0000000000000000 $d
     /tmp/ccL4ixpE.s:1739   .bss.med1.7225:0000000000000000 $d
     /tmp/ccL4ixpE.s:1745   .bss.med2.7226:0000000000000000 $d
     /tmp/ccL4ixpE.s:1751   .bss.med.7227:0000000000000000 $d
                           .group:0000000000000000 wm4.0.e9a4c502d1288a7f4530c6554342258b
                           .group:0000000000000000 wm4.redlib_version.h.16.f905717e4b3a91dcbdbb631865150df4
                           .group:0000000000000000 wm4.libconfigarm.h.19.34723c94cbd19598192aa6b1e87fca41
                           .group:0000000000000000 wm4.stdint.h.31.58198de4ea930fb897655479091e17c7
                           .group:0000000000000000 wm4.stdbool.h.15.fddf1cb2402fd739d8e2516677869231
                           .group:0000000000000000 wm4.fsl_device_registers.h.32.f10b25a7fd7ad45b9a40904c33f28816
                           .group:0000000000000000 wm4.MK64F12.h.105.e884e5c80776532d2ec0f5c21e2ea7cb
                           .group:0000000000000000 wm4.core_cm4.h.42.42f38327ee0970d80f60117e6a3ba2b0
                           .group:0000000000000000 wm4.cmsis_gcc.h.36.39970cb43ce4b53c82644a1f9bc2eab9
                           .group:0000000000000000 wm4.core_cm4.h.223.7b48c9958ef5573320c4765074c8b0ce
                           .group:0000000000000000 wm4.system_MK64F12.h.109.c6d21568e03be21b21c922eb7345d6e3
                           .group:0000000000000000 wm4.MK64F12.h.475.cafa8e1e521f96f0b72de286863a6df7
                           .group:0000000000000000 wm4.MK64F12_features.h.92.512cea46d882153168efeec0bc3a9da7
                           .group:0000000000000000 wm4.hardware.h.27.0531344360c1b4ef1fba1263e2a4c488
                           .group:0000000000000000 wm4.FTM.h.50.04eb788318ca2ef1fa89a1632cdd5465
                           .group:0000000000000000 wm4.GPIO.h.3.3ad5afaee119954e5c1de4410a35f962

UNDEFINED SYMBOLS
GPIO_Toggle
PORT_Configure2
GPIO_SetDirection
