#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Fri Sep 18 00:00:56 2015
# Process ID: 15878
# Log file: /home/thnguyn2/source_code/ECE_527_MP/vivado.log
# Journal file: /home/thnguyn2/source_code/ECE_527_MP/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/thnguyn2/source_code/ECE_527_MP/mp2/OLED_IP/OLED_porting_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thnguyn2/source_code/ECE_527_MP/mp2/OLED_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.1/data/ip'.
close_project
****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/thnguyn2/source_code/ECE_527_MP/mp2/OLED_IP/OLED_porting_2.hw/webtalk/labtool_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2061490106 -regid "211083026_1777510696_210611924_361" -xml /home/thnguyn2/source_code/ECE_527_MP/mp2/OLED_IP/OLED_porting_..."
    (file "/home/thnguyn2/source_code/ECE_527_MP/mp2/OLED_IP/OLED_porting_2.hw/webtalk/labtool_webtalk.tcl" line 26)
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 17 23:49:23 2015...
open_project /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.1/data/ip'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: partA_wrapper
ERROR: [Synth 8-2715] syntax error near o2_io_i [/home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/imports/hdl/partA_wrapper.v:18]
INFO: [Synth 8-2350] module partA_wrapper ignored due to previous errors [/home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/imports/hdl/partA_wrapper.v:12]
Failed to read verilog '/home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/imports/hdl/partA_wrapper.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/imports/hdl/partA_wrapper.v" into library work [/home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/imports/hdl/partA_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/bd/partA/hdl/partA.v" into library work [/home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/bd/partA/hdl/partA.v:1]
[Fri Sep 18 00:10:22 2015] Launched synth_1...
Run output will be captured here: /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.runs/synth_1/runme.log
open_bd_design {/home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/bd/partA/partA.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <partA> from BD file </home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/bd/partA/partA.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5955.035 ; gain = 25.043 ; free physical = 2759 ; free virtual = 11630
launch_runs impl_1 -jobs 4
[Fri Sep 18 00:11:32 2015] Launched impl_1...
Run output will be captured here: /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -jobs 4
[Fri Sep 18 00:11:37 2015] Launched impl_1...
Run output will be captured here: /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1 blk_mem_gen_0_impl_1 -jobs 4
[Fri Sep 18 00:12:55 2015] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.runs/blk_mem_gen_0_synth_1/runme.log
[Fri Sep 18 00:12:55 2015] Launched blk_mem_gen_0_synth_1, blk_mem_gen_0_impl_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.runs/blk_mem_gen_0_synth_1/runme.log
blk_mem_gen_0_impl_1: /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.runs/blk_mem_gen_0_impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/thnguyn2/source_code/ECE_527_MP/mp2/OLED_IP/OLED_porting_2.srcs [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thnguyn2/source_code/ECE_527_MP/mp2/OLED_IP/OLED_porting_2.srcs'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_ip -name OLED_ip -vendor Tan_Enyu -library OLED_ip -version 1.0 -module_name OLED_ip_0
generate_target {instantiation_template} [get_files /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/ip/OLED_ip_0/OLED_ip_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'OLED_ip_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/ip/OLED_ip_0/OLED_ip_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'OLED_ip_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'OLED_ip_0'...
INFO: [Common 17-365] Interrupt caught but 'generate_target' cannot be canceled. Please wait for command to finish.
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 6004.555 ; gain = 7.910 ; free physical = 1616 ; free virtual = 10940
INFO: [Common 17-681] Processing pending cancel.
INFO: [Vivado 12-3734] generate_target is canceled
set_property generate_synth_checkpoint false [get_files  /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/ip/OLED_ip_0/OLED_ip_0.xci]
generate_target all [get_files  /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/ip/OLED_ip_0/OLED_ip_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'OLED_ip_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'OLED_ip_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'OLED_ip_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'OLED_ip_0/charLib'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'charLib' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'OLED_ip_0/charLib'...
reset_target all [get_files  /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
delete_ip_run [get_files -of_objects [get_fileset blk_mem_gen_0] /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [Project 1-386] Moving file '/home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
update_compile_order -fileset sources_1
generate_target all [get_files  /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'blk_mem_gen_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_run -jobs 4 blk_mem_gen_0_synth_1
[Fri Sep 18 00:17:05 2015] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.runs/blk_mem_gen_0_synth_1/runme.log
set_property generate_synth_checkpoint true [get_files  /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/ip/OLED_ip_0/OLED_ip_0.xci]
generate_target all [get_files  /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/ip/OLED_ip_0/OLED_ip_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'OLED_ip_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'OLED_ip_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'OLED_ip_0'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'OLED_ip_0/charLib'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'OLED_ip_0/charLib'. Target already exists and is up to date.
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/ip/OLED_ip_0/OLED_ip_0.xci]
launch_run -jobs 4 OLED_ip_0_synth_1
[Fri Sep 18 00:17:27 2015] Launched OLED_ip_0_synth_1...
Run output will be captured here: /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.runs/OLED_ip_0_synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
