;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LED */
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

/* X_axis */
X_axis__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
X_axis__0__MASK EQU 0x40
X_axis__0__PC EQU CYREG_PRT0_PC6
X_axis__0__PORT EQU 0
X_axis__0__SHIFT EQU 6
X_axis__AG EQU CYREG_PRT0_AG
X_axis__AMUX EQU CYREG_PRT0_AMUX
X_axis__BIE EQU CYREG_PRT0_BIE
X_axis__BIT_MASK EQU CYREG_PRT0_BIT_MASK
X_axis__BYP EQU CYREG_PRT0_BYP
X_axis__CTL EQU CYREG_PRT0_CTL
X_axis__DM0 EQU CYREG_PRT0_DM0
X_axis__DM1 EQU CYREG_PRT0_DM1
X_axis__DM2 EQU CYREG_PRT0_DM2
X_axis__DR EQU CYREG_PRT0_DR
X_axis__INP_DIS EQU CYREG_PRT0_INP_DIS
X_axis__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
X_axis__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
X_axis__LCD_EN EQU CYREG_PRT0_LCD_EN
X_axis__MASK EQU 0x40
X_axis__PORT EQU 0
X_axis__PRT EQU CYREG_PRT0_PRT
X_axis__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
X_axis__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
X_axis__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
X_axis__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
X_axis__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
X_axis__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
X_axis__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
X_axis__PS EQU CYREG_PRT0_PS
X_axis__SHIFT EQU 6
X_axis__SLW EQU CYREG_PRT0_SLW

/* Y_axis */
Y_axis__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Y_axis__0__MASK EQU 0x80
Y_axis__0__PC EQU CYREG_PRT0_PC7
Y_axis__0__PORT EQU 0
Y_axis__0__SHIFT EQU 7
Y_axis__AG EQU CYREG_PRT0_AG
Y_axis__AMUX EQU CYREG_PRT0_AMUX
Y_axis__BIE EQU CYREG_PRT0_BIE
Y_axis__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Y_axis__BYP EQU CYREG_PRT0_BYP
Y_axis__CTL EQU CYREG_PRT0_CTL
Y_axis__DM0 EQU CYREG_PRT0_DM0
Y_axis__DM1 EQU CYREG_PRT0_DM1
Y_axis__DM2 EQU CYREG_PRT0_DM2
Y_axis__DR EQU CYREG_PRT0_DR
Y_axis__INP_DIS EQU CYREG_PRT0_INP_DIS
Y_axis__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Y_axis__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Y_axis__LCD_EN EQU CYREG_PRT0_LCD_EN
Y_axis__MASK EQU 0x80
Y_axis__PORT EQU 0
Y_axis__PRT EQU CYREG_PRT0_PRT
Y_axis__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Y_axis__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Y_axis__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Y_axis__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Y_axis__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Y_axis__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Y_axis__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Y_axis__PS EQU CYREG_PRT0_PS
Y_axis__SHIFT EQU 7
Y_axis__SLW EQU CYREG_PRT0_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* SineWaveX */
SineWaveX_BuffAmp_ABuf__CR EQU CYREG_OPAMP1_CR
SineWaveX_BuffAmp_ABuf__MX EQU CYREG_OPAMP1_MX
SineWaveX_BuffAmp_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
SineWaveX_BuffAmp_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
SineWaveX_BuffAmp_ABuf__PM_ACT_MSK EQU 0x02
SineWaveX_BuffAmp_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
SineWaveX_BuffAmp_ABuf__PM_STBY_MSK EQU 0x02
SineWaveX_BuffAmp_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
SineWaveX_BuffAmp_ABuf__SW EQU CYREG_OPAMP1_SW
SineWaveX_BuffAmp_ABuf__TR0 EQU CYREG_OPAMP1_TR0
SineWaveX_BuffAmp_ABuf__TR1 EQU CYREG_OPAMP1_TR1
SineWaveX_DacClk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SineWaveX_DacClk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SineWaveX_DacClk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SineWaveX_DacClk__CFG2_SRC_SEL_MASK EQU 0x07
SineWaveX_DacClk__INDEX EQU 0x01
SineWaveX_DacClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SineWaveX_DacClk__PM_ACT_MSK EQU 0x02
SineWaveX_DacClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SineWaveX_DacClk__PM_STBY_MSK EQU 0x02
SineWaveX_VDAC8_viDAC8__CR0 EQU CYREG_DAC3_CR0
SineWaveX_VDAC8_viDAC8__CR1 EQU CYREG_DAC3_CR1
SineWaveX_VDAC8_viDAC8__D EQU CYREG_DAC3_D
SineWaveX_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
SineWaveX_VDAC8_viDAC8__PM_ACT_MSK EQU 0x08
SineWaveX_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
SineWaveX_VDAC8_viDAC8__PM_STBY_MSK EQU 0x08
SineWaveX_VDAC8_viDAC8__STROBE EQU CYREG_DAC3_STROBE
SineWaveX_VDAC8_viDAC8__SW0 EQU CYREG_DAC3_SW0
SineWaveX_VDAC8_viDAC8__SW2 EQU CYREG_DAC3_SW2
SineWaveX_VDAC8_viDAC8__SW3 EQU CYREG_DAC3_SW3
SineWaveX_VDAC8_viDAC8__SW4 EQU CYREG_DAC3_SW4
SineWaveX_VDAC8_viDAC8__TR EQU CYREG_DAC3_TR
SineWaveX_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
SineWaveX_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
SineWaveX_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
SineWaveX_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
SineWaveX_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
SineWaveX_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
SineWaveX_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
SineWaveX_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
SineWaveX_VDAC8_viDAC8__TST EQU CYREG_DAC3_TST
SineWaveX_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
SineWaveX_Wave1_DMA__DRQ_NUMBER EQU 0
SineWaveX_Wave1_DMA__NUMBEROF_TDS EQU 0
SineWaveX_Wave1_DMA__PRIORITY EQU 2
SineWaveX_Wave1_DMA__TERMIN_EN EQU 0
SineWaveX_Wave1_DMA__TERMIN_SEL EQU 0
SineWaveX_Wave1_DMA__TERMOUT0_EN EQU 0
SineWaveX_Wave1_DMA__TERMOUT0_SEL EQU 0
SineWaveX_Wave1_DMA__TERMOUT1_EN EQU 0
SineWaveX_Wave1_DMA__TERMOUT1_SEL EQU 0
SineWaveX_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
SineWaveX_Wave2_DMA__DRQ_NUMBER EQU 1
SineWaveX_Wave2_DMA__NUMBEROF_TDS EQU 0
SineWaveX_Wave2_DMA__PRIORITY EQU 2
SineWaveX_Wave2_DMA__TERMIN_EN EQU 0
SineWaveX_Wave2_DMA__TERMIN_SEL EQU 0
SineWaveX_Wave2_DMA__TERMOUT0_EN EQU 0
SineWaveX_Wave2_DMA__TERMOUT0_SEL EQU 0
SineWaveX_Wave2_DMA__TERMOUT1_EN EQU 0
SineWaveX_Wave2_DMA__TERMOUT1_SEL EQU 0

/* SineWaveY */
SineWaveY_BuffAmp_ABuf__CR EQU CYREG_OPAMP2_CR
SineWaveY_BuffAmp_ABuf__MX EQU CYREG_OPAMP2_MX
SineWaveY_BuffAmp_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
SineWaveY_BuffAmp_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
SineWaveY_BuffAmp_ABuf__PM_ACT_MSK EQU 0x04
SineWaveY_BuffAmp_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
SineWaveY_BuffAmp_ABuf__PM_STBY_MSK EQU 0x04
SineWaveY_BuffAmp_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
SineWaveY_BuffAmp_ABuf__SW EQU CYREG_OPAMP2_SW
SineWaveY_BuffAmp_ABuf__TR0 EQU CYREG_OPAMP2_TR0
SineWaveY_BuffAmp_ABuf__TR1 EQU CYREG_OPAMP2_TR1
SineWaveY_DacClk__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
SineWaveY_DacClk__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
SineWaveY_DacClk__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
SineWaveY_DacClk__CFG2_SRC_SEL_MASK EQU 0x07
SineWaveY_DacClk__INDEX EQU 0x02
SineWaveY_DacClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SineWaveY_DacClk__PM_ACT_MSK EQU 0x04
SineWaveY_DacClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SineWaveY_DacClk__PM_STBY_MSK EQU 0x04
SineWaveY_VDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
SineWaveY_VDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
SineWaveY_VDAC8_viDAC8__D EQU CYREG_DAC2_D
SineWaveY_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
SineWaveY_VDAC8_viDAC8__PM_ACT_MSK EQU 0x04
SineWaveY_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
SineWaveY_VDAC8_viDAC8__PM_STBY_MSK EQU 0x04
SineWaveY_VDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
SineWaveY_VDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
SineWaveY_VDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
SineWaveY_VDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
SineWaveY_VDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
SineWaveY_VDAC8_viDAC8__TR EQU CYREG_DAC2_TR
SineWaveY_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
SineWaveY_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
SineWaveY_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
SineWaveY_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
SineWaveY_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
SineWaveY_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
SineWaveY_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
SineWaveY_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
SineWaveY_VDAC8_viDAC8__TST EQU CYREG_DAC2_TST
SineWaveY_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
SineWaveY_Wave1_DMA__DRQ_NUMBER EQU 2
SineWaveY_Wave1_DMA__NUMBEROF_TDS EQU 0
SineWaveY_Wave1_DMA__PRIORITY EQU 2
SineWaveY_Wave1_DMA__TERMIN_EN EQU 0
SineWaveY_Wave1_DMA__TERMIN_SEL EQU 0
SineWaveY_Wave1_DMA__TERMOUT0_EN EQU 0
SineWaveY_Wave1_DMA__TERMOUT0_SEL EQU 0
SineWaveY_Wave1_DMA__TERMOUT1_EN EQU 0
SineWaveY_Wave1_DMA__TERMOUT1_SEL EQU 0
SineWaveY_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
SineWaveY_Wave2_DMA__DRQ_NUMBER EQU 3
SineWaveY_Wave2_DMA__NUMBEROF_TDS EQU 0
SineWaveY_Wave2_DMA__PRIORITY EQU 2
SineWaveY_Wave2_DMA__TERMIN_EN EQU 0
SineWaveY_Wave2_DMA__TERMIN_SEL EQU 0
SineWaveY_Wave2_DMA__TERMOUT0_EN EQU 0
SineWaveY_Wave2_DMA__TERMOUT0_SEL EQU 0
SineWaveY_Wave2_DMA__TERMOUT1_EN EQU 0
SineWaveY_Wave2_DMA__TERMOUT1_SEL EQU 0

/* Switch_Input */
Switch_Input__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Switch_Input__0__MASK EQU 0x04
Switch_Input__0__PC EQU CYREG_PRT2_PC2
Switch_Input__0__PORT EQU 2
Switch_Input__0__SHIFT EQU 2
Switch_Input__AG EQU CYREG_PRT2_AG
Switch_Input__AMUX EQU CYREG_PRT2_AMUX
Switch_Input__BIE EQU CYREG_PRT2_BIE
Switch_Input__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Switch_Input__BYP EQU CYREG_PRT2_BYP
Switch_Input__CTL EQU CYREG_PRT2_CTL
Switch_Input__DM0 EQU CYREG_PRT2_DM0
Switch_Input__DM1 EQU CYREG_PRT2_DM1
Switch_Input__DM2 EQU CYREG_PRT2_DM2
Switch_Input__DR EQU CYREG_PRT2_DR
Switch_Input__INP_DIS EQU CYREG_PRT2_INP_DIS
Switch_Input__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Switch_Input__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Switch_Input__LCD_EN EQU CYREG_PRT2_LCD_EN
Switch_Input__MASK EQU 0x04
Switch_Input__PORT EQU 2
Switch_Input__PRT EQU CYREG_PRT2_PRT
Switch_Input__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Switch_Input__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Switch_Input__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Switch_Input__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Switch_Input__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Switch_Input__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Switch_Input__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Switch_Input__PS EQU CYREG_PRT2_PS
Switch_Input__SHIFT EQU 2
Switch_Input__SLW EQU CYREG_PRT2_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU0_INTTYPE0
Dedicated_Output__MASK EQU 0x01
Dedicated_Output__PC EQU CYREG_PRT0_PC0
Dedicated_Output__PORT EQU 0
Dedicated_Output__SHIFT EQU 0
Dedicated_Output_1__INTTYPE EQU CYREG_PICU3_INTTYPE6
Dedicated_Output_1__MASK EQU 0x40
Dedicated_Output_1__PC EQU CYREG_PRT3_PC6
Dedicated_Output_1__PORT EQU 3
Dedicated_Output_1__SHIFT EQU 6
DMA_CHANNELS_USED__MASK0 EQU 0x0000000F
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
