{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653219698261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653219698261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 19:41:38 2022 " "Processing started: Sun May 22 19:41:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653219698261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653219698261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Paint -c VGA_Paint " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Paint -c VGA_Paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653219698261 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653219698626 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653219698627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_paint.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_paint.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Paint " "Found entity 1: VGA_Paint" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653219704394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653219704394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_paint_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_paint_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Paint_tb " "Found entity 1: VGA_Paint_tb" {  } { { "VGA_Paint_tb.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653219704397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653219704397 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Paint " "Elaborating entity \"VGA_Paint\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653219704418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(26) " "Verilog HDL assignment warning at VGA_Paint.v(26): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653219704419 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(29) " "Verilog HDL assignment warning at VGA_Paint.v(29): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653219704420 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_Paint.v(45) " "Verilog HDL assignment warning at VGA_Paint.v(45): truncated value with size 32 to match size of target (3)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653219704420 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RGB VGA_Paint.v(44) " "Verilog HDL Always Construct warning at VGA_Paint.v(44): inferring latch(es) for variable \"RGB\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653219704420 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 VGA_Paint.v(55) " "Verilog HDL assignment warning at VGA_Paint.v(55): truncated value with size 32 to match size of target (22)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653219704420 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 VGA_Paint.v(56) " "Verilog HDL assignment warning at VGA_Paint.v(56): truncated value with size 32 to match size of target (21)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653219704420 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[0\] VGA_Paint.v(44) " "Inferred latch for \"RGB\[0\]\" at VGA_Paint.v(44)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653219704420 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[1\] VGA_Paint.v(44) " "Inferred latch for \"RGB\[1\]\" at VGA_Paint.v(44)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653219704420 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[2\] VGA_Paint.v(44) " "Inferred latch for \"RGB\[2\]\" at VGA_Paint.v(44)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653219704420 "|VGA_Paint"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw1/VGA_Paint.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653219704952 "|VGA_Paint|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653219704952 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653219705017 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653219705405 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653219705405 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "387 " "Implemented 387 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653219705468 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653219705468 ""} { "Info" "ICUT_CUT_TM_LCELLS" "344 " "Implemented 344 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653219705468 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1653219705468 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653219705468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653219705478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 19:41:45 2022 " "Processing ended: Sun May 22 19:41:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653219705478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653219705478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653219705478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653219705478 ""}
