// Seed: 3914838052
module module_0 ();
  parameter id_1 = 1;
  assign module_1.id_3 = 0;
  logic [-1 : (  1  &&  1  )] id_2 = -id_1;
  assign id_2 = id_2;
  wire id_3;
  assign module_2.id_22 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  tri0  id_3,
    input  uwire id_4,
    output wire  id_5,
    input  uwire id_6
);
  always @(posedge id_6 - -1 or posedge id_4) release id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    output tri1 id_1,
    output tri0 id_2,
    output wand id_3,
    input wire id_4,
    input uwire id_5,
    input wand id_6,
    output wand id_7,
    input wand id_8,
    input tri0 id_9,
    input wand id_10,
    output uwire id_11,
    input supply1 id_12,
    output wand id_13,
    input wor id_14,
    input supply0 id_15,
    input uwire id_16,
    output tri1 id_17,
    input tri id_18,
    input tri0 id_19,
    input tri1 id_20,
    input supply0 id_21,
    output wand id_22,
    input wor id_23,
    output uwire id_24,
    output uwire id_25,
    output wire id_26
);
  wire id_28;
  module_0 modCall_1 ();
  always begin : LABEL_0
    $unsigned(60);
    ;
  end
endmodule
