

================================================================
== Vitis HLS Report for 'AxiStream2Axi_Pipeline_MMIterOutLoop2'
================================================================
* Date:           Fri Sep  6 14:01:33 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histoframe_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        4|   172803|  13.332 ns|  0.576 ms|    4|  172803|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- MMIterOutLoop2  |        2|   172801|         3|          1|          1|  1 ~ 172800|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      48|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     153|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     153|     102|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln840_fu_108_p2               |         +|   0|  0|  26|          19|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_fu_102_p2             |      icmp|   0|  0|  14|          19|          19|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  48|          42|          25|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_1   |   9|          2|   19|         38|
    |gmem2_blk_n_W            |   9|          2|    1|          2|
    |i_V_fu_60                |   9|          2|   19|         38|
    |ldata1_blk_n             |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   42|         84|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_V_fu_60                         |   19|   0|   19|          0|
    |icmp_ln1027_reg_136               |    1|   0|    1|          0|
    |ldata1_read_reg_145               |  128|   0|  128|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  153|   0|  153|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  AxiStream2Axi_Pipeline_MMIterOutLoop2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  AxiStream2Axi_Pipeline_MMIterOutLoop2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  AxiStream2Axi_Pipeline_MMIterOutLoop2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  AxiStream2Axi_Pipeline_MMIterOutLoop2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  AxiStream2Axi_Pipeline_MMIterOutLoop2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  AxiStream2Axi_Pipeline_MMIterOutLoop2|  return value|
|ldata1_dout            |   in|  128|     ap_fifo|                                 ldata1|       pointer|
|ldata1_num_data_valid  |   in|    2|     ap_fifo|                                 ldata1|       pointer|
|ldata1_fifo_cap        |   in|    2|     ap_fifo|                                 ldata1|       pointer|
|ldata1_empty_n         |   in|    1|     ap_fifo|                                 ldata1|       pointer|
|ldata1_read            |  out|    1|     ap_fifo|                                 ldata1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|  128|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|   16|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|  128|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RFIFONUM   |   in|    9|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|                                  gmem2|       pointer|
|sext_ln1332            |   in|   60|     ap_none|                            sext_ln1332|        scalar|
|p_read                 |   in|   19|     ap_none|                                 p_read|        scalar|
+-----------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 6 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_3 = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %p_read"   --->   Operation 7 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1332_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln1332"   --->   Operation 8 'read' 'sext_ln1332_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln1332_cast = sext i60 %sext_ln1332_read"   --->   Operation 9 'sext' 'sext_ln1332_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem2, void @empty_16, i32 0, i32 0, void @empty_17, i32 64, i32 57600, void @empty_19, void @empty_18, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ldata1, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i19 0, i19 %i_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_V_1 = load i19 %i_V"   --->   Operation 14 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.08ns)   --->   "%icmp_ln1027 = icmp_eq  i19 %i_V_1, i19 %p_read_3"   --->   Operation 15 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.88ns)   --->   "%add_ln840 = add i19 %i_V_1, i19 1"   --->   Operation 16 'add' 'add_ln840' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln1332 = br i1 %icmp_ln1027, void %for.inc.split, void %for.end.loopexit.exitStub" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1332]   --->   Operation 17 'br' 'br_ln1332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln1332 = store i19 %add_ln840, i19 %i_V" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1332]   --->   Operation 18 'store' 'store_ln1332' <Predicate = (!icmp_ln1027)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i128 %gmem2, i64 %sext_ln1332_cast" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1332]   --->   Operation 19 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.21ns)   --->   "%ldata1_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %ldata1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1337]   --->   Operation 20 'read' 'ldata1_read' <Predicate = (!icmp_ln1027)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln1335 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1335]   --->   Operation 21 'specpipeline' 'specpipeline_ln1335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1334 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 172800, i64 86400" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1334]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln1334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln1329 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1329]   --->   Operation 23 'specloopname' 'specloopname_ln1329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (2.43ns)   --->   "%write_ln1337 = write void @_ssdm_op_Write.m_axi.p1i128, i64 %gmem2_addr, i128 %ldata1_read, i16 65535" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1337]   --->   Operation 24 'write' 'write_ln1337' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1332 = br void %for.inc" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1332]   --->   Operation 25 'br' 'br_ln1332' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln1332]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ldata1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V                      (alloca           ) [ 0100]
p_read_3                 (read             ) [ 0000]
sext_ln1332_read         (read             ) [ 0000]
sext_ln1332_cast         (sext             ) [ 0110]
specinterface_ln0        (specinterface    ) [ 0000]
specinterface_ln0        (specinterface    ) [ 0000]
store_ln0                (store            ) [ 0000]
br_ln0                   (br               ) [ 0000]
i_V_1                    (load             ) [ 0000]
icmp_ln1027              (icmp             ) [ 0110]
add_ln840                (add              ) [ 0000]
br_ln1332                (br               ) [ 0000]
store_ln1332             (store            ) [ 0000]
gmem2_addr               (getelementptr    ) [ 0101]
ldata1_read              (read             ) [ 0101]
specpipeline_ln1335      (specpipeline     ) [ 0000]
speclooptripcount_ln1334 (speclooptripcount) [ 0000]
specloopname_ln1329      (specloopname     ) [ 0000]
write_ln1337             (write            ) [ 0000]
br_ln1332                (br               ) [ 0000]
ret_ln0                  (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln1332">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln1332"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ldata1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_V_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read_3_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="19" slack="0"/>
<pin id="66" dir="0" index="1" bw="19" slack="0"/>
<pin id="67" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln1332_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="60" slack="0"/>
<pin id="72" dir="0" index="1" bw="60" slack="0"/>
<pin id="73" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln1332_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="ldata1_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="128" slack="0"/>
<pin id="78" dir="0" index="1" bw="128" slack="0"/>
<pin id="79" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ldata1_read/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln1337_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="128" slack="1"/>
<pin id="85" dir="0" index="2" bw="128" slack="1"/>
<pin id="86" dir="0" index="3" bw="1" slack="0"/>
<pin id="87" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1337/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sext_ln1332_cast_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="60" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1332_cast/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln0_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="19" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_V_1_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="19" slack="0"/>
<pin id="101" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln1027_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="19" slack="0"/>
<pin id="104" dir="0" index="1" bw="19" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln840_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="19" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln1332_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="19" slack="0"/>
<pin id="116" dir="0" index="1" bw="19" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1332/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="gmem2_addr_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="1"/>
<pin id="122" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="i_V_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="19" slack="0"/>
<pin id="126" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="131" class="1005" name="sext_ln1332_cast_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="1"/>
<pin id="133" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1332_cast "/>
</bind>
</comp>

<comp id="136" class="1005" name="icmp_ln1027_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="140" class="1005" name="gmem2_addr_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="128" slack="1"/>
<pin id="142" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="145" class="1005" name="ldata1_read_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="128" slack="1"/>
<pin id="147" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="ldata1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="56" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="58" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="93"><net_src comp="70" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="64" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="99" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="60" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="130"><net_src comp="124" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="134"><net_src comp="90" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="139"><net_src comp="102" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="119" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="148"><net_src comp="76" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="82" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {3 }
	Port: ldata1 | {}
 - Input state : 
	Port: AxiStream2Axi_Pipeline_MMIterOutLoop2 : gmem2 | {}
	Port: AxiStream2Axi_Pipeline_MMIterOutLoop2 : sext_ln1332 | {1 }
	Port: AxiStream2Axi_Pipeline_MMIterOutLoop2 : p_read | {1 }
	Port: AxiStream2Axi_Pipeline_MMIterOutLoop2 : ldata1 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_V_1 : 1
		icmp_ln1027 : 2
		add_ln840 : 2
		br_ln1332 : 3
		store_ln1332 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln840_fu_108      |    0    |    26   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln1027_fu_102     |    0    |    14   |
|----------|-----------------------------|---------|---------|
|          |     p_read_3_read_fu_64     |    0    |    0    |
|   read   | sext_ln1332_read_read_fu_70 |    0    |    0    |
|          |    ldata1_read_read_fu_76   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln1337_write_fu_82  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln1332_cast_fu_90   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    40   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   gmem2_addr_reg_140   |   128  |
|       i_V_reg_124      |   19   |
|   icmp_ln1027_reg_136  |    1   |
|   ldata1_read_reg_145  |   128  |
|sext_ln1332_cast_reg_131|   64   |
+------------------------+--------+
|          Total         |   340  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   40   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   340  |    -   |
+-----------+--------+--------+
|   Total   |   340  |   40   |
+-----------+--------+--------+
