// Library - MU0_lib, Cell - MU0_ALU, View - schematic
// LAST TIME SAVED: Dec  2 19:46:51 2022
// NETLIST TIME: Dec  5 14:04:41 2022
`timescale 1ns / 10ps 

module MU0_ALU ( Q, M, X, Y );



output [15:0]  Q;

input [15:0]  X;
input [15:0]  Y;
input [1:0]  M;

// Buses in the design

wire  [0:15]  net18;

wire  [0:15]  net9;

wire  [0:15]  net6;

wire  [0:15]  net15;


specify 
    specparam CDS_LIBNAME  = "MU0_lib";
    specparam CDS_CELLNAME = "MU0_ALU";
    specparam CDS_VIEWNAME = "schematic";
endspecify

