{"meta":{"title":"Hexo","subtitle":"","description":"","author":"Noint","url":"http://noint.top","root":"/"},"posts":[{"title":"HTMLåŸºæœ¬çŸ¥è¯†","date":"2024-01-27T08:18:35.000Z","path":"2024/01/27/HTMLåŸºæœ¬çŸ¥è¯†/","comments":true,"permalink":"http://noint.top/2024/01/27/HTML%E5%9F%BA%E6%9C%AC%E7%9F%A5%E8%AF%86/","excerpt":"å‰ç«¯å¼€å‘ç®€ä»‹å‰ç«¯å¼€å‘ä¸»è¦å…³æ³¨äºåˆ›å»ºç½‘é¡µå’Œåº”ç”¨ç¨‹åºçš„ç”¨æˆ·ç•Œé¢ã€‚å®ƒåŒ…æ‹¬å±•ç¤ºç»™ç”¨æˆ·çš„æ‰€æœ‰å†…å®¹å’Œå…ƒç´ ï¼Œå¦‚æ–‡æœ¬ã€å›¾åƒã€æ»‘å—ä»¥åŠäº¤äº’å¼å…ƒç´ ã€‚å‰ç«¯å¼€å‘çš„æ ¸å¿ƒæŠ€æœ¯åŒ…æ‹¬HTMLã€CSSå’ŒJavaScriptï¼Œå®ƒä»¬å…±åŒä½œç”¨äºæµè§ˆå™¨ä¸­ï¼Œæä¾›ä¸°å¯Œçš„ç”¨æˆ·ä½“éªŒã€‚ 1.1 HTMLåŸºç¡€HTMLï¼ˆè¶…æ–‡æœ¬æ ‡è®°è¯­è¨€ï¼‰æ˜¯ç½‘é¡µçš„éª¨æ¶ã€‚å®ƒç”¨äºç»“æ„åŒ–ä¿¡æ¯ï¼Œå¦‚å®šä¹‰æ®µè½ã€æ ‡é¢˜å’Œé“¾æ¥ã€‚ ç¤ºä¾‹ä»£ç ï¼š 1234567891011&lt;!DOCTYPE html&gt;&lt;html&gt;&lt;head&gt; &lt;title&gt;æˆ‘çš„ç½‘é¡µ&lt;/title&gt;&lt;/head&gt;&lt;body&gt; &lt;h1&gt;æ¬¢è¿æ¥åˆ°æˆ‘çš„ç½‘ç«™&lt;/h1&gt; &lt;p&gt;è¿™æ˜¯ä¸€ä¸ªæ®µè½ã€‚&lt;/p&gt; &lt;a href=&quot;https://www.zju.edu.cn&quot;&gt;è®¿é—®æµ™æ±Ÿå¤§å­¦&lt;/a&gt;&lt;/body&gt;&lt;/html&gt; è¿™æ®µä»£ç å±•ç¤ºäº†ä¸€ä¸ªç®€å•çš„HTMLç»“æ„ï¼ŒåŒ…æ‹¬å¤´éƒ¨ï¼ˆheadï¼‰ã€æ ‡é¢˜ï¼ˆtitleï¼‰ã€æ­£æ–‡ï¼ˆbodyï¼‰ã€æ ‡é¢˜æ ‡ç­¾ï¼ˆh1ï¼‰ã€æ®µè½æ ‡ç­¾ï¼ˆpï¼‰å’Œé“¾æ¥ï¼ˆaï¼‰ã€‚ 1.2 CSSåŸºç¡€CSSï¼ˆå±‚å æ ·å¼è¡¨ï¼‰ç”¨äºè®¾è®¡å’Œç¾åŒ–HTMLå…ƒç´ ã€‚é€šè¿‡CSSï¼Œå¯ä»¥è°ƒæ•´å­—ä½“ã€é¢œè‰²ã€é—´è·å’Œå¸ƒå±€ç­‰ã€‚","categories":[{"name":"Computer Science","slug":"Computer-Science","permalink":"http://noint.top/categories/Computer-Science/"}],"tags":[{"name":"Computer Science","slug":"Computer-Science","permalink":"http://noint.top/tags/Computer-Science/"}]},{"title":"Swiftè¯­è¨€å­¦ä¹ ç¬”è®°","date":"2024-01-26T13:50:23.000Z","path":"2024/01/26/Swiftè¯­è¨€å­¦ä¹ ç¬”è®°/","comments":true,"permalink":"http://noint.top/2024/01/26/Swift%E8%AF%AD%E8%A8%80%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/","excerpt":"å…³äº SwiftSwift æ˜¯ä¸€ç§éå¸¸å¥½çš„ç¼–å†™è½¯ä»¶çš„æ–¹å¼ï¼Œæ— è®ºæ˜¯æ‰‹æœºï¼Œå°å¼æœºï¼ŒæœåŠ¡å™¨ï¼Œè¿˜æ˜¯å…¶ä»–è¿è¡Œä»£ç çš„è®¾å¤‡ã€‚å®ƒæ˜¯ä¸€ç§å®‰å…¨ï¼Œå¿«é€Ÿå’Œäº’åŠ¨çš„ç¼–ç¨‹è¯­è¨€ï¼Œå°†ç°ä»£ç¼–ç¨‹è¯­è¨€çš„ç²¾åå’Œè‹¹æœå·¥ç¨‹å¸ˆæ–‡åŒ–çš„æ™ºæ…§ï¼Œä»¥åŠæ¥è‡ªå¼€æºç¤¾åŒºçš„å¤šæ ·åŒ–è´¡çŒ®ç»“åˆäº†èµ·æ¥ã€‚ç¼–è¯‘å™¨å¯¹æ€§èƒ½è¿›è¡Œäº†ä¼˜åŒ–ï¼Œç¼–ç¨‹è¯­è¨€å¯¹å¼€å‘è¿›è¡Œäº†ä¼˜åŒ–ï¼Œä¸¤è€…äº’ä¸å¹²æ‰°ï¼Œé±¼ä¸ç†ŠæŒå…¼å¾—ã€‚ Swift å¯¹äºåˆå­¦è€…æ¥è¯´ä¹Ÿå¾ˆå‹å¥½ã€‚å®ƒæ˜¯ä¸€é—¨æ»¡è¶³å·¥ä¸šæ ‡å‡†çš„ç¼–ç¨‹è¯­è¨€ï¼Œä½†åˆæœ‰ç€è„šæœ¬è¯­è¨€èˆ¬çš„è¡¨è¾¾åŠ›å’Œå¯ç©æ€§ã€‚å®ƒæ”¯æŒä»£ç é¢„è§ˆï¼ˆplaygroundsï¼‰ï¼Œè¿™ä¸ªé©å‘½æ€§çš„ç‰¹æ€§å¯ä»¥å…è®¸ç¨‹åºå‘˜åœ¨ä¸ç¼–è¯‘å’Œè¿è¡Œåº”ç”¨ç¨‹åºçš„å‰æä¸‹è¿è¡Œ Swift ä»£ç å¹¶å®æ—¶æŸ¥çœ‹ç»“æœã€‚ Swift é€šè¿‡é‡‡ç”¨ç°ä»£ç¼–ç¨‹æ¨¡å¼æ¥é¿å…å¤§é‡å¸¸è§ç¼–ç¨‹é”™è¯¯ï¼š å˜é‡å§‹ç»ˆåœ¨ä½¿ç”¨å‰åˆå§‹åŒ–ã€‚ æ£€æŸ¥æ•°ç»„ç´¢å¼•è¶…å‡ºèŒƒå›´çš„é”™è¯¯ã€‚ æ£€æŸ¥æ•´æ•°æ˜¯å¦æº¢å‡ºã€‚ å¯é€‰å€¼ç¡®ä¿æ˜ç¡®å¤„ç† nil å€¼ã€‚ å†…å­˜è¢«è‡ªåŠ¨ç®¡ç†ã€‚ é”™è¯¯å¤„ç†å…è®¸ä»æ„å¤–æ•…éšœæ§åˆ¶æ¢å¤ã€‚ Swift ä»£ç è¢«ç¼–è¯‘å’Œä¼˜åŒ–ï¼Œä»¥å……åˆ†åˆ©ç”¨ç°ä»£ç¡¬ä»¶ã€‚è¯­æ³•å’Œæ ‡å‡†åº“æ˜¯åŸºäºæŒ‡å¯¼åŸåˆ™è®¾è®¡çš„ï¼Œç¼–å†™ä»£ç çš„æ˜æ˜¾æ–¹å¼ä¹Ÿåº”è¯¥æ˜¯æœ€å¥½çš„ã€‚å®‰å…¨æ€§å’Œé€Ÿåº¦çš„ç»“åˆä½¿å¾— Swift æˆä¸ºä» â€œHelloï¼Œworldï¼â€ åˆ°æ•´ä¸ªæ“ä½œç³»ç»Ÿçš„ç»ä½³é€‰æ‹©ã€‚ å…³äºè¯­æ³•ç»†èŠ‚å¯å‚è€ƒï¼šhttps://swift.bootcss.com/ è¯­æ³•ç¬”è®°2.1 è¯´æ˜Swift åŒ…å«äº† C å’Œ Objective-C ä¸Šæ‰€æœ‰åŸºç¡€æ•°æ®ç±»å‹ï¼ŒInt è¡¨ç¤ºæ•´å‹å€¼ï¼› Double å’Œ Float è¡¨ç¤ºæµ®ç‚¹å‹å€¼ï¼› Bool æ˜¯å¸ƒå°”å‹å€¼ï¼›String æ˜¯æ–‡æœ¬å‹æ•°æ®ã€‚ Swift è¿˜æä¾›äº†ä¸‰ä¸ªåŸºæœ¬çš„é›†åˆç±»å‹ï¼ŒArrayã€Set å’Œ Dictionaryã€‚","categories":[{"name":"Computer Science","slug":"Computer-Science","permalink":"http://noint.top/categories/Computer-Science/"}],"tags":[{"name":"Computer Science","slug":"Computer-Science","permalink":"http://noint.top/tags/Computer-Science/"}]},{"title":"Introduction to Generative Learning","date":"2023-12-05T10:55:15.000Z","path":"2023/12/05/Introduction-to-Generative-Learning/","comments":true,"permalink":"http://noint.top/2023/12/05/Introduction-to-Generative-Learning/","excerpt":"ç”Ÿæˆå­¦ä¹ çš„åŸºæœ¬æ¦‚å¿µç”Ÿæˆå­¦ä¹ çš„æ ¸å¿ƒæ€æƒ³æ˜¯å­¦ä¹ æ ·æœ¬æ•°æ®çš„æ¦‚ç‡åˆ†å¸ƒã€‚ä¸€æ—¦å­¦ä¹ åˆ°è¿™ç§åˆ†å¸ƒï¼Œå°±å¯ä»¥ç”Ÿæˆæ–°çš„ã€ä¸åŸå§‹æ•°æ®ç±»ä¼¼çš„æ ·æœ¬ã€‚ç”Ÿæˆæ¨¡å‹é€šå¸¸åŒ…æ‹¬åŸºäºæ¦‚ç‡çš„æ¨¡å‹ï¼Œå¦‚é«˜æ–¯æ··åˆæ¨¡å‹ï¼ˆGaussian Mixture Model, GMMï¼‰ï¼Œå’Œè¿‘å¹´æ¥æµè¡Œçš„åŸºäºç¥ç»ç½‘ç»œçš„æ¨¡å‹ï¼Œå¦‚ç”Ÿæˆå¯¹æŠ—ç½‘ç»œï¼ˆGenerative Adversarial Networks, GANsï¼‰å’Œå˜åˆ†è‡ªç¼–ç å™¨ï¼ˆVariational Autoencoders, VAEsï¼‰ã€‚ æ¦‚ç‡æ¨¡å‹ ç”Ÿæˆå­¦ä¹ çš„ä¸€ä¸ªå…³é”®æ–¹é¢æ˜¯ä½¿ç”¨æ¦‚ç‡æ¨¡å‹æ¥æè¿°æ•°æ®ã€‚ä¾‹å¦‚ï¼Œå‡è®¾æˆ‘ä»¬æœ‰ä¸€ä¸ªæ•°æ®é›†${x^{(1)}, x^{(2)}, â€¦, x^{(m)}}$ï¼Œæˆ‘ä»¬å¸Œæœ›å­¦ä¹ è¿™ä¸ªæ•°æ®é›†çš„æ¦‚ç‡åˆ†å¸ƒ$p(x)$ã€‚ å¯¹äºç®€å•çš„åœºæ™¯ï¼Œå¯ä»¥è€ƒè™‘ä½¿ç”¨å¦‚é«˜æ–¯åˆ†å¸ƒçš„å‚æ•°åŒ–æ–¹æ³•ï¼š $$ p(x; \\mu, \\sigma^2) &#x3D; \\frac{1}{\\sqrt{2\\pi\\sigma^2}} e^{-\\frac{(x-\\mu)^2}{2\\sigma^2}} $$ å…¶ä¸­ï¼Œ$\\mu$æ˜¯å‡å€¼ï¼Œ$\\sigma^2$æ˜¯æ–¹å·®ã€‚ é«˜æ–¯æ··åˆæ¨¡å‹ï¼ˆGMMï¼‰ é«˜æ–¯æ··åˆæ¨¡å‹æ˜¯ä¸€ç§å¸¸ç”¨çš„ç”Ÿæˆæ¨¡å‹ï¼Œå®ƒå‡è®¾æ•°æ®æ˜¯ç”±å¤šä¸ªé«˜æ–¯åˆ†å¸ƒæ··åˆè€Œæˆçš„ã€‚å…¶æ¦‚ç‡å¯†åº¦å‡½æ•°ä¸ºï¼š $$ p(x) &#x3D; \\sum_{k&#x3D;1}^K \\phi_k \\mathcal{N}(x; \\mu_k, \\Sigma_k) $$ è¿™é‡Œï¼Œ$K$æ˜¯æ··åˆæˆåˆ†çš„æ•°é‡ï¼Œ$\\phi_k$æ˜¯ç¬¬$k$ä¸ªæˆåˆ†çš„æ··åˆç³»æ•°ï¼Œ$\\mathcal{N}(x; \\mu_k, \\Sigma_k)$æ˜¯ä»¥$\\mu_k$ä¸ºå‡å€¼ã€$\\Sigma_k$ä¸ºåæ–¹å·®çŸ©é˜µçš„å¤šå˜é‡é«˜æ–¯åˆ†å¸ƒã€‚ åŸºäºç¥ç»ç½‘ç»œçš„ç”Ÿæˆæ¨¡å‹ç”Ÿæˆå¯¹æŠ—ç½‘ç»œï¼ˆGANsï¼‰ç”Ÿæˆå¯¹æŠ—ç½‘ç»œç”±ä¸¤éƒ¨åˆ†ç»„æˆï¼šç”Ÿæˆå™¨ï¼ˆGeneratorï¼‰å’Œåˆ¤åˆ«å™¨ï¼ˆDiscriminatorï¼‰ã€‚ç”Ÿæˆå™¨è´Ÿè´£ç”Ÿæˆæ•°æ®ï¼Œè€Œåˆ¤åˆ«å™¨è´Ÿè´£åˆ¤æ–­æ•°æ®æ˜¯çœŸå®çš„è¿˜æ˜¯ç”±ç”Ÿæˆå™¨ç”Ÿæˆçš„ã€‚GANçš„è®­ç»ƒè¿‡ç¨‹å¯ä»¥çœ‹ä½œæ˜¯ä¸€ä¸ªåšå¼ˆè¿‡ç¨‹ï¼Œç”Ÿæˆå™¨è¯•å›¾ç”Ÿæˆè¶Šæ¥è¶Šé€¼çœŸçš„æ•°æ®ï¼Œè€Œåˆ¤åˆ«å™¨è¯•å›¾è¶Šæ¥è¶Šå‡†ç¡®åœ°åŒºåˆ†çœŸå®æ•°æ®å’Œç”Ÿæˆæ•°æ®ã€‚ æ•°å­¦ä¸Šï¼ŒGANçš„ç›®æ ‡å‡½æ•°å¯ä»¥è¡¨ç¤ºä¸ºï¼š $$ \\min_G \\max_D V(D, G) &#x3D; \\mathbb{E}{x \\sim p{data}(x)}[\\log D(x)] + \\mathbb{E}_{z \\sim p_z(z)}[\\log(1 - D(G(z)))] $$ å…¶ä¸­ï¼Œ$G$æ˜¯ç”Ÿæˆå™¨ï¼Œ$D$æ˜¯åˆ¤åˆ«å™¨ï¼Œ$z$æ˜¯ä»æŸç§æ¦‚ç‡åˆ†å¸ƒ$p_z(z)$ï¼ˆé€šå¸¸æ˜¯é«˜æ–¯åˆ†å¸ƒï¼‰ä¸­é‡‡æ ·çš„å™ªå£°ã€‚","categories":[{"name":"Machine Learning","slug":"Machine-Learning","permalink":"http://noint.top/categories/Machine-Learning/"}],"tags":[{"name":"Machine Learning","slug":"Machine-Learning","permalink":"http://noint.top/tags/Machine-Learning/"}]},{"title":"Introduction to Deep Learning","date":"2023-12-05T09:48:02.000Z","path":"2023/12/05/Introduction-to-Deep-Learning/","comments":true,"permalink":"http://noint.top/2023/12/05/Introduction-to-Deep-Learning/","excerpt":"åŸºæœ¬æ¦‚å¿µæ·±åº¦å­¦ä¹ çš„æ ¸å¿ƒæ˜¯æ·±åº¦ç¥ç»ç½‘ç»œï¼ˆDNNsï¼‰ï¼Œå®ƒä»¬æ˜¯ç”±å¤šå±‚ç¥ç»å…ƒç»„æˆçš„ç½‘ç»œç»“æ„ã€‚æ¯ä¸€å±‚ç”±å¤šä¸ªç¥ç»å…ƒç»„æˆï¼Œè¿™äº›ç¥ç»å…ƒæ¥æ”¶æ¥è‡ªå‰ä¸€å±‚çš„è¾“å…¥ï¼Œå¹¶äº§ç”Ÿè¾“å‡ºåˆ°ä¸‹ä¸€å±‚ã€‚æœ€ç®€å•çš„ç¥ç»ç½‘ç»œæ˜¯æ„ŸçŸ¥å™¨ï¼ˆPerceptronï¼‰ï¼Œå®ƒæ˜¯ä¸€ä¸ªå•å±‚çš„ç½‘ç»œç»“æ„ã€‚ ç¥ç»å…ƒï¼ˆNeuronï¼‰ ç¥ç»å…ƒæ˜¯æ„æˆç¥ç»ç½‘ç»œçš„åŸºæœ¬å•å…ƒã€‚æ¯ä¸ªç¥ç»å…ƒæ¥æ”¶æ¥è‡ªå…¶ä»–ç¥ç»å…ƒçš„è¾“å…¥ä¿¡å·ï¼Œç„¶åå¤„ç†è¿™äº›ä¿¡å·ï¼Œå¹¶äº§ç”Ÿè¾“å‡ºã€‚æ•°å­¦ä¸Šï¼Œä¸€ä¸ªç¥ç»å…ƒçš„æ“ä½œå¯ä»¥è¡¨ç¤ºä¸ºï¼š $$ f(x) &#x3D; \\phi\\left(\\sum_{i&#x3D;1}^n w_i x_i + b\\right) $$ å…¶ä¸­ï¼Œ$x_1, x_2, â€¦, x_n$ æ˜¯è¾“å…¥ï¼Œ$w_1, w_2, â€¦, w_n$ æ˜¯æƒé‡ï¼Œ$b$ æ˜¯åç½®é¡¹ï¼Œ$\\phi$ æ˜¯æ¿€æ´»å‡½æ•°ã€‚ æ¿€æ´»å‡½æ•°ï¼ˆActivation Functionï¼‰ æ¿€æ´»å‡½æ•°æ˜¯ç”¨æ¥åŠ å…¥éçº¿æ€§å› ç´ çš„å‡½æ•°ï¼Œä½¿å¾—ç¥ç»ç½‘ç»œå¯ä»¥å­¦ä¹ æ›´å¤æ‚çš„æ¨¡å¼ã€‚å¸¸è§çš„æ¿€æ´»å‡½æ•°æœ‰Sigmoidå‡½æ•°ã€ReLUå‡½æ•°ç­‰ã€‚ Sigmoidå‡½æ•°ï¼š$\\sigma(x) &#x3D; \\frac{1}{1 + e^{-x}}$ ReLUå‡½æ•°ï¼š$ReLU(x) &#x3D; max(0, x)$ æŸå¤±å‡½æ•°ï¼ˆLoss Functionï¼‰ æŸå¤±å‡½æ•°ç”¨äºè¯„ä¼°ç¥ç»ç½‘ç»œçš„æ€§èƒ½ã€‚å®ƒè®¡ç®—äº†ç¥ç»ç½‘ç»œçš„é¢„æµ‹å€¼å’Œå®é™…å€¼ä¹‹é—´çš„å·®å¼‚ã€‚å¸¸è§çš„æŸå¤±å‡½æ•°åŒ…æ‹¬å‡æ–¹è¯¯å·®ï¼ˆMSEï¼‰å’Œäº¤å‰ç†µæŸå¤±ï¼ˆCross-Entropy Lossï¼‰ã€‚ å‡æ–¹è¯¯å·®ï¼š$MSE &#x3D; \\frac{1}{n}\\sum_{i&#x3D;1}^n(y_i - \\hat{y}_i)^2$ äº¤å‰ç†µæŸå¤±ï¼š$CE &#x3D; -\\sum_{i&#x3D;1}^n y_i \\log(\\hat{y}_i)$ æ•°å­¦åŸç†åå‘ä¼ æ’­ï¼ˆBackpropagationï¼‰","categories":[{"name":"Machine Learning","slug":"Machine-Learning","permalink":"http://noint.top/categories/Machine-Learning/"}],"tags":[{"name":"Machine Learning","slug":"Machine-Learning","permalink":"http://noint.top/tags/Machine-Learning/"}]},{"title":"Classification","date":"2023-12-03T14:38:32.000Z","path":"2023/12/03/Classification/","comments":true,"permalink":"http://noint.top/2023/12/03/Classification/","excerpt":"å¼•è¨€åœ¨äººå·¥æ™ºèƒ½å’Œç»Ÿè®¡å­¦é¢†åŸŸï¼Œåˆ†ç±»åˆ†ææ˜¯ä¸€ç§å…³é”®æŠ€æœ¯ï¼Œç”¨äºè¯†åˆ«å’Œé¢„æµ‹æ•°æ®æ‰€å±çš„ç±»åˆ«ã€‚ä¸å›å½’åˆ†æä¸»è¦å¤„ç†è¿ç»­å˜é‡ä¸åŒï¼Œåˆ†ç±»å¤„ç†çš„æ˜¯ç¦»æ•£çš„è¾“å‡ºæ ‡ç­¾ã€‚æœ¬æ–‡æ—¨åœ¨æ¢è®¨åˆ†ç±»çš„åŸºæœ¬æ¦‚å¿µã€ç®—æ³•ä»¥åŠåœ¨ç°å®ä¸–ç•Œçš„åº”ç”¨ã€‚ ä¸€. åˆ†ç±»åˆ†æç®€ä»‹åˆ†ç±»åˆ†ææ˜¯ä¸€ç§ç›‘ç£å­¦ä¹ æ–¹æ³•ï¼Œæ—¨åœ¨åŸºäºä¸€ç»„è¾“å…¥å˜é‡é¢„æµ‹ç¦»æ•£çš„è¾“å‡ºå˜é‡ï¼ˆç±»åˆ«æ ‡ç­¾ï¼‰ã€‚å…¶ç›®æ ‡æ˜¯ä»æ•°æ®ä¸­å­¦ä¹ ä¸€ä¸ªæ¨¡å‹ï¼Œèƒ½å¤Ÿå‡†ç¡®åœ°å°†æ–°æ•°æ®ç‚¹åˆ†ç±»åˆ°ç‰¹å®šçš„ç±»åˆ«ä¸­ã€‚ äºŒ. å¸¸è§åˆ†ç±»ç®—æ³•1. å†³ç­–æ ‘å†³ç­–æ ‘æ˜¯ä¸€ç§ç®€å•ç›´è§‚çš„åˆ†ç±»æ–¹æ³•ï¼Œé€šè¿‡ä¸€ç³»åˆ—è§„åˆ™å°†æ•°æ®åˆ†å‰²æˆä¸åŒçš„ç±»åˆ«ã€‚æ¯ä¸ªå†³ç­–èŠ‚ç‚¹ä»£è¡¨å¯¹æŸä¸ªå±æ€§çš„æµ‹è¯•ï¼Œè€Œæ¯ä¸ªå¶èŠ‚ç‚¹ä»£è¡¨ä¸€ä¸ªç±»åˆ«ã€‚ å†³ç­–æ ‘çš„æ„å»ºè¿‡ç¨‹ é€‰æ‹©æœ€ä¼˜ç‰¹å¾ï¼šé¦–å…ˆé€‰æ‹©ä¸€ä¸ªæœ€ä¼˜çš„ç‰¹å¾ä½œä¸ºæ ¹èŠ‚ç‚¹ã€‚â€æœ€ä¼˜â€é€šå¸¸æ˜¯é€šè¿‡ä¿¡æ¯å¢ç›Šï¼ˆåœ¨ID3ç®—æ³•ä¸­ä½¿ç”¨ï¼‰æˆ–åŸºå°¼ä¸çº¯åº¦ï¼ˆåœ¨CARTç®—æ³•ä¸­ä½¿ç”¨ï¼‰æ¥å†³å®šçš„ã€‚ åˆ†è£‚èŠ‚ç‚¹ï¼šåŸºäºè¿™ä¸ªç‰¹å¾çš„ä¸åŒå€¼ï¼Œæ•°æ®é›†è¢«åˆ†è£‚æˆå‡ ä¸ªå­é›†ã€‚æ¯ä¸ªå­é›†æ¥ç€åˆ›å»ºä¸€ä¸ªæ–°çš„èŠ‚ç‚¹ã€‚ é€’å½’æ„å»ºï¼šå¯¹æ¯ä¸ªå­é›†é‡å¤ä»¥ä¸Šæ­¥éª¤ï¼Œç›´åˆ°æ‰€æœ‰çš„ç‰¹å¾éƒ½è¢«ä½¿ç”¨ï¼Œæˆ–è€…æ¯ä¸ªå­é›†éƒ½ä¸èƒ½è¿›ä¸€æ­¥åˆ†è£‚ï¼ˆæ‰€æœ‰çš„å…ƒç´ éƒ½å±äºåŒä¸€ä¸ªç±»åˆ«ï¼Œæˆ–è¾¾åˆ°é¢„è®¾çš„åœæ­¢æ¡ä»¶ï¼‰ã€‚ å‰ªæå¤„ç†ï¼šä¸ºäº†é¿å…è¿‡æ‹Ÿåˆï¼Œå¯èƒ½éœ€è¦å¯¹æ ‘è¿›è¡Œå‰ªæã€‚å‰ªææ¶‰åŠåˆ é™¤éƒ¨åˆ†å­æ ‘æˆ–èŠ‚ç‚¹ï¼Œä»¥ç®€åŒ–æ¨¡å‹ã€‚ å†³ç­–æ ‘çš„æ•°å­¦åŸç†1. ä¿¡æ¯å¢ç›Šï¼ˆInformation Gainï¼‰ä¿¡æ¯å¢ç›Šæ˜¯ç”¨æ¥å†³å®šå†³ç­–æ ‘ä¸­èŠ‚ç‚¹åˆ†è£‚çš„å…³é”®æ ‡å‡†ä¹‹ä¸€ã€‚å®ƒåŸºäºä¿¡æ¯ç†µçš„æ¦‚å¿µã€‚ä¿¡æ¯ç†µæ˜¯åº¦é‡æ ·æœ¬é›†åˆçº¯åº¦æœ€å¸¸ç”¨çš„æ–¹æ³•ï¼Œå®šä¹‰å¦‚ä¸‹ï¼š $$ \\text{Entropy}(S) &#x3D; -\\sum_{i&#x3D;1}^{n} p_i \\log_2 p_i $$ å…¶ä¸­ï¼Œ$S$æ˜¯å½“å‰æ•°æ®é›†ï¼Œ$n$æ˜¯ä¸åŒç±»åˆ«çš„æ•°é‡ï¼Œ$p_i$æ˜¯é€‰æ‹©è¯¥ç±»åˆ«çš„æ¦‚ç‡ã€‚ç†µè¶Šå¤§ï¼Œæ•°æ®çš„ä¸ç¡®å®šæ€§è¶Šé«˜ã€‚ ä¿¡æ¯å¢ç›Šè®¡ç®—å…¬å¼å¦‚ä¸‹ï¼š $$ \\text{Information Gain}(S, A) &#x3D; \\text{Entropy}(S) - \\sum_{v \\in \\text{Values}(A)} \\frac{|S_v|}{|S|} \\text{Entropy}(S_v) $$ è¿™é‡Œï¼Œ$A$æ˜¯å†³å®šè¿›è¡Œåˆ†è£‚çš„ç‰¹å¾ï¼Œ$\\text{Values}(A)$æ˜¯è¿™ä¸ªç‰¹å¾æ‰€æœ‰å¯èƒ½çš„å€¼ï¼Œ$S_v$æ˜¯ç‰¹å¾$A$ä¸Šå€¼ä¸º$v$çš„å­é›†ï¼Œ$|S_v|$å’Œ$|S|$åˆ†åˆ«æ˜¯å­é›†å’ŒåŸå§‹é›†åˆçš„å¤§å°ã€‚ 2. åŸºå°¼ä¸çº¯åº¦ï¼ˆGini Impurityï¼‰åŸºå°¼ä¸çº¯åº¦æ˜¯CARTï¼ˆåˆ†ç±»å’Œå›å½’æ ‘ï¼‰ç®—æ³•ä¸­ç”¨äºå†³ç­–æ ‘æ„å»ºçš„æ ‡å‡†ã€‚å®ƒçš„è®¡ç®—å…¬å¼æ˜¯ï¼š $$ \\text{Gini}(S) &#x3D; 1 - \\sum_{i&#x3D;1}^{n} p_i^2 $$ è¿™é‡Œï¼Œ$S$ä»£è¡¨æ•°æ®é›†ï¼Œ$n$æ˜¯ç±»åˆ«çš„æ•°é‡ï¼Œ$p_i$æ˜¯ç±»åˆ«$i$åœ¨æ•°æ®é›†$S$ä¸­çš„ç›¸å¯¹é¢‘ç‡ã€‚åŸºå°¼ä¸çº¯åº¦åæ˜ äº†ä»é›†åˆä¸­éšæœºé€‰å–ä¸¤ä¸ªå…ƒç´ ï¼Œå®ƒä»¬å±äºä¸åŒç±»åˆ«çš„æ¦‚ç‡ã€‚ 3. å†³ç­–æ ‘çš„åˆ†è£‚åœ¨æ¯ä¸ªèŠ‚ç‚¹ï¼Œç®—æ³•å°†é€‰æ‹©ä¿¡æ¯å¢ç›Šæœ€é«˜ï¼ˆæˆ–åŸºå°¼ä¸çº¯åº¦æœ€ä½ï¼‰çš„ç‰¹å¾è¿›è¡Œåˆ†è£‚ã€‚è¿™ä¸ªè¿‡ç¨‹ä¼šé€’å½’åœ°ç»§ç»­ï¼Œç›´åˆ°è¾¾åˆ°åœæ­¢çš„æ¡ä»¶ï¼Œæ¯”å¦‚æ ‘è¾¾åˆ°äº†æœ€å¤§æ·±åº¦ï¼Œæˆ–è€…èŠ‚ç‚¹ä¸­çš„æ ·æœ¬æ•°å°äºé¢„å®šé˜ˆå€¼ã€‚ 4. å‰ªæï¼ˆPruningï¼‰ä¸ºäº†é¿å…è¿‡æ‹Ÿåˆï¼Œå†³ç­–æ ‘å¯èƒ½éœ€è¦å‰ªæã€‚ä¸€ç§å¸¸è§çš„å‰ªææ–¹æ³•æ˜¯ä»£ä»·å¤æ‚åº¦å‰ªæï¼ˆCost Complexity Pruningï¼‰ï¼Œå…¶åŸºæœ¬æ€æƒ³æ˜¯é€šè¿‡ä¸€ä¸ªå‚æ•°$\\alpha$ï¼ˆå¤æ‚åº¦å‚æ•°ï¼‰æ¥å¹³è¡¡æ ‘çš„æ·±åº¦å’Œè®­ç»ƒæ•°æ®ä¸Šçš„è¡¨ç°ã€‚ 5. å†³ç­–æ ‘çš„å†³ç­–è¿‡ç¨‹å½“æ„å»ºå¥½ä¸€ä¸ªå†³ç­–æ ‘åï¼Œå¯¹äºä¸€ä¸ªæ–°çš„æ ·æœ¬ï¼Œæˆ‘ä»¬ä»æ ¹èŠ‚ç‚¹å¼€å§‹ï¼Œæ ¹æ®å…¶ç‰¹å¾å€¼èµ°å‘å¯¹åº”çš„åˆ†æ”¯ï¼Œç›´åˆ°è¾¾åˆ°å¶èŠ‚ç‚¹ã€‚å¶èŠ‚ç‚¹çš„å€¼å³ä¸ºæ¨¡å‹å¯¹è¯¥æ ·æœ¬çš„é¢„æµ‹ç»“æœã€‚ 2. æ”¯æŒå‘é‡æœº (SVM)æ”¯æŒå‘é‡æœºæ˜¯ä¸€ç§å¼ºå¤§çš„åˆ†ç±»å™¨ï¼Œå®ƒé€šè¿‡æ‰¾åˆ°ä¸€ä¸ªæœ€ä¼˜çš„è¶…å¹³é¢æ¥åŒºåˆ†ä¸åŒç±»åˆ«çš„æ•°æ®ã€‚SVMåœ¨å¤„ç†é«˜ç»´æ•°æ®å’Œéçº¿æ€§é—®é¢˜æ–¹é¢è¡¨ç°å‡ºè‰²ã€‚","categories":[{"name":"Machine Learning","slug":"Machine-Learning","permalink":"http://noint.top/categories/Machine-Learning/"}],"tags":[{"name":"Machine Learning","slug":"Machine-Learning","permalink":"http://noint.top/tags/Machine-Learning/"}]},{"title":"Gradient Descent","date":"2023-12-02T05:23:41.000Z","path":"2023/12/02/Gradient-Descent/","comments":true,"permalink":"http://noint.top/2023/12/02/Gradient-Descent/","excerpt":"æ¢¯åº¦ä¸‹é™ï¼ˆGradient Descentï¼‰æ˜¯ä¸€ç§å¸¸ç”¨äºæœºå™¨å­¦ä¹ å’Œæ·±åº¦å­¦ä¹ ä¸­çš„ä¼˜åŒ–ç®—æ³•ï¼Œç”¨äºæœ€å°åŒ–ä¸€ä¸ªå‡½æ•°ã€‚è¿™ä¸ªå‡½æ•°é€šå¸¸è¢«ç§°ä¸ºâ€œä»£ä»·å‡½æ•°â€æˆ–â€œæŸå¤±å‡½æ•°â€ï¼Œå®ƒè¡¡é‡äº†æ¨¡å‹é¢„æµ‹å€¼ä¸å®é™…å€¼ä¹‹é—´çš„å·®è·ã€‚æ¢¯åº¦ä¸‹é™çš„æ ¸å¿ƒæ€æƒ³æ˜¯ï¼Œé€šè¿‡è¿­ä»£çš„æ–¹å¼é€æ­¥è°ƒæ•´å‚æ•°ä»¥æ‰¾åˆ°ä½¿ä»£ä»·å‡½æ•°æœ€å°åŒ–çš„å‚æ•°å€¼ã€‚ æ•°å­¦æ¨ç†ä¸ºäº†ç†è§£æ¢¯åº¦ä¸‹é™ï¼Œæˆ‘ä»¬é¦–å…ˆéœ€è¦ç†è§£â€œæ¢¯åº¦â€çš„æ¦‚å¿µã€‚åœ¨å¤šå˜é‡å¾®ç§¯åˆ†ä¸­ï¼Œä¸€ä¸ªå‡½æ•°åœ¨æŸä¸€ç‚¹çš„æ¢¯åº¦ç”±è¯¥ç‚¹å¤„çš„åå¯¼æ•°æ„æˆï¼Œå®ƒæŒ‡å‘è¯¥å‡½æ•°å¢é•¿æœ€å¿«çš„æ–¹å‘ã€‚å› æ­¤ï¼Œæ¢¯åº¦çš„åæ–¹å‘å°±æ˜¯å‡½æ•°ä¸‹é™æœ€å¿«çš„æ–¹å‘ã€‚ å‡è®¾æˆ‘ä»¬æœ‰ä¸€ä¸ªä»£ä»·å‡½æ•° $ J(\\theta) $ï¼Œå…¶ä¸­ $\\theta $æ˜¯æ¨¡å‹çš„å‚æ•°ã€‚æˆ‘ä»¬çš„ç›®æ ‡æ˜¯æ‰¾åˆ°ä½¿ $ J(\\theta) $æœ€å°çš„$\\theta $å€¼ã€‚æ¢¯åº¦ä¸‹é™ç®—æ³•ä¼šæ‰§è¡Œä»¥ä¸‹æ­¥éª¤ï¼š éšæœºåˆå§‹åŒ–å‚æ•° $\\theta $ã€‚ è®¡ç®—ä»£ä»·å‡½æ•° $ J(\\theta) $ åœ¨å½“å‰ $\\theta $ ä¸‹çš„æ¢¯åº¦ $ \\nabla J(\\theta) $ã€‚ æ›´æ–° $\\theta $ï¼Œä½¿å…¶æ²¿ç€æ¢¯åº¦çš„åæ–¹å‘ç§»åŠ¨ï¼š$ \\theta :&#x3D; \\theta - \\alpha \\nabla J(\\theta) $ï¼Œå…¶ä¸­ $\\alpha $ æ˜¯å­¦ä¹ ç‡ï¼Œæ§åˆ¶æ­¥é•¿å¤§å°ã€‚ é‡å¤æ­¥éª¤2å’Œ3ï¼Œç›´åˆ°è¾¾åˆ°æ”¶æ•›æ¡ä»¶ï¼ˆä¾‹å¦‚ï¼Œæ¢¯åº¦çš„å¤§å°è¶³å¤Ÿå°æˆ–è¿­ä»£æ¬¡æ•°è¾¾åˆ°æŸä¸ªé˜ˆå€¼ï¼‰ã€‚ æ¨ç†è¿‡ç¨‹ ä»¥ä¸€ä¸ªç®€å•çš„çº¿æ€§å›å½’æ¨¡å‹ä¸ºä¾‹ï¼Œå‡è®¾æˆ‘ä»¬æœ‰ä¸€ä¸ªä»£ä»·å‡½æ•° $J(\\theta) &#x3D; \\frac{1}{2m} \\sum_{i&#x3D;1}^{m} (h_\\theta(x^{(i)}) - y^{(i)})^2 $ï¼Œå…¶ä¸­ $h_\\theta(x) &#x3D; \\theta^T x $æ˜¯æˆ‘ä»¬çš„å‡è®¾å‡½æ•°ï¼Œ$ m $ æ˜¯æ ·æœ¬æ•°é‡ã€‚ æˆ‘ä»¬éœ€è¦è®¡ç®— $J(\\theta) $ å¯¹ $\\theta$ çš„åå¯¼æ•°ï¼Œå³æ¢¯åº¦ï¼š $$ \\nabla J(\\theta) &#x3D; \\frac{\\partial}{\\partial \\theta} J(\\theta) &#x3D; \\frac{1}{m} \\sum_{i&#x3D;1}^{m} (h_\\theta(x^{(i)}) - y^{(i)}) x^{(i)} $$ ç„¶åï¼Œæˆ‘ä»¬ä½¿ç”¨æ¢¯åº¦ä¸‹é™è§„åˆ™æ›´æ–° $\\theta$ï¼š $$\\theta :&#x3D; \\theta - \\alpha \\nabla J(\\theta) $$ è¿™æ„å‘³ç€æˆ‘ä»¬å‡å»äº†æ¢¯åº¦ä¸å­¦ä¹ ç‡ $\\alpha$çš„ä¹˜ç§¯ï¼Œä»¥ä½¿ $J(\\theta)$æœ€å°åŒ–ã€‚ ä¸¾ä¾‹ å‡è®¾æˆ‘ä»¬çš„æ•°æ®é›†åŒ…å«ä»¥ä¸‹ç‚¹ï¼š((1, 1), (2, 2), (3, 3))ï¼Œæˆ‘ä»¬æƒ³è¦æ‰¾åˆ°ä¸€æ¡ç›´çº¿ $ y &#x3D; \\theta x $æ¥æ‹Ÿåˆè¿™äº›ç‚¹ã€‚ éšæœºåˆå§‹åŒ– $\\theta$ï¼Œæ¯”å¦‚ $\\theta &#x3D; 0$ã€‚ è®¡ç®— $J(\\theta)$ çš„æ¢¯åº¦ï¼šåœ¨ $\\theta &#x3D; 0 $ æ—¶ï¼Œ$\\nabla J(\\theta) &#x3D; \\frac{1}{3} \\sum_{i&#x3D;1}^{3} (-i) \\cdot i &#x3D; -\\frac{14}{3}$ã€‚ é€‰æ‹©ä¸€ä¸ªå­¦ä¹ ç‡ï¼Œæ¯”å¦‚ $ \\alpha &#x3D; 0.01$ï¼Œå¹¶æ›´æ–° $\\theta$ï¼š$ \\theta :&#x3D; 0 - 0.01 \\cdot (-\\frac{14}{3}) &#x3D; \\frac{14}{300}$ã€‚ é‡å¤æ­¥éª¤2å’Œ3ï¼Œç›´åˆ° $ \\theta $ æ”¶æ•›åˆ°æœ€ä¼˜è§£ã€‚ é€šè¿‡è¿™ä¸ªè¿‡ç¨‹ï¼Œæ¢¯åº¦ä¸‹é™ç®—æ³•èƒ½å¤Ÿé€æ¸æ‰¾åˆ°æœ€ä½³çš„ $\\theta$ å€¼æ¥æœ€å°åŒ–ä»£ä»·å‡½æ•° $J(\\theta)$ï¼Œä»è€Œæ‰¾åˆ°æœ€ä½³çš„æ¨¡å‹å‚æ•°ã€‚","categories":[{"name":"Machine Learning","slug":"Machine-Learning","permalink":"http://noint.top/categories/Machine-Learning/"}],"tags":[{"name":"Machine Learning","slug":"Machine-Learning","permalink":"http://noint.top/tags/Machine-Learning/"}]},{"title":"Regression Analysis","date":"2023-12-01T14:39:54.000Z","path":"2023/12/01/Regression-Analysis/","comments":true,"permalink":"http://noint.top/2023/12/01/Regression-Analysis/","excerpt":"å¼•è¨€åœ¨äººå·¥æ™ºèƒ½å’Œç»Ÿè®¡å­¦é¢†åŸŸï¼Œå›å½’åˆ†ææ˜¯ä¸€ç§æ ¸å¿ƒæŠ€æœ¯ï¼Œå®ƒç”¨äºæ­ç¤ºå˜é‡ä¹‹é—´çš„å…³ç³»ã€é¢„æµ‹æœªæ¥æ•°æ®ç‚¹ï¼Œä»¥åŠåœ¨å®é™…åº”ç”¨ä¸­çš„æ•°æ®é©±åŠ¨å†³ç­–ã€‚æœ¬æ–‡å°†æ·±å…¥æ¢è®¨å›å½’åˆ†æçš„åŸºæœ¬åŸç†ã€æ•°å­¦åŸºç¡€ä»¥åŠå…¶åœ¨ç°å®ä¸–ç•Œçš„åº”ç”¨ã€‚ ä¸€. å›å½’åˆ†æç®€ä»‹å›å½’åˆ†ææ˜¯ä¸€ç§ç»Ÿè®¡æ–¹æ³•ï¼Œç”¨äºç ”ç©¶ä¸€ä¸ªæˆ–å¤šä¸ªè‡ªå˜é‡ï¼ˆè§£é‡Šå˜é‡ï¼‰ä¸å› å˜é‡ï¼ˆå“åº”å˜é‡ï¼‰ä¹‹é—´çš„å…³ç³»ã€‚å®ƒçš„ç›®æ ‡æ˜¯æ‰¾åˆ°ä¸€ä¸ªæ•°å­¦æ¨¡å‹ï¼Œèƒ½å¤Ÿæœ€ä½³åœ°æè¿°è¿™ç§ä¾èµ–å…³ç³»ã€‚ äºŒ. å¸¸è§å›å½’ç±»å‹1. çº¿æ€§å›å½’çº¿æ€§å›å½’æ˜¯æœ€åŸºæœ¬çš„å›å½’å½¢å¼ï¼Œå…¶æ¨¡å‹å‡è®¾å› å˜é‡ y å’Œè‡ªå˜é‡ x ä¹‹é—´å­˜åœ¨çº¿æ€§å…³ç³»ï¼Œå¯ä»¥è¡¨ç¤ºä¸ºï¼š $$y &#x3D; \\beta_0 + \\beta_1x + \\epsilon$$ å…¶ä¸­ï¼Œ$\\beta_0$ æ˜¯æˆªè·ï¼Œ$\\beta_1$ æ˜¯æ–œç‡ï¼Œè€Œ $\\epsilon$ æ˜¯è¯¯å·®é¡¹ã€‚çº¿æ€§å›å½’çš„æ ¸å¿ƒåœ¨äºæ‰¾å‡ºè¿™äº›ç³»æ•°çš„æœ€ä½³ä¼°è®¡ï¼Œé€šå¸¸é€šè¿‡æœ€å°åŒ–æ®‹å·®å¹³æ–¹å’Œï¼ˆRSSï¼‰æ¥å®ç°ã€‚ å‡æ–¹è¯¯å·® (MSE): è¿™æ˜¯çº¿æ€§å›å½’ä¸­æœ€å¸¸ç”¨çš„æŸå¤±å‡½æ•°ã€‚å®ƒè®¡ç®—äº†é¢„æµ‹å€¼ä¸å®é™…å€¼ä¹‹é—´å·®çš„å¹³æ–¹çš„å¹³å‡å€¼ã€‚å…¬å¼ä¸ºï¼š$MSE &#x3D; \\frac{1}{n} \\sum_{i&#x3D;1}^{n}(y_i - \\hat{y}_i)^2$ï¼Œå…¶ä¸­ $y_i$ æ˜¯å®é™…å€¼ï¼Œ$\\hat{y}_i$ æ˜¯é¢„æµ‹å€¼ã€‚ ç»å¯¹è¯¯å·® (MAE): MAE æ˜¯å¦ä¸€ç§å¸¸è§çš„æŸå¤±å‡½æ•°ï¼Œå®ƒè®¡ç®—é¢„æµ‹å€¼ä¸å®é™…å€¼ä¹‹é—´å·®çš„ç»å¯¹å€¼çš„å¹³å‡ã€‚å…¬å¼ä¸ºï¼š$MAE &#x3D; \\frac{1}{n} \\sum_{i&#x3D;1}^{n} |y_i - \\hat{y}_i|$ã€‚","categories":[{"name":"Machine Learning","slug":"Machine-Learning","permalink":"http://noint.top/categories/Machine-Learning/"}],"tags":[{"name":"Machine Learning","slug":"Machine-Learning","permalink":"http://noint.top/tags/Machine-Learning/"}]},{"title":"ChatGPTæ˜¯æ€ä¹ˆç‚¼æˆçš„","date":"2023-12-01T07:21:33.000Z","path":"2023/12/01/ChatGPTæ˜¯æ€ä¹ˆç‚¼æˆçš„/","comments":true,"permalink":"http://noint.top/2023/12/01/ChatGPT%E6%98%AF%E6%80%8E%E4%B9%88%E7%82%BC%E6%88%90%E7%9A%84/","excerpt":"å¼•è¨€åœ¨äººå·¥æ™ºèƒ½é¢†åŸŸï¼ŒChatGPTçš„å‡ºç°æ ‡å¿—ç€ä¸€ä¸ªæ–°æ—¶ä»£çš„å¼€å§‹ã€‚ä½œä¸ºä¸€ä¸ªåŸºäºå¤§è§„æ¨¡è¯­è¨€æ¨¡å‹çš„èŠå¤©æœºå™¨äººï¼ŒChatGPTä¸ä»…æ”¹å˜äº†äººä»¬ä¸æŠ€æœ¯çš„äº¤äº’æ–¹å¼ï¼Œè¿˜æ¨åŠ¨äº†AIæŠ€æœ¯çš„è¾¹ç•Œã€‚æœ¬æ–‡æ—¨åœ¨æ¢è®¨ChatGPTçš„ä¸»è¦åŸç†ã€å‘å±•å†å²ï¼Œä»¥åŠå®ƒå¯èƒ½å¯¹ç¤¾ä¼šäº§ç”Ÿçš„å½±å“å’Œå¸¦æ¥çš„æ–°ç ”ç©¶é—®é¢˜ã€‚ ChatGPTçš„ä¸»è¦åŸç†ChatGPTçš„æ ¸å¿ƒåŸºäºGPTï¼ˆGenerative Pre-trained Transformerï¼‰æ¶æ„ï¼Œè¿™æ˜¯ä¸€ç§é©å‘½æ€§çš„è‡ªç„¶è¯­è¨€å¤„ç†æŠ€æœ¯ã€‚è¦ç†è§£ChatGPTçš„å·¥ä½œåŸç†ï¼Œæˆ‘ä»¬éœ€è¦ä»ä»¥ä¸‹å‡ ä¸ªæ–¹é¢æ¥æ·±å…¥æ¢è®¨ï¼š Transformeræ¶æ„Transformeræ˜¯ä¸€ç§ä¸“ä¸ºå¤„ç†åºåˆ—æ•°æ®è€Œè®¾è®¡çš„æ·±åº¦å­¦ä¹ æ¨¡å‹æ¶æ„ã€‚å®ƒåœ¨2017å¹´ç”±Googleçš„ç ”ç©¶è€…æå‡ºï¼Œå¹¶è¿…é€Ÿæˆä¸ºè‡ªç„¶è¯­è¨€å¤„ç†é¢†åŸŸçš„æ ‡å‡†ã€‚Transformerçš„æ ¸å¿ƒç‰¹ç‚¹æ˜¯å…¶ä½¿ç”¨äº†è‡ªæ³¨æ„åŠ›ï¼ˆSelf-Attentionï¼‰æœºåˆ¶ã€‚è¿™ä¸ªæœºåˆ¶ä½¿æ¨¡å‹èƒ½å¤Ÿåœ¨å¤„ç†ä¸€ä¸ªå•è¯æ—¶ï¼ŒåŒæ—¶è€ƒè™‘åˆ°å¥å­ä¸­çš„å…¶ä»–å•è¯ï¼Œä»è€Œæ›´å¥½åœ°ç†è§£ä¸Šä¸‹æ–‡ã€‚ è‡ªæ³¨æ„åŠ›æœºåˆ¶çš„æ•°å­¦åŸç† è¾“å…¥è¡¨ç¤ºï¼šTransformeræ¥æ”¶ä¸€ç³»åˆ—å‘é‡ä½œä¸ºè¾“å…¥ï¼Œè¿™äº›å‘é‡é€šå¸¸æ˜¯è¾“å…¥åºåˆ—ä¸­æ¯ä¸ªå…ƒç´ ï¼ˆå¦‚å•è¯ï¼‰çš„åµŒå…¥è¡¨ç¤ºã€‚ æŸ¥è¯¢ã€é”®å’Œå€¼ï¼šè‡ªæ³¨æ„åŠ›æœºåˆ¶æ¶‰åŠä¸‰ç»„æƒé‡çŸ©é˜µâ€”â€”æŸ¥è¯¢ï¼ˆQï¼‰ã€é”®ï¼ˆKï¼‰å’Œå€¼ï¼ˆVï¼‰ã€‚è¿™äº›çŸ©é˜µæ˜¯é€šè¿‡è®­ç»ƒå­¦ä¹ å¾—åˆ°çš„ã€‚å¯¹äºæ¯ä¸ªè¾“å…¥å‘é‡ï¼Œæ¨¡å‹ä½¿ç”¨è¿™äº›æƒé‡çŸ©é˜µåˆ†åˆ«è®¡ç®—æŸ¥è¯¢ã€é”®å’Œå€¼ã€‚ æ³¨æ„åŠ›åˆ†æ•°ï¼šæ¨¡å‹è®¡ç®—æŸ¥è¯¢å’Œæ‰€æœ‰é”®ä¹‹é—´çš„ç‚¹ç§¯ï¼Œä»¥å¾—å‡ºæ³¨æ„åŠ›åˆ†æ•°ã€‚è¿™ä¸ªåˆ†æ•°å†³å®šäº†åœ¨ç”Ÿæˆè¾“å‡ºæ—¶åº”è¯¥ç»™äºˆæ¯ä¸ªå€¼å¤šå°‘æƒé‡ã€‚ ç¼©æ”¾ç‚¹ç§¯æ³¨æ„åŠ›ï¼šä¸ºäº†é¿å…åœ¨è®¡ç®—ç‚¹ç§¯æ—¶æ•°å€¼è¿‡å¤§ï¼Œä¼šå°†æ³¨æ„åŠ›åˆ†æ•°é™¤ä»¥é”®çš„ç»´åº¦çš„å¹³æ–¹æ ¹ï¼Œç„¶ååº”ç”¨softmaxå‡½æ•°æ¥æ ‡å‡†åŒ–åˆ†æ•°ã€‚ è¾“å‡ºè®¡ç®—ï¼šæœ€åï¼Œè¿™äº›åˆ†æ•°ä¸å€¼ç›¸ä¹˜ï¼Œç„¶åç›¸åŠ ï¼Œç”Ÿæˆæœ€ç»ˆçš„è¾“å‡ºå‘é‡ã€‚ å±‚å½’ä¸€åŒ–å’Œä½ç½®ç¼–ç é™¤äº†è‡ªæ³¨æ„åŠ›æœºåˆ¶ï¼ŒTransformerè¿˜ä½¿ç”¨äº†å±‚å½’ä¸€åŒ–ï¼ˆLayer Normalizationï¼‰å’Œä½ç½®ç¼–ç ï¼ˆPositional Encodingï¼‰æ¥è¿›ä¸€æ­¥æå‡æ€§èƒ½ã€‚ å±‚å½’ä¸€åŒ–ï¼šè¿™æ˜¯ä¸€ç§æ ‡å‡†åŒ–æŠ€æœ¯ï¼Œç”¨äºç¨³å®šæ·±åº¦ç¥ç»ç½‘ç»œçš„è®­ç»ƒè¿‡ç¨‹ã€‚ ä½ç½®ç¼–ç ï¼šç”±äºTransformeræœ¬èº«ä¸å¤„ç†åºåˆ—çš„é¡ºåºä¿¡æ¯ï¼Œä½ç½®ç¼–ç è¢«åŠ å…¥åˆ°è¾“å…¥åµŒå…¥ä¸­ï¼Œä»¥æä¾›åºåˆ—ä¸­å„å…ƒç´ çš„ä½ç½®ä¿¡æ¯ã€‚ é¢„è®­ç»ƒå’Œå¾®è°ƒ1. é¢„è®­ç»ƒ","categories":[{"name":"Machine Learning","slug":"Machine-Learning","permalink":"http://noint.top/categories/Machine-Learning/"}],"tags":[{"name":"Machine Learning","slug":"Machine-Learning","permalink":"http://noint.top/tags/Machine-Learning/"}]},{"title":"Introduction to Machine Learning","date":"2023-11-28T09:37:19.000Z","path":"2023/11/28/Introduction-to-Machine-Learning/","comments":true,"permalink":"http://noint.top/2023/11/28/Introduction-to-Machine-Learning/","excerpt":"æœºå™¨å­¦ä¹ ï¼ˆMachine Learning, MLï¼‰æ˜¯è®¡ç®—æœºç§‘å­¦çš„ä¸€ä¸ªåˆ†æ”¯ï¼Œå®ƒä½¿è®¡ç®—æœºèƒ½å¤Ÿä»æ•°æ®ä¸­å­¦ä¹ å¹¶åšå‡ºå†³ç­–æˆ–é¢„æµ‹ã€‚å®ƒæ˜¯äººå·¥æ™ºèƒ½ï¼ˆArtificial Intelligence, AIï¼‰çš„æ ¸å¿ƒæŠ€æœ¯ä¹‹ä¸€ï¼Œæ¶‰åŠç»Ÿè®¡å­¦ã€æ¦‚ç‡è®ºã€ç®—æ³•ç†è®ºã€æ•°æ®æŒ–æ˜ç­‰å¤šä¸ªé¢†åŸŸã€‚ 1. æœºå™¨å­¦ä¹ çš„åŸºç¡€æœºå™¨å­¦ä¹ çš„åŸºæœ¬æ¦‚å¿µå¯ä»¥ä»ç»Ÿè®¡å­¦ä¸­çš„å›å½’åˆ†æç†è§£èµ·ã€‚å‡è®¾æœ‰ä¸€ä¸ªæ•°æ®é›†${ (x_i, y_i); i &#x3D; 1, \\dots, n }$ï¼Œå…¶ä¸­$x_i$æ˜¯ç‰¹å¾ï¼Œ$y_i$æ˜¯æ ‡ç­¾ã€‚æœºå™¨å­¦ä¹ çš„ç›®æ ‡æ˜¯æ‰¾åˆ°ä¸€ä¸ªå‡½æ•°$f$ï¼Œä½¿å¾—$f(x_i)$å°½å¯èƒ½æ¥è¿‘$y_i$ã€‚è¿™ä¸ªè¿‡ç¨‹é€šå¸¸æ¶‰åŠåˆ°æœ€å°åŒ–ä¸€ä¸ªæŸå¤±å‡½æ•°ï¼ˆloss functionï¼‰ï¼Œä¾‹å¦‚å¹³æ–¹è¯¯å·®æŸå¤±ï¼š $$ L(f) &#x3D; \\frac{1}{n} \\sum_{i&#x3D;1}^n (f(x_i) - y_i)^2 $$ 2. æœºå™¨å­¦ä¹ çš„ç±»å‹æœºå™¨å­¦ä¹ ä¸»è¦åˆ†ä¸ºä¸‰ç±»ï¼šç›‘ç£å­¦ä¹ ï¼ˆSupervised Learningï¼‰ã€æ— ç›‘ç£å­¦ä¹ ï¼ˆUnsupervised Learningï¼‰å’Œå¼ºåŒ–å­¦ä¹ ï¼ˆReinforcement Learningï¼‰ã€‚ 2.1 ç›‘ç£å­¦ä¹ ç›‘ç£å­¦ä¹ å¤„ç†çš„æ˜¯æœ‰æ ‡ç­¾çš„æ•°æ®ã€‚å¸¸è§çš„ç®—æ³•åŒ…æ‹¬çº¿æ€§å›å½’ï¼ˆLinear Regressionï¼‰å’Œé€»è¾‘å›å½’ï¼ˆLogistic Regressionï¼‰ã€‚åœ¨çº¿æ€§å›å½’ä¸­ï¼Œæˆ‘ä»¬è¯•å›¾æ‰¾åˆ°ä¸€ç»„å‚æ•°$\\theta$ï¼Œä½¿å¾—é¢„æµ‹å€¼$\\hat{y} &#x3D; \\theta^T x$å°½å¯èƒ½æ¥è¿‘çœŸå®å€¼$y$ã€‚æŸå¤±å‡½æ•°é€šå¸¸æ˜¯å‡æ–¹è¯¯å·®ï¼ˆMSEï¼‰ï¼š $$ J(\\theta) &#x3D; \\frac{1}{2n} \\sum_{i&#x3D;1}^n (\\theta^T x_i - y_i)^2 $$ 2.2 æ— ç›‘ç£å­¦ä¹ æ— ç›‘ç£å­¦ä¹ å¤„ç†æ²¡æœ‰æ ‡ç­¾çš„æ•°æ®ï¼Œç›®çš„æ˜¯å‘ç°æ•°æ®çš„å†…åœ¨ç»“æ„ã€‚èšç±»ï¼ˆClusteringï¼‰å’Œä¸»æˆåˆ†åˆ†æï¼ˆPCAï¼‰æ˜¯å¸¸ç”¨çš„æ— ç›‘ç£å­¦ä¹ æ–¹æ³•ã€‚ä¾‹å¦‚ï¼Œåœ¨PCAä¸­ï¼Œç›®æ ‡æ˜¯æ‰¾åˆ°ä¸€ä¸ªæŠ•å½±æ–¹å‘ï¼Œä½¿å¾—æ•°æ®åœ¨è¿™ä¸ªæ–¹å‘ä¸Šçš„æ–¹å·®æœ€å¤§ã€‚æ•°å­¦ä¸Šï¼Œè¿™å¯ä»¥é€šè¿‡æ±‚è§£ä¸€ä¸ªç‰¹å¾å€¼é—®é¢˜æ¥å®ç°ï¼š $$ X^T X v &#x3D; \\lambda v $$ å…¶ä¸­ï¼Œ$X$æ˜¯å»ä¸­å¿ƒåŒ–åçš„æ•°æ®çŸ©é˜µã€‚ 2.3 å¼ºåŒ–å­¦ä¹ å¼ºåŒ–å­¦ä¹ æ˜¯ä¸€ç§å­¦ä¹ ç­–ç•¥æ¥å®ç°ç›®æ ‡ã€‚å®ƒé€šè¿‡è¯•é”™ï¼ˆtrial and errorï¼‰æ¥å­¦ä¹ æœ€ä½³ç­–ç•¥ã€‚åœ¨å¼ºåŒ–å­¦ä¹ ä¸­ï¼Œæ™ºèƒ½ä½“ï¼ˆagentï¼‰åœ¨ç¯å¢ƒä¸­é‡‡å–è¡ŒåŠ¨ï¼Œå¹¶æ ¹æ®ç¯å¢ƒçš„åé¦ˆæ¥è°ƒæ•´å…¶ç­–ç•¥ã€‚é©¬å°”å¯å¤«å†³ç­–è¿‡ç¨‹ï¼ˆMarkov Decision Process, MDPï¼‰æ˜¯å¼ºåŒ–å­¦ä¹ çš„æ•°å­¦æ¨¡å‹ï¼Œå…¶æ ¸å¿ƒæ˜¯ä¸€ä¸ªå››å…ƒç»„$(S, A, P, R)$ï¼Œåˆ†åˆ«è¡¨ç¤ºçŠ¶æ€ã€åŠ¨ä½œã€çŠ¶æ€è½¬ç§»æ¦‚ç‡å’Œå›æŠ¥å‡½æ•°ã€‚ 3. æœºå™¨å­¦ä¹ çš„ç®—æ³•æœºå™¨å­¦ä¹ ç®—æ³•ä¼—å¤šï¼Œæ¯ç§ç®—æ³•éƒ½æœ‰å…¶ç‰¹ç‚¹å’Œé€‚ç”¨åœºæ™¯ã€‚ 3.1 å†³ç­–æ ‘","categories":[{"name":"Machine Learning","slug":"Machine-Learning","permalink":"http://noint.top/categories/Machine-Learning/"}],"tags":[{"name":"Machine Learning","slug":"Machine-Learning","permalink":"http://noint.top/tags/Machine-Learning/"}]},{"title":"ä¸åŒé«˜çº§è¯­è¨€å†…å­˜ç®¡ç†æœºåˆ¶çš„æ±‡ç¼–è¯­è¨€åˆ†æ","date":"2023-11-11T01:43:47.000Z","path":"2023/11/11/å†…å­˜ç®¡ç†æœºåˆ¶çš„æ±‡ç¼–è¯­è¨€åˆ†æ/","comments":true,"permalink":"http://noint.top/2023/11/11/%E5%86%85%E5%AD%98%E7%AE%A1%E7%90%86%E6%9C%BA%E5%88%B6%E7%9A%84%E6%B1%87%E7%BC%96%E8%AF%AD%E8%A8%80%E5%88%86%E6%9E%90/","excerpt":"ä¸€ã€èƒŒæ™¯è¯´æ˜åœ¨ç°ä»£è®¡ç®—æœºç¼–ç¨‹ä¸­ï¼Œå†…å­˜ç®¡ç†æ˜¯ä¸€ä¸ªæ ¸å¿ƒé—®é¢˜ã€‚ä¸åŒçš„ç¼–ç¨‹è¯­è¨€é‡‡ç”¨äº†ä¸åŒçš„ç­–ç•¥æ¥å¤„ç†å†…å­˜åˆ†é…å’Œå›æ”¶ã€‚æœ¬æŠ¥å‘Šä»æ±‡ç¼–è¯­è¨€çš„è§’åº¦ï¼Œå¯¹æ¯”åˆ†æäº†Javaçš„åƒåœ¾æ”¶é›†æœºåˆ¶å’ŒCè¯­è¨€çš„æ‰‹åŠ¨å†…å­˜ç®¡ç†æ–¹æ³•ã€‚æ±‡ç¼–è¯­è¨€ä½œä¸ºä¸€ç§ä½çº§è¯­è¨€ï¼Œèƒ½å¤Ÿæä¾›å¯¹ç¨‹åºè¿è¡Œæ—¶å†…å­˜æ“ä½œçš„ç›´æ¥è§†å›¾ï¼Œä»è€Œå¸®åŠ©ç†è§£è¿™ä¸¤ç§é«˜çº§è¯­è¨€ä¸­çš„å†…å­˜ç®¡ç†æœºåˆ¶ã€‚ äºŒã€æ¢ç´¢è¿‡ç¨‹å®éªŒè®¾ç½®ï¼šä½¿ç”¨Javaå’ŒCè¯­è¨€ç¼–å†™äº†ç®€å•çš„ç¨‹åºæ¥æ¼”ç¤ºå†…å­˜åˆ†é…å’Œé‡Šæ”¾ã€‚éšåï¼Œé€šè¿‡ç¼–è¯‘å™¨ç”Ÿæˆè¿™äº›ç¨‹åºçš„æ±‡ç¼–ä»£ç ã€‚ å®éªŒç¯å¢ƒï¼š ç¼–è¯‘å™¨ï¼šGCCç”¨äºCç¨‹åºï¼ŒJavacç”¨äºJavaç¨‹åºã€‚ åˆ†æå·¥å…·ï¼šGDBç”¨äºæŸ¥çœ‹Cç¨‹åºçš„æ±‡ç¼–ä»£ç ï¼ŒJITWatchç”¨äºåˆ†æJavaç¨‹åºçš„JITç¼–è¯‘å’Œå†…å­˜ç®¡ç†ã€‚ ç³»ç»Ÿç¯å¢ƒï¼šLinuxæ“ä½œç³»ç»Ÿï¼Œä»¥ç¡®ä¿å¯¹æ±‡ç¼–æŒ‡ä»¤çš„å…¼å®¹æ€§å’Œä¸€è‡´æ€§ã€‚ ç¼–å†™æµ‹è¯•ç¨‹åºï¼š Cç¨‹åºï¼šåˆ›å»ºäº†ä¸€ä¸ªç¨‹åºï¼Œå…¶ä¸­åŒ…å«æ‰‹åŠ¨å†…å­˜åˆ†é…ï¼ˆä½¿ç”¨mallocï¼‰å’Œé‡Šæ”¾ï¼ˆä½¿ç”¨freeï¼‰çš„ç¤ºä¾‹ã€‚ 12345678910111213141516171819202122232425262728#include &lt;stdio.h&gt;#include &lt;stdlib.h&gt;typedef struct &#123; int id; char name[50];&#125; Person;int main() &#123; // åˆ†é…å†…å­˜ Person *personPtr = (Person*) malloc(sizeof(Person)); if (personPtr == NULL) &#123; fprintf(stderr, &quot;å†…å­˜åˆ†é…å¤±è´¥\\n&quot;); return 1; &#125; // ä½¿ç”¨åˆ†é…çš„å†…å­˜ personPtr-&gt;id = 1; strcpy(personPtr-&gt;name, &quot;YANG Dianchao&quot;); printf(&quot;ID: %d, Name: %s\\n&quot;, personPtr-&gt;id, personPtr-&gt;name); // é‡Šæ”¾å†…å­˜ free(personPtr); return 0;&#125; è¿™ä¸ªç¨‹åºå®šä¹‰äº†ä¸€ä¸ªç®€å•çš„Personç»“æ„ä½“ï¼Œå¹¶åœ¨å †ä¸Šä¸ºå…¶åˆ†é…å†…å­˜ã€‚ ä½¿ç”¨mallocå‡½æ•°è¿›è¡Œå†…å­˜åˆ†é…ï¼Œå¹¶æ£€æŸ¥åˆ†é…æ˜¯å¦æˆåŠŸã€‚ å¯¹åˆ†é…çš„å†…å­˜è¿›è¡Œè¯»å†™æ“ä½œï¼Œè®¾ç½®Personç»“æ„ä½“çš„å­—æ®µã€‚ æœ€åï¼Œä½¿ç”¨freeå‡½æ•°é‡Šæ”¾åˆ†é…çš„å†…å­˜ã€‚ ä½¿ç”¨GCCç¼–è¯‘å™¨æ¥æ¥ç”Ÿæˆæ±‡ç¼–ä»£ç ã€ç¼–è¯‘æ­¤ç¨‹åº 123gcc -S memory_management_demo.cgcc -o memory_management_demo memory_management_demo.c Javaç¨‹åºï¼šç¼–å†™äº†ä¸€ä¸ªåˆ›å»ºå¯¹è±¡å¹¶ä¾èµ–åƒåœ¾æ”¶é›†å™¨è¿›è¡Œå†…å­˜ç®¡ç†çš„ç¨‹åºã€‚ 123456789101112131415161718192021222324252627public class MemoryManagementDemo &#123; static class Person &#123; int id; String name; Person(int id, String name) &#123; this.id = id; this.name = name; &#125; void display() &#123; System.out.println(&quot;ID: &quot; + id + &quot;, Name: &quot; + name); &#125; &#125; public static void main(String[] args) &#123; // åˆ›å»ºPersonå¯¹è±¡ Person person = new Person(1, &quot;YANG Dianchao&quot;); // ä½¿ç”¨å¯¹è±¡ person.display(); // é€€å‡ºmainæ–¹æ³•åï¼Œpersonå¯¹è±¡å˜ä¸ºåƒåœ¾æ”¶é›†çš„å€™é€‰å¯¹è±¡ &#125;&#125;","categories":[{"name":"Computer Science","slug":"Computer-Science","permalink":"http://noint.top/categories/Computer-Science/"}],"tags":[{"name":"Computer Science","slug":"Computer-Science","permalink":"http://noint.top/tags/Computer-Science/"}]},{"title":"Hazards in Pipelined CPU","date":"2023-10-17T02:42:18.000Z","path":"2023/10/17/Hazards-in-Pipelined-CPU/","comments":true,"permalink":"http://noint.top/2023/10/17/Hazards-in-Pipelined-CPU/","excerpt":"åœ¨æµæ°´çº¿CPUä¸­ï¼Œâ€hazardsâ€ï¼ˆæˆ–ç§°ä¸ºå†²çªï¼‰æ˜¯ä¸€ç§æƒ…å†µï¼Œå®ƒé˜»ç¢äº†æµæ°´çº¿çš„è¿ç»­å’Œé«˜æ•ˆæ‰§è¡Œã€‚è¿™äº›å†²çªé€šå¸¸åˆ†ä¸ºä¸‰ç±»ï¼š ä¸€ã€æ•°æ®å†²çªï¼ˆData Hazardsï¼‰æ•°æ®å†²çªå‘ç”Ÿåœ¨ä¸€ä¸ªæŒ‡ä»¤éœ€è¦ä½¿ç”¨ä¸Šä¸€ä¸ªæˆ–å‡ ä¸ªæŒ‡ä»¤å°šæœªå®Œæˆè®¡ç®—çš„æ•°æ®ç»“æœã€‚ Read After Write (RAW)ï¼šè¿™æ˜¯æœ€å¸¸è§çš„æ•°æ®å†²çªç±»å‹ã€‚ä¾‹å¦‚ï¼Œç¬¬ä¸€æ¡æŒ‡ä»¤æ­£åœ¨å‘å¯„å­˜å™¨R1å†™å…¥æ•°æ®ï¼Œè€Œç¬¬äºŒæ¡æŒ‡ä»¤éœ€è¦ä»R1è¯»å–æ•°æ®ã€‚ è§£å†³æ–¹æ³•ï¼šæ•°æ®å‰æ¨ï¼ˆData Forwardingï¼‰æˆ–è€…æš‚åœï¼ˆStallingï¼‰ã€‚ äºŒã€æ§åˆ¶å†²çªï¼ˆControl Hazardsï¼‰","categories":[{"name":"Computer Science","slug":"Computer-Science","permalink":"http://noint.top/categories/Computer-Science/"},{"name":"Computer Organization and Design","slug":"Computer-Science/Computer-Organization-and-Design","permalink":"http://noint.top/categories/Computer-Science/Computer-Organization-and-Design/"}],"tags":[{"name":"Computer Science","slug":"Computer-Science","permalink":"http://noint.top/tags/Computer-Science/"}]},{"title":"Hello World","date":"2023-10-10T16:43:47.000Z","path":"2023/10/11/hello-world/","comments":true,"permalink":"http://noint.top/2023/10/11/hello-world/","excerpt":"Welcome to Hexo! This is your very first post. Check documentation for more info. If you get any problems when using Hexo, you can find the answer in troubleshooting or you can ask me on GitHub. Quick StartCreate a new post1$ hexo new &quot;My New Post&quot; More info: Writing Run server1$ hexo server More info: Server Generate static files1$ hexo generate","categories":[],"tags":[]},{"title":"Computer composition_Vivado","date":"2023-06-07T06:58:43.000Z","path":"2023/06/07/Computer-composition-Vivado/","comments":true,"permalink":"http://noint.top/2023/06/07/Computer-composition-Vivado/","excerpt":"ã€Šè®¡ç®—æœºç»„æˆä¸è®¾è®¡ã€‹å®éªŒæŠ¥å‘Š å§“åï¼šæ¨æ®¿è¶… å­¦é™¢ï¼šè®¡ç®—æœºç§‘å­¦ä¸æŠ€æœ¯å­¦é™¢ ä¸“ä¸šï¼šè®¡ç®—æœºç§‘å­¦ä¸æŠ€æœ¯ é‚®ç®±ï¼šnointiiii@gmail.com æŠ¥å‘Šæ—¥æœŸ: 4æœˆ5æ—¥ Lab0 &lt;Vivado ä»‹ç»å’Œæ¨¡å—å°è£…&gt; &lt;3200102318&gt; &lt;æ¨æ®¿è¶…&gt; &#x6e;&#111;&#105;&#110;&#x74;&#x69;&#x69;&#x69;&#105;&#x40;&#103;&#x6d;&#97;&#x69;&#108;&#46;&#x63;&#111;&#x6d; æ“ä½œæ–¹æ³•ä¸å®éªŒæ­¥éª¤ä¸€ï¼šVIVADO å·¥å…·å­¦ä¹ ä»»åŠ¡ï¼šåˆ©ç”¨ VIVADO å®Œæˆ water_LED çš„å…¨æµç¨‹è®¾è®¡æ–°å»ºå·¥ç¨‹ Water_LEDï¼Œé€‰ æ‹© èŠ¯ ç‰‡ ä¸º xc7k160tffg676-2L ã€‚ æ·»åŠ æºæ–‡ä»¶ Water_LED.v. é€šè¿‡ä¸€ä¸ªè®¡æ•°å™¨ (C0) æ§åˆ¶ LED ç¯çš„ç§»ä½é€Ÿåº¦ï¼Œå½“è®¡æ•°å™¨åˆ°è¾¾é¢„è®¾å€¼æ—¶ï¼Œå°† LED ç¯å¾ªç¯å·¦ç§»ã€‚è®¾è®¡æ–¹æ¡ˆå¦‚ä¸‹ï¼š ä½¿ç”¨ 4 ä½å¯„å­˜å™¨ LED_o è¡¨ç¤º 4 ä¸ª LED ç¯çš„çŠ¶æ€ã€‚ ä½¿ç”¨ 32 ä½å¯„å­˜å™¨ C0 ä½œä¸ºè®¡æ•°å™¨ã€‚ æ—¶é’Ÿä¸Šå‡æ²¿è§¦å‘è®¡æ•°å’Œ LED ç¯çš„çŠ¶æ€æ›´æ–°ã€‚ å½“å¤ä½ä¿¡å· RSTn_i ä¸ºä½ç”µå¹³æ—¶ï¼Œå°† LED_o åˆå§‹åŒ–ä¸º â€˜4b1â€™ï¼Œå°†è®¡æ•°å™¨ C0 æ¸…é›¶ã€‚ åœ¨æ­£å¸¸å·¥ä½œçŠ¶æ€ä¸‹ï¼Œè®¡æ•°å™¨ C0 æ¯ä¸ªæ—¶é’Ÿå‘¨æœŸåŠ  1ã€‚ å½“è®¡æ•°å™¨ C0 è¾¾åˆ°é¢„è®¾å€¼ 100,000,000 æ—¶ï¼Œå°† LED_o å·¦ç§»ä¸€ä½ã€‚å¦‚æœ LED_o è¾¾åˆ° â€˜4b1000â€™ï¼Œåˆ™é‡æ–°è®¾ç½®ä¸º â€˜4b1â€™ã€‚å¹¶å°†è®¡æ•°å™¨ C0 æ¸…é›¶ã€‚ å¦‚æœè®¡æ•°å™¨ C0 æœªè¾¾åˆ°é¢„è®¾å€¼ï¼ŒLED_o ä¿æŒä¸å˜ã€‚ é¢„è®¡ç»“æœæ˜¯ï¼ŒLED ç¯ä¼šä»¥é¢„è®¾çš„é€Ÿåº¦å¾ªç¯å·¦ç§»ï¼Œå‘ˆç°å‡ºæ°´ç¯æ•ˆæœã€‚ ä»£ç å¦‚ä¸‹ 1234567891011121314151617181920212223242526272829303132module Water_LED( input CLK_i, // è¾“å…¥æ—¶é’Ÿä¿¡å· input RSTn_i, // ä½æœ‰æ•ˆå¤ä½ä¿¡å· output reg [3:0]LED_o // è¾“å‡ºï¼Œè¡¨ç¤ºå››ä¸ªLEDç¯çš„çŠ¶æ€);reg [31:0]C0; // 32ä½è®¡æ•°å™¨// æ—¶é’Ÿä¸Šå‡æ²¿è§¦å‘çš„è¿‡ç¨‹always @(posedge CLK_i) if(!RSTn_i) begin // å½“å¤ä½ä¿¡å·ä¸ºä½æ—¶ï¼Œåˆå§‹åŒ–LEDç¯çŠ¶æ€å’Œè®¡æ•°å™¨å€¼ LED_o &lt;= 4&#x27;b1; C0 &lt;= 32&#x27;h0; end else begin if(C0 == 32&#x27;d100_000_000) begin // å½“è®¡æ•°å™¨å€¼è¾¾åˆ°é¢„è®¾å€¼æ—¶ï¼ŒLEDç¯å·¦ç§»ï¼Œå¹¶æ¸…é›¶è®¡æ•°å™¨ C0 &lt;= 32&#x27;h0; if(LED_o == 4&#x27;b1000) LED_o &lt;= 4&#x27;b1; else LED_o &lt;= LED_o &lt;&lt; 1; end else begin // è®¡æ•°å™¨é€’å¢ C0 &lt;= C0 + 1&#x27;b1; // ä¿æŒLEDç¯çŠ¶æ€ä¸å˜ LED_o &lt;= LED_o; end endendmodule ç¼–å†™ä»¿çœŸä»£ç ï¼š æä¾›æ—¶é’Ÿä¿¡å·å’Œå¤ä½ä¿¡å·ï¼Œå¹¶è§‚å¯Ÿè¾“å‡º LED ç¯çŠ¶æ€çš„å˜åŒ–ã€‚è®¾è®¡æ–¹æ¡ˆå¦‚ä¸‹ï¼š åˆ›å»ºæµ‹è¯•æ¨¡å— Water_LED_tbã€‚ å®šä¹‰è¾“å…¥ä¿¡å· CLK_i å’Œ RSTn_iï¼Œä»¥åŠè¾“å‡ºä¿¡å· LED_oã€‚ å®ä¾‹åŒ– Water_LED æ¨¡å—ï¼Œå¹¶å°†è¾“å…¥è¾“å‡ºä¿¡å·è¿æ¥åˆ°å®ä¾‹ã€‚ ç”Ÿæˆä¸€ä¸ªå‘¨æœŸä¸º 10 æ—¶é—´å•ä½çš„æ—¶é’Ÿä¿¡å·ã€‚ åœ¨ä»¿çœŸå¼€å§‹æ—¶ï¼Œå°† CLK_i è®¾ç½®ä¸º 0ï¼ŒRSTn_i è®¾ç½®ä¸º 0ã€‚ 100 æ—¶é—´å•ä½åï¼Œå°† RSTn_i è®¾ç½®ä¸º 1ï¼Œæ¨¡å—å¼€å§‹æ­£å¸¸å·¥ä½œã€‚ é¢„è®¡ç»“æœæ˜¯ï¼Œè§‚å¯Ÿåˆ° Water_LED æ¨¡å—ä¸­çš„ LED ç¯åœ¨ RSTn_i å˜ä¸ºé«˜ç”µå¹³åï¼Œå¼€å§‹å‘ˆç°æ°´ç¯æ•ˆæœã€‚ 12345678910111213141516171819202122module Water_LED_tb; reg CLK_i; // è¾“å…¥æ—¶é’Ÿä¿¡å· reg RSTn_i; // ä½æœ‰æ•ˆå¤ä½ä¿¡å· wire [3:0]LED_o; // è¾“å‡ºï¼Œè¡¨ç¤ºå››ä¸ªLEDç¯çš„çŠ¶æ€ // å®ä¾‹åŒ– Water_LED æ¨¡å—å¹¶è¿æ¥ä¿¡å· Water_LED Water_LED_U( .CLK_i(CLK_i), .RSTn_i(RSTn_i), .LED_o(LED_o) ); // ç”Ÿæˆå‘¨æœŸä¸º10æ—¶é—´å•ä½çš„æ—¶é’Ÿä¿¡å· always #5 CLK_i = ~CLK_i; initial begin // åˆå§‹åŒ–æ—¶é’Ÿå’Œå¤ä½ä¿¡å· CLK_i = 0; RSTn_i = 0; #100 RSTn_i = 1; // 100æ—¶é—´å•ä½åï¼Œå°†å¤ä½ä¿¡å·è®¾ä¸ºé«˜ï¼Œæ¨¡å—å¼€å§‹æ­£å¸¸å·¥ä½œ endendmodule æ¨¡æ‹Ÿæ³¢å½¢å¦‚ä¸‹ï¼š æ–°å»ºå¼•è„šçº¦æŸæ–‡ä»¶ Water_LED.xdcï¼Œä»£ç å¦‚ä¸‹ï¼š 1234567891011121314151617181920212223#ç³»ç»Ÿæ—¶é’Ÿset_property IOSTANDARD LVCMOS18 [get_ports CLK_i]set_property PACKAGE_PIN AC18 [get_ports CLK_i]#ç³»ç»Ÿå¤ä½set_property IOSTANDARD LVCMOS18 [get_ports RSTn_i]set_property PACKAGE_PIN W13 [get_ports RSTn_i]#LEDå¹¶è¡Œæ¥å£set_property IOSTANDARD LVCMOS33 [get_ports &#123;LED_o[0]&#125;]set_property PACKAGE_PIN W23 [get_ports &#123;LED_o[0]&#125;]set_property IOSTANDARD LVCMOS33 [get_ports &#123;LED_o[1]&#125;]set_property PACKAGE_PIN AB26 [get_ports &#123;LED_o[1]&#125;]set_property IOSTANDARD LVCMOS33 [get_ports &#123;LED_o[2]&#125;]set_property PACKAGE_PIN Y25 [get_ports &#123;LED_o[2]&#125;]set_property IOSTANDARD LVCMOS33 [get_ports &#123;LED_o[3]&#125;]set_property PACKAGE_PIN AA23 [get_ports &#123;LED_o[3]&#125;]set_property IOSTANDARD LVCMOS33 [get_ports &#123;LED_o[4]&#125;] set_property PACKAGE_PIN Y23 [get_ports &#123;LED_o[4]&#125;] set_property IOSTANDARD LVCMOS33 [get_ports &#123;LED_o[5]&#125;] set_property PACKAGE_PIN Y22 [get_ports &#123;LED_o[5]&#125;] set_property IOSTANDARD LVCMOS33 [get_ports &#123;LED_o[6]&#125;] set_property PACKAGE_PIN AE21 [get_ports &#123;LED_o[6]&#125;] set_property IOSTANDARD LVCMOS33 [get_ports &#123;LED_o[7]&#125;] set_property PACKAGE_PIN AF24 [get_ports &#123;LED_o[7]&#125;] å¯¼å…¥åæ–‡ä»¶ç»“æ„å¦‚å›¾ ã€ äºŒï¼šè‡ªå®šä¹‰æ¨¡å—è®¾è®¡å­¦ä¹ ä»»åŠ¡ï¼šåˆ©ç”¨ VIVADO å®Œæˆå¤šé€‰å™¨ï¼ˆMUXï¼‰ å’Œé€»è¾‘éƒ¨ä»¶ï¼ˆLOGICï¼‰çš„è®¾è®¡å’Œå°è£…,ä»¥ MUX2T1_5 ä¸ºä¾‹ è¿™æ˜¯ä¸€ä¸ªç®€å•çš„2è¾“å…¥1è¾“å‡º5ä½å®½åº¦çš„å¤šè·¯å¤ç”¨å™¨ï¼ˆMUXï¼‰æ¨¡å—ã€‚å…¶è®¾è®¡æ€è·¯æ˜¯æ ¹æ®é€‰æ‹©ä¿¡å·sçš„å€¼æ¥é€‰æ‹©ä¸¤ä¸ªè¾“å…¥ä¿¡å·I0å’ŒI1ä¸­çš„ä¸€ä¸ªä½œä¸ºè¾“å‡ºä¿¡å·oã€‚ è®¾è®¡æ–¹æ¡ˆï¼š è¾“å…¥ä¿¡å·ï¼šI0å’ŒI1ï¼Œå®½åº¦ä¸º5ä½ï¼ˆ[4:0]ï¼‰ï¼› é€‰æ‹©ä¿¡å·ï¼šsï¼Œå®½åº¦ä¸º1ä½ï¼› è¾“å‡ºä¿¡å·ï¼šoï¼Œå®½åº¦ä¸º5ä½ï¼ˆ[4:0]ï¼‰ã€‚ é¢„è®¡ç»“æœï¼š æ ¹æ®é€‰æ‹©ä¿¡å·sçš„å€¼ï¼Œå¤šè·¯å¤ç”¨å™¨æ¨¡å—å°†ä»è¾“å…¥ä¿¡å·I0å’ŒI1ä¸­é€‰æ‹©ä¸€ä¸ªä½œä¸ºè¾“å‡ºä¿¡å·oï¼š å½“sä¸º0æ—¶ï¼Œè¾“å‡ºä¿¡å·oå°†ç­‰äºè¾“å…¥ä¿¡å·I0ï¼› å½“sä¸º1æ—¶ï¼Œè¾“å‡ºä¿¡å·oå°†ç­‰äºè¾“å…¥ä¿¡å·I1ã€‚ 12345678910111213module MUX2T1_5( input [4:0] I0, // 5ä½è¾“å…¥ä¿¡å·I0 input [4:0] I1, // 5ä½è¾“å…¥ä¿¡å·I1 input s, // é€‰æ‹©ä¿¡å·s output [4:0] o // 5ä½è¾“å‡ºä¿¡å·o ); // æ ¹æ®é€‰æ‹©ä¿¡å·sçš„å€¼ï¼Œå°†I1æˆ–I0åˆ†é…ç»™è¾“å‡ºä¿¡å·o // å½“sä¸º0æ—¶ï¼Œo = I0 // å½“sä¸º1æ—¶ï¼Œo = I1 assign o = s ? I1 : I0;endmodule ç¼–å†™ä»¿çœŸä»£ç ï¼š è®¾è®¡æ–¹æ¡ˆï¼š å®ä¾‹åŒ–MUX2T1_5æ¨¡å—ï¼› åœ¨initialè¯­å¥å—ä¸­ï¼Œæ”¹å˜è¾“å…¥ä¿¡å·I0ã€I1å’Œé€‰æ‹©ä¿¡å·sçš„å€¼ã€‚ é¢„è®¡ç»“æœï¼š å½“é€‰æ‹©ä¿¡å·sä¸º0æ—¶ï¼Œè¾“å‡ºä¿¡å·oåº”ç­‰äºè¾“å…¥ä¿¡å·I0ï¼› å½“é€‰æ‹©ä¿¡å·sä¸º1æ—¶ï¼Œè¾“å‡ºä¿¡å·oåº”ç­‰äºè¾“å…¥ä¿¡å·I1ã€‚ 123456789101112131415161718192021module MUX2T1_5_TB; reg [4:0] I0; // 5ä½è¾“å…¥ä¿¡å·I0 reg [4:0] I1; // 5ä½è¾“å…¥ä¿¡å·I1 reg s; // é€‰æ‹©ä¿¡å·s wire [4:0] o; // 5ä½è¾“å‡ºä¿¡å·o // å®ä¾‹åŒ–MUX2T1_5æ¨¡å— MUX2T1_5 MUX2T1_5_U( .I0(I0), .I1(I1), .s(s), .o(o) ); initial begin s = 0; // è®¾ç½®é€‰æ‹©ä¿¡å·sä¸º0 I0 = 0; // è®¾ç½®è¾“å…¥ä¿¡å·I0çš„å€¼ I1 = 1; // è®¾ç½®è¾“å…¥ä¿¡å·I1çš„å€¼ #50 s = 1; // 50æ—¶é—´å•ä½åï¼Œè®¾ç½®é€‰æ‹©ä¿¡å·sä¸º1 endendmodule ä¹‹åè¿›è¡Œå°è£…ã€‚ç‚¹å‡»ä»»åŠ¡æ  Tools-&gt;Create and package new IPï¼Œä¹‹åä¸€ç›´é€‰æ‹©Nextï¼Œç›´åˆ°è·³å‡º Package IP ç•Œé¢ï¼Œé€‰æ‹© Review and Package-&gt;Package IPï¼Œå°è£…æˆåŠŸã€‚ æœ‰æºæ–‡ä»¶å°è£…ï¼š æ— æºæ–‡ä»¶å°è£…ï¼š ä¸‰ï¼šåŸºæœ¬é€»è¾‘æ¨¡å—çš„åŸç†å­¦ä¹ ã€Xilinx IP ç”Ÿæˆæˆ‘ä»¬è¿™é‡Œå¯¹ä¸€ä¸ªç®—æ•°é€»è¾‘å•å…ƒè¿›è¡Œä»¿çœŸéªŒè¯ï¼Œæä¾›ä½¿ç”¨çš„ä»¿çœŸä»£ç ä¸æ³¢å½¢ æˆ‘ä»¬è¿™é‡Œä½¿ç”¨add_32æ¥éªŒè¯ï¼š 123456789module add_32( input [31:0] A, input [31:0] B, output [31:0] result);assign result = A + B;endmodule ä»¿çœŸä»£ç å¦‚ä¸‹ï¼š 12345678910111213141516171819202122232425262728module add_32_tb; reg [31:0] A; reg [31:0] B; wire [31:0] result; // å®ä¾‹åŒ–add_32æ¨¡å— add_32 add_32_( .A(A), .B(B), .result(result) ); initial begin A = 32&#x27;d123; B = 32&#x27;d321; #10; A = 32&#x27;hFFFFFFFF; B = 32&#x27;h00000001; #10; A = 32&#x27;hFFFFFFFF; B = 32&#x27;d9; #10; $finish; endendmodule æ³¢å½¢å¦‚å›¾ï¼š åœ¨ VIVADO ç¯å¢ƒä¸­å»ºç«‹ OExp01-Element å·¥ç¨‹å¹¶å®ŒæˆåŸºæœ¬æ¨¡å—è°ƒç”¨ã€‚ æ–°å»ºå·¥ç¨‹ 0Exp00-Elementï¼Œé€‰æ‹©èŠ¯ç‰‡ã€‚æ·»åŠ  IPï¼Œé€‰æ‹© Settings-&gt;IP-&gt;Repositoryï¼ŒæŒ‰è·¯å¾„æ·»åŠ ä¹‹å‰å†™çš„ mux å’Œ logicæ¨¡å—ã€‚ç‚¹å‡» IP INTEGRATER-&gt;Create Block Designï¼Œåˆ›å»º 0Exp00_Element.bdï¼Œé€šè¿‡ç‚¹å‡»â€œ+â€æ·»åŠ ä¹‹å‰å°è£…çš„ IPï¼Œç»“æœå¦‚ä¸‹ï¼š å››ï¼šå­¦ä¹ åˆ©ç”¨ VIVADO ç”Ÿæˆ Xilinx åº“ä¸­çš„ IPäº†è§£å®éªŒæ¿çš„èµ„æºæƒ…å†µï¼Œç†Ÿæ‚‰Block Designçš„è®¾è®¡æµç¨‹ï¼Œå®Œæˆå®éªŒå¹³å°muxctrlçš„æ„å»º 12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697module OExp01_muxctrl (I0, I1, o_0, s, s1, s2); input [4:0]I0; input [4:0]I1; output [4:0]o_0; input [1:0]s; input s1; input [2:0]s2; wire [4:0]I0_0_1; wire [4:0]I1_0_1; wire [4:0]MUX2T1_5_0_o; wire [4:0]MUX2T1_5_1_o; wire [4:0]MUX4T1_5_0_o; wire [7:0]MUX8T1_8_0_o; wire s_0_1; wire [2:0]s_0_2; wire [1:0]s_0_3; wire [7:0]xlconcat_0_dout; wire [7:0]xlconcat_1_dout; wire [4:0]xlconstant_0_dout; wire [4:0]xlconstant_1_dout; wire [7:0]xlconstant_2_dout; wire [0:0]xlconstant_3_dout; wire [3:0]xlslice_0_Dout; wire [3:0]xlslice_1_Dout; wire [4:0]xlslice_2_Dout; wire [4:0]xlslice_3_Dout; assign I0_0_1 = I0[4:0]; assign I1_0_1 = I1[4:0]; assign o_0[4:0] = MUX4T1_5_0_o; assign s_0_1 = s1; assign s_0_2 = s2[2:0]; assign s_0_3 = s[1:0]; OExp01_muxctrl_MUX2T1_5_0_0 MUX2T1_5_0 (.I0(I0_0_1), .I1(I1_0_1), .o(MUX2T1_5_0_o), .s(s_0_1)); OExp01_muxctrl_MUX2T1_5_1_1 MUX2T1_5_1 (.I0(I0_0_1), .I1(I1_0_1), .o(MUX2T1_5_1_o), .s(xlconstant_3_dout)); OExp01_muxctrl_MUX4T1_5_0_0 MUX4T1_5_0 (.I0(xlslice_2_Dout), .I1(xlslice_3_Dout), .I2(xlconstant_1_dout), .I3(xlconstant_0_dout), .o(MUX4T1_5_0_o), .s(s_0_3)); OExp01_muxctrl_MUX8T1_8_0_0 MUX8T1_8_0 (.I0(xlconcat_0_dout), .I1(xlconcat_1_dout), .I2(xlconstant_2_dout), .I3(xlconstant_2_dout), .I4(xlconstant_2_dout), .I5(xlconstant_2_dout), .I6(xlconstant_2_dout), .I7(xlconstant_2_dout), .o(MUX8T1_8_0_o), .s(s_0_2)); OExp01_muxctrl_xlconcat_0_0 xlconcat_0 (.In0(xlslice_0_Dout), .In1(xlslice_1_Dout), .dout(xlconcat_0_dout)); OExp01_muxctrl_xlconcat_1_0 xlconcat_1 (.In0(xlslice_1_Dout), .In1(xlslice_0_Dout), .dout(xlconcat_1_dout)); OExp01_muxctrl_xlconstant_0_1 xlconstant_0 (.dout(xlconstant_0_dout)); OExp01_muxctrl_xlconstant_1_0 xlconstant_1 (.dout(xlconstant_1_dout)); OExp01_muxctrl_xlconstant_2_0 xlconstant_2 (.dout(xlconstant_2_dout)); OExp01_muxctrl_xlconstant_0_0 xlconstant_3 (.dout(xlconstant_3_dout)); OExp01_muxctrl_xlslice_0_0 xlslice_0 (.Din(MUX2T1_5_1_o), .Dout(xlslice_0_Dout)); OExp01_muxctrl_xlslice_1_0 xlslice_1 (.Din(MUX2T1_5_0_o), .Dout(xlslice_1_Dout)); OExp01_muxctrl_xlslice_2_0 xlslice_2 (.Din(MUX8T1_8_0_o), .Dout(xlslice_2_Dout)); OExp01_muxctrl_xlslice_3_0 xlslice_3 (.Din(xlconcat_1_dout), .Dout(xlslice_3_Dout));endmodule å®éªŒç»“æœä¸åˆ†æä¸€ï¼šVIVADO å·¥å…·å­¦ä¹ LED ç¯ä»¥é¢„è®¾çš„é€Ÿåº¦å¾ªç¯ç§»åŠ¨ï¼Œå‘ˆç°å‡ºæ°´ç¯æ•ˆæœï¼Œresetæ­£å¸¸å·¥ä½œï¼Œç¬¦åˆè¦æ±‚ã€‚ äºŒï¼šè‡ªå®šä¹‰æ¨¡å—è®¾è®¡å­¦ä¹ MUX2T1_5ä»¿çœŸæ³¢å½¢å¦‚ä¸‹ï¼š å½“é€‰æ‹©ä¿¡å·sä¸º0æ—¶ï¼Œè¾“å‡ºä¿¡å·oåº”ç­‰äºè¾“å…¥ä¿¡å·I0ï¼› å½“é€‰æ‹©ä¿¡å·sä¸º1æ—¶ï¼Œè¾“å‡ºä¿¡å·oåº”ç­‰äºè¾“å…¥ä¿¡å·I1ã€‚ ç¬¦åˆé¢„æœŸï¼Œä¸¤ç§å°è£…æ–¹å¼ä¹Ÿç¬¦åˆé¢„æœŸï¼Œåœ¨è¿‡ç¨‹ä¸­å¯ä»¥çœ‹åˆ°æˆªå›¾ã€‚ ä¸‰ï¼šåŸºæœ¬é€»è¾‘æ¨¡å—çš„åŸç†å­¦ä¹ ã€Xilinx IP ç”Ÿæˆç®—æ•°å•å…ƒéªŒè¯add_32 $$123+321&#x3D;444\\-1+1&#x3D;1\\-1+9&#x3D;8$$ç¬¦åˆé¢„æœŸã€‚åŒæ—¶OExp01-Element å·¥ç¨‹å®ŒæˆåŸºæœ¬æ¨¡å—è°ƒç”¨ å››ï¼šå­¦ä¹ åˆ©ç”¨ VIVADO ç”Ÿæˆ Xilinx åº“ä¸­çš„ IPmuxctrl ä¸Šæ¿: s&#x3D;2â€™b00,s1&#x3D;1â€™b0,s2&#x3D;3â€™b000,I1[0]&#x3D;1â€™b1, I0[3:0]&#x3D;4â€™b1111ï¼Œç¯å…¨äº® s&#x3D;2â€™b00,s1&#x3D;1â€™b0,s2&#x3D;3â€™b001ï¼ŒI0[0]&#x3D;1â€™b1,I1[3:0]&#x3D;4â€™b1111æ—¶ï¼Œä»…o_0[0],o_0[4]äº® s&#x3D;2â€™b00,s1&#x3D;1â€™b0,s2&#x3D;3â€™b010ï¼ŒI0[0]&#x3D;1â€™b1,I1[3:0]&#x3D;4â€™b1111æ—¶ï¼Œä»…o_0[0]äº® s1&#x3D;1â€™b1ï¼Œæ— è®ºs2&#x3D;3â€™b000æˆ–3â€™b001ï¼Œåªè¦I1[3:0]&#x3D;4â€™b1111ï¼Œç¯éƒ½å…¨äº® s&#x3D;2â€™b11æ—¶ï¼Œæ‰€æœ‰ç¯éƒ½æš— ç¬¦åˆé¢„æœŸ è®¨è®ºã€å¿ƒå¾—æœ¬æ¬¡å®éªŒæˆ‘å­¦ä¹ è®¾è®¡æµæ°´ç¯ï¼Œå°è£…å¹¶å°è¯•è°ƒç”¨é€»è¾‘æ¨¡å—å’Œé€‰æ‹©å™¨æ¨¡å—ï¼Œè®¾è®¡ muxctrlï¼Œç†Ÿæ‚‰äº† vivado çš„ä¸€ äº›åŸºæœ¬æ“ä½œï¼Œå°è£…çš„é€»è¾‘æ¨¡å—å’Œé€‰æ‹©å™¨æ¨¡å—ä¹Ÿä¼šåœ¨ä¹‹åçš„å®éªŒä¸­æ´¾ä¸Šç”¨å¤„ã€‚ æ€è€ƒé¢˜åŠ©æ•™åœ¨åšã€Šè®¡ç®—æœºä½“ç³»ç»“æ„ã€‹å®éªŒæ—¶ï¼Œåœ¨ Message Window ä¸­çœ‹åˆ°äº†ä¸‹åˆ—é”™è¯¯æç¤ºï¼š [Drc 23-20] Rule violation (NSTD-1) Unspecified I&#x2F;O Standard: 41 out of 41 logical ports use I&#x2F;O standard (IOSTANDARD) value â€˜DEFAULTâ€™, instead of a user assigned specific value. This may cause I&#x2F;O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I&#x2F;O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I&#x2F;O standard value defined. To allow bitstream creation with unspecified I&#x2F;O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: BTN_X[4:0], BTN_Y[3], BTN_Y[0], SW[15], SW[14], SW[13], SW[7], SW[6], SW[5], SW[4], SW[3], SW[2], SW[1], SW[0], VGA_B[3:0]â€¦ and (the first 15 of 28 listed). è¯·ä½ å¸®åŠ©å¯æ€œçš„åŠ©æ•™è§£å†³è¿™ä¸ªé—®é¢˜ğŸ˜­ï¼Œå®Œæˆå®éªŒï¼ ä½ éœ€è¦è¯´æ˜ï¼š è¿™ä¸ª Error æ˜¯å‡ºåœ¨å“ªä¸ªé˜¶æ®µ (Synthesis&#x2F;Implementation&#x2F;Generate Bitstream) ï¼Ÿ åŠ©æ•™åº”è¯¥æ€ä¹ˆåšï¼Ÿï¼ˆè¯·è‡³å°‘ç»™å‡ºä¸€ç§å¯èƒ½çš„è§£å†³æ–¹å¼ï¼‰ ä½ æ˜¯é€šè¿‡ä»€ä¹ˆé€”å¾„äº†è§£ä¸è§£å†³è¿™ä¸ª Error çš„ï¼Ÿï¼ˆç®€å•è¯´æ˜å³å¯ï¼Œå‚è€ƒå†…å®¹è¯·ç»™å‡ºé“¾æ¥ï¼‰ ä½ ä¸éœ€è¦ç†è§£ä¸è¯´æ˜ï¼š è¿™ä¸ªé”™è¯¯åˆ°åº•æ˜¯ä»€ä¹ˆä¸œè¥¿ï¼Œè¿™ä¸ªé”™è¯¯æ˜¯æ€ä¹ˆäº§ç”Ÿçš„ã€‚ ä½ å¯èƒ½é€šè¿‡ä»¥ä¸‹é€”å¾„å®Œæˆæœ¬é¢˜ï¼š è®¤çœŸé˜…è¯»æŠ¥é”™ä¿¡æ¯ï¼Œè¯´ä¸å®šè§£å†³æ–¹æ¡ˆå°±åœ¨ Error ä¸­äº†ï¼Ÿ ä½¿ç”¨æœç´¢å¼•æ“ï¼ˆæœ€å¥½ä¸è¦ç”¨ Baidu ï¼‰ï¼Œç²˜è´´æŠ¥é”™çš„å¤´éƒ¨ï¼Œçœ‹çœ‹èƒ½ä¸èƒ½å€Ÿé‰´å‰äººçš„æ™ºæ…§ã€‚ å–„ç”¨ Xilinx Supportã€‚ æ„Ÿè°¢ä½ å¸®åŠ©åŠ©æ•™å®Œæˆäº†å®éªŒğŸ˜Šï¼ä¹‹åçš„å®éªŒä¸­ï¼Œå¦‚æœä½ å‘ç°äº†å„ç§æŠ¥é”™ï¼ˆå°¤å…¶æ˜¯ Critical Warnings&#x2F;Errorsï¼‰ä¹Ÿå¯ä»¥å…ˆå°è¯•é€šè¿‡ä»Šå¤©çš„é€”å¾„è§£å†³ã€‚ è¿™ä¸ªé”™è¯¯æ˜¯åœ¨ Generate Bitstream é˜¶æ®µå‡ºç°çš„ã€‚é”™è¯¯æç¤ºè¡¨æ˜ï¼Œåœ¨è®¾è®¡ä¸­ï¼Œ41ä¸ªé€»è¾‘ç«¯å£çš„ I&#x2F;O æ ‡å‡†ï¼ˆIOSTANDARDï¼‰ä½¿ç”¨äº†é»˜è®¤å€¼ â€˜DEFAULTâ€™ï¼Œè€Œä¸æ˜¯ç”¨æˆ·æŒ‡å®šçš„ç‰¹å®šå€¼ã€‚è¿™å¯èƒ½å¯¼è‡´ I&#x2F;O å†²çªæˆ–ä¸æ¿å¡ç”µæºæˆ–è¿æ¥ä¸å…¼å®¹ï¼Œå½±å“æ€§èƒ½ã€ä¿¡å·å®Œæ•´æ€§ï¼Œæˆ–åœ¨æç«¯æƒ…å†µä¸‹å¯¼è‡´è®¾å¤‡æˆ–ä¸å…¶è¿æ¥çš„ç»„ä»¶æŸåã€‚è¦è§£å†³è¿™ä¸ªé—®é¢˜ï¼Œéœ€è¦æŒ‡å®šæ‰€æœ‰ I&#x2F;O æ ‡å‡†ã€‚ è§£å†³æ–¹æ³•ï¼š åœ¨ XDC çº¦æŸæ–‡ä»¶ä¸­ï¼Œä¸ºæ¯ä¸ªé€»è¾‘ç«¯å£æŒ‡å®šæ­£ç¡®çš„ I&#x2F;O æ ‡å‡†ï¼ˆIOSTANDARDï¼‰ã€‚ä¾‹å¦‚ï¼Œå¯¹äºä¸€ä¸ªåä¸º â€œSW[0]â€ çš„ç«¯å£ï¼Œå¯ä»¥æ·»åŠ ä»¥ä¸‹çº¦æŸï¼š 12cssCopy codeset_property IOSTANDARD LVCMOS33 [get_ports SW[0]] è¯·æ ¹æ®è®¾è®¡ä¸­ä½¿ç”¨çš„ FPGA èŠ¯ç‰‡å’Œå¼€å‘æ¿ï¼Œä¸ºæ¯ä¸ªç«¯å£é€‰æ‹©åˆé€‚çš„ I&#x2F;O æ ‡å‡†ã€‚ å¦‚æœå…è®¸ä½¿ç”¨é»˜è®¤çš„ I&#x2F;O æ ‡å‡†ï¼Œå¯ä»¥ä½¿ç”¨ä»¥ä¸‹å‘½ä»¤æ¥é™ä½é”™è¯¯çš„ä¸¥é‡æ€§ï¼Œä»è€Œå…è®¸ç”Ÿæˆæ¯”ç‰¹æµæ–‡ä»¶ï¼š 12cssCopy codeset_property SEVERITY &#123;Warning&#125; [get_drc_checks NSTD-1] äº†è§£é€”å¾„ï¼š è¿™ä¸ªé”™è¯¯æ˜¯ Vivado ç”Ÿæˆçš„ä¸€æ¡ DRCï¼ˆDesign Rule Checkï¼Œè®¾è®¡è§„åˆ™æ£€æŸ¥ï¼‰é”™è¯¯ä¿¡æ¯ã€‚å¯ä»¥ä»é”™è¯¯æç¤ºä¸­è·å–è¯¦ç»†ä¿¡æ¯ï¼Œå¹¶é€šè¿‡æœç´¢ Xilinx å®˜æ–¹æ–‡æ¡£ä¸­çš„ â€œVivado Design Suite User Guide: I&#x2F;O and Clock Planning (UG899)â€ã€‚ å‚è€ƒé“¾æ¥ï¼š Vivado Design Suite User Guide: I&#x2F;O and Clock Planning (UG899)ï¼šhttps://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_2/ug899-vivado-io-clock-planning.pdf Lab1 &lt;ALUã€Regfile è®¾è®¡å’Œæœ‰é™çŠ¶æ€æœº&gt; &lt;3200102318&gt; &lt;æ¨æ®¿è¶…&gt; &#110;&#x6f;&#x69;&#x6e;&#x74;&#x69;&#105;&#105;&#x69;&#64;&#x67;&#109;&#x61;&#x69;&#x6c;&#46;&#x63;&#x6f;&#x6d; æ“ä½œæ–¹æ³•ä¸å®éªŒæ­¥éª¤ä¸€ï¼šè®¾è®¡å®ç°æ•°æ®é€šè·¯éƒ¨ä»¶ ALUå®ç°ALUï¼ˆç®—æœ¯é€»è¾‘å•å…ƒï¼‰ï¼Œæ‰§è¡Œç»™å®šçš„æ“ä½œï¼ˆé€šè¿‡ALU_operationè¾“å…¥ï¼‰åœ¨ä¸¤ä¸ª32ä½çš„è¾“å…¥å€¼Aå’ŒBä¹‹é—´è¿›è¡Œè®¡ç®—ï¼Œå¹¶å°†ç»“æœè¾“å‡ºåˆ°resç«¯å£ã€‚å¦å¤–ï¼Œzeroè¾“å‡ºç«¯å£è¡¨ç¤ºç»“æœæ˜¯å¦ä¸ºé›¶ã€‚ å®ç°ä»¥ä¸‹æ“ä½œï¼š XOR ADDï¼ˆå¸¦è¿›ä½ï¼‰ AND OR XOR NOR SRLï¼ˆé€»è¾‘å³ç§»ï¼‰ M8_1ï¼ˆå¤šè·¯é€‰æ‹©å™¨ï¼‰ åœ¨è®¾è®¡æ–¹æ¡ˆä¸­ï¼Œè¦ä½¿ç”¨ä¸€äº›ä¸­é—´å˜é‡ï¼Œä¾‹å¦‚XLXN_1ï¼ŒXLXN_2ç­‰ï¼Œå®ƒä»¬ç”¨äºå°†ALU_operationè¾“å…¥è½¬æ¢ä¸ºé€‚å½“çš„æ§åˆ¶ä¿¡å·ä»¥é€‰æ‹©è¦æ‰§è¡Œçš„æ“ä½œã€‚é€šè¿‡è¿™äº›ä¸­é—´å˜é‡ï¼Œå°†ALU_operationè¾“å…¥çš„æ“ä½œè½¬æ¢ä¸ºå…·ä½“çš„é€»è¾‘é—¨ç”µè·¯ï¼Œä»è€Œå®ç°äº†ALUçš„åŠŸèƒ½ã€‚ U1æ¨¡å—ä¸­çš„SignalExt_32_0ç”¨äºä»ALU_operationçš„ç¬¬3ä¸ªä½ä¸­æå–ä¸€ä¸ªæ§åˆ¶ä¿¡å·ï¼Œå¹¶å°†å…¶æ‰©å±•ä¸º32ä½ä¿¡å·ã€‚ æ¯ä¸ªæ“ä½œéƒ½ä½¿ç”¨å•ç‹¬çš„æ¨¡å—æ¥å®ç°ã€‚ XORæ“ä½œä½¿ç”¨xor_32_0æ¨¡å—å®ç°ï¼ŒADDæ“ä½œä½¿ç”¨addc_32_0æ¨¡å—å®ç°ï¼Œå°†è¿™äº›æ¨¡å—è¿æ¥åœ¨ä¸€èµ·ï¼Œå¹¶é€šè¿‡ä¸­é—´å˜é‡è¿›è¡Œé€šä¿¡ã€‚æœ€ç»ˆç»“æœé€šè¿‡M8_1æ¨¡å—è¿›è¡Œå¤šè·¯é€‰æ‹©ï¼Œé€‰æ‹©æ­£ç¡®çš„ç»“æœè¾“å‡ºã€‚ 1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586module ALU( input [31:0] A, input [31:0] B, input [2:0] ALU_operation, output [31:0] res, output zero);wire XLXN_1 = ALU_operation[2];wire [31:0] XLXN_2;wire [31:0] XLXN_3;wire [32:0] XLXN_4;wire [31:0] XLXN_5 = &#123;31&#x27;b0, XLXN_4[32]&#125;;wire [31:0] XLXN_6;wire [31:0] XLXN_7;wire [31:0] XLXN_8;wire [31:0] XLXN_9;wire [31:0] XLXN_10;SignalExt_32_0 U1( .S(XLXN_1), .So(XLXN_2));xor_32_0 U2( .A(XLXN_2), .B(B), .res(XLXN_3));addc_32_0 U3( .A(A), .B(XLXN_3), .C0(XLXN_1), .S(XLXN_4));and_32_0 U4( .A(A), .B(B), .res(XLXN_6));or_32_0 U5( .A(A), .B(B), .res(XLXN_7));xor_32_0 U6( .A(A), .B(B), .res(XLXN_8));nor_32_0 U7( .A(A), .B(B), .res(XLXN_9));srl32_0 U8( .A(A), .B(B), .res(XLXN_10));M8_1_32_0 U9( .s(ALU_operation), .I0(XLXN_6), .I1(XLXN_7), .I2(XLXN_4[31:0]), .I3(XLXN_8), .I4(XLXN_9), .I5(XLXN_10), .I6(XLXN_4[31:0]), .I7(XLXN_5), .o(res));or_bit_32_0 U10( .A(res), .o(zero));endmodule äºŒï¼šè®¾è®¡å®ç°æ•°æ®é€šè·¯éƒ¨ä»¶ Register Filesè¦å®ç°ä¸€ä¸ªå¯„å­˜å™¨æ–‡ä»¶æ¨¡å—ï¼Œå…¶ä¸­åŒ…æ‹¬ä»¥ä¸‹è¾“å…¥å’Œè¾“å‡ºï¼š è¾“å…¥ï¼šæ—¶é’Ÿä¿¡å·clkã€å¤ä½ä¿¡å·rstã€å¯„å­˜å™¨å†™ä½¿èƒ½ä¿¡å·RegWriteã€è¯»å–å¯„å­˜å™¨1çš„åœ°å€Rs1_addrã€è¯»å–å¯„å­˜å™¨2çš„åœ°å€Rs2_addrã€å†™å…¥å¯„å­˜å™¨çš„åœ°å€Wt_addrã€å†™å…¥å¯„å­˜å™¨çš„æ•°æ®Wt_dataã€‚ è¾“å‡ºï¼šä»å¯„å­˜å™¨1è¯»å–çš„æ•°æ®Rs1_dataã€ä»å¯„å­˜å™¨2è¯»å–çš„æ•°æ®Rs2_dataä»¥åŠä»å¯„å­˜å™¨0åˆ°å¯„å­˜å™¨31çš„æ‰€æœ‰æ•°æ®ã€‚ è¯¥å¯„å­˜å™¨æ–‡ä»¶æ¨¡å—ä¸»è¦åŠŸèƒ½æ˜¯è¯»å–å’Œå†™å…¥æ•°æ®åˆ°å¯„å­˜å™¨ä¸­ã€‚æ—¶é’Ÿä¿¡å·clkä½œä¸ºæ¨¡å—è¾“å…¥ï¼Œæ§åˆ¶æ—¶åºã€‚å½“å¤ä½ä¿¡å·rstä¸ºé«˜ç”µå¹³æ—¶ï¼Œå¯„å­˜å™¨çš„å€¼è¢«å…¨éƒ¨åˆå§‹åŒ–ä¸º0ã€‚å½“å¯„å­˜å™¨å†™ä½¿èƒ½ä¿¡å·RegWriteä¸ºé«˜ç”µå¹³ä¸”å†™å…¥åœ°å€Wt_addrä¸ç­‰äº0æ—¶ï¼Œå¯„å­˜å™¨çš„å€¼è¢«å†™å…¥æ–°çš„æ•°æ®Wt_dataã€‚ 1234567891011121314151617181920212223242526272829303132333435363738394041424344module regs( input clk, rst, RegWrite, input [4:0] Rs1_addr, Rs2_addr, Wt_addr, input [31:0] Wt_data, output [31:0] Rs1_data, Rs2_data, output [31:0] Reg00, Reg01, Reg02, Reg03, Reg04, Reg05, Reg06, Reg07, Reg08, Reg09, output [31:0] Reg10, Reg11, Reg12, Reg13, Reg14, Reg15, Reg16, Reg17, Reg18, Reg19, output [31:0] Reg20, Reg21, Reg22, Reg23, Reg24, Reg25, Reg26, Reg27, Reg28, Reg29, output [31:0] Reg30, Reg31); reg [31:0] register [1:31]; // r1 - r31ï¼Œç”¨äºå­˜å‚¨å¯„å­˜å™¨çš„å€¼ integer i; assign Rs1_data = (Rs1_addr == 0) ? 0 : register[Rs1_addr]; // è¯»å–å¯„å­˜å™¨Rs1_addrçš„å€¼ assign Rs2_data = (Rs2_addr == 0) ? 0 : register[Rs2_addr]; // è¯»å–å¯„å­˜å™¨Rs2_addrçš„å€¼ // è¾“å‡ºå„ä¸ªå¯„å­˜å™¨çš„å€¼ assign Reg00 = 0; assign Reg01 = register[1]; assign Reg02 = register[2]; assign Reg03 = register[3]; assign Reg04 = register[4]; assign Reg05 = register[5]; assign Reg06 = register[6]; assign Reg07 = register[7]; assign Reg08 = register[8]; assign Reg09 = register[9]; assign Reg10 = register[10]; assign Reg11 = register[11]; assign Reg12 = register[12]; assign Reg13 = register[13]; assign Reg14 = register[14]; assign Reg15 = register[15]; assign Reg16 = register[16]; assign Reg17 = register[17]; assign Reg18 = register[18]; assign Reg19 = register[19]; assign Reg20 = register[20]; assign Reg21 = register[21]; assign Reg22 = register[22]; assign Reg23 = register[23]; assign Reg24 = register[24]; assign Reg25 = register[25]; assign Reg26 = register[26]; assign Reg27 = register[27]; assign Reg28 = register[28]; assign Reg29 = register[29]; assign Reg30 = register[30]; assign Reg31 = register[31]; always @(posedge clk or posedge rst) begin if (rst == 1) begin for (i = 1; i &lt; 32; i = i + 1) begin register[i] = 0; // å°†å¯„å­˜å™¨çš„å€¼åˆå§‹åŒ–ä¸º0 end end else if ((Wt_addr != 0) &amp;&amp; (RegWrite == 1)) begin register[Wt_addr] = Wt_data; // å°†å¯„å­˜å™¨Wt_addrçš„å€¼è®¾ä¸ºWt_data end endendmodule ä¸‰ï¼šæœ‰é™çŠ¶æ€æœºå®ç°é¦–å…ˆè®¾è®¡çŠ¶æ€è½¬ç§»å›¾ï¼š 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748module seq( input clk, input reset, input in, output out); parameter [2:0] S0=3&#x27;b000, S1=3&#x27;b001, S2=3&#x27;b010, S3=3&#x27;b011, S4=3&#x27;b100, S5=3&#x27;b101, S6=3&#x27;b110, S7=3&#x27;b111; reg [2:0] curr_state; reg [2:0] next_state; // State update always @(posedge clk or negedge reset) begin if (!reset) begin curr_state &lt;= S0; end else begin curr_state &lt;= next_state; end end // State transfer condition always @(curr_state or in) begin case (curr_state) S0: next_state = in ? S1 : S0; S1: next_state = in ? S2 : S0; S2: next_state = in ? S3 : S0; S3: next_state = in ? S0 : S4; S4: next_state = in ? S0 : S5; S5: next_state = in ? S6 : S0; S6: next_state = in ? S0 : S7; S7: next_state = in ? S1 : S0; default: next_state = S0; endcase end // State output assign out = (curr_state == S7) ? 1 : 0;endmodule å®éªŒç»“æœä¸åˆ†æä¸€ï¼šALUä»¿çœŸé¦–å…ˆè®¾è®¡ä»¿çœŸä»£ç ï¼š 123456789101112131415161718192021222324252627282930313233343536373839module ALU_TB; reg [31:0] A; reg [31:0] B; reg [2:0] ALU_operation; wire [31:0] res; wire zero; // å®ä¾‹åŒ–ALUæ¨¡å— ALU ALU_U( .A(A), .B(B), .ALU_operation(ALU_operation), .res(res), .zero(zero) ); initial begin A = 32&#x27;h a5a5a5a5; B = 32&#x27;h 5a5a5a5a; // åˆ†åˆ«è¿›è¡Œä¸åŒçš„æ“ä½œå¹¶æ‰“å°ç»“æœ ALU_operation = 7; #50; $display(&quot;res = %x, zero = %d&quot;, res, zero); ALU_operation = 6; #50; $display(&quot;res = %x, zero = %d&quot;, res, zero); ALU_operation = 5; #50; $display(&quot;res = %x, zero = %d&quot;, res, zero); ALU_operation = 4; #50; $display(&quot;res = %x, zero = %d&quot;, res, zero); ALU_operation = 3; #50; $display(&quot;res = %x, zero = %d&quot;, res, zero); ALU_operation = 2; #50; $display(&quot;res = %x, zero = %d&quot;, res, zero); ALU_operation = 1; #50; $display(&quot;res = %x, zero = %d&quot;, res, zero); ALU_operation = 0; #50; $display(&quot;res = %x, zero = %d&quot;, res, zero); A = 32&#x27;h0; B = 32&#x27;hFFFFFFFF; // å†æ¬¡è¿›è¡Œä¸åŒçš„æ“ä½œå¹¶æ‰“å°ç»“æœ ALU_operation = 2; #50; $display(&quot;res = %x, zero = %d&quot;, res, zero); ALU_operation = 7; #50; $display(&quot;res = %x, zero = %d&quot;, res, zero); endendmodule $$sltu\\ a5a5a5a5\\ 5a5a5a5a \\ &#x3D; \\ 00000000\\ ;zero&#x3D;1 \\sub\\ a5a5a5a5\\ 5a5a5a5a \\ &#x3D; \\ 4b4b4b4b\\ ;zero&#x3D;0 \\srl\\ a5a5a5a5\\ 5a5a5a5a \\ &#x3D; \\ 00000029\\ ;zero&#x3D;0 \\nor\\ a5a5a5a5\\ 5a5a5a5a \\ &#x3D; \\ 00000000\\ ;zero&#x3D;1 \\xor\\ a5a5a5a5\\ 5a5a5a5a \\ &#x3D; \\ ffffffff\\ ;zero&#x3D;0 \\add\\ a5a5a5a5\\ 5a5a5a5a \\ &#x3D; \\ ffffffff\\ ;zero&#x3D;0 \\or\\ a5a5a5a5\\ 5a5a5a5a \\ &#x3D; \\ ffffffff\\ ;zero&#x3D;0 \\and\\ a5a5a5a5\\ 5a5a5a5a \\ &#x3D; \\ 00000000\\ ;zero&#x3D;1 \\add\\ 00000000\\ ffffffff \\ &#x3D; \\ ffffffff\\ ;zero&#x3D;0 \\sltu\\ 00000000\\ ffffffff \\ &#x3D; \\ 00000001\\ ;zero&#x3D;0$$éƒ½ç¬¦åˆé¢„æœŸ äºŒã€Regfileä»¿çœŸ12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758module Reg_TB; reg clk, rst, RegWrite; reg [4:0] Rs1_addr, Rs2_addr, Wt_addr; reg [31:0] Wt_data; wire [31:0] Rs1_data, Rs2_data; wire [31:0] Reg00, Reg01, Reg02, Reg03, Reg04, Reg05, Reg06, Reg07, Reg08, Reg09; wire [31:0] Reg10, Reg11, Reg12, Reg13, Reg14, Reg15, Reg16, Reg17, Reg18, Reg19; wire [31:0] Reg20, Reg21, Reg22, Reg23, Reg24, Reg25, Reg26, Reg27, Reg28, Reg29; wire [31:0] Reg30, Reg31; // Instantiate the &quot;regs&quot; module with the signals. // &quot;regs&quot; is a Verilog module that contains the logic for register operations. regs regs_U( .clk(clk), .rst(rst), .RegWrite(RegWrite), .Rs1_addr(Rs1_addr), .Rs2_addr(Rs2_addr), .Wt_addr(Wt_addr), .Wt_data(Wt_data), .Rs1_data(Rs1_data), .Rs2_data(Rs2_data), .Reg00(Reg00), .Reg01(Reg01), .Reg02(Reg02), .Reg03(Reg03), .Reg04(Reg04), .Reg05(Reg05), .Reg06(Reg06), .Reg07(Reg07), .Reg08(Reg08), .Reg09(Reg09), .Reg10(Reg10), .Reg11(Reg11), .Reg12(Reg12), .Reg13(Reg13), .Reg14(Reg14), .Reg15(Reg15), .Reg16(Reg16), .Reg17(Reg17), .Reg18(Reg18), .Reg19(Reg19), .Reg20(Reg20), .Reg21(Reg21), .Reg22(Reg22), .Reg23(Reg23), .Reg24(Reg24), .Reg25(Reg25), .Reg26(Reg26), .Reg27(Reg27), .Reg28(Reg28), .Reg29(Reg29), .Reg30(Reg30), .Reg31(Reg31) ); // Initialize the signals. initial begin RegWrite = 0; rst = 1; Rs1_addr = 0; Rs2_addr = 0; Wt_addr = 0; Wt_data[31:0] = 0; #100; rst = 0; RegWrite = 1; Wt_addr[4:0] = 4&#x27;h5; Wt_data[31:0] = 32&#x27;h5a5a5a5a; #50; RegWrite = 1; Wt_addr[4:0] = 4&#x27;hA; Wt_data[31:0] = 32&#x27;h5a5a5a5a; #50; Rs1_addr[4:0] = 4&#x27;h5; #50; Rs2_addr[4:0] = 4&#x27;hA; #50; end // Generate a clock signal. always begin clk = 0; #10; clk = 1; #10; endendmodule æ—¶é’Ÿä¿¡å·ï¼šå‘¨æœŸæ€§çš„ä¸Šå‡å’Œä¸‹é™æ²¿ã€‚ å¤ä½ä¿¡å·ï¼šå¼€å§‹æ—¶ä¸ºé«˜ï¼Œç„¶ååœ¨100nsåå˜ä¸ºä½ã€‚ RegWriteä¿¡å·ï¼šåœ¨å¤ä½åçš„ä¸€æ®µæ—¶é—´å†…ä¿æŒé«˜ï¼Œç”¨äºå†™å…¥æ“ä½œã€‚ç„¶åå˜ä¸ºä½ï¼Œç”¨äºè¯»å–æ“ä½œã€‚ Wt_addrä¿¡å·ï¼šåœ¨å†™æ“ä½œæœŸé—´ï¼Œè¯¥ä¿¡å·å°†æ˜¾ç¤ºæ‰€é€‰å¯„å­˜å™¨çš„åœ°å€ã€‚ Wt_dataä¿¡å·ï¼šåœ¨å†™æ“ä½œæœŸé—´ï¼Œè¯¥ä¿¡å·å°†æ˜¾ç¤ºå†™å…¥å¯„å­˜å™¨çš„æ•°æ®ã€‚ Rs1_addrå’ŒRs2_addrä¿¡å·ï¼šåœ¨è¯»æ“ä½œæœŸé—´ï¼Œè¿™ä¸¤ä¸ªä¿¡å·å°†æ˜¾ç¤ºæ‰€é€‰å¯„å­˜å™¨çš„åœ°å€ã€‚ Rs1_dataå’ŒRs2_dataä¿¡å·ï¼šåœ¨è¯»æ“ä½œæœŸé—´ï¼Œè¿™ä¸¤ä¸ªä¿¡å·å°†æ˜¾ç¤ºä»æ‰€é€‰å¯„å­˜å™¨è¯»å–çš„æ•°æ®ã€‚ ç¬¦åˆé¢„æœŸ ä¸‰ï¼šSEQä»¿çœŸ12345678910111213141516171819202122232425262728293031323334353637383940// Testbench for seq modulemodule seq_TB; reg clk; reg reset; reg in; wire out; // Instantiate seq module seq seq_U( .clk(clk), .reset(reset), .in(in), .out(out) ); // Generate clock signal always #20 clk = ~clk; // Initialize inputs initial begin clk = 0; reset = 0; in = 0; #20 reset = 1; // Assert reset for 20 time units #40 in = 1; #40 in = 1; #40 in = 1; #40 in = 0; #40 in = 0; #40 in = 1; #40 in = 0; #40 in = 1; #40 in = 0; #40 in = 1; // Wait for some time to observe output #100; $finish; // End simulation endendmodule åœ¨ä»¿çœŸå¼€å§‹æ—¶ï¼Œresetä¿¡å·å°†ä¿æŒä½ç”µå¹³ï¼ˆ0ï¼‰ï¼Œç›´åˆ°20ä¸ªæ—¶é—´å•ä½åï¼Œresetä¿¡å·å°†å˜ä¸ºé«˜ç”µå¹³ï¼ˆ1ï¼‰ï¼Œä»¥åˆå§‹åŒ–seqæ¨¡å—çš„çŠ¶æ€ã€‚åœ¨è¿™ä¸ªæ—¶é—´ç‚¹ï¼Œcurr_stateå°†è¢«è®¾ç½®ä¸ºS0ï¼ˆ3â€™b000ï¼‰ã€‚ inï¼š åœ¨ä»¿çœŸå¼€å§‹çš„ç¬¬60ä¸ªæ—¶é—´å•ä½ï¼Œinå°†å˜ä¸º1ã€‚è¿™å°†ä½¿çŠ¶æ€ä»S0ï¼ˆ3â€™b000ï¼‰å˜ä¸ºS1ï¼ˆ3â€™b001ï¼‰ã€‚ åœ¨ç¬¬100ä¸ªæ—¶é—´å•ä½ï¼Œinä»ä¸º1ã€‚çŠ¶æ€å°†ä»S1ï¼ˆ3â€™b001ï¼‰å˜ä¸ºS2ï¼ˆ3â€™b010ï¼‰ã€‚ åœ¨ç¬¬140ä¸ªæ—¶é—´å•ä½ï¼Œinä»ä¸º1ã€‚çŠ¶æ€å°†ä»S2ï¼ˆ3â€™b010ï¼‰å˜ä¸ºS3ï¼ˆ3â€™b011ï¼‰ã€‚ åœ¨ç¬¬180ä¸ªæ—¶é—´å•ä½ï¼Œinå˜ä¸º0ã€‚çŠ¶æ€å°†ä»S3ï¼ˆ3â€™b011ï¼‰å˜ä¸ºS4ï¼ˆ3â€™b100ï¼‰ã€‚ åœ¨ç¬¬220ä¸ªæ—¶é—´å•ä½ï¼Œinä»ä¸º0ã€‚çŠ¶æ€å°†ä»S4ï¼ˆ3â€™b100ï¼‰å˜ä¸ºS5ï¼ˆ3â€™b101ï¼‰ã€‚ åœ¨ç¬¬260ä¸ªæ—¶é—´å•ä½ï¼Œinå˜ä¸º1ã€‚çŠ¶æ€å°†ä»S5ï¼ˆ3â€™b101ï¼‰å˜ä¸ºS6ï¼ˆ3â€™b110ï¼‰ã€‚ åœ¨ç¬¬300ä¸ªæ—¶é—´å•ä½ï¼Œinå˜ä¸º0ã€‚çŠ¶æ€å°†ä»S6ï¼ˆ3â€™b110ï¼‰å˜ä¸ºS7ï¼ˆ3â€™b111ï¼‰ã€‚ åœ¨ç¬¬340ä¸ªæ—¶é—´å•ä½ï¼Œinå˜ä¸º1ã€‚çŠ¶æ€å°†ä»S7ï¼ˆ3â€™b111ï¼‰å˜ä¸ºS1ï¼ˆ3â€™b001ï¼‰ã€‚ åœ¨ç¬¬380ä¸ªæ—¶é—´å•ä½ï¼Œinå˜ä¸º0ã€‚çŠ¶æ€å°†ä»S1ï¼ˆ3â€™b001ï¼‰å˜ä¸ºS0ï¼ˆ3â€™b000ï¼‰ã€‚ åœ¨ç¬¬420ä¸ªæ—¶é—´å•ä½ï¼Œinå˜ä¸º1ã€‚çŠ¶æ€å°†ä»S0ï¼ˆ3â€™b000ï¼‰å˜ä¸ºS1ï¼ˆ3â€™b001ï¼‰ã€‚ è¾“å‡ºä¿¡å·outåœ¨çŠ¶æ€ä¸ºS7ï¼ˆ3â€™b111ï¼‰æ—¶ä¸º1ï¼Œå…¶ä»–æƒ…å†µä¸‹ä¸º0ã€‚å› æ­¤ï¼Œåœ¨ç¬¬300ä¸ªæ—¶é—´å•ä½åˆ°ç¬¬340ä¸ªæ—¶é—´å•ä½ä¹‹é—´ï¼Œoutä¿¡å·å°†å˜ä¸ºé«˜ç”µå¹³ï¼ˆ1ï¼‰ã€‚åœ¨å…¶ä»–æ—¶é—´ï¼Œoutä¿¡å·å°†ä¿æŒä½ç”µå¹³ï¼ˆ0ï¼‰ã€‚ ç¬¦åˆé¢„æœŸ è®¨è®ºã€å¿ƒå¾—è¿™æ¬¡å®éªŒä¸»è¦å®ç° ALU æ¨¡å—ï¼ŒRegfile å’Œæœ‰é™çŠ¶æ€æœºï¼Œæˆ‘å¯¹ç›¸å…³å†…å®¹äº†è§£æ›´åŠ æ·±å…¥ï¼Œè¿™æ¬¡å®éªŒç›¸å¯¹è¾ƒå®¹æ˜“ï¼ŒRegfile å’Œæœ‰é™çŠ¶æ€æœºåœ¨ PPT ä¸­éƒ½æœ‰ä»£ç ï¼Œåªéœ€å°†é”™è¯¯éƒ¨åˆ†è¿›è¡Œä¿®æ”¹ï¼Œå¹¶ç»™ Regfile32 ä¸ªå¯„å­˜å™¨çš„çº¿æ¥å‡ºæ¥ã€‚ æ€è€ƒé¢˜1.ç°åœ¨å¯¹ ALU è¿›è¡Œæ‹“å±•ï¼Œè¦æ±‚ä¿®æ”¹ ALU ä»¥æ”¯æŒä¸¤ä¸ªæœ‰ç¬¦å·æ•°çš„å¤§å°æ¯”è¾ƒï¼Œä½ éœ€è¦æ·»åŠ å“ªäº›ç«¯å£ä»¥æ”¯æŒï¼Ÿï¼ˆHintï¼šç›®å‰çš„ ALU å°†ä¸¤ä¸ªè¾“å…¥éƒ½è§†ä½œæ— ç¬¦å·æ•°ï¼› zero ä¿¡å·ä»…èƒ½ç”¨æ¥åˆ¤æ–­æ˜¯å¦ç›¸ç­‰ï¼‰ ä¸ºäº†æ”¯æŒä¸¤ä¸ªæœ‰ç¬¦å·æ•°çš„å¤§å°æ¯”è¾ƒï¼Œæˆ‘ä»¬éœ€è¦åœ¨ç°æœ‰ ALU çš„åŸºç¡€ä¸Šæ·»åŠ ä¸€ä¸ªé¢å¤–çš„è¾“å‡ºç«¯å£ï¼Œä¾‹å¦‚ output greaterï¼Œç”¨äºæŒ‡ç¤º A æ˜¯å¦å¤§äº Bã€‚ä»¥ä¸‹æ˜¯ä¿®æ”¹åçš„ ALU moduleï¼š 1234567891011121314151617181920212223242526module ALU( input [31:0] A, input [31:0] B, input [2:0] ALU_operation, output [31:0] res, output zero, output greater // æ·»åŠ æ–°çš„è¾“å‡ºç«¯å£);// ... wire signed_less; sub_32_0 U11( // ä½¿ç”¨ 32 ä½å‡æ³•å™¨è®¡ç®— A - B .A(A), .B(B), .S(res_signed_less));assign signed_less = res_signed_less[31]; // å¦‚æœ A - B çš„ç»“æœä¸ºè´Ÿæ•°ï¼Œåˆ™ A å°äº Bassign greater = ~signed_less &amp; ~zero; // å¦‚æœ A ä¸å°äº B ä¸” A ä¸ç­‰äº Bï¼Œåˆ™ A å¤§äº B// ... endmodule 2.è¯·ç”»å‡ºæ£€æµ‹åºåˆ— 1110010 çš„ Moore å‹ FSM çš„çŠ¶æ€å›¾ï¼ˆä½ å¯ä»¥ä½¿ç”¨çº¸ç¬”æ¸…æ™°ç”»å‡ºå¹¶æ‹ç…§ï¼Œæˆ–ä½¿ç”¨ drawioã€FSM Designer ç­‰å·¥å…·å®Œæˆåˆ¶å›¾ï¼‰ã€‚ å½“å‰çŠ¶æ€ è¾“å…¥ ä¸‹ä¸€ä¸ªçŠ¶æ€ è¾“å‡º S0 0 S0 0 S0 1 S1 0 S1 0 S0 0 S1 1 S2 0 S2 0 S0 0 S2 1 S3 0 S3 0 S4 0 S3 1 S0 0 S4 0 S5 0 S4 1 S0 0 S5 0 S0 0 S5 1 S6 0 S6 0 S7 0 S6 1 S0 0 S7 0 S0 1 S7 1 S1 1 3.è¯·ä½ ä¿®æ”¹æµ‹è¯•ä»£ç ï¼Œä½¿å¾—ç»™å®šä¸€ä¸ªç‰¹å®šè¾“å…¥åºåˆ— reg[31:0] input_seq = 32&#39;hD72DBEEF ä»é«˜ä½åˆ°ä½ä½ä¾æ¬¡è¾“å…¥åˆ° seq å­æ¨¡å—ä¸­ã€‚ä½ å¯ä»¥ç”¨ä»»ä½•èƒ½å¤Ÿä½¿ä»£ç æ›´ç®€æ´çš„å†™æ³•ï¼Œæœ¬é¢˜æ„åœ¨è€ƒå¯Ÿå¯¹ Verilog è¯­æ³•çš„ç†Ÿæ‚‰ç¨‹åº¦ã€‚ï¼ˆHintï¼šå¦‚æœä½ æ²¡æœ‰æ€è·¯ï¼Œå¯ä»¥æœç´¢ for loopï¼›è¿˜å¯ä»¥ç”¨ä½è¿ç®—çš„æ–¹å¼â€œä¸€æ¬¡â€å¤„ç†ä¸€ä½ï¼‰ 12345678910111213141516171819202122232425262728293031323334353637module seq_TB; reg clk; reg reset; reg in; wire out; integer i; reg [31:0] input_seq = 32&#x27;hD72DBEEF; // Instantiate seq module seq seq_U( .clk(clk), .reset(reset), .in(in), .out(out) ); // Generate clock signal always #20 clk = ~clk; // Initialize inputs initial begin clk = 0; reset = 0; in = 0; #20 reset = 1; // Assert reset for 20 time units // Apply input_seq to seq module for (i = 31; i &gt;= 0; i = i - 1) begin #40 in = input_seq[i]; end // Wait for some time to observe output #100; $finish; // End simulation endendmodule æ³¢å½¢å›¾å¦‚å›¾ Lab2 &lt;IP æ ¸é›†æˆ SOC è®¾è®¡&gt; &lt;3200102318&gt; &lt;æ¨æ®¿è¶…&gt; &#x6e;&#111;&#x69;&#110;&#116;&#x69;&#x69;&#x69;&#105;&#64;&#103;&#x6d;&#97;&#105;&#x6c;&#x2e;&#99;&#x6f;&#x6d; æ“ä½œæ–¹æ³•ä¸å®éªŒæ­¥éª¤é€šè¿‡ç¬¬ä¸‰æ–¹ IP å’Œå·²æœ‰ IP æ¨¡å—å»ºç«‹ CPU æµ‹è¯•ç¯å¢ƒï¼ˆSOC ç³»ç»Ÿçš„é›†æˆå®ç°ï¼‰ 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210module CSSTE( input clk_100mhz, input RSTN, input [3:0] BTN_y, input [15:0] SW, output [3:0] Blue, output [3:0] Green, output [3:0] Red, output HSYNC, output VSYNC, output LED_PEN, output SEG_PEN, output led_clk, output led_clrn, output led_sout, output seg_clk, output seg_clrn, output seg_sout); // è¾“å…¥è¾“å‡ºä¿¡å·çš„å®šä¹‰ wire [31:0] Addr_out; wire [31:0] Data_in; wire [31:0] Data_out; wire MemRW; wire [31:0] PC_out; wire Clk_CPU; wire [31:0] Inst_in; wire rst; wire [9:0] ram_addr; wire [31:0] ram_data_in; wire [31:0] RAM_B_0_douta; wire U4_data_ram_we; wire [3:0] BTN_OK; wire [15:0] SW_OK; wire [15:0] LED_out; wire [31:0] counter_out; wire counter0_OUT; wire counter1_OUT; wire counter2_OUT; //wire [31:0] Cpu_data4bus; wire GPIOf0000000_we; wire GPIOe0000000_we; wire counter_we; wire [31:0] Peripheral_in; wire [7:0] U5_point_out; wire [7:0] U5_LE_out; wire [31:0] Disp_num; wire [31:0] clkdiv; wire [1:0] counter_set; wire STEP=SW_OK[10]|BTN_OK[0]; // æ¨¡å—å®ä¾‹åŒ– SCPU U1( .Addr_out(Addr_out), .Data_in(Data_in), .Data_out(Data_out), .MemRW(MemRW), .PC_out(PC_out), .clk(Clk_CPU), .inst_in(Inst_in), .rst(rst) ); Rom_D_0 U2( .a(PC_out[11:2]), .spo(Inst_in) ); RAM U3( .addra(ram_addr), .clka(~clk_100mhz), .dina(ram_data_in), .douta(RAM_B_0_douta), .wea(U4_data_ram_we) ); MIO_BUS U4( .clk(clk_100mhz), .rst(rst), .BTN(BTN_OK), .SW(SW_OK), .mem_w(MemRW), .Cpu_data2bus(Data_out), .addr_bus(Addr_out), .ram_data_out(RAM_B_0_douta), .led_out(LED_out), .counter_out(counter_out), .counter0_out(counter0_OUT), .counter1_out(counter1_OUT), .counter2_out(counter2_OUT), .Cpu_data4bus(Data_in), .ram_data_in(ram_data_in), .ram_addr(ram_addr), .data_ram_we(U4_data_ram_we), .GPIOf0000000_we(GPIOf0000000_we), .GPIOe0000000_we(GPIOe0000000_we), .counter_we(counter_we), .Peripheral_in(Peripheral_in) ); Multi_8CH32 U5( .clk(~Clk_CPU), .rst(rst), .EN(GPIOe0000000_we), .Test(SW_OK[7:5]), .point_in(&#123;clkdiv[31:0], clkdiv[31:0]&#125;), .LES(64&#x27;b0), .Data0(Peripheral_in), .data1(&#123;2&#x27;b0, PC_out[31:2]&#125;), .data2(Inst_in), .data3(counter_out), .data4(Addr_out), .data5(Data_out), .data6(Data_in), .data7(PC_out), .point_out(U5_point_out), .LE_out(U5_LE_out), .Disp_num(Disp_num) ); SSeg7_Dev_0 U6( .clk(clk_100mhz), .flash(clkdiv[25]), .Hexs(Disp_num), .LES(U5_LE_out), .point(U5_point_out), .rst(rst), .Start(clkdiv[20]), .SW0(SW_OK[0]), .seg_clk(seg_clk), .seg_clrn(seg_clrn), .SEG_PEN(SEG_PEN), .seg_sout(seg_sout) ); SPIO U7( .clk(~Clk_CPU), .rst(rst), .Start(clkdiv[20]), .EN(GPIOf0000000_we), .P_Data(Peripheral_in), .counter_set(counter_set), .LED_out(LED_out), .led_clk(led_clk), .led_sout(led_sout), .led_clrn(led_clrn), .LED_PEN(LED_PEN) ); clk_div U8( .clk(clk_100mhz), .rst(rst), .SW2(SW_OK[2]), .SW8(SW_OK[8]), .STEP(STEP), .clkdiv(clkdiv), .Clk_CPU(Clk_CPU) ); SAnti_jitter U9( .clk(clk_100mhz), .RSTN(RSTN), //.readn(readn), .Key_y(BTN_y), .SW(SW), //.Key_x(Key_x), //.Key_out(Key_out), //.Key_ready(Key_ready), //.pulse_out(pulse_out), .BTN_OK(BTN_OK), .SW_OK(SW_OK), //.CR(CR), .rst(rst) ); Counter_x U10( .clk(~Clk_CPU), .rst(rst), .clk0(clkdiv[6]), .clk1(clkdiv[9]), .clk2(clkdiv[11]), .counter_we(counter_we), .counter_val(Peripheral_in), .counter_ch(counter_set), .counter0_OUT(counter0_OUT), .counter1_OUT(counter1_OUT), .counter2_OUT(counter2_OUT), .counter_out(counter_out) ); VGA U11 ( .clk_25m(clkdiv[1]), .clk_100m(clk_100mhz), .rst(rst), .pc(PC_out), .inst(Inst_in), .alu_res(Addr_out), .mem_wen(MemRW), .dmem_o_data(RAM_B_0_douta), .dmem_i_data(ram_data_in), .dmem_addr(Addr_out), .hs(HSYNC), .vs(VSYNC), .vga_r(Red), .vga_g(Green), .vga_b(Blue));endmodule æ·»åŠ æºæ–‡ä»¶ clk_div.v 12345678910111213141516171819module clk_div( input clk, input rst, input SW2,SW8,STEP, output reg [31:0]clkdiv, // 32 ä½è®¡æ•°åˆ†é¢‘è¾“å‡º output Clk_CPU); always @ (posedge clk or posedge rst) begin if (rst) clkdiv &lt;= 0; else clkdiv &lt;= clkdiv + 1&#x27;b1; end assign Clk_CPU = (SW8 == 1) ? STEP : (SW2 == 1) ? clkdiv[24] : clkdiv[2]; endmodule æ ¹æ®è¦æ±‚ï¼Œéœ€è¦ä¿®æ”¹ VGA.v æ¨¡å—ï¼Œä»¥ä¾¿å°†å…¶ä»–è°ƒè¯•ä¿¡å·æ¥å…¥åˆ° VGA æ¨¡å—å¹¶åœ¨å±å¹•ä¸Šæ˜¾ç¤ºã€‚ é¦–å…ˆï¼Œéœ€è¦åœ¨ VGA.v çš„ç«¯å£æè¿°ä¸­æ·»åŠ è°ƒè¯•ä¿¡å·è¾“å…¥ã€‚ 12345input wire [31:0] rs1,input wire [31:0] rs1_val,input wire [31:0] rs2,input wire [31:0] rs2_val,//... æ¥ä¸‹æ¥ï¼Œå°†è¿™äº›æ–°æ·»åŠ çš„ç«¯å£è¿æ¥åˆ° VgaDebugger å®ä¾‹ï¼š 12345678VgaDebugger vga_debugger( // ... .rs1(rs1), .rs1_val(rs1_val), .rs2(rs2), .rs2_val(rs2_val), //... ); å®éªŒç»“æœä¸åˆ†æSW[8]ç½®é«˜ ç¬¬ä¸€æ¡æŒ‡ä»¤ï¼š SW[7:5] ï¼š001 010 100 101 110 111 ç¬¬äºŒæ¡æŒ‡ä»¤ï¼š SW[7:5] ï¼š001 010 100 101 110 111 ç¬¬ä¸‰æ¡æŒ‡ä»¤ï¼š SW[7:5] ï¼š001 010 100 101 110 111 reså˜åŒ–ç¬¦åˆæ–æ³¢é‚£å¥‘æ•°åˆ—ï¼š è®¨è®ºã€å¿ƒå¾—è¿™æ¬¡å®éªŒé€šè¿‡å®ç°CSSTEç¡¬ä»¶æè¿°ã€clk_divæ¨¡å—ï¼Œè°ƒç”¨æ–‡ä»¶å¤¹ä¸­ç»™çš„IPï¼Œæ­å»ºäº†ä¸€ä¸ªCPUï¼Œæ¥ä¸‹æ¥å°±æ˜¯å‡†å¤‡å†²åˆºå•å‘¨æœŸï¼ Lab3 &lt;å¤æ‚æ“ä½œå®ç°&gt; &lt;3200102318&gt; &lt;æ¨æ®¿è¶…&gt; &#x6e;&#111;&#105;&#110;&#116;&#105;&#x69;&#x69;&#x69;&#64;&#x67;&#x6d;&#x61;&#x69;&#108;&#46;&#x63;&#111;&#x6d; æ“ä½œæ–¹æ³•ä¸å®éªŒæ­¥éª¤ä¸€ï¼šä¹˜æ³•å™¨é‡‡ç”¨Boothç®—æ³•è¿›è¡Œæœ‰ç¬¦å·æ•´æ•°ä¹˜æ³• è¾“å…¥ï¼š clkï¼šæ—¶é’Ÿä¿¡å·ï¼Œç”¨äºåŒæ­¥ç”µè·¯ rstï¼šå¤ä½ä¿¡å·ï¼Œç”¨äºåˆå§‹åŒ–ç”µè·¯çŠ¶æ€ multiplicandï¼š32ä½è¢«ä¹˜æ•° multiplierï¼š32ä½ä¹˜æ•° startï¼šå¼€å§‹ä¿¡å·ï¼Œç”¨äºå¯åŠ¨ä¹˜æ³•æ“ä½œ è¾“å‡ºï¼š productï¼š64ä½è¾“å‡ºç»“æœï¼Œå­˜æ”¾ä¹˜æ³•è¿ç®—çš„ç»“æœ finishï¼šå®Œæˆä¿¡å·ï¼Œè¡¨ç¤ºä¹˜æ³•è¿ç®—å®Œæˆ ä½¿ç”¨æœ‰é™çŠ¶æ€æœºï¼ˆFSMï¼‰ï¼ŒåŒ…å«å››ä¸ªçŠ¶æ€ï¼šIDLEï¼ˆç©ºé—²ï¼‰ã€ADDï¼ˆåŠ æ³•ï¼‰ã€SHIFTï¼ˆç§»ä½ï¼‰å’ŒOUTPUTï¼ˆè¾“å‡ºï¼‰ã€‚ ä¸»è¦æ­¥éª¤ï¼š åˆå§‹åŒ–çŠ¶æ€ï¼šåœ¨å¤ä½ä¿¡å·rstä¸º0æ—¶ï¼Œå½“å‰çŠ¶æ€curr_stateè®¾ç½®ä¸ºIDLEï¼ˆç©ºé—²ï¼‰çŠ¶æ€ã€‚ çŠ¶æ€è½¬ç§»ï¼šæ ¹æ®å½“å‰çŠ¶æ€ï¼Œç¡®å®šä¸‹ä¸€ä¸ªçŠ¶æ€next_stateã€‚ä¾‹å¦‚ï¼Œåœ¨IDLEçŠ¶æ€ä¸‹ï¼Œå¦‚æœè®¡æ•°å™¨ctå°äº31ï¼Œåˆ™è¿›å…¥ADDçŠ¶æ€ï¼›å¦åˆ™ï¼Œä¿æŒåœ¨IDLEçŠ¶æ€ã€‚ è®¡æ•°å™¨å’Œå®Œæˆä¿¡å·çš„åˆå§‹åŒ–ï¼šåœ¨å¯åŠ¨ä¿¡å·startä¸º1æ—¶ï¼Œå°†è®¡æ•°å™¨cté‡ç½®ä¸º0ï¼Œå®Œæˆä¿¡å·finishç½®0ã€‚ å®ç°Boothç®—æ³•ï¼šæ ¹æ®å½“å‰çŠ¶æ€æ‰§è¡ŒBoothç®—æ³•çš„æ“ä½œã€‚åœ¨IDLEçŠ¶æ€ä¸‹ï¼Œåˆå§‹åŒ–ä¹˜ç§¯å¯„å­˜å™¨productã€‚åœ¨ADDçŠ¶æ€ä¸‹ï¼Œæ ¹æ®productçš„æœ€ä½ä½å’Œbooth_tempçš„å€¼æ‰§è¡ŒåŠ æ³•æˆ–å‡æ³•æ“ä½œã€‚åœ¨SHIFTçŠ¶æ€ä¸‹ï¼Œæ‰§è¡Œç®—æœ¯å³ç§»æ“ä½œï¼Œå¹¶æ›´æ–°è®¡æ•°å™¨ctã€‚åœ¨OUTPUTçŠ¶æ€ä¸‹ï¼Œå°†å®Œæˆä¿¡å·finishç½®1ï¼Œè¡¨ç¤ºä¹˜æ³•æ“ä½œå®Œæˆã€‚ã€‚ 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172module mul32( input clk, input rst, input [31:0] multiplicand, input [31:0] multiplier, input start, output reg [63:0] product, output reg finish);parameter [1:0] IDLE=2&#x27;b00, ADD=2&#x27;b01, SHIFT=2&#x27;b10, OUTPUT=2&#x27;b11;reg [1:0] curr_state;reg [1:0] next_state;reg [63:0] temp;reg [6:0] ct;reg booth_temp;//state transferalways @(posedge clk or negedge rst)begin if(!rst) curr_state &lt;= IDLE; else curr_state &lt;= next_state;end//transfer conditionalways @(*)begin case (curr_state) IDLE : if(ct&lt;31) next_state &lt;= ADD; else next_state &lt;= IDLE; ADD : next_state &lt;= SHIFT; SHIFT : if(ct==31) next_state &lt;= OUTPUT; else next_state &lt;= ADD; OUTPUT: next_state &lt;= IDLE; endcaseendalways @(posedge start) begin ct &lt;= 0; finish &lt;= 0;end//Booth algorithmalways @(posedge clk or negedge rst) begin case (curr_state) IDLE: begin if(finish==0) begin product[31:0] &lt;= multiplier; product[63:32] &lt;= 0; end booth_temp &lt;= 0; end ADD: begin case (&#123;product[0], booth_temp&#125;) 2&#x27;b01 : product[63:32] &lt;= product[63:32] + multiplicand; 2&#x27;b10 : product[63:32] &lt;= product[63:32] - multiplicand; 2&#x27;b00,2&#x27;b11 : ; endcase end SHIFT: begin booth_temp &lt;= product[0]; product &lt;= ($signed(product) &gt;&gt;&gt; 1); ct &lt;= ct+1; end OUTPUT : begin finish &lt;= 1; end endcaseendendmodule äºŒï¼šé™¤æ³•å™¨å®ç°32ä½æœ‰ç¬¦å·é™¤æ³• è¾“å…¥åŒ…æ‹¬æ—¶é’Ÿä¿¡å·ï¼ˆclkï¼‰ã€å¤ä½ä¿¡å·ï¼ˆrstï¼‰ã€å¼€å§‹ä¿¡å·ï¼ˆstartï¼‰ã€è¢«é™¤æ•°ï¼ˆdividendï¼‰å’Œé™¤æ•°ï¼ˆdivisorï¼‰ è¾“å·åŒ…æ‹¬è®¡ç®—å®Œæˆä¿¡å·ï¼ˆfinishï¼‰ã€å•†ï¼ˆquotientï¼‰ã€ä½™æ•°ï¼ˆremainderï¼‰å’Œé™¤æ•°ä¸ºé›¶çš„æƒ…å†µï¼ˆdivide_zeroï¼‰ã€‚ é¦–å…ˆï¼Œå®šä¹‰ä¸€ç»„å‚æ•°ï¼ˆIDLEã€SUBã€SHIFTã€OUTPUTï¼‰ä½œä¸ºçŠ¶æ€æœºçš„çŠ¶æ€ã€‚åœ¨è¿™ä¸ªçŠ¶æ€æœºä¸­ï¼ŒIDLEè¡¨ç¤ºç©ºé—²çŠ¶æ€ï¼ŒSUBè¡¨ç¤ºå‡æ³•çŠ¶æ€ï¼ŒSHIFTè¡¨ç¤ºç§»ä½çŠ¶æ€ï¼ŒOUTPUTè¡¨ç¤ºè¾“å‡ºçŠ¶æ€ã€‚ ç„¶åå®šä¹‰ä¸€ç»„å¯„å­˜å™¨ç”¨äºå­˜å‚¨å„ç§ä¸­é—´å€¼ï¼Œå¦‚ä¸‹ï¼š curr_state å’Œ next_state ç”¨äºå­˜å‚¨çŠ¶æ€æœºçš„å½“å‰çŠ¶æ€å’Œä¸‹ä¸€çŠ¶æ€ã€‚ divisor_abs ç”¨äºå­˜å‚¨é™¤æ•°çš„ç»å¯¹å€¼ã€‚ dividend_is_neg å’Œ divisor_is_neg ç”¨äºæ ‡è®°è¢«é™¤æ•°å’Œé™¤æ•°æ˜¯å¦ä¸ºè´Ÿæ•°ã€‚ state ç”¨äºå­˜å‚¨çŠ¶æ€çš„ä¸´æ—¶å€¼ã€‚ ct æ˜¯è®¡æ•°å™¨ï¼Œç”¨äºè®¡ç®—å·²æ‰§è¡Œçš„æ“ä½œæ•°ã€‚ quotient_to_remainder ç”¨äºåœ¨ SHIFT çŠ¶æ€æ—¶ä»å•†çš„æœ€é«˜ä½ä¼ é€’åˆ°ä½™æ•°çš„æœ€ä½ä½ã€‚ quotient_bit ç”¨äºåœ¨ SUB çŠ¶æ€æ—¶ç¡®å®šå½“å‰å•†çš„ä½å€¼ã€‚ ä¸»è¦é€»è¾‘éƒ¨åˆ†åŒ…æ‹¬çŠ¶æ€è½¬æ¢å’Œé™¤æ³•è®¡ç®—ã€‚ çŠ¶æ€è½¬æ¢ï¼šåœ¨æ¯ä¸ªæ—¶é’Ÿä¸Šå‡æ²¿æˆ–å¤ä½ä¿¡å·ä¸‹é™æ²¿ï¼Œå½“å‰çŠ¶æ€å°†æ ¹æ®ä¸‹ä¸€çŠ¶æ€è¿›è¡Œæ›´æ–°ã€‚ è½¬æ¢æ¡ä»¶ï¼šæ ¹æ®å½“å‰çŠ¶æ€ç¡®å®šä¸‹ä¸€çŠ¶æ€ã€‚ åˆå§‹åŒ–ï¼šå½“å¼€å§‹ä¿¡å·ä¸Šå‡æ—¶ï¼Œåˆå§‹åŒ–è®¡æ•°å™¨ã€å®Œæˆä¿¡å·ã€é™¤æ•°ä¸ºé›¶æƒ…å†µä»¥åŠè¢«é™¤æ•°å’Œé™¤æ•°çš„æ­£è´Ÿæ ‡å¿—ã€‚ é™¤æ³•è®¡ç®—ï¼šåœ¨æ¯ä¸ªæ—¶é’Ÿä¸Šå‡æ²¿æˆ–å¤ä½ä¿¡å·ä¸‹é™æ²¿è¿›è¡Œé™¤æ³•è®¡ç®—ã€‚æ ¹æ®å½“å‰çŠ¶æ€æ‰§è¡Œä¸åŒçš„æ“ä½œï¼Œä¸»è¦åŒ…æ‹¬ä»¥ä¸‹æ­¥éª¤ï¼š IDLEï¼šç©ºé—²çŠ¶æ€ï¼Œåˆå§‹åŒ–å•†ã€ä½™æ•°å’Œé™¤æ•°çš„ç»å¯¹å€¼ã€‚æ£€æŸ¥é™¤æ•°æ˜¯å¦ä¸ºé›¶ï¼Œè‹¥ä¸ºé›¶ï¼Œè®¾ç½®é™¤é›¶ä¿¡å·ã€‚ SUBï¼šå‡æ³•çŠ¶æ€ï¼Œç”¨å½“å‰ä½™æ•°å‡å»é™¤æ•°çš„ç»å¯¹å€¼ï¼Œè‹¥ç»“æœä¸ºè´Ÿï¼Œåˆ™å°†é™¤æ•°çš„ç»å¯¹å€¼åŠ å›ä½™æ•°ï¼Œå¹¶è®¾ç½®å½“å‰å•†ä½ä¸º0ï¼›å¦åˆ™è®¾ç½®å½“å‰å•†ä½ä¸º1ã€‚æ›´æ–°è®¡æ•°å™¨å’ŒçŠ¶æ€ã€‚ SHIFTï¼šç§»ä½çŠ¶æ€ï¼Œå°†å•†å’Œä½™æ•°å·¦ç§»ä¸€ä½ï¼Œå°†å•†çš„æœ€é«˜ä½ä¼ é€’ç»™ä½™æ•°çš„æœ€ä½ä½ï¼Œå¹¶å°†å½“å‰å•†ä½å€¼è®¾ç½®ä¸ºquotient_bitã€‚æ›´æ–°çŠ¶æ€ã€‚ OUTPUTï¼šè¾“å‡ºçŠ¶æ€ï¼Œæ ¹æ®è¢«é™¤æ•°å’Œé™¤æ•°çš„æ­£è´Ÿæ ‡å¿—è°ƒæ•´å•†å’Œä½™æ•°çš„ç¬¦å·ï¼Œè®¾ç½®å®Œæˆä¿¡å·ã€‚æ›´æ–°çŠ¶æ€ã€‚ å½“çŠ¶æ€æœºå®Œæˆ32æ¬¡è¿­ä»£å¹¶åˆ°è¾¾è¾“å‡ºçŠ¶æ€æ—¶ï¼Œè¾“å‡ºå•†ï¼ˆquotientï¼‰å’Œä½™æ•°ï¼ˆremainderï¼‰ï¼Œä»¥åŠå®Œæˆä¿¡å·ï¼ˆfinishï¼‰ã€‚ 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116module div32( input clk, input rst, input start, input [31:0] dividend, input [31:0] divisor, output reg finish, output reg [31:0] quotient, output reg [31:0] remainder, output reg divide_zero); parameter [1:0] IDLE=2&#x27;b00, SUB=2&#x27;b01, SHIFT=2&#x27;b10, OUTPUT=2&#x27;b11; reg [1:0] curr_state; reg [1:0] next_state; reg [31:0] divisor_abs; reg dividend_is_neg; reg divisor_is_neg; reg [1:0] state; reg [6:0] ct; reg quotient_to_remainder; reg quotient_bit; //state transfer always @(posedge clk or negedge rst) begin if(rst) curr_state &lt;= IDLE; else curr_state &lt;= next_state; end //transfer condition always @(*) begin case (curr_state) IDLE : if(ct&lt;31) next_state &lt;= SHIFT; else next_state &lt;= IDLE; SUB : next_state &lt;= SHIFT; SHIFT : if(ct==32) next_state &lt;= OUTPUT; else next_state &lt;= SUB; OUTPUT: next_state &lt;= IDLE; endcase end always @(posedge start) begin ct &lt;= 0; finish &lt;= 0; divide_zero &lt;= 0; // Initialize divide_zero dividend_is_neg &lt;= 0; divisor_is_neg &lt;= 0; end //divide v3 always @(posedge clk or negedge rst) begin case (curr_state) IDLE: begin if(finish==0) begin quotient[31:0] &lt;= dividend; if(dividend[31]==1) begin quotient[31:0] &lt;= -dividend; dividend_is_neg=1; end remainder[31:0] &lt;= 0; divisor_abs &lt;= divisor; if(divisor[31]==1) begin divisor_abs &lt;= -divisor; divisor_is_neg=1; end // Check for divide by zero if (divisor == 0) begin finish &lt;= 1; divide_zero &lt;= 1; quotient &lt;= 32&#x27;b0; remainder &lt;= 32&#x27;b0; end end quotient_bit = 0; state &lt;= 2&#x27;b00; end SUB: begin remainder[31:0] = remainder[31:0]-divisor_abs; quotient_bit = 1; if(remainder[31]==1) begin remainder[31:0] = remainder[31:0]+divisor_abs; quotient_bit = 0; end ct = ct+1; state = 2&#x27;b01; end SHIFT: begin quotient_to_remainder = quotient[31]; remainder = remainder &lt;&lt; 1; remainder[0]=quotient_to_remainder; quotient = quotient &lt;&lt; 1; quotient[0] = quotient_bit; state = 2&#x27;b10; end OUTPUT : begin remainder = ($signed(remainder) &gt;&gt;&gt; 1); case (&#123;dividend_is_neg, divisor_is_neg&#125;) 2&#x27;b01 : quotient = -quotient; 2&#x27;b10 : begin quotient = -quotient; remainder = -remainder; end 2&#x27;b11 : remainder = -remainder; 2&#x27;b00 : ; endcase finish = 1; state = 2&#x27;b11; end endcase end endmodule ä¸‰ï¼šæµ®ç‚¹åŠ å‡æ³• 32 ä½æµ®ç‚¹æ•°åŠ æ³•å™¨,æ ¹æ®æ§åˆ¶ä¿¡å· cï¼Œæ¨¡å—å¯ä»¥æ‰§è¡ŒåŠ æ³•æˆ–å‡æ³•ã€‚æ¨¡å—è¿˜æœ‰ä¸€ä¸ªä½¿èƒ½ä¿¡å· enï¼Œå½“ en &#x3D; 1 æ—¶ï¼Œæ¨¡å—å¼€å§‹è¿è¡Œã€‚å½“è®¡ç®—å®Œæˆæ—¶ï¼Œæ¨¡å—å°†è®¡ç®—ç»“æœå­˜å‚¨åœ¨ 32 ä½å¯„å­˜å™¨ result ä¸­ï¼Œå¹¶å°†è¾“å‡ºä¿¡å· fin ç½®ä¸º 1ã€‚ è¯¥æ¨¡å—é‡‡ç”¨æœ‰é™çŠ¶æ€æœºï¼ˆFSMï¼‰çš„è®¾è®¡æ–¹æ³•ï¼ŒåŒ…æ‹¬äº”ä¸ªçŠ¶æ€ï¼šIDLEï¼ˆç©ºé—²ï¼‰ã€ADDï¼ˆåŠ æ³•&#x2F;å‡æ³•ï¼‰ã€NORMALIZEï¼ˆè§„æ ¼åŒ–ï¼‰ã€ROUNDï¼ˆèˆå…¥ï¼‰å’Œ OUTPUTï¼ˆè¾“å‡ºï¼‰ã€‚çŠ¶æ€ä¹‹é—´çš„è½¬æ¢æ˜¯ç”±æ—¶é’Ÿä¿¡å· clk å’Œå¤ä½ä¿¡å· rst æ§åˆ¶çš„ã€‚ å®šä¹‰è¾“å…¥ã€è¾“å‡ºå’Œå‚æ•°ï¼šæ¨¡å—æ¥æ”¶æ—¶é’Ÿä¿¡å· clkã€å¤ä½ä¿¡å· rstã€ä¸¤ä¸ª 32 ä½æµ®ç‚¹æ•°è¾“å…¥ A å’Œ Bã€2 ä½æ§åˆ¶ä¿¡å· c å’Œä½¿èƒ½ä¿¡å· enã€‚è¾“å‡ºåŒ…æ‹¬ 32 ä½å¯„å­˜å™¨ result å’Œä¸€ä¸ªè¡¨ç¤ºè®¡ç®—å®Œæˆçš„ä¿¡å· finã€‚ å®šä¹‰çŠ¶æ€å˜é‡ï¼šcurr_stateã€next_stateã€state ç”¨äºè¡¨ç¤º FSM çš„çŠ¶æ€ï¼Œexpã€exp_dif ç”¨äºè¡¨ç¤ºæŒ‡æ•°å’ŒæŒ‡æ•°å·®ï¼Œmã€m0ã€m1 ç”¨äºè¡¨ç¤ºå°¾æ•°åŠå…¶ä¸­é—´ç»“æœï¼Œneg ç”¨äºè¡¨ç¤ºç»“æœçš„ç¬¦å·ã€‚ çŠ¶æ€è½¬æ¢é€»è¾‘ï¼šè¿™éƒ¨åˆ†ä»£ç æè¿°äº†å¦‚ä½•æ ¹æ®æ—¶é’Ÿå’Œå¤ä½ä¿¡å·æ›´æ–°å½“å‰çŠ¶æ€ã€‚åœ¨æ¯ä¸ªæ—¶é’Ÿä¸Šå‡æ²¿ï¼Œå½“å‰çŠ¶æ€ curr_state å°†æ›´æ–°ä¸º next_stateï¼›åœ¨å¤ä½ä¿¡å·ä¸‹é™æ²¿ï¼Œå½“å‰çŠ¶æ€å°†é‡ç½®ä¸º IDLEã€‚ çŠ¶æ€è½¬æ¢æ¡ä»¶ï¼šè¿™éƒ¨åˆ†ä»£ç æè¿°äº†åœ¨å½“å‰çŠ¶æ€ä¸‹å¦‚ä½•ç¡®å®šä¸‹ä¸€ä¸ªçŠ¶æ€ã€‚ä¾‹å¦‚ï¼Œåœ¨ IDLE çŠ¶æ€ä¸‹ï¼Œå¦‚æœè®¡ç®—å°šæœªå®Œæˆï¼ˆfin ä¸ä¸º 1ï¼‰ï¼Œåˆ™è¿›å…¥ ADD çŠ¶æ€ã€‚ åˆå§‹åŒ–é€»è¾‘ï¼šåœ¨è¾“å…¥ A æˆ– B æ”¹å˜æ—¶ï¼Œå°† fin ç½®ä¸º 0ã€neg ç½®ä¸º 0ï¼Œresult æ¸…é›¶ã€‚ æµ®ç‚¹æ•°åŠ æ³•é€»è¾‘ï¼šè¿™éƒ¨åˆ†ä»£ç å®ç°äº† FSM çš„å…·ä½“æ“ä½œï¼ŒåŒ…æ‹¬åŠ æ³•&#x2F;å‡æ³•ã€è§„æ ¼åŒ–ã€èˆå…¥å’Œè¾“å‡ºç»“æœã€‚åœ¨ ADD çŠ¶æ€ä¸‹ï¼Œè®¡ç®—æŒ‡æ•°å·®ã€æ›´æ–°å°¾æ•° m0 å’Œ m1ï¼›åœ¨ NORMALIZE çŠ¶æ€ä¸‹ï¼Œè§„æ ¼åŒ–ç»“æœå°¾æ•° mï¼›åœ¨ ROUND çŠ¶æ€ä¸‹ï¼Œè¿›è¡Œèˆå…¥ï¼ˆæœ¬ä¾‹ä¸­æ²¡æœ‰å®é™…èˆå…¥æ“ä½œï¼‰ï¼›åœ¨ OUTPUT çŠ¶æ€ä¸‹ï¼Œå°†è®¡ç®—ç»“æœå­˜å‚¨åˆ° result å¯„å­˜å™¨å¹¶è®¾ç½® fin ä¿¡å·ä¸º 1ã€‚ 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106module float_add_32( input clk, input rst, input [31:0] A, input [31:0] B, input [1:0] c, // 00 +, 01 -, 10 *, 11 / input en, // en = 1, begin output reg [31:0] result, output reg fin // fin = 1 when finish);parameter [2:0] IDLE=3&#x27;b000, ADD=3&#x27;b001, NORMALIZE=3&#x27;b010, ROUND=3&#x27;b011, OUTPUT=3&#x27;b100;reg [2:0] curr_state;reg [2:0] next_state;reg [2:0] state;reg [7:0] exp;reg [7:0] exp_dif;reg [25:0] m;reg [25:0] m0;reg [25:0] m1;reg neg;//state transferalways @(posedge clk or negedge rst) begin if(rst) curr_state &lt;= IDLE; else curr_state &lt;= next_state;end//transfer conditionalways @(*) begin case (curr_state) IDLE : if(!fin) next_state &lt;= ADD; else next_state &lt;= IDLE; ADD : next_state &lt;= NORMALIZE; NORMALIZE : next_state &lt;= ROUND; ROUND: next_state &lt;= OUTPUT; OUTPUT: next_state &lt;= IDLE; endcaseendalways @(A or B) begin fin &lt;= 0; neg &lt;= 0; result &lt;= 0;end//float_addalways @(posedge clk or negedge rst) begin case (curr_state) IDLE: begin state &lt;= 3&#x27;b000; end ADD: begin exp_dif = A[30:23] - B[30:23]; if(exp_dif[7]==0) begin exp = A[30:23]; m1 = &#123;3&#x27;b001, B[22:0]&#125;; m1 = m1 &gt;&gt; exp_dif; m0 = &#123;3&#x27;b001, A[22:0]&#125;; end else begin exp = B[30:23]; m0 = &#123;3&#x27;b001, A[22:0]&#125;; m0 = m0 &gt;&gt; exp_dif; m1 = &#123;3&#x27;b001, B[22:0]&#125;; end if(A[31]==1) m0 = -m0; if(B[31]==1) m1 = -m1; case(c) 2&#x27;b00: m = m0 + m1; 2&#x27;b01: m = m0 - m1; 2&#x27;b10, 2&#x27;b11: ; endcase state &lt;= 3&#x27;b001; end NORMALIZE: begin if(m[25]==1) begin m = ~m + 1; neg = 1; end if(m[24]==1) begin m = m &gt;&gt; 1; exp = exp + 1; end while(m[23]==0) begin m = m &lt;&lt; 1; exp = exp - 1; end state &lt;= 3&#x27;b010; end ROUND: begin state &lt;= 3&#x27;b011; end OUTPUT : begin result &lt;= &#123;neg, exp, m[22:0]&#125;; fin &lt;= 1; state &lt;= 3&#x27;b100; end endcaseendendmodule å®éªŒç»“æœä¸åˆ†æä¸€ï¼šä¹˜æ³•å™¨12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364module mul32_tb(); reg clk; reg rst; reg [31:0] multiplicand; reg [31:0] multiplier; reg start; wire [63:0] product; wire finish; // Test case array reg [31:0] test_case_multiplicand [0:4]; reg [31:0] test_case_multiplier [0:4]; integer i; initial begin // Initialize test cases test_case_multiplicand[0] = 32&#x27;hfffffffe; test_case_multiplier[0] = 32&#x27;d2; test_case_multiplicand[1] = 32&#x27;d5; test_case_multiplier[1] = 32&#x27;d7; test_case_multiplicand[2] = 32&#x27;d8; test_case_multiplier[2] = 32&#x27;d8; test_case_multiplicand[3] = 32&#x27;d50; test_case_multiplier[3] = 32&#x27;d6; test_case_multiplicand[4] = 32&#x27;d6; test_case_multiplier[4] = 32&#x27;d60; // Initial settings clk = 0; rst = 0; multiplicand = 0; multiplier = 0; start = 0; #50 rst = 1; // Run test cases for (i = 0; i &lt; 5; i = i + 1) begin start = 1; multiplicand = test_case_multiplicand[i]; multiplier = test_case_multiplier[i]; #150 start = 0; // Wait for finish signal while(!finish) begin #10; end #150; end #100 $finish(); end always #0.5 clk = ~clk; mul32 mul32_u( clk, rst, multiplicand, multiplier, start, product, finish );endmodule $$-2*(-2)&#x3D;4\\57&#x3D;35\\88&#x3D;64\\506&#x3D;300\\660&#x3D;360$$ç¬¦åˆæœ‰ç¬¦å·ä¹˜æ³•å™¨ äºŒï¼šé™¤æ³•å™¨123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960module div32_tb(); reg clk; reg rst; reg [31:0] dividend; reg [31:0] divisor; reg start; wire divide_zero; wire [31:0] quotient; wire [31:0] remainder; wire finish; div32 u_div( .clk(clk), .rst(rst), .dividend(dividend), .divisor(divisor), .start(start), .quotient(quotient), .remainder(remainder), .finish(finish), .divide_zero(divide_zero) ); always #1 clk = ~clk; initial begin clk = 0; rst = 1; start = 0; dividend = 32&#x27;d0; divisor = 32&#x27;d0; #10 rst = 0; start = 1; dividend = -2; divisor = 1; #150 start = 0; #50 start = 1; dividend = 32&#x27;d100; divisor = 32&#x27;d10; #150 start = 0; #50 start = 1; dividend = 9; divisor = 0; #150 start = 0; #50 start = 1; dividend = -100; divisor = -56; #350 start = 0; #350 $stop(); endendmodule !$$-2&#x2F;1&#x3D;-2\\100&#x2F;10&#x3D;10\\9&#x2F;0æ—¶å°†finishå’Œdivide_zeroç½®é«˜\\-100&#x2F;-56&#x3D;1Â·Â·Â·Â·Â·Â·-44$$ç¬¦åˆæœ‰ç¬¦å·é™¤æ³•å™¨ï¼Œä¸”å®ç°äº†é™¤é›¶å¼‚å¸¸ ä¸‰ï¼šæµ®ç‚¹åŠ å‡æ³•12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364module float_add_32_tb;// Inputsreg clk;reg rst;reg [31:0] A;reg [31:0] B;reg [1:0] c;reg en;// Outputswire [31:0] result;wire fin;// Instantiate the Unit Under Test (UUT)float_add_32 add ( .clk(clk), .rst(rst), .A(A), .B(B), .c(c), .en(en), .result(result), .fin(fin));always #5 clk = ~clk;initial begin // Initialize Inputs clk = 0; rst = 1; A = 32&#x27;hc0000000; B = 32&#x27;hc0000000; c = 2&#x27;b00; en = 0; #20; rst = 0; A = 32&#x27;hc0a00002; B = 32&#x27;hc0900000; c = 2&#x27;b00; en = 1; #180; A = 32&#x27;h40a00000; B = 32&#x27;h40900000; en = 1; #180; #80; c=2&#x27;b01; A = 32&#x27;h40a24800; B = 32&#x27;h40d74523; en = 1; #180 A = 32&#x27;h40a00000; B = 32&#x27;h40900000; en = 1; #180; en = 0;endendmodule $$-5.0+(-4.5)&#x3D;-9.5\\5.0+4.5&#x3D;9.5\\5.1-6.7&#x3D;-1.6\\5.0-4.5&#x3D;0.5$$ è®¨è®ºã€å¿ƒå¾—æµ®ç‚¹æ•°çš„è¿ç®—è¿˜æ˜¯å¾ˆæœ‰æ„æ€çš„ï¼Œè¿ç®—çš„é¡ºåºéƒ½èƒ½å¯¼è‡´å¤©å·®åœ°åˆ«ï¼è¯´åˆ°åº•éƒ½æ˜¯ç²¾åº¦çš„é”…ï¼ æ€è€ƒé¢˜è¯·ç»“åˆç†è®ºè¯¾æ‰€å­¦ï¼Œå›ç­”ä»¥ä¸‹é—®é¢˜ï¼š åŒç²¾åº¦æµ®ç‚¹æ•° x,y,zï¼Œè‹¥ 1x = -1.5e38, y = 1.5e38, z=1.0 (x+y)+z = ?ï¼› x+(y+z) = ?ï¼› ä¸¤è€…æœ‰åŒºåˆ«å—ï¼Ÿè¯·è§£é‡Šä½ çš„å›ç­”ã€‚ å‡è®¾ä½¿ç”¨å•ç²¾åº¦æµ®ç‚¹æ•°ï¼Œç¼–å†™ä»¥ä¸‹ä»£ç  1234float x = SOME_VALUE_0;float sum = 0.0f;for(int i = 0; i &lt; SOME_VALUE_1; ++i) sum += x;printf(&quot;%f\\n&quot;, sum - 100.0f); å¦‚æœ SOME_VALUE_0 := 0.1, SOME_VALUE_1 := 1000ï¼Œä½ å°†å¾—åˆ°ä»€ä¹ˆç»“æœï¼Ÿ å¦‚æœ SOME_VALUE_0 := 0.125, SOME_VALUE_1 := 800ï¼Œä½ å°†å¾—åˆ°ä»€ä¹ˆç»“æœï¼Ÿ è¯·ç»“åˆæµ®ç‚¹æ•°å®šä¹‰ï¼Œè§£é‡Šä¸¤è€…å·®å¼‚ã€‚ ï¼ˆ1ï¼‰ (x+y)+z &#x3D; 1.0 é¦–å…ˆè®¡ç®— x+yï¼Œç”±äº x å’Œ y çš„ç»å¯¹å€¼ç›¸ç­‰ï¼Œä½†ç¬¦å·ç›¸åï¼Œå› æ­¤å®ƒä»¬ç›¸åŠ å¾—åˆ° 0ã€‚æ¥ä¸‹æ¥å°†ç»“æœä¸ z ç›¸åŠ ï¼Œå¾—åˆ°ï¼š (x+y)+z &#x3D; 0 + 1.0 &#x3D; 1.0 ï¼ˆ2ï¼‰x+(y+z) &#x3D; 0 é¦–å…ˆè®¡ç®— y+zï¼Œç»“æœä¸ºï¼š y+z &#x3D; 1.5e38 + 1.0 â‰ˆ 1.5e38 ç„¶åå°† x ä¸è¿™ä¸ªç»“æœç›¸åŠ ï¼Œå¾—åˆ°ï¼š x+(y+z) &#x3D; -1.5e38 + 1.5e38 &#x3D; 0 ï¼ˆ3ï¼‰æœ‰åŒºåˆ«ï¼Œè§£é‡Šï¼š ä¸¤ä¸ªè®¡ç®—çš„ç»“æœæ˜¯ä¸åŒçš„ã€‚è¿™æ˜¯å› ä¸ºæµ®ç‚¹æ•°è¿ç®—å­˜åœ¨èˆå…¥è¯¯å·®ã€‚åœ¨ç¬¬ä¸€ä¸ªè®¡ç®—ä¸­ï¼Œx å’Œ y ç›¸åŠ å¾—åˆ°çš„ç»“æœæ­£å¥½ä¸º 0ï¼Œå› æ­¤ä¸å­˜åœ¨èˆå…¥è¯¯å·®ã€‚ä½†åœ¨ç¬¬äºŒä¸ªè®¡ç®—ä¸­ï¼Œy å’Œ z ç›¸åŠ æ—¶ä¼šå‘ç”Ÿèˆå…¥è¯¯å·®ï¼Œç”±äº z çš„æ•°å€¼è¿œå°äº y çš„æ•°å€¼ï¼Œz åœ¨ç›¸åŠ æ—¶å¯¹ y å‡ ä¹æ²¡æœ‰å½±å“ï¼Œå› æ­¤ y+z çš„ç»“æœä»æ¥è¿‘ 1.5e38ã€‚å½“ x ä¸è¯¥ç»“æœç›¸åŠ æ—¶ï¼ŒåŒæ ·ç”±äºèˆå…¥è¯¯å·®ï¼Œè®¡ç®—ç»“æœä¸º 0 è€Œä¸æ˜¯ 1ã€‚ ï¼ˆ1ï¼‰ è‹¥ SOME_VALUE_0 := 0.1, SOME_VALUE_1 := 1000ï¼š ç”±äºå•ç²¾åº¦æµ®ç‚¹æ•°ä¸èƒ½ç²¾ç¡®è¡¨ç¤º 0.1ï¼Œå®é™…å­˜å‚¨çš„å€¼ä¼šæœ‰å¾®å°çš„å·®å¼‚ã€‚å½“å°†è¿™ä¸ªè¿‘ä¼¼å€¼åŠ  1000 æ¬¡åï¼Œç´¯ç§¯çš„è¯¯å·®ä¼šæ”¾å¤§ã€‚å› æ­¤ï¼Œæœ€ç»ˆçš„ç»“æœå°†ä¸ä¼šç²¾ç¡®åœ°ç­‰äº 100.0ã€‚å‡è®¾ç»“æœæ¥è¿‘ 100.0ã€‚ ï¼ˆ2ï¼‰ è‹¥ SOME_VALUE_0 := 0.125, SOME_VALUE_1 := 800ï¼š ç”±äºå•ç²¾åº¦æµ®ç‚¹æ•°å¯ä»¥ç²¾ç¡®è¡¨ç¤º 0.125ï¼ˆå› ä¸ºå®ƒæ˜¯ 2 çš„è´Ÿæ•´æ•°æ¬¡å¹‚ï¼‰ï¼Œè®¡ç®—è¿‡ç¨‹ä¸­ä¸ä¼šäº§ç”Ÿèˆå…¥è¯¯å·®ã€‚å› æ­¤ï¼Œæœ€ç»ˆçš„ç»“æœå°†ç²¾ç¡®åœ°ç­‰äº 100.0ã€‚ ï¼ˆ3ï¼‰è§£é‡Šä¸¤è€…å·®å¼‚ï¼š è¿™ä¸¤ä¸ªä¾‹å­ä¹‹é—´çš„å·®å¼‚åœ¨äºæµ®ç‚¹æ•°è¡¨ç¤ºçš„ç²¾ç¡®æ€§ã€‚åœ¨ç¬¬ä¸€ä¸ªä¾‹å­ä¸­ï¼Œ0.1 ä¸èƒ½è¢«å•ç²¾åº¦æµ®ç‚¹æ•°ç²¾ç¡®è¡¨ç¤ºï¼Œå› æ­¤è®¡ç®—è¿‡ç¨‹ä¸­ä¼šäº§ç”Ÿèˆå…¥è¯¯å·®ã€‚è€Œåœ¨ç¬¬äºŒä¸ªä¾‹å­ä¸­ï¼Œ0.125 å¯ä»¥è¢«å•ç²¾åº¦æµ®ç‚¹æ•°ç²¾ç¡®è¡¨ç¤ºï¼Œå› æ­¤è®¡ç®—è¿‡ç¨‹ä¸­ä¸ä¼šäº§ç”Ÿèˆå…¥è¯¯å·®ã€‚","categories":[],"tags":[]}],"categories":[{"name":"Computer Science","slug":"Computer-Science","permalink":"http://noint.top/categories/Computer-Science/"},{"name":"Machine Learning","slug":"Machine-Learning","permalink":"http://noint.top/categories/Machine-Learning/"},{"name":"Computer Organization and Design","slug":"Computer-Science/Computer-Organization-and-Design","permalink":"http://noint.top/categories/Computer-Science/Computer-Organization-and-Design/"}],"tags":[{"name":"Computer Science","slug":"Computer-Science","permalink":"http://noint.top/tags/Computer-Science/"},{"name":"Machine Learning","slug":"Machine-Learning","permalink":"http://noint.top/tags/Machine-Learning/"}]}