// Seed: 3579466474
module module_0 (
    output wire id_0,
    output wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri id_5,
    output supply0 id_6,
    input wire id_7,
    input tri0 id_8,
    output supply0 id_9,
    output tri1 id_10,
    input tri0 id_11,
    output tri0 id_12,
    output supply0 id_13,
    input tri id_14,
    output supply0 id_15,
    output tri id_16,
    input tri1 id_17
    , id_19
);
  wire  id_20;
  logic id_21;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd2,
    parameter id_7 = 32'd13
) (
    output tri0  id_0,
    output tri   id_1,
    input  tri0  id_2,
    output uwire id_3
    , id_9,
    input  tri0  _id_4,
    input  tri   id_5,
    input  wor   id_6,
    input  wand  _id_7
);
  logic id_10 = id_9[id_4 :-1];
  module_0 modCall_1 (
      id_1,
      id_0,
      id_5,
      id_5,
      id_6,
      id_6,
      id_1,
      id_6,
      id_2,
      id_0,
      id_0,
      id_5,
      id_1,
      id_1,
      id_2,
      id_3,
      id_0,
      id_2
  );
  assign modCall_1.id_14 = 0;
  logic [id_7  ==  1 : {  1  ,  1 'b0 }] id_11;
  ;
endmodule
