Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,797
design__instance__area,5733
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,3
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.010563885793089867
power__switching__total,0.011324542574584484
power__leakage__total,6.813148711870554E-9
power__total,0.021888434886932373
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2568462459861273
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.25721120406021897
timing__hold__ws__corner:nom_tt_025C_1v80,0.33567594098898
timing__setup__ws__corner:nom_tt_025C_1v80,5.911178380759657
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.335676
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,5.911179
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,11
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,3
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.26211536461001916
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.26246874860875175
timing__hold__ws__corner:nom_ss_100C_1v60,0.9143182025843994
timing__setup__ws__corner:nom_ss_100C_1v60,-6.930170411467539
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-13.183751352668017
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-6.930170411467539
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.914318
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,3
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-6.930171
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,3
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,3
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2552312045065286
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25560573825447847
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1248957084216747
timing__setup__ws__corner:nom_ff_n40C_1v95,11.128889236265348
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.124896
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,11.128889
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,15
design__max_fanout_violation__count,3
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2547298555300044
clock__skew__worst_setup,0.2549689420651192
timing__hold__ws,0.12133944192861731
timing__setup__ws,-7.1292307408773805
timing__hold__tns,0.0
timing__setup__tns,-13.75934072290398
timing__hold__wns,0
timing__setup__wns,-7.1292307408773805
timing__hold_vio__count,0
timing__hold_r2r__ws,0.121339
timing__hold_r2r_vio__count,0
timing__setup_vio__count,9
timing__setup_r2r__ws,-7.129231
timing__setup_r2r_vio__count,9
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,797
design__instance__area__stdcell,5733
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.347595
design__instance__utilization__stdcell,0.347595
design__instance__count__class:buffer,1
design__instance__count__class:inverter,22
design__instance__count__class:sequential_cell,42
design__instance__count__class:multi_input_combinational_cell,423
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1198
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,11059.3
design__violations,0
design__instance__count__class:timing_repair_buffer,76
design__instance__count__class:clock_buffer,6
design__instance__count__class:clock_inverter,2
design__instance__count__setup_buffer,31
design__instance__count__hold_buffer,17
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,588
route__net__special,2
route__drc_errors__iter:1,234
route__wirelength__iter:1,12224
route__drc_errors__iter:2,127
route__wirelength__iter:2,12034
route__drc_errors__iter:3,128
route__wirelength__iter:3,12011
route__drc_errors__iter:4,9
route__wirelength__iter:4,12003
route__drc_errors__iter:5,0
route__wirelength__iter:5,11997
route__drc_errors,0
route__wirelength,11997
route__vias,4049
route__vias__singlecut,4049
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,156.03
timing__unannotated_net__count__corner:nom_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,3
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25621439028936743
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2564470097751809
timing__hold__ws__corner:min_tt_025C_1v80,0.33058695605592814
timing__setup__ws__corner:min_tt_025C_1v80,6.023374858266149
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.330587
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,6.023375
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,6
design__max_fanout_violation__count__corner:min_ss_100C_1v60,3
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.26104211198176036
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2612669876617581
timing__hold__ws__corner:min_ss_100C_1v60,0.9054427464076235
timing__setup__ws__corner:min_ss_100C_1v60,-6.732122605484791
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-12.60276363384444
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-6.732122605484791
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.905443
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,3
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-6.732122
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,3
timing__unannotated_net__count__corner:min_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,3
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2547298555300044
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2549689420651192
timing__hold__ws__corner:min_ff_n40C_1v95,0.12133944192861731
timing__setup__ws__corner:min_ff_n40C_1v95,11.21059721229652
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.121339
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,11.210597
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,3
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.25781802422706546
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.25860342377247353
timing__hold__ws__corner:max_tt_025C_1v80,0.34088743903626423
timing__setup__ws__corner:max_tt_025C_1v80,5.799955346828686
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.340887
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,5.799955
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,15
design__max_fanout_violation__count__corner:max_ss_100C_1v60,3
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2637695414523427
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2645310434464699
timing__hold__ws__corner:max_ss_100C_1v60,0.9231712877665965
timing__setup__ws__corner:max_ss_100C_1v60,-7.1292307408773805
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-13.75934072290398
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-7.1292307408773805
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.923171
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,3
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-7.129231
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,3
timing__unannotated_net__count__corner:max_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,3
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.25601982369879916
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.25682440234750004
timing__hold__ws__corner:max_ff_n40C_1v95,0.12723977787101184
timing__setup__ws__corner:max_ff_n40C_1v95,11.049656613559886
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.127240
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,11.049657
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,35
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79642
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79962
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00357727
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00442526
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000383535
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00442526
design_powergrid__voltage__worst,0.00442526
design_powergrid__voltage__worst__net:VPWR,1.79642
design_powergrid__drop__worst,0.00442526
design_powergrid__drop__worst__net:VPWR,0.00357727
design_powergrid__voltage__worst__net:VGND,0.00442526
design_powergrid__drop__worst__net:VGND,0.00442526
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0003770000000000000022100377083944522382807917892932891845703125
ir__drop__worst,0.0035799999999999998490096686509787105023860931396484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
