|alu_32_bit
en => FLAG_B[0]~reg0.ENA
en => FLAG_B[1]~reg0.ENA
en => FLAG_B[2]~reg0.ENA
en => FLAG_B[3]~reg0.ENA
en => FLAG_B[4]~reg0.ENA
en => FLAG_B[5]~reg0.ENA
en => FLAG_B[6]~reg0.ENA
en => FLAG_B[7]~reg0.ENA
en => RZ[0]~reg0.ENA
en => RZ[1]~reg0.ENA
en => RZ[2]~reg0.ENA
en => RZ[3]~reg0.ENA
en => RZ[4]~reg0.ENA
en => RZ[5]~reg0.ENA
en => RZ[6]~reg0.ENA
en => RZ[7]~reg0.ENA
en => RZ[8]~reg0.ENA
en => RZ[9]~reg0.ENA
en => RZ[10]~reg0.ENA
en => RZ[11]~reg0.ENA
en => RZ[12]~reg0.ENA
en => RZ[13]~reg0.ENA
en => RZ[14]~reg0.ENA
en => RZ[15]~reg0.ENA
en => RZ[16]~reg0.ENA
en => RZ[17]~reg0.ENA
en => RZ[18]~reg0.ENA
en => RZ[19]~reg0.ENA
en => RZ[20]~reg0.ENA
en => RZ[21]~reg0.ENA
en => RZ[22]~reg0.ENA
en => RZ[23]~reg0.ENA
en => RZ[24]~reg0.ENA
en => RZ[25]~reg0.ENA
en => RZ[26]~reg0.ENA
en => RZ[27]~reg0.ENA
en => RZ[28]~reg0.ENA
en => RZ[29]~reg0.ENA
en => RZ[30]~reg0.ENA
en => RZ[31]~reg0.ENA
rst => FLAG_B[0]~reg0.ACLR
rst => FLAG_B[1]~reg0.ACLR
rst => FLAG_B[2]~reg0.ACLR
rst => FLAG_B[3]~reg0.ACLR
rst => FLAG_B[4]~reg0.ACLR
rst => FLAG_B[5]~reg0.ACLR
rst => FLAG_B[6]~reg0.ACLR
rst => FLAG_B[7]~reg0.ACLR
rst => RZ[0]~reg0.ACLR
rst => RZ[1]~reg0.ACLR
rst => RZ[2]~reg0.ACLR
rst => RZ[3]~reg0.ACLR
rst => RZ[4]~reg0.ACLR
rst => RZ[5]~reg0.ACLR
rst => RZ[6]~reg0.ACLR
rst => RZ[7]~reg0.ACLR
rst => RZ[8]~reg0.ACLR
rst => RZ[9]~reg0.ACLR
rst => RZ[10]~reg0.ACLR
rst => RZ[11]~reg0.ACLR
rst => RZ[12]~reg0.ACLR
rst => RZ[13]~reg0.ACLR
rst => RZ[14]~reg0.ACLR
rst => RZ[15]~reg0.ACLR
rst => RZ[16]~reg0.ACLR
rst => RZ[17]~reg0.ACLR
rst => RZ[18]~reg0.ACLR
rst => RZ[19]~reg0.ACLR
rst => RZ[20]~reg0.ACLR
rst => RZ[21]~reg0.ACLR
rst => RZ[22]~reg0.ACLR
rst => RZ[23]~reg0.ACLR
rst => RZ[24]~reg0.ACLR
rst => RZ[25]~reg0.ACLR
rst => RZ[26]~reg0.ACLR
rst => RZ[27]~reg0.ACLR
rst => RZ[28]~reg0.ACLR
rst => RZ[29]~reg0.ACLR
rst => RZ[30]~reg0.ACLR
rst => RZ[31]~reg0.ACLR
clk => FLAG_B[0]~reg0.CLK
clk => FLAG_B[1]~reg0.CLK
clk => FLAG_B[2]~reg0.CLK
clk => FLAG_B[3]~reg0.CLK
clk => FLAG_B[4]~reg0.CLK
clk => FLAG_B[5]~reg0.CLK
clk => FLAG_B[6]~reg0.CLK
clk => FLAG_B[7]~reg0.CLK
clk => RZ[0]~reg0.CLK
clk => RZ[1]~reg0.CLK
clk => RZ[2]~reg0.CLK
clk => RZ[3]~reg0.CLK
clk => RZ[4]~reg0.CLK
clk => RZ[5]~reg0.CLK
clk => RZ[6]~reg0.CLK
clk => RZ[7]~reg0.CLK
clk => RZ[8]~reg0.CLK
clk => RZ[9]~reg0.CLK
clk => RZ[10]~reg0.CLK
clk => RZ[11]~reg0.CLK
clk => RZ[12]~reg0.CLK
clk => RZ[13]~reg0.CLK
clk => RZ[14]~reg0.CLK
clk => RZ[15]~reg0.CLK
clk => RZ[16]~reg0.CLK
clk => RZ[17]~reg0.CLK
clk => RZ[18]~reg0.CLK
clk => RZ[19]~reg0.CLK
clk => RZ[20]~reg0.CLK
clk => RZ[21]~reg0.CLK
clk => RZ[22]~reg0.CLK
clk => RZ[23]~reg0.CLK
clk => RZ[24]~reg0.CLK
clk => RZ[25]~reg0.CLK
clk => RZ[26]~reg0.CLK
clk => RZ[27]~reg0.CLK
clk => RZ[28]~reg0.CLK
clk => RZ[29]~reg0.CLK
clk => RZ[30]~reg0.CLK
clk => RZ[31]~reg0.CLK
op_sel[0] => Mux0.IN35
op_sel[0] => Mux1.IN36
op_sel[0] => Mux2.IN35
op_sel[0] => Mux3.IN36
op_sel[0] => Mux4.IN35
op_sel[0] => Mux5.IN36
op_sel[0] => Mux6.IN34
op_sel[0] => Mux7.IN34
op_sel[0] => Mux8.IN34
op_sel[0] => Mux9.IN34
op_sel[0] => Mux10.IN34
op_sel[0] => Mux11.IN34
op_sel[0] => Mux12.IN34
op_sel[0] => Mux13.IN34
op_sel[0] => Mux14.IN34
op_sel[0] => Mux15.IN34
op_sel[0] => Mux16.IN34
op_sel[0] => Mux17.IN34
op_sel[0] => Mux18.IN34
op_sel[0] => Mux19.IN34
op_sel[0] => Mux20.IN34
op_sel[0] => Mux21.IN34
op_sel[0] => Mux22.IN34
op_sel[0] => Mux23.IN34
op_sel[0] => Mux24.IN34
op_sel[0] => Mux25.IN34
op_sel[0] => Mux26.IN34
op_sel[0] => Mux27.IN34
op_sel[0] => Mux28.IN34
op_sel[0] => Mux29.IN34
op_sel[0] => Mux30.IN34
op_sel[0] => Mux31.IN34
op_sel[0] => Mux32.IN34
op_sel[0] => Mux33.IN34
op_sel[0] => Mux34.IN34
op_sel[0] => Mux35.IN34
op_sel[0] => Mux36.IN35
op_sel[0] => Mux37.IN36
op_sel[1] => Mux0.IN34
op_sel[1] => Mux1.IN35
op_sel[1] => Mux2.IN34
op_sel[1] => Mux3.IN35
op_sel[1] => Mux4.IN34
op_sel[1] => Mux5.IN35
op_sel[1] => Mux6.IN33
op_sel[1] => Mux7.IN33
op_sel[1] => Mux8.IN33
op_sel[1] => Mux9.IN33
op_sel[1] => Mux10.IN33
op_sel[1] => Mux11.IN33
op_sel[1] => Mux12.IN33
op_sel[1] => Mux13.IN33
op_sel[1] => Mux14.IN33
op_sel[1] => Mux15.IN33
op_sel[1] => Mux16.IN33
op_sel[1] => Mux17.IN33
op_sel[1] => Mux18.IN33
op_sel[1] => Mux19.IN33
op_sel[1] => Mux20.IN33
op_sel[1] => Mux21.IN33
op_sel[1] => Mux22.IN33
op_sel[1] => Mux23.IN33
op_sel[1] => Mux24.IN33
op_sel[1] => Mux25.IN33
op_sel[1] => Mux26.IN33
op_sel[1] => Mux27.IN33
op_sel[1] => Mux28.IN33
op_sel[1] => Mux29.IN33
op_sel[1] => Mux30.IN33
op_sel[1] => Mux31.IN33
op_sel[1] => Mux32.IN33
op_sel[1] => Mux33.IN33
op_sel[1] => Mux34.IN33
op_sel[1] => Mux35.IN33
op_sel[1] => Mux36.IN34
op_sel[1] => Mux37.IN35
op_sel[2] => Mux0.IN33
op_sel[2] => Mux1.IN34
op_sel[2] => Mux2.IN33
op_sel[2] => Mux3.IN34
op_sel[2] => Mux4.IN33
op_sel[2] => Mux5.IN34
op_sel[2] => Mux6.IN32
op_sel[2] => Mux7.IN32
op_sel[2] => Mux8.IN32
op_sel[2] => Mux9.IN32
op_sel[2] => Mux10.IN32
op_sel[2] => Mux11.IN32
op_sel[2] => Mux12.IN32
op_sel[2] => Mux13.IN32
op_sel[2] => Mux14.IN32
op_sel[2] => Mux15.IN32
op_sel[2] => Mux16.IN32
op_sel[2] => Mux17.IN32
op_sel[2] => Mux18.IN32
op_sel[2] => Mux19.IN32
op_sel[2] => Mux20.IN32
op_sel[2] => Mux21.IN32
op_sel[2] => Mux22.IN32
op_sel[2] => Mux23.IN32
op_sel[2] => Mux24.IN32
op_sel[2] => Mux25.IN32
op_sel[2] => Mux26.IN32
op_sel[2] => Mux27.IN32
op_sel[2] => Mux28.IN32
op_sel[2] => Mux29.IN32
op_sel[2] => Mux30.IN32
op_sel[2] => Mux31.IN32
op_sel[2] => Mux32.IN32
op_sel[2] => Mux33.IN32
op_sel[2] => Mux34.IN32
op_sel[2] => Mux35.IN32
op_sel[2] => Mux36.IN33
op_sel[2] => Mux37.IN34
op_sel[3] => Mux0.IN32
op_sel[3] => Mux1.IN33
op_sel[3] => Mux2.IN32
op_sel[3] => Mux3.IN33
op_sel[3] => Mux4.IN32
op_sel[3] => Mux5.IN33
op_sel[3] => Mux6.IN31
op_sel[3] => Mux7.IN31
op_sel[3] => Mux8.IN31
op_sel[3] => Mux9.IN31
op_sel[3] => Mux10.IN31
op_sel[3] => Mux11.IN31
op_sel[3] => Mux12.IN31
op_sel[3] => Mux13.IN31
op_sel[3] => Mux14.IN31
op_sel[3] => Mux15.IN31
op_sel[3] => Mux16.IN31
op_sel[3] => Mux17.IN31
op_sel[3] => Mux18.IN31
op_sel[3] => Mux19.IN31
op_sel[3] => Mux20.IN31
op_sel[3] => Mux21.IN31
op_sel[3] => Mux22.IN31
op_sel[3] => Mux23.IN31
op_sel[3] => Mux24.IN31
op_sel[3] => Mux25.IN31
op_sel[3] => Mux26.IN31
op_sel[3] => Mux27.IN31
op_sel[3] => Mux28.IN31
op_sel[3] => Mux29.IN31
op_sel[3] => Mux30.IN31
op_sel[3] => Mux31.IN31
op_sel[3] => Mux32.IN31
op_sel[3] => Mux33.IN31
op_sel[3] => Mux34.IN31
op_sel[3] => Mux35.IN31
op_sel[3] => Mux36.IN32
op_sel[3] => Mux37.IN33
op_sel[4] => Mux0.IN31
op_sel[4] => Mux1.IN32
op_sel[4] => Mux2.IN31
op_sel[4] => Mux3.IN32
op_sel[4] => Mux4.IN31
op_sel[4] => Mux5.IN32
op_sel[4] => Mux6.IN30
op_sel[4] => Mux7.IN30
op_sel[4] => Mux8.IN30
op_sel[4] => Mux9.IN30
op_sel[4] => Mux10.IN30
op_sel[4] => Mux11.IN30
op_sel[4] => Mux12.IN30
op_sel[4] => Mux13.IN30
op_sel[4] => Mux14.IN30
op_sel[4] => Mux15.IN30
op_sel[4] => Mux16.IN30
op_sel[4] => Mux17.IN30
op_sel[4] => Mux18.IN30
op_sel[4] => Mux19.IN30
op_sel[4] => Mux20.IN30
op_sel[4] => Mux21.IN30
op_sel[4] => Mux22.IN30
op_sel[4] => Mux23.IN30
op_sel[4] => Mux24.IN30
op_sel[4] => Mux25.IN30
op_sel[4] => Mux26.IN30
op_sel[4] => Mux27.IN30
op_sel[4] => Mux28.IN30
op_sel[4] => Mux29.IN30
op_sel[4] => Mux30.IN30
op_sel[4] => Mux31.IN30
op_sel[4] => Mux32.IN30
op_sel[4] => Mux33.IN30
op_sel[4] => Mux34.IN30
op_sel[4] => Mux35.IN30
op_sel[4] => Mux36.IN31
op_sel[4] => Mux37.IN32
RA[0] => Add0.IN32
RA[0] => Add1.IN64
RA[0] => out_s.IN0
RA[0] => out_s.IN0
RA[0] => out_s.IN0
RA[0] => Mux6.IN36
RA[0] => Mux4.IN5
RA[1] => Add0.IN31
RA[1] => Add1.IN63
RA[1] => out_s.IN0
RA[1] => out_s.IN0
RA[1] => out_s.IN0
RA[1] => Mux4.IN36
RA[1] => Mux7.IN36
RA[1] => Mux6.IN4
RA[2] => Add0.IN30
RA[2] => Add1.IN62
RA[2] => out_s.IN0
RA[2] => out_s.IN0
RA[2] => out_s.IN0
RA[2] => Mux6.IN35
RA[2] => Mux8.IN36
RA[2] => Mux7.IN4
RA[3] => Add0.IN29
RA[3] => Add1.IN61
RA[3] => out_s.IN0
RA[3] => out_s.IN0
RA[3] => out_s.IN0
RA[3] => Mux7.IN35
RA[3] => Mux9.IN36
RA[3] => Mux8.IN4
RA[4] => Add0.IN28
RA[4] => Add1.IN60
RA[4] => out_s.IN0
RA[4] => out_s.IN0
RA[4] => out_s.IN0
RA[4] => Mux8.IN35
RA[4] => Mux10.IN36
RA[4] => Mux9.IN4
RA[5] => Add0.IN27
RA[5] => Add1.IN59
RA[5] => out_s.IN0
RA[5] => out_s.IN0
RA[5] => out_s.IN0
RA[5] => Mux9.IN35
RA[5] => Mux11.IN36
RA[5] => Mux10.IN4
RA[6] => Add0.IN26
RA[6] => Add1.IN58
RA[6] => out_s.IN0
RA[6] => out_s.IN0
RA[6] => out_s.IN0
RA[6] => Mux10.IN35
RA[6] => Mux12.IN36
RA[6] => Mux11.IN4
RA[7] => Add0.IN25
RA[7] => Add1.IN57
RA[7] => out_s.IN0
RA[7] => out_s.IN0
RA[7] => out_s.IN0
RA[7] => Mux11.IN35
RA[7] => Mux13.IN36
RA[7] => Mux12.IN4
RA[8] => Add0.IN24
RA[8] => Add1.IN56
RA[8] => out_s.IN0
RA[8] => out_s.IN0
RA[8] => out_s.IN0
RA[8] => Mux12.IN35
RA[8] => Mux14.IN36
RA[8] => Mux13.IN4
RA[9] => Add0.IN23
RA[9] => Add1.IN55
RA[9] => out_s.IN0
RA[9] => out_s.IN0
RA[9] => out_s.IN0
RA[9] => Mux13.IN35
RA[9] => Mux15.IN36
RA[9] => Mux14.IN4
RA[10] => Add0.IN22
RA[10] => Add1.IN54
RA[10] => out_s.IN0
RA[10] => out_s.IN0
RA[10] => out_s.IN0
RA[10] => Mux14.IN35
RA[10] => Mux16.IN36
RA[10] => Mux15.IN4
RA[11] => Add0.IN21
RA[11] => Add1.IN53
RA[11] => out_s.IN0
RA[11] => out_s.IN0
RA[11] => out_s.IN0
RA[11] => Mux15.IN35
RA[11] => Mux17.IN36
RA[11] => Mux16.IN4
RA[12] => Add0.IN20
RA[12] => Add1.IN52
RA[12] => out_s.IN0
RA[12] => out_s.IN0
RA[12] => out_s.IN0
RA[12] => Mux16.IN35
RA[12] => Mux18.IN36
RA[12] => Mux17.IN4
RA[13] => Add0.IN19
RA[13] => Add1.IN51
RA[13] => out_s.IN0
RA[13] => out_s.IN0
RA[13] => out_s.IN0
RA[13] => Mux17.IN35
RA[13] => Mux19.IN36
RA[13] => Mux18.IN4
RA[14] => Add0.IN18
RA[14] => Add1.IN50
RA[14] => out_s.IN0
RA[14] => out_s.IN0
RA[14] => out_s.IN0
RA[14] => Mux18.IN35
RA[14] => Mux20.IN36
RA[14] => Mux19.IN4
RA[15] => Add0.IN17
RA[15] => Add1.IN49
RA[15] => out_s.IN0
RA[15] => out_s.IN0
RA[15] => out_s.IN0
RA[15] => Mux19.IN35
RA[15] => Mux21.IN36
RA[15] => Mux20.IN4
RA[16] => Add0.IN16
RA[16] => Add1.IN48
RA[16] => out_s.IN0
RA[16] => out_s.IN0
RA[16] => out_s.IN0
RA[16] => Mux20.IN35
RA[16] => Mux22.IN36
RA[16] => Mux21.IN4
RA[17] => Add0.IN15
RA[17] => Add1.IN47
RA[17] => out_s.IN0
RA[17] => out_s.IN0
RA[17] => out_s.IN0
RA[17] => Mux21.IN35
RA[17] => Mux23.IN36
RA[17] => Mux22.IN4
RA[18] => Add0.IN14
RA[18] => Add1.IN46
RA[18] => out_s.IN0
RA[18] => out_s.IN0
RA[18] => out_s.IN0
RA[18] => Mux22.IN35
RA[18] => Mux24.IN36
RA[18] => Mux23.IN4
RA[19] => Add0.IN13
RA[19] => Add1.IN45
RA[19] => out_s.IN0
RA[19] => out_s.IN0
RA[19] => out_s.IN0
RA[19] => Mux23.IN35
RA[19] => Mux25.IN36
RA[19] => Mux24.IN4
RA[20] => Add0.IN12
RA[20] => Add1.IN44
RA[20] => out_s.IN0
RA[20] => out_s.IN0
RA[20] => out_s.IN0
RA[20] => Mux24.IN35
RA[20] => Mux26.IN36
RA[20] => Mux25.IN4
RA[21] => Add0.IN11
RA[21] => Add1.IN43
RA[21] => out_s.IN0
RA[21] => out_s.IN0
RA[21] => out_s.IN0
RA[21] => Mux25.IN35
RA[21] => Mux27.IN36
RA[21] => Mux26.IN4
RA[22] => Add0.IN10
RA[22] => Add1.IN42
RA[22] => out_s.IN0
RA[22] => out_s.IN0
RA[22] => out_s.IN0
RA[22] => Mux26.IN35
RA[22] => Mux28.IN36
RA[22] => Mux27.IN4
RA[23] => Add0.IN9
RA[23] => Add1.IN41
RA[23] => out_s.IN0
RA[23] => out_s.IN0
RA[23] => out_s.IN0
RA[23] => Mux27.IN35
RA[23] => Mux29.IN36
RA[23] => Mux28.IN4
RA[24] => Add0.IN8
RA[24] => Add1.IN40
RA[24] => out_s.IN0
RA[24] => out_s.IN0
RA[24] => out_s.IN0
RA[24] => Mux28.IN35
RA[24] => Mux30.IN36
RA[24] => Mux29.IN4
RA[25] => Add0.IN7
RA[25] => Add1.IN39
RA[25] => out_s.IN0
RA[25] => out_s.IN0
RA[25] => out_s.IN0
RA[25] => Mux29.IN35
RA[25] => Mux31.IN36
RA[25] => Mux30.IN4
RA[26] => Add0.IN6
RA[26] => Add1.IN38
RA[26] => out_s.IN0
RA[26] => out_s.IN0
RA[26] => out_s.IN0
RA[26] => Mux30.IN35
RA[26] => Mux32.IN36
RA[26] => Mux31.IN4
RA[27] => Add0.IN5
RA[27] => Add1.IN37
RA[27] => out_s.IN0
RA[27] => out_s.IN0
RA[27] => out_s.IN0
RA[27] => Mux31.IN35
RA[27] => Mux33.IN36
RA[27] => Mux32.IN4
RA[28] => Add0.IN4
RA[28] => Add1.IN36
RA[28] => out_s.IN0
RA[28] => out_s.IN0
RA[28] => out_s.IN0
RA[28] => Mux32.IN35
RA[28] => Mux34.IN36
RA[28] => Mux33.IN4
RA[29] => Add0.IN3
RA[29] => Add1.IN35
RA[29] => out_s.IN0
RA[29] => out_s.IN0
RA[29] => out_s.IN0
RA[29] => Mux33.IN35
RA[29] => Mux35.IN36
RA[29] => Mux34.IN4
RA[30] => Add0.IN2
RA[30] => Add1.IN34
RA[30] => out_s.IN0
RA[30] => out_s.IN0
RA[30] => out_s.IN0
RA[30] => Mux34.IN35
RA[30] => Mux36.IN36
RA[30] => Mux35.IN4
RA[31] => Add0.IN1
RA[31] => Add1.IN33
RA[31] => out_s.IN0
RA[31] => out_s.IN0
RA[31] => out_s.IN0
RA[31] => Mux35.IN35
RA[31] => Mux36.IN5
RB[0] => Add0.IN64
RB[0] => out_s.IN1
RB[0] => out_s.IN1
RB[0] => out_s.IN1
RB[0] => Add1.IN32
RB[1] => Add0.IN63
RB[1] => out_s.IN1
RB[1] => out_s.IN1
RB[1] => out_s.IN1
RB[1] => Add1.IN31
RB[2] => Add0.IN62
RB[2] => out_s.IN1
RB[2] => out_s.IN1
RB[2] => out_s.IN1
RB[2] => Add1.IN30
RB[3] => Add0.IN61
RB[3] => out_s.IN1
RB[3] => out_s.IN1
RB[3] => out_s.IN1
RB[3] => Add1.IN29
RB[4] => Add0.IN60
RB[4] => out_s.IN1
RB[4] => out_s.IN1
RB[4] => out_s.IN1
RB[4] => Add1.IN28
RB[5] => Add0.IN59
RB[5] => out_s.IN1
RB[5] => out_s.IN1
RB[5] => out_s.IN1
RB[5] => Add1.IN27
RB[6] => Add0.IN58
RB[6] => out_s.IN1
RB[6] => out_s.IN1
RB[6] => out_s.IN1
RB[6] => Add1.IN26
RB[7] => Add0.IN57
RB[7] => out_s.IN1
RB[7] => out_s.IN1
RB[7] => out_s.IN1
RB[7] => Add1.IN25
RB[8] => Add0.IN56
RB[8] => out_s.IN1
RB[8] => out_s.IN1
RB[8] => out_s.IN1
RB[8] => Add1.IN24
RB[9] => Add0.IN55
RB[9] => out_s.IN1
RB[9] => out_s.IN1
RB[9] => out_s.IN1
RB[9] => Add1.IN23
RB[10] => Add0.IN54
RB[10] => out_s.IN1
RB[10] => out_s.IN1
RB[10] => out_s.IN1
RB[10] => Add1.IN22
RB[11] => Add0.IN53
RB[11] => out_s.IN1
RB[11] => out_s.IN1
RB[11] => out_s.IN1
RB[11] => Add1.IN21
RB[12] => Add0.IN52
RB[12] => out_s.IN1
RB[12] => out_s.IN1
RB[12] => out_s.IN1
RB[12] => Add1.IN20
RB[13] => Add0.IN51
RB[13] => out_s.IN1
RB[13] => out_s.IN1
RB[13] => out_s.IN1
RB[13] => Add1.IN19
RB[14] => Add0.IN50
RB[14] => out_s.IN1
RB[14] => out_s.IN1
RB[14] => out_s.IN1
RB[14] => Add1.IN18
RB[15] => Add0.IN49
RB[15] => out_s.IN1
RB[15] => out_s.IN1
RB[15] => out_s.IN1
RB[15] => Add1.IN17
RB[16] => Add0.IN48
RB[16] => out_s.IN1
RB[16] => out_s.IN1
RB[16] => out_s.IN1
RB[16] => Add1.IN16
RB[17] => Add0.IN47
RB[17] => out_s.IN1
RB[17] => out_s.IN1
RB[17] => out_s.IN1
RB[17] => Add1.IN15
RB[18] => Add0.IN46
RB[18] => out_s.IN1
RB[18] => out_s.IN1
RB[18] => out_s.IN1
RB[18] => Add1.IN14
RB[19] => Add0.IN45
RB[19] => out_s.IN1
RB[19] => out_s.IN1
RB[19] => out_s.IN1
RB[19] => Add1.IN13
RB[20] => Add0.IN44
RB[20] => out_s.IN1
RB[20] => out_s.IN1
RB[20] => out_s.IN1
RB[20] => Add1.IN12
RB[21] => Add0.IN43
RB[21] => out_s.IN1
RB[21] => out_s.IN1
RB[21] => out_s.IN1
RB[21] => Add1.IN11
RB[22] => Add0.IN42
RB[22] => out_s.IN1
RB[22] => out_s.IN1
RB[22] => out_s.IN1
RB[22] => Add1.IN10
RB[23] => Add0.IN41
RB[23] => out_s.IN1
RB[23] => out_s.IN1
RB[23] => out_s.IN1
RB[23] => Add1.IN9
RB[24] => Add0.IN40
RB[24] => out_s.IN1
RB[24] => out_s.IN1
RB[24] => out_s.IN1
RB[24] => Add1.IN8
RB[25] => Add0.IN39
RB[25] => out_s.IN1
RB[25] => out_s.IN1
RB[25] => out_s.IN1
RB[25] => Add1.IN7
RB[26] => Add0.IN38
RB[26] => out_s.IN1
RB[26] => out_s.IN1
RB[26] => out_s.IN1
RB[26] => Add1.IN6
RB[27] => Add0.IN37
RB[27] => out_s.IN1
RB[27] => out_s.IN1
RB[27] => out_s.IN1
RB[27] => Add1.IN5
RB[28] => Add0.IN36
RB[28] => out_s.IN1
RB[28] => out_s.IN1
RB[28] => out_s.IN1
RB[28] => Add1.IN4
RB[29] => Add0.IN35
RB[29] => out_s.IN1
RB[29] => out_s.IN1
RB[29] => out_s.IN1
RB[29] => Add1.IN3
RB[30] => Add0.IN34
RB[30] => out_s.IN1
RB[30] => out_s.IN1
RB[30] => out_s.IN1
RB[30] => Add1.IN2
RB[31] => Add0.IN33
RB[31] => out_s.IN1
RB[31] => out_s.IN1
RB[31] => out_s.IN1
RB[31] => Add1.IN1
RZ[0] <= RZ[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[1] <= RZ[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[2] <= RZ[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[3] <= RZ[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[4] <= RZ[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[5] <= RZ[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[6] <= RZ[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[7] <= RZ[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[8] <= RZ[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[9] <= RZ[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[10] <= RZ[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[11] <= RZ[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[12] <= RZ[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[13] <= RZ[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[14] <= RZ[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[15] <= RZ[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[16] <= RZ[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[17] <= RZ[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[18] <= RZ[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[19] <= RZ[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[20] <= RZ[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[21] <= RZ[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[22] <= RZ[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[23] <= RZ[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[24] <= RZ[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[25] <= RZ[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[26] <= RZ[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[27] <= RZ[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[28] <= RZ[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[29] <= RZ[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[30] <= RZ[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RZ[31] <= RZ[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FLAG_B[0] <= FLAG_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FLAG_B[1] <= FLAG_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FLAG_B[2] <= FLAG_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FLAG_B[3] <= FLAG_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FLAG_B[4] <= FLAG_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FLAG_B[5] <= FLAG_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FLAG_B[6] <= FLAG_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FLAG_B[7] <= FLAG_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


