<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>azynquplus</ProductFamily>
        <Part>xazu7ev-fbvb900-1-i</Part>
        <TopModelName>dFFT</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.534</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>345153</Best-caseLatency>
            <Average-caseLatency>3216449</Average-caseLatency>
            <Worst-caseLatency>8950849</Worst-caseLatency>
            <Best-caseRealTimeLatency>3.452 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>32.164 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>89.508 ms</Worst-caseRealTimeLatency>
            <Interval-min>345154</Interval-min>
            <Interval-max>8950850</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_1431_1>
                <Slack>7.30</Slack>
                <TripCount>64</TripCount>
                <Latency>
                    <range>
                        <min>345152</min>
                        <max>8950848</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>3451520</min>
                        <max>89508480</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>5393</min>
                        <max>139857</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_1318_1>
                    <Slack>7.30</Slack>
                    <TripCount>64</TripCount>
                    <Latency>
                        <range>
                            <min>5376</min>
                            <max>139840</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>53760</min>
                            <max>1398400</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>84</min>
                            <max>2185</max>
                        </range>
                    </IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_1318_1>
            </VITIS_LOOP_1431_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>posit_lib.cpp:1431</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_1431_1>
                    <Name>VITIS_LOOP_1431_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>posit_lib.cpp:1438</SourceLocation>
                    <VITIS_LOOP_1318_1>
                        <Name>VITIS_LOOP_1318_1</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>posit_lib.cpp:1318~posit_lib.cpp:1438</SourceLocation>
                    </VITIS_LOOP_1318_1>
                </VITIS_LOOP_1431_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>28</DSP>
            <FF>3214</FF>
            <LUT>4459</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>dFFT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>dFFT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>dFFT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>dFFT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>dFFT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>dFFT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>signal_r</name>
            <Object>signal_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_real_address0</name>
            <Object>result_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_real_ce0</name>
            <Object>result_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_real_we0</name>
            <Object>result_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_real_d0</name>
            <Object>result_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_imag_address0</name>
            <Object>result_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_imag_ce0</name>
            <Object>result_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_imag_we0</name>
            <Object>result_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_imag_d0</name>
            <Object>result_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>dFFT</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_generic_fmod_double_s_fu_189</InstName>
                    <ModuleName>generic_fmod_double_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>189</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_fmod_double_Pipeline_1_fu_87</InstName>
                            <ModuleName>generic_fmod_double_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>87</ID>
                            <BindInstances>icmp_ln308_fu_99_p2 loop_2_fu_105_p2 icmp_ln309_fu_117_p2 add_ln310_fu_123_p2 r_sh_1_fu_129_p3 icmp_ln311_fu_137_p2 i_1_fu_149_p2 r_sh_3_fu_155_p3 i_2_fu_163_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>isF_e_x_fu_117_p2 isyBx_e_fu_123_p2 icmp_ln267_fu_129_p2 icmp_ln267_1_fu_135_p2 or_ln267_fu_141_p2 icmp_ln271_fu_147_p2 or_ln271_fu_153_p2 n_fu_178_p2 icmp_ln319_fu_205_p2 ctlz_54_54_1_1_U4 add_ln325_fu_227_p2 icmp_ln325_fu_233_p2 shl_ln325_fu_257_p2 ap_mx_2_fu_267_p3 sub_ln327_fu_275_p2 fz_exp_1_fu_285_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>icmp_ln1431_fu_294_p2 add_ln1431_fu_300_p2 sitodp_32ns_64_4_no_dsp_1_U13 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 icmp_ln1318_fu_318_p2 add_ln1318_fu_324_p2 icmp_ln871_fu_361_p2 icmp_ln871_1_fu_367_p2 or_ln871_fu_373_p2 dcmp_64ns_64ns_1_2_no_dsp_1_U11 and_ln871_fu_379_p2 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dcmp_64ns_64ns_1_2_no_dsp_1_U12 and_ln873_fu_385_p2 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 select_ln873_fu_391_p3 angle_assign_4_fu_398_p3 icmp_ln878_fu_423_p2 icmp_ln878_1_fu_429_p2 or_ln878_fu_435_p2 dcmp_64ns_64ns_1_2_no_dsp_1_U11 and_ln878_fu_441_p2 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dcmp_64ns_64ns_1_2_no_dsp_1_U12 and_ln881_fu_447_p2 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 negate_fu_507_p2 xor_ln878_fu_453_p2 and_ln881_1_fu_459_p2 sparsemux_7_2_64_1_1_U14 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 xor_ln922_fu_523_p2 realPart_fu_545_p3 select_ln1108_fu_492_p3 term1_fu_498_p3 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dmul_64ns_64ns_64_6_max_dsp_1_U9 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dmul_64ns_64ns_64_6_max_dsp_1_U9 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dadddsub_64ns_64ns_64_5_full_dsp_1_U7</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>generic_fmod_double_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2100</Best-caseLatency>
                    <Average-caseLatency>2100</Average-caseLatency>
                    <Worst-caseLatency>2100</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2099</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2098</TripCount>
                        <Latency>2098</Latency>
                        <AbsoluteTimeLatency>20.980 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:298</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:308</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>82</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>366</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln308_fu_99_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="loop_2_fu_105_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:308" STORAGESUBTYPE="" URAM="0" VARIABLE="loop_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln309_fu_117_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln309" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_fu_123_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:310" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln310" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Loop 1" OPTYPE="select" PRAGMA="" RTLNAME="r_sh_1_fu_129_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="r_sh_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln311_fu_137_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:311" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln311" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="i_1_fu_149_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:313" STORAGESUBTYPE="" URAM="0" VARIABLE="i_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Loop 1" OPTYPE="select" PRAGMA="" RTLNAME="r_sh_3_fu_155_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:311" STORAGESUBTYPE="" URAM="0" VARIABLE="r_sh_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Loop 1" OPTYPE="select" PRAGMA="" RTLNAME="i_2_fu_163_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:311" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generic_fmod_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.768</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>702</Average-caseLatency>
                    <Worst-caseLatency>2102</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 2102</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459~C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:231</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>399</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1060</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="isF_e_x_fu_117_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:239" STORAGESUBTYPE="" URAM="0" VARIABLE="isF_e_x" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="isyBx_e_fu_123_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:249" STORAGESUBTYPE="" URAM="0" VARIABLE="isyBx_e" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln267_fu_129_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:267" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln267" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln267_1_fu_135_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:267" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln267_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln267_fu_141_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:267" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln267" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln271_fu_147_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:271" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln271" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln271_fu_153_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:271" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln271" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_fu_178_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="n" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln319_fu_205_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:319" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln319" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_54_54_1_1_U4" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:324" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln325_fu_227_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:325" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln325" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln325_fu_233_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:325" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln325" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln325_fu_257_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:325" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln325" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="ap_mx_2_fu_267_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:325" STORAGESUBTYPE="" URAM="0" VARIABLE="ap_mx_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln327_fu_275_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln327" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="fz_exp_1_fu_285_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="fz_exp_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dFFT</Name>
            <Loops>
                <VITIS_LOOP_1431_1>
                    <VITIS_LOOP_1318_1/>
                </VITIS_LOOP_1431_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.534</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>345153</Best-caseLatency>
                    <Average-caseLatency>3216449</Average-caseLatency>
                    <Worst-caseLatency>8950849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.452 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>89.508 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>345154 ~ 8950850</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1431_1>
                        <Name>VITIS_LOOP_1431_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>345152 ~ 8950848</Latency>
                        <AbsoluteTimeLatency>3.452 ms ~ 89.508 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>5393</min>
                                <max>139857</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>5393 ~ 139857</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_1318_1>
                            <Name>VITIS_LOOP_1318_1</Name>
                            <Slack>7.30</Slack>
                            <TripCount>64</TripCount>
                            <Latency>5376 ~ 139840</Latency>
                            <AbsoluteTimeLatency>53.760 us ~ 1.398 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>84</min>
                                    <max>2185</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>84 ~ 2185</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_generic_fmod_double_s_fu_189</Instance>
                            </InstanceList>
                        </VITIS_LOOP_1318_1>
                    </VITIS_LOOP_1431_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>posit_lib.cpp:1431</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1431_1>
                            <Name>VITIS_LOOP_1431_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>posit_lib.cpp:1438</SourceLocation>
                            <VITIS_LOOP_1318_1>
                                <Name>VITIS_LOOP_1318_1</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>posit_lib.cpp:1318~posit_lib.cpp:1438</SourceLocation>
                            </VITIS_LOOP_1318_1>
                        </VITIS_LOOP_1431_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>28</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>3214</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4459</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1431_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1431_fu_294_p2" SOURCE="posit_lib.cpp:1431" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1431" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1431_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1431_fu_300_p2" SOURCE="posit_lib.cpp:1431" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1431" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitodp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_1431_1" OPTYPE="sitodp" PRAGMA="" RTLNAME="sitodp_32ns_64_4_no_dsp_1_U13" SOURCE="posit_lib.cpp:1311" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1431_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:1311" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1431_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:1311" STORAGESUBTYPE="" URAM="0" VARIABLE="deltaTheta" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1318_fu_318_p2" SOURCE="posit_lib.cpp:1318" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1318" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1318_fu_324_p2" SOURCE="posit_lib.cpp:1318" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1318" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln871_fu_361_p2" SOURCE="posit_lib.cpp:871" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln871" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln871_1_fu_367_p2" SOURCE="posit_lib.cpp:871" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln871_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln871_fu_373_p2" SOURCE="posit_lib.cpp:871" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln871" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_1318_1" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_2_no_dsp_1_U11" SOURCE="posit_lib.cpp:871" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln871_fu_379_p2" SOURCE="posit_lib.cpp:871" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln871" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1318_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:872" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_assign_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_1318_1" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_2_no_dsp_1_U12" SOURCE="posit_lib.cpp:873" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln873_fu_385_p2" SOURCE="posit_lib.cpp:873" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln873" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1318_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="posit_lib.cpp:874" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_assign_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln873_fu_391_p3" SOURCE="posit_lib.cpp:873" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln873" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="select" PRAGMA="" RTLNAME="angle_assign_4_fu_398_p3" SOURCE="posit_lib.cpp:871" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_assign_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln878_fu_423_p2" SOURCE="posit_lib.cpp:878" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln878" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln878_1_fu_429_p2" SOURCE="posit_lib.cpp:878" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln878_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln878_fu_435_p2" SOURCE="posit_lib.cpp:878" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln878" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_1318_1" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_2_no_dsp_1_U11" SOURCE="posit_lib.cpp:878" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln878_fu_441_p2" SOURCE="posit_lib.cpp:878" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln878" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1318_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:879" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_assign_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_1318_1" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_2_no_dsp_1_U12" SOURCE="posit_lib.cpp:881" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln881_fu_447_p2" SOURCE="posit_lib.cpp:881" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln881" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1318_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="posit_lib.cpp:882" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_assign_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="or" PRAGMA="" RTLNAME="negate_fu_507_p2" SOURCE="posit_lib.cpp:878" STORAGESUBTYPE="" URAM="0" VARIABLE="negate" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln878_fu_453_p2" SOURCE="posit_lib.cpp:878" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln878" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln881_1_fu_459_p2" SOURCE="posit_lib.cpp:881" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln881_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_64_1_1_U14" SOURCE="posit_lib.cpp:879" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_assign_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1318_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:897" STORAGESUBTYPE="" URAM="0" VARIABLE="x2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1318_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:899" STORAGESUBTYPE="" URAM="0" VARIABLE="term2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1318_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:905" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1318_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:905" STORAGESUBTYPE="" URAM="0" VARIABLE="term3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1318_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:913" STORAGESUBTYPE="" URAM="0" VARIABLE="mul3_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1318_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:913" STORAGESUBTYPE="" URAM="0" VARIABLE="term4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1318_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:922" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1318_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:922" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1318_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:922" STORAGESUBTYPE="" URAM="0" VARIABLE="sub5_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln922_fu_523_p2" SOURCE="posit_lib.cpp:922" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln922" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="select" PRAGMA="" RTLNAME="realPart_fu_545_p3" SOURCE="posit_lib.cpp:922" STORAGESUBTYPE="" URAM="0" VARIABLE="realPart" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1108_fu_492_p3" SOURCE="posit_lib.cpp:1108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln1108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_1318_1" OPTYPE="select" PRAGMA="" RTLNAME="term1_fu_498_p3" SOURCE="posit_lib.cpp:878" STORAGESUBTYPE="" URAM="0" VARIABLE="term1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1318_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="posit_lib.cpp:1122" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i18_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1318_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="posit_lib.cpp:1122" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1_i19_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1318_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="posit_lib.cpp:1122" STORAGESUBTYPE="" URAM="0" VARIABLE="term2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1318_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="posit_lib.cpp:1128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1318_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="posit_lib.cpp:1128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul3_i21_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1318_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:1128" STORAGESUBTYPE="" URAM="0" VARIABLE="term3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1318_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:1135" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1318_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:1135" STORAGESUBTYPE="" URAM="0" VARIABLE="mul6_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1318_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:1135" STORAGESUBTYPE="" URAM="0" VARIABLE="term4_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1318_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:1144" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i23_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1318_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:1144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i24_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1318_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:1144" STORAGESUBTYPE="" URAM="0" VARIABLE="imagPart" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1318_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:1321" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1318_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:1321" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1318_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:1322" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1318_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:1322" STORAGESUBTYPE="" URAM="0" VARIABLE="add6_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1318_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:1324" STORAGESUBTYPE="" URAM="0" VARIABLE="angle" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="signal" index="0" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="signal_r" name="signal_r" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="result" index="1" direction="out" srcType="dFFTResult&amp;" srcSize="8192">
            <hwRefs>
                <hwRef type="port" interface="result_real_address0" name="result_real_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_real_ce0" name="result_real_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_real_we0" name="result_real_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_real_d0" name="result_real_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_imag_address0" name="result_imag_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_imag_ce0" name="result_imag_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_imag_we0" name="result_imag_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_imag_d0" name="result_imag_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="signal_r" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="signal_r">DATA</portMap>
            </portMaps>
            <ports>
                <port>signal_r</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="signal"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_real_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="result_real_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_real_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_real_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="result_real_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_real_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_imag_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="result_imag_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_imag_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_imag_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="result_imag_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_imag_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="result_imag_address0">out, 6</column>
                    <column name="result_imag_d0">out, 64</column>
                    <column name="result_real_address0">out, 6</column>
                    <column name="result_real_d0">out, 64</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="signal_r">ap_none, in, 64</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="signal">in, double*</column>
                    <column name="result">out, dFFTResult&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="signal">signal_r, port, </column>
                    <column name="result">result_real_address0, port, offset</column>
                    <column name="result">result_real_ce0, port, </column>
                    <column name="result">result_real_we0, port, </column>
                    <column name="result">result_real_d0, port, </column>
                    <column name="result">result_imag_address0, port, offset</column>
                    <column name="result">result_imag_ce0, port, </column>
                    <column name="result">result_imag_we0, port, </column>
                    <column name="result">result_imag_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

