<?xml version="1.0" encoding="utf-8"?><IDebug><DFXServerRoot baseAddress="0x0"/><CPU><Register internalName="General_Configurations" relOffset="0xc4" size="21" visible="False"><Name>General Configurations</Name><subElements><Field bitStart="0" bitStop="0" internalName="MatchSampleEnable" visible="False"><Name>MatchSampleEnable</Name><initValue>0x1</initValue></Field><Field bitStart="1" bitStop="4" internalName="CounterInterruptThreshLSB" visible="False"><Name>CounterInterruptThreshLSB</Name><initValue>0xf</initValue></Field><Field bitStart="5" bitStop="8" internalName="CounterInterruptThreshMSB" visible="False"><Name>CounterInterruptThreshMSB</Name><initValue>0xf</initValue></Field><Field bitStart="9" bitStop="9" internalName="CounterInterruptThreshMiddle" visible="False"><Name>CounterInterruptThreshMiddle</Name><initValue>0x1</initValue></Field><Field bitStart="10" bitStop="10" internalName="MatchSampleSingleEnable" visible="False"><Name>MatchSampleSingleEnable</Name><initValue>0x0</initValue></Field><Field bitStart="11" bitStop="15" internalName="ExternalInterfaceSel" visible="False"><Name>ExternalInterfaceSel</Name><initValue>0x0</initValue></Field><Field bitStart="16" bitStop="16" internalName="InverseKeyEnable" visible="False"><Name>InverseKeyEnable</Name><initValue>0x0</initValue></Field><Field bitStart="17" bitStop="17" internalName="ResetAccessPointer" visible="False"><Name>ResetAccessPointer</Name><initValue>0x0</initValue></Field><Field bitStart="18" bitStop="19" internalName="ControlPolarity" visible="False"><Name>ControlPolarity</Name><initValue>0x0</initValue></Field><Field bitStart="20" bitStop="20" internalName="DisableDoubleMatch" visible="False"><Name>DisableDoubleMatch</Name><initValue>0x0</initValue></Field></subElements></Register><Register internalName="Peak_Logging_Value" relOffset="0xc0" size="6" visible="False"><Name>Peak Logging Value</Name><subElements><Field bitStart="0" bitStop="5" internalName="PeakLoggingValue" visible="False"><Name>PeakLoggingValue</Name><initValue>0x0</initValue></Field></subElements></Register><Register internalName="iDebug_Interrupt_Mask" relOffset="0xc8" size="3" visible="False"><Name>iDebug Interrupt Mask</Name><subElements><Field bitStart="2" bitStop="2" internalName="MatchIntMask" visible="False"><Name>MatchIntMask</Name><initValue>0x0</initValue></Field><Field bitStart="1" bitStop="1" internalName="CounterIntMask" visible="False"><Name>CounterIntMask</Name><initValue>0x0</initValue></Field><Field bitStart="0" bitStop="0" internalName="Reserved" visible="False"><Name>Reserved</Name><initValue>0x0</initValue></Field></subElements></Register><Register internalName="Match_Sample_%i" relOffset="0x0" size="32" visible="False"><Name>Match Sample %i</Name><subElements><Field bitStart="0" bitStop="31" internalName="MatchSample&lt;&lt;32*%i+31&gt;&gt;_&lt;&lt;32*%i&gt;&gt;" visible="False"><Name>MatchSample&lt;&lt;32*%i+31&gt;&gt;_&lt;&lt;32*%i&gt;&gt;</Name><initValue>0x0</initValue></Field></subElements><multiplicity version="2"><base>hex</base><baseAddress>4000</baseAddress><offsetFormula><params><param end="3" inc="1" label="word" name="i" ordinal="0" start="0"/></params><formula>4*i</formula><formulaDisplayStr>4*i : where i (0-3) represents word</formulaDisplayStr></offsetFormula></multiplicity></Register><Register internalName="iDebug_Interrupt_Cause" relOffset="0xcc" size="3" visible="False"><Name>iDebug Interrupt Cause</Name><subElements><Field bitStart="1" bitStop="1" internalName="CounterInt" visible="False"><Name>CounterInt</Name><initValue>0x0</initValue></Field><Field bitStart="2" bitStop="2" internalName="MatchInt" visible="False"><Name>MatchInt</Name><initValue>0x0</initValue></Field><Field bitStart="0" bitStop="0" internalName="Summary" visible="False"><Name>Summary</Name><initValue>0x0</initValue></Field></subElements></Register><Register internalName="Xsb_Info" relOffset="0x1fc" size="32" visible="True"><Name>Xsb_Info</Name><subElements><Field bitStart="0" bitStop="15" internalName="xsb_status" visible="True"><Name>xsb status</Name><initValue>0xSAR</initValue></Field><Field bitStart="16" bitStop="31" internalName="xsb_id" visible="True"><Name>xsb id</Name><initValue>0xSAR</initValue></Field></subElements></Register><Memory byteSize="4" internalName="Match_Key" lineAlignment="4" relOffset="0xe8" rowsNo="1" size="32" visible="False"><Name>Match Key</Name></Memory><Memory byteSize="4" internalName="Match_Counter" lineAlignment="4" relOffset="0xe0" rowsNo="1" size="32" visible="False"><Name>Match Counter</Name></Memory><Memory byteSize="4" internalName="Match_Mask" lineAlignment="4" relOffset="0xd0" rowsNo="1" size="32" visible="False"><Name>Match Mask</Name></Memory></CPU><InterfacesList><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757569" internalName="txdma2ea" size="1171" version="8" visible="True"><Name>txdma2ea</Name><subElements><Field bitStart="0" bitStop="13" internalName="byte_count" visible="True"><Name>Byte Count</Name></Field><Field bitStart="14" bitStop="14" internalName="recalc_crc" visible="True"><Name>Recalc CRC</Name></Field><Field bitStart="15" bitStop="15" internalName="dei" visible="True"><Name>DEI</Name></Field><Field bitStart="16" bitStop="20" internalName="local_dev_src_port" visible="True"><Name>Local Dev Src Port</Name></Field><Field bitStart="21" bitStop="25" internalName="local_dev_trg_phy_port" visible="True"><Name>Local Dev Trg Phy Port</Name></Field><Field bitStart="26" bitStop="30" internalName="pkt_type_idx" visible="True"><Name>Pkt Type Idx</Name></Field><Field bitStart="31" bitStop="31" internalName="qcn_generated_by_local_dev" type="enum" visible="True"><Name>QCN Generated By Local Dev</Name><Enums><Value internalName="False" value="0"/><Value internalName="True" value="1"/></Enums></Field><Field bitStart="32" bitStop="36" internalName="congested_port_number" visible="True"><Name>Congested Port Number</Name></Field><Field bitStart="32" bitStop="32" internalName="is_ptp" type="enum" visible="True"><Name>Is PTP</Name><Enums><Value internalName="False" value="0"/><Value internalName="True" value="1"/></Enums></Field><Field bitStart="33" bitStop="37" internalName="ptp_pkt_type_idx" visible="True"><Name>PTP Pkt Type Idx</Name></Field><Field bitStart="37" bitStop="39" internalName="congested_queue_number" visible="True"><Name>Congested Queue Number</Name></Field><Field bitStart="38" bitStop="44" internalName="ptp_offset" visible="True"><Name>PTP Offset</Name></Field><Field bitStart="40" bitStop="42" internalName="orig_generated_qcn_prio" visible="True"><Name>Orig Generated QCN Prio</Name></Field><Field bitStart="43" bitStop="56" internalName="qcn_q_offset" visible="True"><Name>QCN Q Offset</Name></Field><Field bitStart="45" bitStop="45" internalName="ptp_u_field" visible="True"><Name>PTP U Field</Name></Field><Field bitStart="46" bitStop="77" internalName="timestamp" visible="True"><Name>Timestamp</Name></Field><Field bitStart="46" bitStop="76" internalName="reserved_ts" visible="True"><Name>Reserved_ts</Name></Field><Field bitStart="57" bitStop="62" internalName="qcn_q_fb" visible="True"><Name>QCN Q FB</Name></Field><Field bitStart="63" bitStop="76" internalName="qcn_q_delta" visible="True"><Name>QCN Q Delta</Name></Field><Field bitStart="77" bitStop="77" internalName="reserved_112_112" visible="True"><Name>Reserved_112_112</Name></Field><Field bitStart="78" bitStop="80" internalName="up0" visible="True"><Name>UP0</Name></Field><Field bitStart="81" bitStop="86" internalName="outer_l3_offset" visible="True"><Name>Outer L3 Offset</Name></Field><Field bitStart="87" bitStop="93" internalName="packet_hash" visible="True"><Name>Packet Hash</Name></Field><Field bitStart="94" bitStop="97" internalName="desc_reserved" visible="True"><Name>Desc Reserved</Name></Field><Field bitStart="98" bitStop="98" internalName="mark_ecn" visible="True"><Name>Mark ECN</Name></Field><Field bitStart="99" bitStop="101" internalName="tc" visible="True"><Name>TC</Name></Field><Field bitStart="102" bitStop="109" internalName="txq_queue_id" visible="True"><Name>TxQ Queue ID</Name></Field><Field bitStart="110" bitStop="120" internalName="cut_through_id" visible="True"><Name>Cut Through ID</Name></Field><Field bitStart="121" bitStop="121" internalName="packet_is_cut_through" type="enum" visible="True"><Name>Packet Is Cut Through</Name><Enums><Value internalName="False" value="0"/><Value internalName="True" value="1"/></Enums></Field><Field bitStart="122" bitStop="126" internalName="trg_phy_port" visible="True"><Name>Trg Phy Port</Name></Field><Field bitStart="139" bitStop="143" internalName="dma_number" visible="True"><Name>dma_number</Name></Field><Field bitStart="144" bitStop="146" internalName="egress_dp_pipe_id" visible="False"><Name>egress_dp_pipe_id</Name></Field><Field bitStart="147" bitStop="1170" internalName="header" type="raw" visible="True"><Name>Header</Name></Field><Field bitStart="127" bitStop="138" internalName="header_ecc" visible="True"><Name>Header ECC</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757613" internalName="CLEAR_BUS_TO_BMA" size="46" version="8" visible="True"><Name>CLEAR BUS TO BMA</Name><subElements><Field bitStart="0" bitStop="15" internalName="buffer_ptr" visible="True"><Name>buffer_ptr</Name></Field><Field bitStart="16" bitStop="19" internalName="core_id" visible="True"><Name>source_core_id</Name></Field><Field bitStart="20" bitStop="28" internalName="source_port" visible="True"><Name>source_port</Name></Field><Field bitStart="29" bitStop="33" internalName="reserved" visible="True"><Name>reserved</Name></Field><Field bitStart="29" bitStop="34" internalName="number_of_buffers" visible="True"><Name>number_of_buffers</Name></Field><Field bitStart="34" bitStop="34" internalName="is_last" visible="True"><Name>is_last</Name></Field><Field bitStart="35" bitStop="35" internalName="clear_type" type="enum" visible="True"><Name>clear_type</Name><Enums><Value internalName="Clear_by_packet" value="0"/><Value internalName="Clear_by_buffer" value="1"/></Enums></Field><Field bitStart="36" bitStop="36" internalName="mdb" type="enum" visible="True"><Name>mdb</Name><Enums><Value internalName="Unidestination_buffer" value="0"/><Value internalName="Multidestination_buffer" value="1"/></Enums></Field><Field bitStart="37" bitStop="45" internalName="reserved2" visible="True"><Name>reserved2</Name></Field><Field bitStart="37" bitStop="45" internalName="dec_amount" visible="True"><Name>dec_amount</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757631" internalName="TXDMA_2_TXQ_CREDITS" size="8" version="8" visible="True"><Name>TXDMA 2 TXQ CREDITS</Name><subElements><Field bitStart="0" bitStop="7" internalName="port" visible="True"><Name>Port</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757636" internalName="TXDMA_2_MPPM_READ_BUS" size="35" version="8" visible="True"><Name>TXDMA 2 MPPM READ BUS</Name><subElements><Field bitStart="0" bitStop="15" internalName="buffer_ptr" visible="True"><Name>buffer_ptr</Name></Field><Field bitStart="16" bitStop="17" internalName="bank" visible="True"><Name>bank</Name></Field><Field bitStart="18" bitStop="20" internalName="group" visible="True"><Name>group</Name></Field><Field bitStart="21" bitStop="22" internalName="offset" visible="True"><Name>offset</Name></Field><Field bitStart="23" bitStop="23" internalName="is_header" visible="True"><Name>is_header</Name></Field><Field bitStart="24" bitStop="33" internalName="reorder_id" visible="True"><Name>reorder_id</Name></Field><Field bitStart="34" bitStop="34" internalName="mppm" visible="True"><Name>mppm</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757647" internalName="TXDMA_2_TXFIFO_CT_UPDATE" size="34" version="8" visible="True"><Name>TXDMA 2 TXFIFO CT UPDATE</Name><subElements><Field bitStart="0" bitStop="0" internalName="reject" visible="True"><Name>Reject</Name></Field><Field bitStart="1" bitStop="14" internalName="byte_count" visible="True"><Name>Byte Count</Name></Field><Field bitStart="15" bitStop="25" internalName="id" visible="True"><Name>ID</Name></Field><Field bitStart="26" bitStop="33" internalName="dma_number" visible="True"><Name>DMA Number</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757655" internalName="txdma2txfifo_payload" size="1048" version="8" visible="True"><Name>txdma2txfifo_payload</Name><subElements><Field bitStart="12" bitStop="12" internalName="start_of_packet_" visible="True"><Name>start_of_packet_</Name></Field><Field bitStart="13" bitStop="13" internalName="end_of_packet_" visible="True"><Name>end_of_packet_</Name></Field><Field bitStart="14" bitStop="14" internalName="start_of_burst_" visible="True"><Name>start_of_burst_</Name></Field><Field bitStart="15" bitStop="15" internalName="end_of_burst_" visible="True"><Name>end_of_burst_</Name></Field><Field bitStart="16" bitStop="23" internalName="dma_number" visible="True"><Name>dma_number</Name></Field><Field bitStart="0" bitStop="11" internalName="payload_ecc" visible="True"><Name>payload_ecc</Name></Field><Field bitStart="24" bitStop="1047" internalName="payload" type="raw" visible="True"><Name>payload</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757666" internalName="DEBUG_BUS_32" size="32" version="8" visible="True"><Name>DEBUG_BUS_32</Name><subElements><Field bitStart="0" bitStop="31" internalName="debug_bus" visible="True"><Name>debug_bus</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757671" internalName="bm2rxdma_alloc_bus" size="19" version="8" visible="True"><Name>bm2rxdma_alloc_bus</Name><subElements><Field bitStart="0" bitStop="18" internalName="bm2rxdma_alloc_bus" visible="True"><Name>bm2rxdma_alloc_bus</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757676" internalName="bm2rxdma_alloc_cntr_bus" size="10" version="8" visible="True"><Name>bm2rxdma_alloc_cntr_bus</Name><subElements><Field bitStart="0" bitStop="9" internalName="bm2rxdma_alloc_cntr_bus" visible="True"><Name>bm2rxdma_alloc_cntr_bus</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757681" internalName="bm_nextct_bus" size="64" version="8" visible="True"><Name>bm_nextct_bus</Name><subElements><Field bitStart="0" bitStop="63" internalName="bm_nextct_bus" type="raw" visible="True"><Name>bm_nextct_bus</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757686" internalName="bm_debug_and_pause" size="33" version="8" visible="True"><Name>bm_debug_and_pause</Name><subElements><Field bitStart="1" bitStop="32" internalName="debug_bus_bm" visible="True"><Name>debug_bus_bm</Name></Field><Field bitStart="0" bitStop="0" internalName="global_pause_" visible="True"><Name>global_pause_</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757692" internalName="CLEAR_BUS_TO_BM" size="32" version="8" visible="True"><Name>CLEAR BUS TO BM</Name><subElements><Field bitStart="0" bitStop="15" internalName="buffer_ptr" visible="True"><Name>buffer_ptr</Name></Field><Field bitStart="16" bitStop="24" internalName="source_port" visible="True"><Name>source_port</Name></Field><Field bitStart="25" bitStop="30" internalName="number_of_buffers" visible="True"><Name>number_of_buffers</Name></Field><Field bitStart="24" bitStop="28" internalName="reserved" visible="True"><Name>reserved</Name></Field><Field bitStart="30" bitStop="30" internalName="is_last" visible="True"><Name>is_last</Name></Field><Field bitStart="31" bitStop="31" internalName="clear_type" type="enum" visible="True"><Name>clear_type</Name><Enums><Value internalName="Clear_by_packet" value="0"/><Value internalName="Clear_by_buffer" value="1"/></Enums></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757704" internalName="rxdma2ia" size="1129" version="8" visible="True"><Name>rxdma2ia</Name><subElements><Field bitStart="0" bitStop="15" internalName="first_buffer" visible="True"><Name>First Buffer</Name></Field><Field bitStart="1024" bitStop="1024" internalName="ptp_tai_select" type="enum" visible="True"><Name>PTP TAI Select</Name><Enums><Value internalName="TAI0" value="0"/><Value internalName="TAI1" value="1"/></Enums></Field><Field bitStart="1040" bitStop="1042" internalName="start_group" visible="True"><Name>Start Group</Name></Field><Field bitStart="1043" bitStop="1044" internalName="start_bank" visible="True"><Name>Start Bank</Name></Field><Field bitStart="1045" bitStop="1058" internalName="byte_count" visible="True"><Name>Byte Count</Name></Field><Field bitStart="1059" bitStop="1059" internalName="recalc_crc" visible="True"><Name>Recalc CRC</Name></Field><Field bitStart="1060" bitStop="1060" internalName="marvell_tagged" visible="True"><Name>Marvell Tagged</Name></Field><Field bitStart="1061" bitStop="1065" internalName="local_dev_src_port" visible="True"><Name>Local Dev Src Port</Name></Field><Field bitStart="1066" bitStop="1072" internalName="desc_critical_ecc" visible="True"><Name>Desc Critical ECC</Name></Field><Field bitStart="1073" bitStop="1075" internalName="packet_cmd" type="enum" visible="True"><Name>Packet Cmd</Name><Enums><Value internalName="Forward" value="0"/><Value internalName="Reserved_1" value="1"/><Value internalName="Trap_To_CPU" value="2"/><Value internalName="Hard_Drop" value="3"/><Value internalName="Reserved_4" value="4"/><Value internalName="Reserved_5" value="5"/><Value internalName="Reserved_6" value="6"/><Value internalName="Reserved_7" value="7"/></Enums></Field><Field bitStart="1076" bitStop="1083" internalName="cpu_code" visible="True"><Name>CPU or Drop Code</Name></Field><Field bitStart="1084" bitStop="1087" internalName="ingress_core_id" visible="True"><Name>Ingress Core ID</Name></Field><Field bitStart="1088" bitStop="1094" internalName="interlaken_channel_id" visible="True"><Name>Interlaken Channel ID</Name></Field><Field bitStart="1095" bitStop="1126" internalName="timestamp" visible="True"><Name>Timestamp</Name></Field><Field bitStart="1127" bitStop="1127" internalName="ptp_u_field" visible="True"><Name>PTP U Field</Name></Field><Field bitStart="1128" bitStop="1128" internalName="packet_is_cut_through" type="enum" visible="True"><Name>Packet Is Cut Through</Name><Enums><Value internalName="False" value="0"/><Value internalName="True" value="1"/></Enums></Field><Field bitStart="0" bitStop="1023" internalName="header" type="raw" visible="True"><Name>header</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757737" internalName="rxdma2mppm_wr" size="1059" version="8" visible="True"><Name>rxdma2mppm_wr</Name><subElements><Field bitStart="1036" bitStop="1051" internalName="buffer_ptr" visible="True"><Name>buffer_ptr</Name></Field><Field bitStart="1052" bitStop="1053" internalName="bank" visible="True"><Name>bank</Name></Field><Field bitStart="1054" bitStop="1056" internalName="group" visible="True"><Name>group</Name></Field><Field bitStart="1057" bitStop="1058" internalName="offset" visible="True"><Name>offset</Name></Field><Field bitStart="12" bitStop="1035" internalName="data" type="raw" visible="False"><Name>data</Name></Field><Field bitStart="0" bitStop="11" internalName="ecc" visible="True"><Name>ecc</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757747" internalName="RXDMA_NEXT_CT" size="64" version="8" visible="True"><Name>RXDMA NEXT CT</Name><subElements><Field bitStart="0" bitStop="0" internalName="ct_valid" type="enum" visible="True"><Name>CT Valid</Name><Enums><Value internalName="Not_Valid" value="0"/><Value internalName="Valid" value="1"/></Enums></Field><Field bitStart="1" bitStop="1" internalName="message_type" type="enum" visible="True"><Name>MessageType</Name><Enums><Value internalName="CT_Start" value="0"/><Value internalName="CT_End" value="1"/></Enums></Field><Field bitStart="2" bitStop="15" internalName="byte_count" visible="True"><Name>Byte Count</Name></Field><Field bitStart="2" bitStop="17" internalName="first_buffer_pointer" visible="True"><Name>First Buffer Pointer</Name></Field><Field bitStart="16" bitStop="16" internalName="reject" type="enum" visible="True"><Name>Reject</Name><Enums><Value internalName="False" value="0"/><Value internalName="True" value="1"/></Enums></Field><Field bitStart="17" bitStop="17" internalName="reserved_2" visible="True"><Name>Reserved 2</Name></Field><Field bitStart="18" bitStop="25" internalName="dma_number" visible="True"><Name>DMA Number</Name></Field><Field bitStart="26" bitStop="26" internalName="next_valid" type="enum" visible="True"><Name>Next Valid</Name><Enums><Value internalName="Not_valid" value="0"/><Value internalName="Valid" value="1"/></Enums></Field><Field bitStart="27" bitStop="42" internalName="current_ptr" visible="True"><Name>Current Ptr</Name></Field><Field bitStart="43" bitStop="58" internalName="previous_ptr" visible="True"><Name>Previous Ptr</Name></Field><Field bitStart="59" bitStop="60" internalName="start_bank" visible="True"><Name>Start Bank</Name></Field><Field bitStart="61" bitStop="63" internalName="group" visible="True"><Name>Group</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757771" internalName="rxdma_debug_and_pause" size="48" version="8" visible="True"><Name>rxdma_debug_and_pause</Name><subElements><Field bitStart="0" bitStop="15" internalName="rxdma2p_pause_" visible="True"><Name>rxdma2p_pause_</Name></Field><Field bitStart="16" bitStop="47" internalName="debug_bus" visible="True"><Name>debug_bus</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757777" internalName="p2mem_256" size="315" version="8" visible="True"><Name>p2mem_256</Name><subElements><Field bitStart="0" bitStop="0" internalName="p2mem_rx_sop_" visible="True"><Name>p2mem_rx_sop_</Name></Field><Field bitStart="1" bitStop="41" internalName="p2mem_rx_sop_desc" type="raw" visible="True"><Name>p2mem_rx_sop_desc</Name></Field><Field bitStart="42" bitStop="42" internalName="p2mem_rx_eop_" visible="True"><Name>p2mem_rx_eop_</Name></Field><Field bitStart="43" bitStop="58" internalName="p2mem_rx_eop_desc" visible="True"><Name>p2mem_rx_eop_desc</Name></Field><Field bitStart="59" bitStop="314" internalName="p2mem_rx_data" type="raw" visible="True"><Name>p2mem_rx_data</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757785" internalName="p2mem_512" size="571" version="8" visible="True"><Name>p2mem_512</Name><subElements><Field bitStart="0" bitStop="0" internalName="p2mem_rx_sop_" visible="True"><Name>p2mem_rx_sop_</Name></Field><Field bitStart="1" bitStop="41" internalName="p2mem_rx_sop_desc" type="raw" visible="True"><Name>p2mem_rx_sop_desc</Name></Field><Field bitStart="42" bitStop="42" internalName="p2m3m_rx_eop_" visible="True"><Name>p2m3m_rx_eop_</Name></Field><Field bitStart="43" bitStop="58" internalName="p2mem_rx_eop_desc" visible="True"><Name>p2mem_rx_eop_desc</Name></Field><Field bitStart="59" bitStop="570" internalName="p2mem_rx_data" type="raw" visible="True"><Name>p2mem_rx_data</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757789" internalName="mem2p_64" size="159" version="8" visible="True"><Name>mem2p_64</Name><subElements><Field bitStart="0" bitStop="0" internalName="mem2p_tx_sop_" visible="True"><Name>mem2p_tx_sop_</Name></Field><Field bitStart="1" bitStop="3" internalName="mem2p_tx_mod" visible="False"><Name>mem2p_tx_mod</Name></Field><Field bitStart="4" bitStop="4" internalName="mem2p_tx_eop_" visible="True"><Name>mem2p_tx_eop_</Name></Field><Field bitStart="5" bitStop="7" internalName="tc" visible="True"><Name>TC</Name></Field><Field bitStart="8" bitStop="21" internalName="egress_byte_count" visible="True"><Name>Egress Byte Count</Name></Field><Field bitStart="22" bitStop="22" internalName="add_crc" type="enum" visible="True"><Name>Add CRC</Name><Enums><Value internalName="Not_Active" value="0"/><Value internalName="Active" value="1"/></Enums></Field><Field bitStart="23" bitStop="52" internalName="egress_pipe_delay" visible="True"><Name>Egress Pipe Delay</Name></Field><Field bitStart="53" bitStop="62" internalName="ptp_timestamp_queue_entry_id" visible="True"><Name>PTP Timestamp Queue Entry ID</Name></Field><Field bitStart="63" bitStop="63" internalName="ptp_timestamp_queue_select" visible="True"><Name>PTP Timestamp Queue Select</Name></Field><Field bitStart="64" bitStop="71" internalName="timestamp_offset" visible="True"><Name>Timestamp Offset</Name></Field><Field bitStart="72" bitStop="79" internalName="udp_checksum_offset" visible="True"><Name>UDP Checksum Offset</Name></Field><Field bitStart="80" bitStop="80" internalName="udp_checksum_update_en" visible="True"><Name>UDP Checksum Update En</Name></Field><Field bitStart="81" bitStop="84" internalName="ptp_action" type="enum" visible="True"><Name>PTP Action</Name><Enums><Value internalName="None" value="0"/><Value internalName="Forward" value="1"/><Value internalName="Drop" value="2"/><Value internalName="Capture" value="3"/><Value internalName="AddTime" value="4"/><Value internalName="AddCorrectedTime" value="5"/><Value internalName="CaptureAddTime" value="6"/><Value internalName="CaptureAddCorrectedTime" value="7"/><Value internalName="AddIngressTime" value="8"/><Value internalName="CaptureAddIngressTime" value="9"/><Value internalName="CaptureIngressTime" value="a"/></Enums></Field><Field bitStart="85" bitStop="87" internalName="ptp_packet_format" type="enum" visible="True"><Name>PTP Packet Format</Name><Enums><Value internalName="PTPv2" value="0"/><Value internalName="PTPv1" value="1"/><Value internalName="Y1731" value="2"/><Value internalName="NTPTs" value="3"/><Value internalName="NTPReceive" value="4"/><Value internalName="NTPTransmit" value="5"/><Value internalName="WAMP" value="6"/><Value internalName="Reserved" value="7"/></Enums></Field><Field bitStart="88" bitStop="88" internalName="ptp_cf_wraparound_check_en" visible="True"><Name>PTP CF Wraparound Check En</Name></Field><Field bitStart="89" bitStop="89" internalName="ptp_egress_tai_sel" type="enum" visible="True"><Name>PTP Egress TAI Sel</Name><Enums><Value internalName="TAI0" value="0"/><Value internalName="TAI1" value="1"/></Enums></Field><Field bitStart="90" bitStop="90" internalName="ptp_dispatching_en" visible="True"><Name>PTP Dispatching En</Name></Field><Field bitStart="91" bitStop="92" internalName="ingress_timestamp_seconds" visible="True"><Name>Ingress Timestamp Seconds</Name></Field><Field bitStart="93" bitStop="93" internalName="mac_timestamping_en" visible="True"><Name>MAC Timestamping En</Name></Field><Field bitStart="94" bitStop="157" internalName="mem2p_tx_data" type="raw" visible="True"><Name>mem2p_tx_data</Name></Field><Field bitStart="158" bitStop="158" internalName="mem2p_tx_bad_crc_" visible="True"><Name>mem2p_tx_bad_crc_</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757793" internalName="mem2p_512" size="610" version="8" visible="True"><Name>mem2p_512</Name><subElements><Field bitStart="0" bitStop="0" internalName="mem2p_tx_sop_" visible="True"><Name>mem2p_tx_sop_</Name></Field><Field bitStart="1" bitStop="6" internalName="mem2p_tx_mod" visible="False"><Name>mem2p_tx_mod</Name></Field><Field bitStart="7" bitStop="7" internalName="mem2p_tx_eop_" visible="True"><Name>mem2p_tx_eop_</Name></Field><Field bitStart="8" bitStop="10" internalName="tc" visible="True"><Name>TC</Name></Field><Field bitStart="11" bitStop="24" internalName="egress_byte_count" visible="False"><Name>Egress Byte Count</Name></Field><Field bitStart="25" bitStop="25" internalName="add_crc" type="enum" visible="False"><Name>Add CRC</Name><Enums><Value internalName="Not_Active" value="0"/><Value internalName="Active" value="1"/></Enums></Field><Field bitStart="26" bitStop="55" internalName="egress_pipe_delay" visible="False"><Name>Egress Pipe Delay</Name></Field><Field bitStart="56" bitStop="65" internalName="ptp_timestamp_queue_entry_id" visible="True"><Name>PTP Timestamp Queue Entry ID</Name></Field><Field bitStart="66" bitStop="66" internalName="ptp_timestamp_queue_select" visible="True"><Name>PTP Timestamp Queue Select</Name></Field><Field bitStart="67" bitStop="74" internalName="timestamp_offset" visible="True"><Name>Timestamp Offset</Name></Field><Field bitStart="75" bitStop="82" internalName="udp_checksum_offset" visible="True"><Name>UDP Checksum Offset</Name></Field><Field bitStart="83" bitStop="83" internalName="udp_checksum_update_en" visible="True"><Name>UDP Checksum Update En</Name></Field><Field bitStart="84" bitStop="87" internalName="ptp_action" type="enum" visible="True"><Name>PTP Action</Name><Enums><Value internalName="None" value="0"/><Value internalName="Forward" value="1"/><Value internalName="Drop" value="2"/><Value internalName="Capture" value="3"/><Value internalName="AddTime" value="4"/><Value internalName="AddCorrectedTime" value="5"/><Value internalName="CaptureAddTime" value="6"/><Value internalName="CaptureAddCorrectedTime" value="7"/><Value internalName="AddIngressTime" value="8"/><Value internalName="CaptureAddIngressTime" value="9"/><Value internalName="CaptureIngressTime" value="a"/></Enums></Field><Field bitStart="88" bitStop="90" internalName="ptp_packet_format" type="enum" visible="True"><Name>PTP Packet Format</Name><Enums><Value internalName="PTPv2" value="0"/><Value internalName="PTPv1" value="1"/><Value internalName="Y1731" value="2"/><Value internalName="NTPTs" value="3"/><Value internalName="NTPReceive" value="4"/><Value internalName="NTPTransmit" value="5"/><Value internalName="WAMP" value="6"/><Value internalName="Reserved" value="7"/></Enums></Field><Field bitStart="91" bitStop="91" internalName="ptp_cf_wraparound_check_en" visible="True"><Name>PTP CF Wraparound Check En</Name></Field><Field bitStart="92" bitStop="92" internalName="ptp_egress_tai_sel" type="enum" visible="True"><Name>PTP Egress TAI Sel</Name><Enums><Value internalName="TAI0" value="0"/><Value internalName="TAI1" value="1"/></Enums></Field><Field bitStart="93" bitStop="93" internalName="ptp_dispatching_en" visible="True"><Name>PTP Dispatching En</Name></Field><Field bitStart="94" bitStop="95" internalName="ingress_timestamp_seconds" visible="True"><Name>Ingress Timestamp Seconds</Name></Field><Field bitStart="96" bitStop="96" internalName="mac_timestamping_en" visible="False"><Name>MAC Timestamping En</Name></Field><Field bitStart="97" bitStop="608" internalName="mem2p_tx_data" type="raw" visible="False"><Name>mem2p_tx_data</Name></Field><Field bitStart="609" bitStop="609" internalName="mem2p_tx_bad_crc_" visible="False"><Name>mem2p_tx_bad_crc_</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757797" internalName="mem2p_256" size="353" version="8" visible="True"><Name>mem2p_256</Name><subElements><Field bitStart="0" bitStop="0" internalName="mem2p_tx_sop_" visible="True"><Name>mem2p_tx_sop_</Name></Field><Field bitStart="1" bitStop="5" internalName="mem2p_tx_mod" visible="True"><Name>mem2p_tx_mod</Name></Field><Field bitStart="6" bitStop="6" internalName="mem2p_tx_eop_" visible="True"><Name>mem2p_tx_eop_</Name></Field><Field bitStart="7" bitStop="9" internalName="tc" visible="True"><Name>TC</Name></Field><Field bitStart="10" bitStop="23" internalName="egress_byte_count" visible="True"><Name>Egress Byte Count</Name></Field><Field bitStart="24" bitStop="24" internalName="add_crc" type="enum" visible="True"><Name>Add CRC</Name><Enums><Value internalName="Not_Active" value="0"/><Value internalName="Active" value="1"/></Enums></Field><Field bitStart="25" bitStop="54" internalName="egress_pipe_delay" visible="True"><Name>Egress Pipe Delay</Name></Field><Field bitStart="55" bitStop="64" internalName="ptp_timestamp_queue_entry_id" visible="True"><Name>PTP Timestamp Queue Entry ID</Name></Field><Field bitStart="65" bitStop="65" internalName="ptp_timestamp_queue_select" visible="True"><Name>PTP Timestamp Queue Select</Name></Field><Field bitStart="66" bitStop="73" internalName="timestamp_offset" visible="True"><Name>Timestamp Offset</Name></Field><Field bitStart="74" bitStop="81" internalName="udp_checksum_offset" visible="True"><Name>UDP Checksum Offset</Name></Field><Field bitStart="82" bitStop="82" internalName="udp_checksum_update_en" visible="True"><Name>UDP Checksum Update En</Name></Field><Field bitStart="83" bitStop="86" internalName="ptp_action" type="enum" visible="True"><Name>PTP Action</Name><Enums><Value internalName="None" value="0"/><Value internalName="Forward" value="1"/><Value internalName="Drop" value="2"/><Value internalName="Capture" value="3"/><Value internalName="AddTime" value="4"/><Value internalName="AddCorrectedTime" value="5"/><Value internalName="CaptureAddTime" value="6"/><Value internalName="CaptureAddCorrectedTime" value="7"/><Value internalName="AddIngressTime" value="8"/><Value internalName="CaptureAddIngressTime" value="9"/><Value internalName="CaptureIngressTime" value="a"/></Enums></Field><Field bitStart="87" bitStop="89" internalName="ptp_packet_format" type="enum" visible="True"><Name>PTP Packet Format</Name><Enums><Value internalName="PTPv2" value="0"/><Value internalName="PTPv1" value="1"/><Value internalName="Y1731" value="2"/><Value internalName="NTPTs" value="3"/><Value internalName="NTPReceive" value="4"/><Value internalName="NTPTransmit" value="5"/><Value internalName="WAMP" value="6"/><Value internalName="Reserved" value="7"/></Enums></Field><Field bitStart="90" bitStop="90" internalName="ptp_cf_wraparound_check_en" visible="True"><Name>PTP CF Wraparound Check En</Name></Field><Field bitStart="91" bitStop="91" internalName="ptp_egress_tai_sel" type="enum" visible="True"><Name>PTP Egress TAI Sel</Name><Enums><Value internalName="TAI0" value="0"/><Value internalName="TAI1" value="1"/></Enums></Field><Field bitStart="92" bitStop="92" internalName="ptp_dispatching_en" visible="True"><Name>PTP Dispatching En</Name></Field><Field bitStart="93" bitStop="94" internalName="ingress_timestamp_seconds" visible="True"><Name>Ingress Timestamp Seconds</Name></Field><Field bitStart="95" bitStop="95" internalName="mac_timestamping_en" visible="True"><Name>MAC Timestamping En</Name></Field><Field bitStart="96" bitStop="351" internalName="mem2p_tx_data" type="raw" visible="True"><Name>mem2p_tx_data</Name></Field><Field bitStart="352" bitStop="352" internalName="mem2p_tx_bad_crc_" visible="True"><Name>mem2p_tx_bad_crc_</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757933" internalName="TXFIFO_2_TXDMA_CT_BC_IDDB_ID" size="11" version="8" visible="True"><Name>TXFIFO 2 TXDMA CT BC IDDB ID</Name><subElements><Field bitStart="0" bitStop="10" internalName="id" visible="True"><Name>ID</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757938" internalName="txfifo_cntr_dec" size="34" version="8" visible="True"><Name>txfifo_cntr_dec</Name><subElements><Field bitStart="17" bitStop="33" internalName="txfifo_hdr_cntr_dec" visible="True"><Name>txfifo_hdr_cntr_dec</Name></Field><Field bitStart="0" bitStop="16" internalName="txfifo_payload_cntr_dec" visible="True"><Name>txfifo_payload_cntr_dec</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757944" internalName="mppm2rxdma_lb_bus" size="5" version="8" visible="True"><Name>mppm2rxdma_lb_bus</Name><subElements><Field bitStart="0" bitStop="4" internalName="mppm2rxdma_lb_bus" visible="True"><Name>mppm2rxdma_lb_bus</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757949" internalName="mppm2rxdma_write_credit_inc_" size="1" version="8" visible="True"><Name>mppm2rxdma_write_credit_inc_</Name><subElements><Field bitStart="0" bitStop="0" internalName="mppm2rxdma_write_credit_inc_" visible="True"><Name>mppm2rxdma_write_credit_inc_</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757954" internalName="mppm2txdma" size="1052" version="8" visible="True"><Name>mppm2txdma</Name><subElements><Field bitStart="0" bitStop="11" internalName="mppm2txdma_rd_ecc" visible="True"><Name>mppm2txdma_rd_ecc</Name></Field><Field bitStart="12" bitStop="1035" internalName="mppm2txdma_rd_data" type="raw" visible="True"><Name>mppm2txdma_rd_data</Name></Field><Field bitStart="1036" bitStop="1051" internalName="mppm2txdma_rd_bus" visible="True"><Name>mppm2txdma_rd_bus</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757961" internalName="xbar2u_address" size="102" version="8" visible="True"><Name>xbar2u_address</Name><subElements><Field bitStart="37" bitStop="101" internalName="x2u_ad" type="raw" visible="True"><Name>x2u_ad</Name></Field><Field bitStart="21" bitStop="36" internalName="x2u_id_" visible="True"><Name>x2u_id_</Name></Field><Field bitStart="0" bitStop="20" internalName="x2u_cbe_" visible="True"><Name>x2u_cbe_</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757965" internalName="xbar2u_wr_data" size="87" version="8" visible="True"><Name>xbar2u_wr_data</Name><subElements><Field bitStart="22" bitStop="86" internalName="x2u_ad" type="raw" visible="True"><Name>x2u_ad</Name></Field><Field bitStart="1" bitStop="21" internalName="x2u_cbe_" visible="True"><Name>x2u_cbe_</Name></Field><Field bitStart="0" bitStop="0" internalName="x2u_last_" visible="True"><Name>x2u_last_</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757969" internalName="u2xbar_rd_resp" size="82" version="8" visible="True"><Name>u2xbar_rd_resp</Name><subElements><Field bitStart="17" bitStop="81" internalName="u2x_ad" type="raw" visible="True"><Name>u2x_ad</Name></Field><Field bitStart="1" bitStop="16" internalName="u2x_id_" visible="True"><Name>u2x_id_</Name></Field><Field bitStart="0" bitStop="0" internalName="u2x_rd_last_" visible="True"><Name>u2x_rd_last_</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757973" internalName="xbar2u_rd_resp" size="82" version="8" visible="True"><Name>xbar2u_rd_resp</Name><subElements><Field bitStart="17" bitStop="81" internalName="x2u_ad" type="raw" visible="True"><Name>x2u_ad</Name></Field><Field bitStart="1" bitStop="16" internalName="x2u_id_" visible="True"><Name>x2u_id_</Name></Field><Field bitStart="0" bitStop="0" internalName="x2u_rd_last_" visible="True"><Name>x2u_rd_last_</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757977" internalName="u2xbar_wr_data" size="87" version="8" visible="True"><Name>u2xbar_wr_data</Name><subElements><Field bitStart="0" bitStop="0" internalName="u2x_last_" visible="True"><Name>u2x_last_</Name></Field><Field bitStart="22" bitStop="86" internalName="u2x_ad" type="raw" visible="True"><Name>u2x_ad</Name></Field><Field bitStart="1" bitStop="21" internalName="u2x_cbe_" visible="True"><Name>u2x_cbe_</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12757981" internalName="u2xbar_address" size="102" version="8" visible="True"><Name>u2xbar_address</Name><subElements><Field bitStart="37" bitStop="101" internalName="u2x_ad" type="raw" visible="True"><Name>u2x_ad</Name></Field><Field bitStart="21" bitStop="36" internalName="u2x_id_" visible="True"><Name>u2x_id_</Name></Field><Field bitStart="0" bitStop="20" internalName="u2x_cbe_" visible="True"><Name>u2x_cbe_</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758003" internalName="u2xbar_retry" size="1" version="8" visible="True"><Name>u2xbar_retry</Name><subElements><Field bitStart="0" bitStop="0" internalName="u2x_retry_" visible="True"><Name>u2x_retry_</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758008" internalName="pex_apb3" size="48" version="8" visible="True"><Name>pex_apb3</Name><subElements><Field bitStart="0" bitStop="0" internalName="pex0_apb3_psel" visible="True"><Name>pex0_apb3_psel</Name></Field><Field bitStart="1" bitStop="1" internalName="pex0_apb3_pwrite" visible="True"><Name>pex0_apb3_pwrite</Name></Field><Field bitStart="2" bitStop="17" internalName="pex0_apb3_pwdata" visible="True"><Name>pex0_apb3_pwdata</Name></Field><Field bitStart="18" bitStop="33" internalName="pex0_apb3_prdata" visible="True"><Name>pex0_apb3_prdata</Name></Field><Field bitStart="34" bitStop="47" internalName="pex0_apb3_paddr" visible="True"><Name>pex0_apb3_paddr</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758012" internalName="pex_mac2phy" size="72" version="8" visible="True"><Name>pex_mac2phy</Name><subElements><Field bitStart="0" bitStop="7" internalName="mac2phy_data_ctrl" visible="True"><Name>mac2phy_data_ctrl</Name></Field><Field bitStart="8" bitStop="71" internalName="mac2phy_data" type="raw" visible="True"><Name>mac2phy_data</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758016" internalName="pex_phy2mac" size="76" version="8" visible="True"><Name>pex_phy2mac</Name><subElements><Field bitStart="0" bitStop="3" internalName="phy2mac_rx_vld" visible="False"><Name>phy2mac_rx_vld</Name></Field><Field bitStart="4" bitStop="11" internalName="phy2mac_data_ctrl" visible="True"><Name>phy2mac_data_ctrl</Name></Field><Field bitStart="12" bitStop="75" internalName="phy2mac_data" type="raw" visible="True"><Name>phy2mac_data</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758030" internalName="mg2mem_rx" size="123" version="8" visible="True"><Name>mg2mem_rx</Name><subElements><Field bitStart="0" bitStop="15" internalName="mg2mem_rx_desc" visible="True"><Name>mg2mem_rx_desc</Name></Field><Field bitStart="16" bitStop="16" internalName="mg2mem_rx_eop_" visible="True"><Name>mg2mem_rx_eop_</Name></Field><Field bitStart="17" bitStop="57" internalName="mg2mem_rx_sop_desc" type="raw" visible="True"><Name>mg2mem_rx_sop_desc</Name></Field><Field bitStart="58" bitStop="58" internalName="mg2mem_rx_sop_" visible="True"><Name>mg2mem_rx_sop_</Name></Field><Field bitStart="59" bitStop="122" internalName="mg2mem_rx_data" type="raw" visible="True"><Name>mg2mem_rx_data</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758039" internalName="mg2all_address" size="116" version="8" visible="True"><Name>mg2all_reg_address</Name><subElements><Field bitStart="0" bitStop="2" internalName="width" visible="True"><Name>width</Name></Field><Field bitStart="3" bitStop="3" internalName="cmd" visible="True"><Name>cmd</Name></Field><Field bitStart="4" bitStop="35" internalName="address" visible="True"><Name>address</Name></Field><Field bitStart="36" bitStop="75" internalName="ack_39_0_" type="raw" visible="True"><Name>ack_39_0_</Name></Field><Field bitStart="76" bitStop="115" internalName="req_39_0_" type="raw" visible="True"><Name>req_39_0_</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758043" internalName="mg2all_wr_data" size="33" version="8" visible="True"><Name>mg2all_reg_wr_data</Name><subElements><Field bitStart="0" bitStop="0" internalName="last_" visible="True"><Name>last_</Name></Field><Field bitStart="1" bitStop="32" internalName="write_data" visible="True"><Name>write_data</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758047" internalName="mg2all_rd_data" size="33" version="8" visible="True"><Name>mg2all_reg_rd_data</Name><subElements><Field bitStart="0" bitStop="0" internalName="last_" visible="True"><Name>last_</Name></Field><Field bitStart="1" bitStop="32" internalName="read_data" visible="True"><Name>read_data</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758060" internalName="mg2txq" size="8" version="8" visible="True"><Name>mg2txq</Name><subElements><Field bitStart="0" bitStop="7" internalName="prio_mask_" visible="True"><Name>prio_mask_</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758065" internalName="ermrk2txfifo" size="1159" version="8" visible="True"><Name>ermrk2txfifo</Name><subElements><Field bitStart="1057" bitStop="1068" internalName="byte_count_modification" visible="True"><Name>Byte Count Modification</Name></Field><Field bitStart="1057" bitStop="1070" internalName="egress_byte_count" visible="True"><Name>Egress Byte Count</Name></Field><Field bitStart="1069" bitStop="1070" internalName="byte_count_modification_cmd" type="enum" visible="True"><Name>Byte Count Modification Cmd</Name><Enums><Value internalName="Final" value="0"/><Value internalName="Increment" value="1"/><Value internalName="Decrement" value="2"/></Enums></Field><Field bitStart="1071" bitStop="1071" internalName="egress_packet_cmd" type="enum" visible="True"><Name>Egress Packet Cmd</Name><Enums><Value internalName="Forward" value="0"/><Value internalName="Hard_Drop" value="1"/></Enums></Field><Field bitStart="1072" bitStop="1072" internalName="add_crc" type="enum" visible="True"><Name>Add CRC</Name><Enums><Value internalName="Not_Active" value="0"/><Value internalName="Active" value="1"/></Enums></Field><Field bitStart="1073" bitStop="1074" internalName="ingress_timestamp_seconds" visible="True"><Name>Ingress Timestamp Seconds</Name></Field><Field bitStart="1075" bitStop="1104" internalName="egress_pipe_delay" visible="True"><Name>Egress Pipe Delay</Name></Field><Field bitStart="1105" bitStop="1105" internalName="mac_timestamping_en" visible="True"><Name>MAC Timestamping En</Name></Field><Field bitStart="1106" bitStop="1106" internalName="ptp_cf_wraparound_check_en" visible="True"><Name>PTP CF Wraparound Check En</Name></Field><Field bitStart="1107" bitStop="1110" internalName="ptp_action" type="enum" visible="True"><Name>PTP Action</Name><Enums><Value internalName="None" value="0"/><Value internalName="Forward" value="1"/><Value internalName="Drop" value="2"/><Value internalName="Capture" value="3"/><Value internalName="AddTime" value="4"/><Value internalName="AddCorrectedTime" value="5"/><Value internalName="CaptureAddTime" value="6"/><Value internalName="CaptureAddCorrectedTime" value="7"/><Value internalName="AddIngressTime" value="8"/><Value internalName="CaptureAddIngressTime" value="9"/><Value internalName="CaptureIngressTime" value="a"/></Enums></Field><Field bitStart="1111" bitStop="1111" internalName="ptp_dispatching_en" visible="True"><Name>PTP Dispatching En</Name></Field><Field bitStart="1112" bitStop="1112" internalName="ptp_egress_tai_sel" type="enum" visible="True"><Name>PTP Egress TAI Sel</Name><Enums><Value internalName="TAI0" value="0"/><Value internalName="TAI1" value="1"/></Enums></Field><Field bitStart="1113" bitStop="1115" internalName="ptp_packet_format" type="enum" visible="True"><Name>PTP Packet Format</Name><Enums><Value internalName="PTPv2" value="0"/><Value internalName="PTPv1" value="1"/><Value internalName="Y1731" value="2"/><Value internalName="NTPTs" value="3"/><Value internalName="NTPReceive" value="4"/><Value internalName="NTPTransmit" value="5"/><Value internalName="WAMP" value="6"/><Value internalName="Reserved" value="7"/></Enums></Field><Field bitStart="1116" bitStop="1125" internalName="ptp_timestamp_queue_entry_id" visible="True"><Name>PTP Timestamp Queue Entry ID</Name></Field><Field bitStart="1126" bitStop="1126" internalName="ptp_timestamp_queue_select" visible="True"><Name>PTP Timestamp Queue Select</Name></Field><Field bitStart="1127" bitStop="1134" internalName="timestamp_offset" visible="True"><Name>Timestamp Offset</Name></Field><Field bitStart="1135" bitStop="1145" internalName="cut_through_id" visible="True"><Name>Cut Through ID</Name></Field><Field bitStart="1146" bitStop="1146" internalName="packet_is_cut_through" type="enum" visible="True"><Name>Packet Is Cut Through</Name><Enums><Value internalName="False" value="0"/><Value internalName="True" value="1"/></Enums></Field><Field bitStart="1147" bitStop="1149" internalName="tc" visible="True"><Name>TC</Name></Field><Field bitStart="1150" bitStop="1157" internalName="udp_checksum_offset" visible="True"><Name>UDP Checksum Offset</Name></Field><Field bitStart="1158" bitStop="1158" internalName="udp_checksum_update_en" visible="True"><Name>UDP Checksum Update En</Name></Field><Field bitStart="0" bitStop="1023" internalName="header" type="raw" visible="True"><Name>header</Name></Field><Field bitStart="1024" bitStop="1035" internalName="header_ecc" visible="True"><Name>header_ecc</Name></Field><Field bitStart="1036" bitStop="1056" internalName="header_ctrl_bus" visible="True"><Name>header_ctrl_bus</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758123" internalName="HEP_2_TXQ_BC_UPDATE_BUS" size="23" version="8" visible="True"><Name>HEP 2 TXQ BC UPDATE BUS</Name><subElements><Field bitStart="0" bitStop="7" internalName="queue" visible="True"><Name>Queue</Name></Field><Field bitStart="8" bitStop="22" internalName="bc_diff" visible="True"><Name>BC Diff</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758129" internalName="ea2cnc" size="30" version="8" visible="True"><Name>ea2cnc</Name><subElements><Field bitStart="0" bitStop="15" internalName="address" visible="True"><Name>address</Name></Field><Field bitStart="16" bitStop="29" internalName="byte_count" visible="True"><Name>Byte count</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758135" internalName="TTI_2_TXQ_FC_MESSAGE" size="39" version="8" visible="True"><Name>TTI 2 TXQ FC MESSAGE</Name><subElements><Field bitStart="0" bitStop="1" internalName="message_type" type="enum" visible="True"><Name>Message Type</Name><Enums><Value internalName="LL_FC" value="0"/><Value internalName="PFC" value="1"/><Value internalName="CCFC" value="2"/></Enums></Field><Field bitStart="2" bitStop="4" internalName="tc" visible="False"><Name>TC</Name></Field><Field bitStart="2" bitStop="2" internalName="is_first" type="enum" visible="True"><Name>Is First</Name><Enums><Value internalName="Not_the_First_transaction" value="0"/><Value internalName="First_Transaction" value="1"/></Enums></Field><Field bitStart="3" bitStop="37" internalName="payload" type="raw" visible="False"><Name>Payload</Name></Field><Field bitStart="5" bitStop="14" internalName="port" visible="True"><Name>Port</Name></Field><Field bitStart="15" bitStop="15" internalName="priority_aware" visible="False"><Name>Priority Aware</Name></Field><Field bitStart="16" bitStop="18" internalName="port_speed_index" visible="True"><Name>Port Speed Index</Name></Field><Field bitStart="16" bitStop="38" internalName="fc_timer" visible="True"><Name>FC Timer</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758152" internalName="egf2txq" size="181" version="8" visible="True"><Name>egf2txq</Name><subElements><Field bitStart="0" bitStop="1" internalName="marvell_tagged_extended" type="enum" visible="True"><Name>Marvell Tagged Extended</Name><Enums><Value internalName="DSA" value="0"/><Value internalName="ExtDSA" value="1"/><Value internalName="Reserved" value="2"/><Value internalName="eDSA" value="3"/></Enums></Field><Field bitStart="0" bitStop="9" internalName="orig_src_dev" visible="True"><Name>Orig Src Dev</Name></Field><Field bitStart="0" bitStop="0" internalName="rx_sniff" type="enum" visible="True"><Name>Rx Sniff</Name><Enums><Value internalName="Tx" value="0"/><Value internalName="Rx" value="1"/></Enums></Field><Field bitStart="0" bitStop="0" internalName="trg_dev" visible="True"><Name>Trg Dev</Name></Field><Field bitStart="0" bitStop="0" internalName="tunnel_terminated" type="enum" visible="True"><Name>Tunnel Terminated</Name><Enums><Value internalName="NoTT" value="0"/><Value internalName="TT" value="1"/></Enums></Field><Field bitStart="0" bitStop="0" internalName="tunnel_start" type="enum" visible="True"><Name>Tunnel Start</Name><Enums><Value internalName="LL" value="0"/><Value internalName="TS" value="1"/></Enums></Field><Field bitStart="0" bitStop="0" internalName="orig_src_trunk_id" visible="True"><Name>Orig Src Trunk ID</Name></Field><Field bitStart="0" bitStop="11" internalName="sst_id" visible="True"><Name>SST ID</Name></Field><Field bitStart="0" bitStop="1" internalName="mib_pkt_type" type="enum" visible="True"><Name>MIB Pkt Type</Name><Enums><Value internalName="UC" value="0"/><Value internalName="MC" value="1"/><Value internalName="BC" value="2"/><Value internalName="Control" value="3"/></Enums></Field><Field bitStart="0" bitStop="0" internalName="timestamp_en" type="enum" visible="True"><Name>Timestamp En</Name><Enums><Value internalName="Disable" value="0"/><Value internalName="Enable" value="1"/></Enums></Field><Field bitStart="0" bitStop="0" internalName="lm_counter_insert_en" type="enum" visible="True"><Name>LM Counter Insert En</Name><Enums><Value internalName="Disable" value="0"/><Value internalName="Enable" value="1"/></Enums></Field><Field bitStart="0" bitStop="0" internalName="routed" visible="True"><Name>Routed</Name></Field><Field bitStart="0" bitStop="0" internalName="orig_is_trunk" visible="True"><Name>Orig Is Trunk</Name></Field><Field bitStart="0" bitStop="11" internalName="vid1" visible="True"><Name>VID1</Name></Field><Field bitStart="0" bitStop="11" internalName="orig_vid" visible="True"><Name>Orig VID</Name></Field><Field bitStart="0" bitStop="1" internalName="outgoing_mtag_cmd" type="enum" visible="True"><Name>Outgoing Mtag Cmd</Name><Enums><Value internalName="TO_CPU" value="0"/><Value internalName="FROM_CPU" value="1"/><Value internalName="TO_ANALYZER" value="2"/><Value internalName="FORWARD" value="3"/></Enums></Field><Field bitStart="0" bitStop="2" internalName="analyzer_index" type="enum" visible="True"><Name>Analyzer Index</Name><Enums><Value internalName="Disable_mirror" value="0"/><Value internalName="Analyzer1" value="1"/><Value internalName="Analyzer2" value="2"/><Value internalName="Analyzer3" value="3"/><Value internalName="Analyzer4" value="4"/><Value internalName="Analyzer5" value="5"/><Value internalName="Analyzer6" value="6"/><Value internalName="Analyzer7" value="7"/></Enums></Field><Field bitStart="0" bitStop="15" internalName="first_buffer" visible="False"><Name>First Buffer</Name></Field><Field bitStart="0" bitStop="0" internalName="is_trg_phy_port_valid" type="enum" visible="True"><Name>Is Trg Phy Port Valid</Name><Enums><Value internalName="False" value="0"/><Value internalName="True" value="1"/></Enums></Field><Field bitStart="0" bitStop="0" internalName="assign_trg_eport_attributes_locally" type="enum" visible="True"><Name>Assign Trg ePort Attributes Locally</Name><Enums><Value internalName="False" value="0"/><Value internalName="True" value="1"/></Enums></Field><Field bitStart="0" bitStop="0" internalName="tag0_src_tagged" visible="True"><Name>Tag0 Src Tagged</Name></Field><Field bitStart="0" bitStop="12" internalName="evlan" visible="True"><Name>eVLAN</Name></Field><Field bitStart="0" bitStop="5" internalName="inner_l3_offset" visible="True"><Name>Inner L3 Offset</Name></Field><Field bitStart="0" bitStop="2" internalName="inner_packet_type" type="enum" visible="True"><Name>Inner Packet Type</Name><Enums><Value internalName="IP" value="0"/><Value internalName="MPLS" value="1"/><Value internalName="Ethernet_With_CRC" value="2"/><Value internalName="Ethernet_Without_CRC" value="3"/><Value internalName="UNKNOWN" value="4"/></Enums></Field><Field bitStart="0" bitStop="0" internalName="src_trg" type="enum" visible="True"><Name>Src Trg</Name><Enums><Value internalName="SRC" value="0"/><Value internalName="TRG" value="1"/></Enums></Field><Field bitStart="0" bitStop="0" internalName="use_vidx" visible="True"><Name>Use VIDX</Name></Field><Field bitStart="0" bitStop="0" internalName="etree_leaf" type="enum" visible="True"><Name>ETree Leaf</Name><Enums><Value internalName="Root" value="0"/><Value internalName="Leaf" value="1"/></Enums></Field><Field bitStart="0" bitStop="6" internalName="inner_header_offset" visible="True"><Name>Inner Header Offset</Name></Field><Field bitStart="0" bitStop="0" internalName="tag1_src_tagged" visible="True"><Name>Tag1 Src Tagged</Name></Field><Field bitStart="0" bitStop="0" internalName="qos_profile" visible="True"><Name>Qos Profile</Name></Field><Field bitStart="16" bitStop="16" internalName="mdb" visible="True"><Name>MDB</Name></Field><Field bitStart="17" bitStop="19" internalName="start_group" visible="False"><Name>Start Group</Name></Field><Field bitStart="20" bitStop="21" internalName="start_bank" visible="False"><Name>Start Bank</Name></Field><Field bitStart="22" bitStop="28" internalName="desc_critical_ecc" visible="False"><Name>Desc Critical ECC</Name></Field><Field bitStart="29" bitStop="32" internalName="ingress_core_id" visible="False"><Name>Ingress Core ID</Name></Field><Field bitStart="33" bitStop="46" internalName="byte_count" visible="True"><Name>Byte Count</Name></Field><Field bitStart="47" bitStop="47" internalName="recalc_crc" visible="False"><Name>Recalc CRC</Name></Field><Field bitStart="48" bitStop="48" internalName="marvell_tagged" visible="False"><Name>Marvell Tagged</Name></Field><Field bitStart="49" bitStop="49" internalName="dei" visible="False"><Name>DEI</Name></Field><Field bitStart="50" bitStop="54" internalName="local_dev_src_port" visible="False"><Name>Local Dev Src Port</Name></Field><Field bitStart="55" bitStop="59" internalName="local_dev_trg_phy_port" visible="True"><Name>Local Dev Trg Phy Port</Name></Field><Field bitStart="60" bitStop="64" internalName="pkt_type_idx" visible="True"><Name>Pkt Type Idx</Name></Field><Field bitStart="65" bitStop="65" internalName="packet_is_cut_through" type="enum" visible="False"><Name>Packet Is Cut Through</Name><Enums><Value internalName="False" value="0"/><Value internalName="True" value="1"/></Enums></Field><Field bitStart="66" bitStop="66" internalName="qcn_generated_by_local_dev" type="enum" visible="True"><Name>QCN Generated By Local Dev</Name><Enums><Value internalName="False" value="0"/><Value internalName="True" value="1"/></Enums></Field><Field bitStart="67" bitStop="71" internalName="congested_port_number" visible="True"><Name>Congested Port Number</Name></Field><Field bitStart="67" bitStop="67" internalName="is_ptp" type="enum" visible="False"><Name>Is PTP</Name><Enums><Value internalName="False" value="0"/><Value internalName="True" value="1"/></Enums></Field><Field bitStart="68" bitStop="72" internalName="ptp_pkt_type_idx" visible="True"><Name>PTP Pkt Type Idx</Name></Field><Field bitStart="72" bitStop="74" internalName="congested_queue_number" visible="True"><Name>Congested Queue Number</Name></Field><Field bitStart="73" bitStop="73" internalName="ptp_u_field" visible="True"><Name>PTP U Field</Name></Field><Field bitStart="74" bitStop="80" internalName="ptp_offset" visible="False"><Name>PTP Offset</Name></Field><Field bitStart="75" bitStop="77" internalName="orig_generated_qcn_prio" visible="True"><Name>Orig Generated QCN Prio</Name></Field><Field bitStart="78" bitStop="91" internalName="qcn_q_offset" visible="True"><Name>QCN Q Offset</Name></Field><Field bitStart="81" bitStop="112" internalName="timestamp" visible="False"><Name>Timestamp</Name></Field><Field bitStart="81" bitStop="111" internalName="reserved_ts" visible="True"><Name>Reserved_ts</Name></Field><Field bitStart="92" bitStop="97" internalName="qcn_q_fb" visible="True"><Name>QCN Q FB</Name></Field><Field bitStart="98" bitStop="111" internalName="qcn_q_delta" visible="True"><Name>QCN Q Delta</Name></Field><Field bitStart="112" bitStop="112" internalName="reserved_112_112" visible="True"><Name>Reserved_112_112</Name></Field><Field bitStart="113" bitStop="113" internalName="qcn_rx" type="enum" visible="True"><Name>QCN Rx</Name><Enums><Value internalName="False" value="0"/><Value internalName="True" value="1"/></Enums></Field><Field bitStart="114" bitStop="120" internalName="packet_hash" visible="False"><Name>Packet Hash</Name></Field><Field bitStart="121" bitStop="123" internalName="desc_reserved" visible="True"><Name>Desc Reserved</Name></Field><Field bitStart="124" bitStop="124" internalName="ecn_capable" visible="False"><Name>ECN Capable</Name></Field><Field bitStart="125" bitStop="125" internalName="mark_ecn" visible="True"><Name>Mark ECN</Name></Field><Field bitStart="126" bitStop="128" internalName="tc4pfc" visible="True"><Name>TC4PFC</Name></Field><Field bitStart="129" bitStop="131" internalName="tc" visible="False"><Name>TC</Name></Field><Field bitStart="132" bitStop="136" internalName="queue_port" visible="True"><Name>Queue Port</Name></Field><Field bitStart="137" bitStop="139" internalName="queue_priority" visible="True"><Name>Queue Priority</Name></Field><Field bitStart="140" bitStop="144" internalName="local_dev_src_eport" visible="True"><Name>Local Dev Src ePort</Name></Field><Field bitStart="145" bitStop="149" internalName="orig_src_eport" visible="True"><Name>Orig Src ePort</Name></Field><Field bitStart="150" bitStop="154" internalName="trg_eport" visible="True"><Name>Trg ePort</Name></Field><Field bitStart="155" bitStop="155" internalName="multi_dest" type="enum" visible="True"><Name>Multi Dest</Name><Enums><Value internalName="FALSE" value="0"/><Value internalName="TRUE" value="1"/></Enums></Field><Field bitStart="156" bitStop="156" internalName="desc_last_in_chain" type="enum" visible="True"><Name>Desc Last In Chain</Name><Enums><Value internalName="NOT_LAST" value="0"/><Value internalName="LAST" value="1"/></Enums></Field><Field bitStart="157" bitStop="161" internalName="trg_phy_port" visible="True"><Name>Trg Phy Port</Name></Field><Field bitStart="162" bitStop="167" internalName="outer_l3_offset" visible="False"><Name>Outer L3 Offset</Name></Field><Field bitStart="168" bitStop="170" internalName="up0" visible="False"><Name>UP0</Name></Field><Field bitStart="171" bitStop="172" internalName="queue_dp" visible="False"><Name>Queue DP</Name></Field><Field bitStart="173" bitStop="173" internalName="use_arp_for_mac_sa" type="enum" visible="True"><Name>Use ARP For MAC SA</Name><Enums><Value internalName="False" value="0"/><Value internalName="True" value="1"/></Enums></Field><Field bitStart="173" bitStop="173" internalName="ipm" visible="True"><Name>IPM</Name></Field><Field bitStart="173" bitStop="173" internalName="packet_is_looped" visible="True"><Name>Packet Is Looped</Name></Field><Field bitStart="173" bitStop="173" internalName="modify_dscp_exp" visible="True"><Name>Modify DSCP EXP</Name></Field><Field bitStart="173" bitStop="173" internalName="drop_on_source" visible="True"><Name>Drop On Source</Name></Field><Field bitStart="173" bitStop="173" internalName="do_route_ha" visible="True"><Name>Do Route Ha</Name></Field><Field bitStart="173" bitStop="173" internalName="l2_echo" visible="True"><Name>L2 Echo</Name></Field><Field bitStart="174" bitStop="175" internalName="dp" visible="True"><Name>DP</Name></Field><Field bitStart="176" bitStop="176" internalName="egress_filter_drop" type="enum" visible="True"><Name>Egress Filter Drop</Name><Enums><Value internalName="DONT_DROP" value="0"/><Value internalName="DROP" value="1"/></Enums></Field><Field bitStart="177" bitStop="180" internalName="desc_from_mc_fifo_bit_map" visible="True"><Name>Desc From MC FIFO Bit Map</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758300" internalName="CLIENT_2_CPFC_FC_MSG" size="12" version="8" visible="True"><Name>CLIENT 2 CPFC FC MSG</Name><subElements><Field bitStart="0" bitStop="2" internalName="pfc_prio" visible="True"><Name>pfc_prio</Name></Field><Field bitStart="3" bitStop="11" internalName="pfc_trg_port" visible="True"><Name>pfc_trg_port</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758306" internalName="mcfc2bma_inc_bus" size="29" version="8" visible="True"><Name>INC BUS TO BMA</Name><subElements><Field bitStart="0" bitStop="15" internalName="first_buffer" visible="True"><Name>First_Buffer</Name></Field><Field bitStart="16" bitStop="19" internalName="source_core_id" visible="True"><Name>Source_Core_ID</Name></Field><Field bitStart="20" bitStop="28" internalName="number_of_incs" visible="True"><Name>Number_of_Incs</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758313" internalName="pcp2mcfc" size="0" version="8" visible="True"><Name>pcp2mcfc</Name><subElements/></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758317" internalName="cp_ing_debug_buses" size="96" version="8" visible="True"><Name>cp_ing_debug_buses</Name><subElements><Field bitStart="0" bitStop="31" internalName="debug_bus_mcfc" visible="True"><Name>debug_bus_mcfc</Name></Field><Field bitStart="32" bitStop="63" internalName="debug_bus_pcp" visible="True"><Name>debug_bus_pcp</Name></Field><Field bitStart="64" bitStop="95" internalName="debug_bus_cnc" visible="True"><Name>debug_bus_cnc</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758324" internalName="txq2txdma" size="160" version="8" visible="True"><Name>txq2txdma</Name><subElements><Field bitStart="0" bitStop="0" internalName="is_trg_phy_port_valid" type="enum" visible="True"><Name>Is Trg Phy Port Valid</Name><Enums><Value internalName="False" value="0"/><Value internalName="True" value="1"/></Enums></Field><Field bitStart="0" bitStop="0" internalName="trg_dev" visible="True"><Name>Trg Dev</Name></Field><Field bitStart="0" bitStop="15" internalName="first_buffer" visible="True"><Name>First Buffer</Name></Field><Field bitStart="16" bitStop="16" internalName="mdb" visible="True"><Name>MDB</Name></Field><Field bitStart="17" bitStop="19" internalName="start_group" visible="True"><Name>Start Group</Name></Field><Field bitStart="20" bitStop="21" internalName="start_bank" visible="True"><Name>Start Bank</Name></Field><Field bitStart="22" bitStop="28" internalName="desc_critical_ecc" visible="True"><Name>Desc Critical ECC</Name></Field><Field bitStart="29" bitStop="32" internalName="ingress_core_id" visible="True"><Name>Ingress Core ID</Name></Field><Field bitStart="33" bitStop="46" internalName="byte_count" visible="True"><Name>Byte Count</Name></Field><Field bitStart="47" bitStop="47" internalName="recalc_crc" visible="True"><Name>Recalc CRC</Name></Field><Field bitStart="48" bitStop="48" internalName="marvell_tagged" visible="True"><Name>Marvell Tagged</Name></Field><Field bitStart="49" bitStop="49" internalName="dei" visible="True"><Name>DEI</Name></Field><Field bitStart="50" bitStop="54" internalName="local_dev_src_port" visible="True"><Name>Local Dev Src Port</Name></Field><Field bitStart="55" bitStop="59" internalName="local_dev_trg_phy_port" visible="True"><Name>Local Dev Trg Phy Port</Name></Field><Field bitStart="60" bitStop="64" internalName="pkt_type_idx" visible="True"><Name>Pkt Type Idx</Name></Field><Field bitStart="65" bitStop="65" internalName="qcn_generated_by_local_dev" type="enum" visible="True"><Name>QCN Generated By Local Dev</Name><Enums><Value internalName="False" value="0"/><Value internalName="True" value="1"/></Enums></Field><Field bitStart="66" bitStop="66" internalName="is_ptp" type="enum" visible="True"><Name>Is PTP</Name><Enums><Value internalName="False" value="0"/><Value internalName="True" value="1"/></Enums></Field><Field bitStart="66" bitStop="70" internalName="congested_port_number" visible="True"><Name>Congested Port Number</Name></Field><Field bitStart="67" bitStop="71" internalName="ptp_pkt_type_idx" visible="True"><Name>PTP Pkt Type Idx</Name></Field><Field bitStart="71" bitStop="73" internalName="congested_queue_number" visible="True"><Name>Congested Queue Number</Name></Field><Field bitStart="72" bitStop="72" internalName="ptp_u_field" visible="True"><Name>PTP U Field</Name></Field><Field bitStart="73" bitStop="79" internalName="ptp_offset" visible="True"><Name>PTP Offset</Name></Field><Field bitStart="74" bitStop="76" internalName="orig_generated_qcn_prio" visible="True"><Name>Orig Generated QCN Prio</Name></Field><Field bitStart="77" bitStop="90" internalName="qcn_q_offset" visible="True"><Name>QCN Q Offset</Name></Field><Field bitStart="80" bitStop="111" internalName="timestamp" visible="True"><Name>Timestamp</Name></Field><Field bitStart="80" bitStop="110" internalName="reserved_ts" visible="True"><Name>Reserved_ts</Name></Field><Field bitStart="91" bitStop="96" internalName="qcn_q_fb" visible="True"><Name>QCN Q FB</Name></Field><Field bitStart="97" bitStop="110" internalName="qcn_q_delta" visible="True"><Name>QCN Q Delta</Name></Field><Field bitStart="111" bitStop="111" internalName="reserved_112_112" visible="True"><Name>Reserved_112_112</Name></Field><Field bitStart="112" bitStop="118" internalName="packet_hash" visible="True"><Name>Packet Hash</Name></Field><Field bitStart="119" bitStop="122" internalName="desc_reserved" visible="True"><Name>Desc Reserved</Name></Field><Field bitStart="123" bitStop="123" internalName="mark_ecn" visible="True"><Name>Mark ECN</Name></Field><Field bitStart="124" bitStop="126" internalName="tc" visible="True"><Name>TC</Name></Field><Field bitStart="127" bitStop="129" internalName="up0" visible="True"><Name>UP0</Name></Field><Field bitStart="130" bitStop="135" internalName="outer_l3_offset" visible="True"><Name>Outer L3 Offset</Name></Field><Field bitStart="136" bitStop="143" internalName="txq_queue_id" visible="True"><Name>TxQ Queue ID</Name></Field><Field bitStart="144" bitStop="151" internalName="txq_to_txdma_port" visible="True"><Name>TxQ to TxDMA Port</Name></Field><Field bitStart="152" bitStop="156" internalName="trg_phy_port" visible="True"><Name>Trg Phy Port</Name></Field><Field bitStart="157" bitStop="157" internalName="modify_dscp_exp" visible="True"><Name>Modify DSCP EXP</Name></Field><Field bitStart="157" bitStop="157" internalName="use_arp_for_mac_sa" type="enum" visible="True"><Name>Use ARP For MAC SA</Name><Enums><Value internalName="False" value="0"/><Value internalName="True" value="1"/></Enums></Field><Field bitStart="157" bitStop="157" internalName="ipm" visible="True"><Name>IPM</Name></Field><Field bitStart="157" bitStop="157" internalName="l2_echo" visible="True"><Name>L2 Echo</Name></Field><Field bitStart="157" bitStop="157" internalName="drop_on_source" visible="True"><Name>Drop On Source</Name></Field><Field bitStart="157" bitStop="157" internalName="do_route_ha" visible="True"><Name>Do Route Ha</Name></Field><Field bitStart="157" bitStop="157" internalName="packet_is_looped" visible="True"><Name>Packet Is Looped</Name></Field><Field bitStart="158" bitStop="159" internalName="dp" visible="True"><Name>DP</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758382" internalName="txq2cnc" size="30" version="8" visible="True"><Name>txq2cnc</Name><subElements><Field bitStart="0" bitStop="15" internalName="address" visible="True"><Name>address</Name></Field><Field bitStart="16" bitStop="29" internalName="byte_count" visible="True"><Name>byte count</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758388" internalName="txq2eq" size="150" version="8" visible="True"><Name>txq2eq</Name><subElements><Field bitStart="0" bitStop="2" internalName="analyzer_index" type="enum" visible="True"><Name>Analyzer Index</Name><Enums><Value internalName="Disable_mirror" value="0"/><Value internalName="Analyzer1" value="1"/><Value internalName="Analyzer2" value="2"/><Value internalName="Analyzer3" value="3"/><Value internalName="Analyzer4" value="4"/><Value internalName="Analyzer5" value="5"/><Value internalName="Analyzer6" value="6"/><Value internalName="Analyzer7" value="7"/></Enums></Field><Field bitStart="0" bitStop="0" internalName="qos_profile" visible="True"><Name>Qos Profile</Name></Field><Field bitStart="0" bitStop="0" internalName="trg_dev" visible="True"><Name>Trg Dev</Name></Field><Field bitStart="0" bitStop="0" internalName="modify_up" visible="True"><Name>Modify UP</Name></Field><Field bitStart="0" bitStop="0" internalName="is_trg_phy_port_valid" type="enum" visible="True"><Name>Is Trg Phy Port Valid</Name><Enums><Value internalName="False" value="0"/><Value internalName="True" value="1"/></Enums></Field><Field bitStart="0" bitStop="0" internalName="trg_trunk_id" visible="True"><Name>Trg Trunk ID</Name></Field><Field bitStart="0" bitStop="15" internalName="first_buffer" visible="True"><Name>First Buffer</Name></Field><Field bitStart="16" bitStop="16" internalName="mdb" visible="True"><Name>MDB</Name></Field><Field bitStart="17" bitStop="19" internalName="start_group" visible="True"><Name>Start Group</Name></Field><Field bitStart="20" bitStop="21" internalName="start_bank" visible="True"><Name>Start Bank</Name></Field><Field bitStart="22" bitStop="28" internalName="desc_critical_ecc" visible="True"><Name>Desc Critical ECC</Name></Field><Field bitStart="29" bitStop="32" internalName="ingress_core_id" visible="True"><Name>Ingress Core ID</Name></Field><Field bitStart="33" bitStop="46" internalName="byte_count" visible="True"><Name>Byte Count</Name></Field><Field bitStart="47" bitStop="47" internalName="recalc_crc" visible="True"><Name>Recalc CRC</Name></Field><Field bitStart="48" bitStop="48" internalName="marvell_tagged" visible="True"><Name>Marvell Tagged</Name></Field><Field bitStart="49" bitStop="49" internalName="dei" visible="True"><Name>DEI</Name></Field><Field bitStart="50" bitStop="54" internalName="local_dev_src_port" visible="True"><Name>Local Dev Src Port</Name></Field><Field bitStart="55" bitStop="59" internalName="pkt_type_idx" visible="True"><Name>Pkt Type Idx</Name></Field><Field bitStart="60" bitStop="60" internalName="qcn_generated_by_local_dev" type="enum" visible="True"><Name>QCN Generated By Local Dev</Name><Enums><Value internalName="False" value="0"/><Value internalName="True" value="1"/></Enums></Field><Field bitStart="61" bitStop="61" internalName="is_ptp" type="enum" visible="True"><Name>Is PTP</Name><Enums><Value internalName="False" value="0"/><Value internalName="True" value="1"/></Enums></Field><Field bitStart="61" bitStop="65" internalName="congested_port_number" visible="True"><Name>Congested Port Number</Name></Field><Field bitStart="62" bitStop="66" internalName="ptp_pkt_type_idx" visible="True"><Name>PTP Pkt Type Idx</Name></Field><Field bitStart="66" bitStop="68" internalName="congested_queue_number" visible="True"><Name>Congested Queue Number</Name></Field><Field bitStart="67" bitStop="67" internalName="ptp_u_field" visible="True"><Name>PTP U Field</Name></Field><Field bitStart="68" bitStop="74" internalName="ptp_offset" visible="True"><Name>PTP Offset</Name></Field><Field bitStart="69" bitStop="71" internalName="orig_generated_qcn_prio" visible="True"><Name>Orig Generated QCN Prio</Name></Field><Field bitStart="72" bitStop="85" internalName="qcn_q_offset" visible="True"><Name>QCN Q Offset</Name></Field><Field bitStart="75" bitStop="106" internalName="timestamp" visible="True"><Name>Timestamp</Name></Field><Field bitStart="75" bitStop="105" internalName="reserved_ts" visible="True"><Name>Reserved_ts</Name></Field><Field bitStart="86" bitStop="91" internalName="qcn_q_fb" visible="True"><Name>QCN Q FB</Name></Field><Field bitStart="92" bitStop="105" internalName="qcn_q_delta" visible="True"><Name>QCN Q Delta</Name></Field><Field bitStart="106" bitStop="106" internalName="reserved_112_112" visible="True"><Name>Reserved_112_112</Name></Field><Field bitStart="107" bitStop="109" internalName="up0" visible="True"><Name>UP0</Name></Field><Field bitStart="110" bitStop="112" internalName="tc" visible="True"><Name>TC</Name></Field><Field bitStart="113" bitStop="119" internalName="packet_hash" visible="True"><Name>Packet Hash</Name></Field><Field bitStart="120" bitStop="123" internalName="desc_reserved" visible="True"><Name>Desc Reserved</Name></Field><Field bitStart="124" bitStop="124" internalName="mark_ecn" visible="True"><Name>Mark ECN</Name></Field><Field bitStart="125" bitStop="129" internalName="local_dev_src_eport" visible="True"><Name>Local Dev Src ePort</Name></Field><Field bitStart="130" bitStop="135" internalName="outer_l3_offset" visible="True"><Name>Outer L3 Offset</Name></Field><Field bitStart="136" bitStop="136" internalName="trg_is_trunk" type="enum" visible="True"><Name>Trg Is Trunk</Name><Enums><Value internalName="ePort" value="0"/><Value internalName="TrunkID" value="1"/></Enums></Field><Field bitStart="137" bitStop="141" internalName="trg_eport" visible="True"><Name>Trg ePort</Name></Field><Field bitStart="142" bitStop="142" internalName="tx_sampled" type="enum" visible="True"><Name>Tx Sampled</Name><Enums><Value internalName="Tx_Mirrored" value="0"/><Value internalName="Tx_Sampled" value="1"/></Enums></Field><Field bitStart="143" bitStop="147" internalName="trg_phy_port" visible="True"><Name>Trg Phy Port</Name></Field><Field bitStart="148" bitStop="149" internalName="dp" visible="True"><Name>DP</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758454" internalName="cpfc_core2p_ppfc" size="28" version="8" visible="True"><Name>cpfc_core2p_ppfc</Name><subElements><Field bitStart="14" bitStop="16" internalName="TC_or_Port_Speed" visible="True"><Name>TC or Port Speed</Name></Field><Field bitStart="17" bitStop="18" internalName="Flow_Control_Status" visible="True"><Name>Flow Control Status</Name></Field><Field bitStart="19" bitStop="24" internalName="Target_Port" visible="True"><Name>Target Port</Name></Field><Field bitStart="25" bitStop="27" internalName="Data_Base" type="enum" visible="True"><Name>Data_Base</Name><Enums><Value internalName="CCFC_Proxy" value="0"/><Value internalName="Port_PFC_or_QCN_PROXY" value="1"/><Value internalName="Group_PFC" value="2"/><Value internalName="LLFC" value="3"/></Enums></Field><Field bitStart="0" bitStop="13" internalName="valid_" visible="True"><Name>valid_</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758467" internalName="bmx2ll_pid_data" size="15" version="8" visible="True"><Name>bmx2ll_pid_data</Name><subElements><Field bitStart="0" bitStop="14" internalName="bmx2ll_pid_data" visible="True"><Name>bmx2ll_pid_data</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758472" internalName="q2dq_bypass_bus" size="175" version="8" visible="True"><Name>q2dq_bypass_bus</Name><subElements><Field bitStart="0" bitStop="174" internalName="q2dq_bypass_bus" type="raw" visible="True"><Name>q2dq_bypass_bus</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758477" internalName="ll2dq_rd" size="168" version="8" visible="True"><Name>ll2dq_rd</Name><subElements><Field bitStart="0" bitStop="0" internalName="error_" visible="True"><Name>error_</Name></Field><Field bitStart="1" bitStop="167" internalName="data" type="raw" visible="True"><Name>data</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758483" internalName="txq_ll2bmx_wr_data" size="167" version="8" visible="True"><Name>txq_ll2bmx_wr_data</Name><subElements><Field bitStart="0" bitStop="166" internalName="ll2bmx_wr_data" type="raw" visible="True"><Name>ll2bmx_wr_data</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758495" internalName="dq2q_sniffer" size="151" version="8" visible="True"><Name>dq2q_sniffer</Name><subElements><Field bitStart="1" bitStop="150" internalName="dq2q_eq_desc" type="raw" visible="True"><Name>dq2q_eq_desc</Name></Field><Field bitStart="0" bitStop="0" internalName="dq2q_stc" visible="True"><Name>dq2q_stc</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758501" internalName="dq2ll_rd_addr" size="7" version="8" visible="True"><Name>dq2ll_rd_addr</Name><subElements><Field bitStart="0" bitStop="6" internalName="dq2ll_rd_addr" visible="True"><Name>dq2ll_rd_addr</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758506" internalName="dq2q_clr_bus" size="37" version="8" visible="True"><Name>dq2q_clr_bus</Name><subElements><Field bitStart="0" bitStop="36" internalName="dq2q_clr_bus" type="raw" visible="True"><Name>dq2q_clr_bus</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758511" internalName="dq2q_inc_bus" size="29" version="8" visible="True"><Name>dq2q_inc_bus</Name><subElements><Field bitStart="0" bitStop="28" internalName="dq2q_inc_bus" visible="True"><Name>dq2q_inc_bus</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758516" internalName="dq2q_q_main_rd_data" size="16" version="8" visible="True"><Name>dq2q_q_main_rd_data</Name><subElements><Field bitStart="0" bitStop="15" internalName="dq2q_q_main_rd_data" visible="True"><Name>dq2q_q_main_rd_data</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758521" internalName="dq2q_td_bus" size="32" version="8" visible="True"><Name>dq2q_td_bus</Name><subElements><Field bitStart="0" bitStop="31" internalName="dq2q_td_bus" visible="True"><Name>dq2q_td_bus</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758526" internalName="ll2dq_shadow_cntr_dq_inc" size="8" version="8" visible="True"><Name>ll2dq_shadow_cntr_dq_inc</Name><subElements><Field bitStart="0" bitStop="0" internalName="ll2dq_shadow_cntr_dq_inc0_share_elig" visible="True"><Name>ll2dq_shadow_cntr_dq_inc0_share_elig</Name></Field><Field bitStart="1" bitStop="7" internalName="ll2dq_shadow_cntr_dq_inc0_addr" visible="True"><Name>ll2dq_shadow_cntr_dq_inc0_addr</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758532" internalName="txq2cpfc_inc_dec_bus" size="28" version="8" visible="True"><Name>txq2cpfc_inc_dec_bus</Name><subElements><Field bitStart="0" bitStop="9" internalName="trg_port" visible="True"><Name>trg_port</Name></Field><Field bitStart="10" bitStop="18" internalName="src_port" visible="True"><Name>src_port</Name></Field><Field bitStart="19" bitStop="21" internalName="tc" visible="False"><Name>TC</Name></Field><Field bitStart="22" bitStop="27" internalName="buff_num" visible="True"><Name>buff_num</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758540" internalName="ll2bmx_rd_addr" size="15" version="8" visible="True"><Name>ll2bmx_rd_addr</Name><subElements><Field bitStart="0" bitStop="14" internalName="ll2bmx_rd_addr" visible="True"><Name>ll2bmx_rd_addr</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758545" internalName="q2dq_q_main_rd_addr" size="8" version="8" visible="True"><Name>q2dq_q_main_rd_addr</Name><subElements><Field bitStart="0" bitStop="7" internalName="q2dq_q_main_rd_addr" visible="True"><Name>q2dq_q_main_rd_addr</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758550" internalName="txq2qcn" size="205" version="8" visible="True"><Name>txq2qcn</Name><subElements><Field bitStart="0" bitStop="0" internalName="qcn_aware" visible="True"><Name>qcn_aware</Name></Field><Field bitStart="1" bitStop="4" internalName="profile" visible="True"><Name>profile</Name></Field><Field bitStart="5" bitStop="24" internalName="queue_buff_cntr" visible="True"><Name>queue_buff_cntr</Name></Field><Field bitStart="25" bitStop="37" internalName="queue" visible="True"><Name>queue</Name></Field><Field bitStart="38" bitStop="204" internalName="txq2qcn_desc" type="raw" visible="True"><Name>txq2qcn_desc</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758559" internalName="txq_general_and_debug_buses" size="313" version="8" visible="True"><Name>txq_general_and_debug_buses</Name><subElements><Field bitStart="0" bitStop="19" internalName="q2dq_ports_tx_pend" visible="True"><Name>q2dq_ports_tx_pend</Name></Field><Field bitStart="20" bitStop="39" internalName="dq2q_dec_port_cntr_" visible="True"><Name>dq2q_dec_port_cntr_</Name></Field><Field bitStart="40" bitStop="40" internalName="ptx_pend_msb_sel" visible="True"><Name>ptx_pend_msb_sel</Name></Field><Field bitStart="41" bitStop="56" internalName="dq_cpu_ptx_pend" visible="True"><Name>dq_cpu_ptx_pend</Name></Field><Field bitStart="57" bitStop="88" internalName="debug_bus_txq_q_x2" visible="True"><Name>debug_bus_txq_q_x2</Name></Field><Field bitStart="89" bitStop="120" internalName="debug_bus_txq_qcn" visible="True"><Name>debug_bus_txq_qcn</Name></Field><Field bitStart="121" bitStop="152" internalName="debug_bus_txq_q" visible="True"><Name>debug_bus_txq_q</Name></Field><Field bitStart="153" bitStop="184" internalName="debug_bus_txq_ll_core_domain" visible="True"><Name>debug_bus_txq_ll_core_domain</Name></Field><Field bitStart="185" bitStop="216" internalName="debug_bus_txq_ll_core_x2_domain" visible="True"><Name>debug_bus_txq_ll_core_x2_domain</Name></Field><Field bitStart="217" bitStop="248" internalName="debug_bus_cpfc" visible="True"><Name>debug_bus_cpfc</Name></Field><Field bitStart="249" bitStop="312" internalName="debug_bus_txq_dq" type="raw" visible="True"><Name>debug_bus_txq_dq</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758574" internalName="dq2q_empty_queue" size="16" version="8" visible="True"><Name>dq2q_empty_queue</Name><subElements><Field bitStart="2" bitStop="15" internalName="dq2q_empty_queue" visible="True"><Name>dq2q_empty_queue</Name></Field><Field bitStart="0" bitStop="1" internalName="dq2q_empty_valid_" visible="True"><Name>dq2q_empty_valid_</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758580" internalName="dq2q_share_dec" size="16" version="8" visible="True"><Name>dq2q_share_dec</Name><subElements><Field bitStart="2" bitStop="15" internalName="dq2q_share_dec_queue" visible="True"><Name>dq2q_share_dec_queue</Name></Field><Field bitStart="0" bitStop="1" internalName="dq2q_share_dec_" visible="True"><Name>dq2q_share_dec_</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758586" internalName="dq2q_share_inc" size="16" version="8" visible="True"><Name>dq2q_share_inc</Name><subElements><Field bitStart="2" bitStop="15" internalName="dq2q_share_inc_queue" visible="True"><Name>dq2q_share_inc_queue</Name></Field><Field bitStart="0" bitStop="1" internalName="dq2q_share_inc_" visible="True"><Name>dq2q_share_inc_</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758592" internalName="bmx2ll_desc" size="168" version="8" visible="True"><Name>bmx2ll_desc</Name><subElements><Field bitStart="0" bitStop="166" internalName="bmx2ll_desc" type="raw" visible="True"><Name>bmx2ll_desc</Name></Field><Field bitStart="167" bitStop="167" internalName="bmx2ll_desc_error_" visible="True"><Name>bmx2ll_desc_error_</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758598" internalName="qcn2txq_desc_bus" size="150" version="8" visible="True"><Name>qcn2txq_desc_bus</Name><subElements><Field bitStart="0" bitStop="149" internalName="qcn2txq_desc_bus" type="raw" visible="True"><Name>qcn2txq_desc_bus</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758603" internalName="qcn2txq_inc_bus" size="29" version="8" visible="True"><Name>qcn2txq_inc_bus</Name><subElements><Field bitStart="0" bitStop="28" internalName="qcn2txq_inc_bus" visible="True"><Name>qcn2txq_inc_bus</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758618" internalName="msm0_ptp2p_tx" size="521" version="8" visible="True"><Name>msm0_ptp2p_tx</Name><subElements><Field bitStart="0" bitStop="0" internalName="msm0_ptp2p_tx_sop_" visible="True"><Name>msm0_ptp2p_tx_sop_</Name></Field><Field bitStart="1" bitStop="6" internalName="msm0_ptp2p_tx_mod" visible="True"><Name>msm0_ptp2p_tx_mod</Name></Field><Field bitStart="7" bitStop="7" internalName="msm0_ptp2p_tx_eop_" visible="True"><Name>msm0_ptp2p_tx_eop_</Name></Field><Field bitStart="8" bitStop="519" internalName="msm0_ptp2p_tx_data" type="raw" visible="True"><Name>msm0_ptp2p_tx_data</Name></Field><Field bitStart="520" bitStop="520" internalName="msm0_ptp2p_tx_bad_crc_" visible="True"><Name>msm0_ptp2p_tx_bad_crc_</Name></Field></subElements></InterfaceDesc><InterfaceDesc ControlPolarity="AL" disableDoubleMatch="no" id="12758627" internalName="mspg_debug_buses" size="192" version="8" visible="True"><Name>mspg_debug_buses</Name><subElements><Field bitStart="0" bitStop="15" internalName="xpcs2_debug_bus" visible="True"><Name>xpcs2_debug_bus</Name></Field><Field bitStart="16" bitStop="31" internalName="xpcs0_debug_bus" visible="True"><Name>xpcs0_debug_bus</Name></Field><Field bitStart="32" bitStop="63" internalName="qsgmii_debug_bus" visible="True"><Name>qsgmii_debug_bus</Name></Field><Field bitStart="64" bitStop="79" internalName="msm3_debug_bus" visible="True"><Name>msm3_debug_bus</Name></Field><Field bitStart="80" bitStop="95" internalName="msm2_debug_bus" visible="True"><Name>msm2_debug_bus</Name></Field><Field bitStart="96" bitStop="111" internalName="msm1_debug_bus" visible="True"><Name>msm1_debug_bus</Name></Field><Field bitStart="112" bitStop="127" internalName="msm0_debug_bus" visible="True"><Name>msm0_debug_bus</Name></Field><Field bitStart="128" bitStop="143" internalName="mmpcs3_debug_bus" visible="True"><Name>mmpcs3_debug_bus</Name></Field><Field bitStart="144" bitStop="159" internalName="mmpcs2_debug_bus" visible="True"><Name>mmpcs2_debug_bus</Name></Field><Field bitStart="160" bitStop="175" internalName="mmpcs1_debug_bus" visible="True"><Name>mmpcs1_debug_bus</Name></Field><Field bitStart="176" bitStop="191" internalName="mmpcs0_debug_bus" visible="True"><Name>mmpcs0_debug_bus</Name></Field></subElements></InterfaceDesc></InterfacesList><Instances><Instance baseAddress="0x4000" dfxPipe="0" masterName="mg_mem_buses" name="mg_mem_buses_0_0" portGroup="" visible="True"><Interfaces><Interface id="12758030" index="0" internalName="mg2mem_rx" version="8"><uniqueName>mg_mem_buses_c0_m0</uniqueName></Interface><Interface id="12758039" index="1" internalName="mg2all_address" version="8"><uniqueName>mg_mem_buses_c0_m1</uniqueName></Interface><Interface id="12758043" index="2" internalName="mg2all_wr_data" version="8"><uniqueName>mg_mem_buses_c0_m2</uniqueName></Interface><Interface id="12758047" index="3" internalName="mg2all_rd_data" version="8"><uniqueName>mg_mem_buses_c0_m3</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0x4200" dfxPipe="0" masterName="mgmt_debug_buses" name="mgmt_debug_buses_0_0" portGroup="" visible="True"><Interfaces><Interface id="12757666" index="1" internalName="DEBUG_BUS_32_1" version="8"><uniqueName>mgmt_debug_buses_c0_m1</uniqueName></Interface><Interface id="12757666" index="2" internalName="DEBUG_BUS_32_2" version="8"><uniqueName>mgmt_debug_buses_c0_m2</uniqueName></Interface><Interface id="12757666" index="0" internalName="DEBUG_BUS_32_0" version="8"><uniqueName>mgmt_debug_buses_c0_m0</uniqueName></Interface><Interface id="12758060" index="3" internalName="mg2txq" version="8"><uniqueName>mgmt_debug_buses_c0_m3</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0xc000" dfxPipe="0" masterName="mbus_x_u1_buses" name="mbus_x_u1_buses_0_1" portGroup="" visible="True"><Interfaces><Interface id="12757961" index="0" internalName="xbar2u_address" version="8"><uniqueName>mbus_x_u1_buses_c1_m0</uniqueName></Interface><Interface id="12757965" index="1" internalName="xbar2u_wr_data" version="8"><uniqueName>mbus_x_u1_buses_c1_m1</uniqueName></Interface><Interface id="12757969" index="5" internalName="u2xbar_rd_resp" version="8"><uniqueName>mbus_x_u1_buses_c1_m5</uniqueName></Interface><Interface id="12757973" index="2" internalName="xbar2u_rd_resp" version="8"><uniqueName>mbus_x_u1_buses_c1_m2</uniqueName></Interface><Interface id="12757977" index="4" internalName="u2xbar_wr_data" version="8"><uniqueName>mbus_x_u1_buses_c1_m4</uniqueName></Interface><Interface id="12757981" index="3" internalName="u2xbar_address" version="8"><uniqueName>mbus_x_u1_buses_c1_m3</uniqueName></Interface><Interface id="12758003" index="6" internalName="u2xbar_retry" version="8"><uniqueName>mbus_x_u1_buses_c1_m6</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0xc200" dfxPipe="0" masterName="mbus_x_u2_buses" name="mbus_x_u2_buses_0_1" portGroup="" visible="True"><Interfaces><Interface id="12757961" index="0" internalName="xbar2u_address" version="8"><uniqueName>mbus_x_u2_buses_c1_m0</uniqueName></Interface><Interface id="12757965" index="1" internalName="xbar2u_wr_data" version="8"><uniqueName>mbus_x_u2_buses_c1_m1</uniqueName></Interface><Interface id="12757969" index="5" internalName="u2xbar_rd_resp" version="8"><uniqueName>mbus_x_u2_buses_c1_m5</uniqueName></Interface><Interface id="12757973" index="2" internalName="xbar2u_rd_resp" version="8"><uniqueName>mbus_x_u2_buses_c1_m2</uniqueName></Interface><Interface id="12757977" index="4" internalName="u2xbar_wr_data" version="8"><uniqueName>mbus_x_u2_buses_c1_m4</uniqueName></Interface><Interface id="12757981" index="3" internalName="u2xbar_address" version="8"><uniqueName>mbus_x_u2_buses_c1_m3</uniqueName></Interface><Interface id="12758003" index="6" internalName="u2xbar_retry" version="8"><uniqueName>mbus_x_u2_buses_c1_m6</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0xc400" dfxPipe="0" masterName="mbus_x_u3_buses" name="mbus_x_u3_buses_0_1" portGroup="" visible="True"><Interfaces><Interface id="12757961" index="0" internalName="xbar2u_address" version="8"><uniqueName>mbus_x_u3_buses_c1_m0</uniqueName></Interface><Interface id="12757965" index="1" internalName="xbar2u_wr_data" version="8"><uniqueName>mbus_x_u3_buses_c1_m1</uniqueName></Interface><Interface id="12757969" index="5" internalName="u2xbar_rd_resp" version="8"><uniqueName>mbus_x_u3_buses_c1_m5</uniqueName></Interface><Interface id="12757973" index="2" internalName="xbar2u_rd_resp" version="8"><uniqueName>mbus_x_u3_buses_c1_m2</uniqueName></Interface><Interface id="12757977" index="4" internalName="u2xbar_wr_data" version="8"><uniqueName>mbus_x_u3_buses_c1_m4</uniqueName></Interface><Interface id="12757981" index="3" internalName="u2xbar_address" version="8"><uniqueName>mbus_x_u3_buses_c1_m3</uniqueName></Interface><Interface id="12758003" index="6" internalName="u2xbar_retry" version="8"><uniqueName>mbus_x_u3_buses_c1_m6</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0xc600" dfxPipe="0" masterName="mbus_x_u4_buses" name="mbus_x_u4_buses_0_1" portGroup="" visible="True"><Interfaces><Interface id="12757961" index="0" internalName="xbar2u_address" version="8"><uniqueName>mbus_x_u4_buses_c1_m0</uniqueName></Interface><Interface id="12757965" index="1" internalName="xbar2u_wr_data" version="8"><uniqueName>mbus_x_u4_buses_c1_m1</uniqueName></Interface><Interface id="12757969" index="5" internalName="u2xbar_rd_resp" version="8"><uniqueName>mbus_x_u4_buses_c1_m5</uniqueName></Interface><Interface id="12757973" index="2" internalName="xbar2u_rd_resp" version="8"><uniqueName>mbus_x_u4_buses_c1_m2</uniqueName></Interface><Interface id="12757977" index="4" internalName="u2xbar_wr_data" version="8"><uniqueName>mbus_x_u4_buses_c1_m4</uniqueName></Interface><Interface id="12757981" index="3" internalName="u2xbar_address" version="8"><uniqueName>mbus_x_u4_buses_c1_m3</uniqueName></Interface><Interface id="12758003" index="6" internalName="u2xbar_retry" version="8"><uniqueName>mbus_x_u4_buses_c1_m6</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0xc800" dfxPipe="0" masterName="mbus_x_u5_buses" name="mbus_x_u5_buses_0_1" portGroup="" visible="True"><Interfaces><Interface id="12757961" index="0" internalName="xbar2u_address" version="8"><uniqueName>mbus_x_u5_buses_c1_m0</uniqueName></Interface><Interface id="12757965" index="1" internalName="xbar2u_wr_data" version="8"><uniqueName>mbus_x_u5_buses_c1_m1</uniqueName></Interface><Interface id="12757969" index="5" internalName="u2xbar_rd_resp" version="8"><uniqueName>mbus_x_u5_buses_c1_m5</uniqueName></Interface><Interface id="12757973" index="2" internalName="xbar2u_rd_resp" version="8"><uniqueName>mbus_x_u5_buses_c1_m2</uniqueName></Interface><Interface id="12757977" index="4" internalName="u2xbar_wr_data" version="8"><uniqueName>mbus_x_u5_buses_c1_m4</uniqueName></Interface><Interface id="12757981" index="3" internalName="u2xbar_address" version="8"><uniqueName>mbus_x_u5_buses_c1_m3</uniqueName></Interface><Interface id="12758003" index="6" internalName="u2xbar_retry" version="8"><uniqueName>mbus_x_u5_buses_c1_m6</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0xca00" dfxPipe="0" masterName="mbus_x_u6_buses" name="mbus_x_u6_buses_0_1" portGroup="" visible="True"><Interfaces><Interface id="12757961" index="0" internalName="xbar2u_address" version="8"><uniqueName>mbus_x_u6_buses_c1_m0</uniqueName></Interface><Interface id="12757965" index="1" internalName="xbar2u_wr_data" version="8"><uniqueName>mbus_x_u6_buses_c1_m1</uniqueName></Interface><Interface id="12757969" index="5" internalName="u2xbar_rd_resp" version="8"><uniqueName>mbus_x_u6_buses_c1_m5</uniqueName></Interface><Interface id="12757973" index="2" internalName="xbar2u_rd_resp" version="8"><uniqueName>mbus_x_u6_buses_c1_m2</uniqueName></Interface><Interface id="12757977" index="4" internalName="u2xbar_wr_data" version="8"><uniqueName>mbus_x_u6_buses_c1_m4</uniqueName></Interface><Interface id="12757981" index="3" internalName="u2xbar_address" version="8"><uniqueName>mbus_x_u6_buses_c1_m3</uniqueName></Interface><Interface id="12758003" index="6" internalName="u2xbar_retry" version="8"><uniqueName>mbus_x_u6_buses_c1_m6</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0xcc00" dfxPipe="0" masterName="mbus_x_u8_buses" name="mbus_x_u8_buses_0_1" portGroup="" visible="True"><Interfaces><Interface id="12757961" index="0" internalName="xbar2u_address" version="8"><uniqueName>mbus_x_u8_buses_c1_m0</uniqueName></Interface><Interface id="12757965" index="1" internalName="xbar2u_wr_data" version="8"><uniqueName>mbus_x_u8_buses_c1_m1</uniqueName></Interface><Interface id="12757969" index="5" internalName="u2xbar_rd_resp" version="8"><uniqueName>mbus_x_u8_buses_c1_m5</uniqueName></Interface><Interface id="12757973" index="2" internalName="xbar2u_rd_resp" version="8"><uniqueName>mbus_x_u8_buses_c1_m2</uniqueName></Interface><Interface id="12757977" index="4" internalName="u2xbar_wr_data" version="8"><uniqueName>mbus_x_u8_buses_c1_m4</uniqueName></Interface><Interface id="12757981" index="3" internalName="u2xbar_address" version="8"><uniqueName>mbus_x_u8_buses_c1_m3</uniqueName></Interface><Interface id="12758003" index="6" internalName="u2xbar_retry" version="8"><uniqueName>mbus_x_u8_buses_c1_m6</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0xce00" dfxPipe="0" masterName="mbus_pex_buses" name="mbus_pex_buses_0_1" portGroup="" visible="True"><Interfaces><Interface id="12758008" index="0" internalName="pex_apb3" version="8"><uniqueName>mbus_pex_buses_c1_m0</uniqueName></Interface><Interface id="12758012" index="2" internalName="pex_mac2phy" version="8"><uniqueName>mbus_pex_buses_c1_m2</uniqueName></Interface><Interface id="12758016" index="1" internalName="pex_phy2mac" version="8"><uniqueName>mbus_pex_buses_c1_m1</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0x14000" dfxPipe="0" masterName="debug_bus_pp_clk" name="debug_bus_pp_clk_0_2" portGroup="" visible="True"><Interfaces><Interface id="12757666" index="0" internalName="DEBUG_BUS_32" version="8"><uniqueName>debug_bus_pp_clk_c2_m0</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0x1c000" dfxPipe="0" masterName="pha_ermrk2txfifo" name="pha_ermrk2txfifo_0_3" portGroup="" visible="True"><Interfaces><Interface id="12757666" index="3" internalName="DEBUG_BUS_32" version="8"><uniqueName>pha_ermrk2txfifo_c3_m3</uniqueName></Interface><Interface id="12758065" index="0" internalName="ermrk2txfifo" version="8"><uniqueName>pha_ermrk2txfifo_c3_m0</uniqueName></Interface><Interface id="12758123" index="1" internalName="HEP_2_TXQ_BC_UPDATE_BUS" version="8"><uniqueName>pha_ermrk2txfifo_c3_m1</uniqueName></Interface><Interface id="12758129" index="2" internalName="ea2cnc" version="8"><uniqueName>pha_ermrk2txfifo_c3_m2</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0x24000" dfxPipe="0" masterName="txdma_buses" name="txdma_buses_0_4" portGroup="" visible="True"><Interfaces><Interface id="12757569" index="0" internalName="txdma2ea" version="8"><uniqueName>txdma_buses_c4_m0</uniqueName></Interface><Interface id="12757613" index="1" internalName="CLEAR_BUS_TO_BMA" version="8"><uniqueName>txdma_buses_c4_m1</uniqueName></Interface><Interface id="12757631" index="2" internalName="TXDMA_2_TXQ_CREDITS" version="8"><uniqueName>txdma_buses_c4_m2</uniqueName></Interface><Interface id="12757636" index="3" internalName="TXDMA_2_MPPM_READ_BUS" version="8"><uniqueName>txdma_buses_c4_m3</uniqueName></Interface><Interface id="12757647" index="4" internalName="TXDMA_2_TXFIFO_CT_UPDATE" version="8"><uniqueName>txdma_buses_c4_m4</uniqueName></Interface><Interface id="12757655" index="5" internalName="txdma2txfifo_payload" version="8"><uniqueName>txdma_buses_c4_m5</uniqueName></Interface><Interface id="12757666" index="6" internalName="DEBUG_BUS_32" version="8"><uniqueName>txdma_buses_c4_m6</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0x24200" dfxPipe="0" masterName="bm_buses" name="bm_buses_0_4" portGroup="" visible="True"><Interfaces><Interface id="12757671" index="0" internalName="bm2rxdma_alloc_bus" version="8"><uniqueName>bm_buses_c4_m0</uniqueName></Interface><Interface id="12757676" index="1" internalName="bm2rxdma_alloc_cntr_bus" version="8"><uniqueName>bm_buses_c4_m1</uniqueName></Interface><Interface id="12757681" index="2" internalName="bm_nextct_bus" version="8"><uniqueName>bm_buses_c4_m2</uniqueName></Interface><Interface id="12757686" index="3" internalName="bm_debug_and_pause" version="8"><uniqueName>bm_buses_c4_m3</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0x24400" dfxPipe="0" masterName="bma_buses" name="bma_buses_0_4" portGroup="" visible="True"><Interfaces><Interface id="12757666" index="1" internalName="DEBUG_BUS_32" version="8"><uniqueName>bma_buses_c4_m1</uniqueName></Interface><Interface id="12757692" index="0" internalName="CLEAR_BUS_TO_BM" version="8"><uniqueName>bma_buses_c4_m0</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0x2c000" dfxPipe="0" masterName="txq_buses_0" name="txq_buses_0_0_5" portGroup="" visible="True"><Interfaces><Interface id="12757613" index="3" internalName="CLEAR_BUS_TO_BMA" version="8"><uniqueName>txq_buses_0_c5_m3</uniqueName></Interface><Interface id="12758306" index="2" internalName="mcfc2bma_inc_bus" version="8"><uniqueName>txq_buses_0_c5_m2</uniqueName></Interface><Interface id="12758324" index="1" internalName="txq2txdma_1" version="8"><uniqueName>txq_buses_0_c5_m1</uniqueName></Interface><Interface id="12758324" index="0" internalName="txq2txdma_0" version="8"><uniqueName>txq_buses_0_c5_m0</uniqueName></Interface><Interface id="12758382" index="4" internalName="txq2cnc" version="8"><uniqueName>txq_buses_0_c5_m4</uniqueName></Interface><Interface id="12758388" index="5" internalName="txq2eq" version="8"><uniqueName>txq_buses_0_c5_m5</uniqueName></Interface><Interface id="12758454" index="6" internalName="cpfc_core2p_ppfc" version="8"><uniqueName>txq_buses_0_c5_m6</uniqueName></Interface><Interface id="12758467" index="7" internalName="bmx2ll_pid_data" version="8"><uniqueName>txq_buses_0_c5_m7</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0x2c200" dfxPipe="0" masterName="txq_buses_1" name="txq_buses_1_0_5" portGroup="" visible="True"><Interfaces><Interface id="12758472" index="0" internalName="q2dq_bypass_bus_0" version="8"><uniqueName>txq_buses_1_c5_m0</uniqueName></Interface><Interface id="12758472" index="1" internalName="q2dq_bypass_bus_1" version="8"><uniqueName>txq_buses_1_c5_m1</uniqueName></Interface><Interface id="12758477" index="3" internalName="ll2dq_rd_3" version="8"><uniqueName>txq_buses_1_c5_m3</uniqueName></Interface><Interface id="12758477" index="2" internalName="ll2dq_rd_2" version="8"><uniqueName>txq_buses_1_c5_m2</uniqueName></Interface><Interface id="12758483" index="7" internalName="txq_ll2bmx_wr_data_7" version="8"><uniqueName>txq_buses_1_c5_m7</uniqueName></Interface><Interface id="12758483" index="6" internalName="txq_ll2bmx_wr_data_6" version="8"><uniqueName>txq_buses_1_c5_m6</uniqueName></Interface><Interface id="12758495" index="5" internalName="dq2q_sniffer_5" version="8"><uniqueName>txq_buses_1_c5_m5</uniqueName></Interface><Interface id="12758495" index="4" internalName="dq2q_sniffer_4" version="8"><uniqueName>txq_buses_1_c5_m4</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0x2c400" dfxPipe="0" masterName="txq_buses_2" name="txq_buses_2_0_5" portGroup="" visible="True"><Interfaces><Interface id="12758501" index="0" internalName="dq2ll_rd_addr_0" version="8"><uniqueName>txq_buses_2_c5_m0</uniqueName></Interface><Interface id="12758501" index="1" internalName="dq2ll_rd_addr_1" version="8"><uniqueName>txq_buses_2_c5_m1</uniqueName></Interface><Interface id="12758506" index="2" internalName="dq2q_clr_bus_2" version="8"><uniqueName>txq_buses_2_c5_m2</uniqueName></Interface><Interface id="12758506" index="3" internalName="dq2q_clr_bus_3" version="8"><uniqueName>txq_buses_2_c5_m3</uniqueName></Interface><Interface id="12758511" index="4" internalName="dq2q_inc_bus_4" version="8"><uniqueName>txq_buses_2_c5_m4</uniqueName></Interface><Interface id="12758511" index="5" internalName="dq2q_inc_bus_5" version="8"><uniqueName>txq_buses_2_c5_m5</uniqueName></Interface><Interface id="12758516" index="7" internalName="dq2q_q_main_rd_data_7" version="8"><uniqueName>txq_buses_2_c5_m7</uniqueName></Interface><Interface id="12758516" index="6" internalName="dq2q_q_main_rd_data_6" version="8"><uniqueName>txq_buses_2_c5_m6</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0x2c600" dfxPipe="0" masterName="txq_buses_3" name="txq_buses_3_0_5" portGroup="" visible="True"><Interfaces><Interface id="12758521" index="0" internalName="dq2q_td_bus_0" version="8"><uniqueName>txq_buses_3_c5_m0</uniqueName></Interface><Interface id="12758521" index="1" internalName="dq2q_td_bus_1" version="8"><uniqueName>txq_buses_3_c5_m1</uniqueName></Interface><Interface id="12758526" index="2" internalName="ll2dq_shadow_cntr_dq_inc_2" version="8"><uniqueName>txq_buses_3_c5_m2</uniqueName></Interface><Interface id="12758526" index="3" internalName="ll2dq_shadow_cntr_dq_inc_3" version="8"><uniqueName>txq_buses_3_c5_m3</uniqueName></Interface><Interface id="12758532" index="4" internalName="txq2cpfc_inc_dec_bus_4" version="8"><uniqueName>txq_buses_3_c5_m4</uniqueName></Interface><Interface id="12758532" index="5" internalName="txq2cpfc_inc_dec_bus_5" version="8"><uniqueName>txq_buses_3_c5_m5</uniqueName></Interface><Interface id="12758540" index="6" internalName="ll2bmx_rd_addr" version="8"><uniqueName>txq_buses_3_c5_m6</uniqueName></Interface><Interface id="12758545" index="7" internalName="q2dq_q_main_rd_addr" version="8"><uniqueName>txq_buses_3_c5_m7</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0x2c800" dfxPipe="0" masterName="txq_buses_4" name="txq_buses_4_0_5" portGroup="" visible="True"><Interfaces><Interface id="12758550" index="0" internalName="txq2qcn" version="8"><uniqueName>txq_buses_4_c5_m0</uniqueName></Interface><Interface id="12758559" index="1" internalName="txq_general_and_debug_buses" version="8"><uniqueName>txq_buses_4_c5_m1</uniqueName></Interface><Interface id="12758574" index="2" internalName="dq2q_empty_queue" version="8"><uniqueName>txq_buses_4_c5_m2</uniqueName></Interface><Interface id="12758580" index="3" internalName="dq2q_share_dec" version="8"><uniqueName>txq_buses_4_c5_m3</uniqueName></Interface><Interface id="12758586" index="4" internalName="dq2q_share_inc" version="8"><uniqueName>txq_buses_4_c5_m4</uniqueName></Interface><Interface id="12758592" index="5" internalName="bmx2ll_desc" version="8"><uniqueName>txq_buses_4_c5_m5</uniqueName></Interface><Interface id="12758598" index="6" internalName="qcn2txq_desc_bus" version="8"><uniqueName>txq_buses_4_c5_m6</uniqueName></Interface><Interface id="12758603" index="7" internalName="qcn2txq_inc_bus" version="8"><uniqueName>txq_buses_4_c5_m7</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0x34000" dfxPipe="0" masterName="pipe2rxdma_buses" name="pipe2rxdma_buses_0_6" portGroup="" visible="True"><Interfaces><Interface id="12757666" index="2" internalName="DEBUG_BUS_32" version="8"><uniqueName>pipe2rxdma_buses_c6_m2</uniqueName></Interface><Interface id="12757944" index="0" internalName="mppm2rxdma_lb_bus" version="8"><uniqueName>pipe2rxdma_buses_c6_m0</uniqueName></Interface><Interface id="12757949" index="1" internalName="mppm2rxdma_write_credit_inc_" version="8"><uniqueName>pipe2rxdma_buses_c6_m1</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0x34200" dfxPipe="0" masterName="pipe2txdma_buses" name="pipe2txdma_buses_0_6" portGroup="" visible="True"><Interfaces><Interface id="12757666" index="1" internalName="DEBUG_BUS_32" version="8"><uniqueName>pipe2txdma_buses_c6_m1</uniqueName></Interface><Interface id="12757954" index="0" internalName="mppm2txdma" version="8"><uniqueName>pipe2txdma_buses_c6_m0</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0x3c000" dfxPipe="0" masterName="rxdma_buses" name="rxdma_buses_0_7" portGroup="" visible="True"><Interfaces><Interface id="12757704" index="0" internalName="rxdma2ia" version="8"><uniqueName>rxdma_buses_c7_m0</uniqueName></Interface><Interface id="12757737" index="1" internalName="rxdma2mppm_wr" version="8"><uniqueName>rxdma_buses_c7_m1</uniqueName></Interface><Interface id="12757747" index="2" internalName="RXDMA_NEXT_CT" version="8"><uniqueName>rxdma_buses_c7_m2</uniqueName></Interface><Interface id="12757771" index="3" internalName="rxdma_debug_and_pause" version="8"><uniqueName>rxdma_buses_c7_m3</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0x3c200" dfxPipe="0" masterName="txfifo_desc_push_0" name="txfifo_desc_push_0_0_7" portGroup="" visible="True"><Interfaces><Interface id="12757789" index="3" internalName="mem2p_64_3" version="8"><uniqueName>txfifo_desc_push_0_c7_m3</uniqueName></Interface><Interface id="12757789" index="1" internalName="mem2p_64_1" version="8"><uniqueName>txfifo_desc_push_0_c7_m1</uniqueName></Interface><Interface id="12757789" index="5" internalName="mem2p_64_5" version="8"><uniqueName>txfifo_desc_push_0_c7_m5</uniqueName></Interface><Interface id="12757789" index="7" internalName="mem2p_64_7" version="8"><uniqueName>txfifo_desc_push_0_c7_m7</uniqueName></Interface><Interface id="12757797" index="6" internalName="mem2p_256_6" version="8"><uniqueName>txfifo_desc_push_0_c7_m6</uniqueName></Interface><Interface id="12757797" index="0" internalName="mem2p_256_0" version="8"><uniqueName>txfifo_desc_push_0_c7_m0</uniqueName></Interface><Interface id="12757797" index="4" internalName="mem2p_256_4" version="8"><uniqueName>txfifo_desc_push_0_c7_m4</uniqueName></Interface><Interface id="12757797" index="2" internalName="mem2p_256_2" version="8"><uniqueName>txfifo_desc_push_0_c7_m2</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0x3c400" dfxPipe="0" masterName="txfifo_desc_push_1" name="txfifo_desc_push_1_0_7" portGroup="" visible="True"><Interfaces><Interface id="12757789" index="1" internalName="mem2p_64_1" version="8"><uniqueName>txfifo_desc_push_1_c7_m1</uniqueName></Interface><Interface id="12757789" index="3" internalName="mem2p_64_3" version="8"><uniqueName>txfifo_desc_push_1_c7_m3</uniqueName></Interface><Interface id="12757793" index="4" internalName="mem2p_512" version="8"><uniqueName>txfifo_desc_push_1_c7_m4</uniqueName></Interface><Interface id="12757797" index="5" internalName="mem2p_256_5" version="8"><uniqueName>txfifo_desc_push_1_c7_m5</uniqueName></Interface><Interface id="12757797" index="6" internalName="mem2p_256_6" version="8"><uniqueName>txfifo_desc_push_1_c7_m6</uniqueName></Interface><Interface id="12757797" index="0" internalName="mem2p_256_0" version="8"><uniqueName>txfifo_desc_push_1_c7_m0</uniqueName></Interface><Interface id="12757797" index="7" internalName="mem2p_256_7" version="8"><uniqueName>txfifo_desc_push_1_c7_m7</uniqueName></Interface><Interface id="12757797" index="2" internalName="mem2p_256_2" version="8"><uniqueName>txfifo_desc_push_1_c7_m2</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0x3c600" dfxPipe="0" masterName="txfifo_desc_push_2" name="txfifo_desc_push_2_0_7" portGroup="" visible="True"><Interfaces><Interface id="12757666" index="2" internalName="DEBUG_BUS_32" version="8"><uniqueName>txfifo_desc_push_2_c7_m2</uniqueName></Interface><Interface id="12757789" index="0" internalName="mem2p_64" version="8"><uniqueName>txfifo_desc_push_2_c7_m0</uniqueName></Interface><Interface id="12757933" index="1" internalName="TXFIFO_2_TXDMA_CT_BC_IDDB_ID" version="8"><uniqueName>txfifo_desc_push_2_c7_m1</uniqueName></Interface><Interface id="12757938" index="3" internalName="txfifo_cntr_dec" version="8"><uniqueName>txfifo_desc_push_2_c7_m3</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0x64000" dfxPipe="0" masterName="mspg_buses" name="gop4_p2mem_0_12" portGroup="" visible="True"><Interfaces><Interface id="12757777" index="3" internalName="p2mem_256_3" version="8"><uniqueName>mspg_buses_c5_m3</uniqueName></Interface><Interface id="12757777" index="1" internalName="p2mem_256_1" version="8"><uniqueName>mspg_buses_c5_m1</uniqueName></Interface><Interface id="12757777" index="2" internalName="p2mem_256_2" version="8"><uniqueName>mspg_buses_c5_m2</uniqueName></Interface><Interface id="12757785" index="0" internalName="p2mem_512" version="8"><uniqueName>mspg_buses_c5_m0</uniqueName></Interface><Interface id="12758618" index="4" internalName="msm0_ptp2p_tx" version="8"><uniqueName>mspg_buses_c5_m4</uniqueName></Interface><Interface id="12758627" index="5" internalName="mspg_debug_buses" version="8"><uniqueName>mspg_buses_c5_m5</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0x4c000" dfxPipe="0" masterName="cg_buses" name="cg_p2mem_0_9" portGroup="" visible="True"><Interfaces><Interface id="12757785" index="0" internalName="p2mem_512" version="8"><uniqueName>cg_buses_c5_m0</uniqueName></Interface></Interfaces></Instance><Instance baseAddress="0x6c000" dfxPipe="0" masterName="cp_ing_buses" name="cp_ing_buses_0_13" portGroup="" visible="True"><Interfaces><Interface id="12757613" index="4" internalName="CLEAR_BUS_TO_BMA" version="8"><uniqueName>cp_ing_buses_c13_m4</uniqueName></Interface><Interface id="12758135" index="0" internalName="TTI_2_TXQ_FC_MESSAGE" version="8"><uniqueName>cp_ing_buses_c13_m0</uniqueName></Interface><Interface id="12758152" index="1" internalName="egf2txq" version="8"><uniqueName>cp_ing_buses_c13_m1</uniqueName></Interface><Interface id="12758300" index="2" internalName="CLIENT_2_CPFC_FC_MSG" version="8"><uniqueName>cp_ing_buses_c13_m2</uniqueName></Interface><Interface id="12758306" index="3" internalName="mcfc2bma_inc_bus" version="8"><uniqueName>cp_ing_buses_c13_m3</uniqueName></Interface><Interface id="12758313" index="5" internalName="pcp2mcfc" version="8"><uniqueName>cp_ing_buses_c13_m5</uniqueName></Interface><Interface id="12758317" index="6" internalName="cp_ing_debug_buses" version="8"><uniqueName>cp_ing_buses_c13_m6</uniqueName></Interface></Interfaces></Instance></Instances></IDebug>