// Seed: 1839773308
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  assign id_3 = -1;
  logic id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd96,
    parameter id_5 = 32'd68
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire _id_5;
  output wire id_4;
  input wire _id_3;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  output wire id_2;
  output wire id_1;
  logic id_8 = -1;
  not primCall (id_6, id_7);
  wire [id_3 : id_5] id_9;
endmodule
