Both double and zero clocking hazards can be eliminated if
two simple choices characterizing a fully synchronous digital
circuit are made. Speciﬁcally, if equal values are chosen for all
clock delays, then the clock skew TSkew (i, f ) ¼ 0 for each local
data path Ri ?Rf becomes zero: