h Vdd
l GND
ana Input Output Vdd GND
h Input
s
l Input
s
h Input
s