$date
	Mon Aug 25 13:54:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_CPU $end
$var wire 16 ! pc [15:0] $end
$var wire 16 " outM [15:0] $end
$var wire 1 # loadM $end
$var wire 16 $ addressM [15:0] $end
$var reg 1 % clk $end
$var reg 16 & inM [15:0] $end
$var reg 16 ' instruction [15:0] $end
$var reg 1 ( reset $end
$scope module uut $end
$var wire 16 ) addressM [15:0] $end
$var wire 1 % clk $end
$var wire 1 * eq $end
$var wire 16 + inM [15:0] $end
$var wire 16 , instruction [15:0] $end
$var wire 1 - jmp $end
$var wire 1 . loadA $end
$var wire 1 / loadD $end
$var wire 1 0 loadI $end
$var wire 1 # loadM $end
$var wire 1 1 lt $end
$var wire 16 2 outALU [15:0] $end
$var wire 16 3 outM [15:0] $end
$var wire 1 ( reset $end
$var wire 16 4 am [15:0] $end
$var reg 16 5 pc [15:0] $end
$var reg 16 6 regA [15:0] $end
$var reg 16 7 regD [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 7
bx 6
bx 5
bx 4
bz 3
bz 2
z1
10
0/
0.
0-
b0 ,
b0 +
z*
bx )
1(
b0 '
b0 &
0%
bx $
0#
bz "
bx !
$end
#1
b0 4
b0 !
b0 5
b0 $
b0 )
b0 6
b0 7
1%
#2
0%
b11000000111001 '
b11000000111001 ,
0(
#3
b11000000111001 $
b11000000111001 )
b11000000111001 6
b1 !
b1 5
1%
#4
b11000000111001 4
00
1/
0-
0%
b1110110000010000 '
b1110110000010000 ,
#5
b10 !
b10 5
bz 7
1%
#6
b0 4
10
0/
0%
b101101110100000 '
b101101110100000 ,
#7
b101101110100000 $
b101101110100000 )
b101101110100000 6
b11 !
b11 5
1%
#8
b101101110100000 4
00
1/
0%
b1110000111010000 '
b1110000111010000 ,
#9
b100 !
b100 5
1%
#10
10
0/
0%
b1111101000 '
b1111101000 ,
#11
b1111101000 4
b1111101000 $
b1111101000 )
b1111101000 6
b101 !
b101 5
1%
#12
00
1#
0%
b1110001100001000 '
b1110001100001000 ,
#13
b110 !
b110 5
1%
#14
10
0#
0%
b1111101001 '
b1111101001 ,
#15
b1111101001 4
b1111101001 $
b1111101001 )
b1111101001 6
b111 !
b111 5
1%
#16
00
1/
1#
0-
0%
b1110001110011000 '
b1110001110011000 ,
#17
b1000 !
b1000 5
1%
#18
10
0/
0#
0%
b1111101000 '
b1111101000 ,
#19
b1111101000 4
b1111101000 $
b1111101000 )
b1111101000 6
b1001 !
b1001 5
1%
#20
b11111 4
00
1/
0%
b11111 &
b11111 +
b1111010011010000 '
b1111010011010000 ,
#21
b1010 !
b1010 5
1%
#22
0%
