set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/test/tb_master.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/unpacker/test/tb_leadingzero.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/unpacker/test/tb_HDec.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/unpacker/test/tb_significand.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/unpacker/test/tb_CLS.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/unpacker/test/tb_unpacker.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/unpacker/test/tb_unpackermaster.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/unpacker/test/tb_exponent.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/unpacker/leadingzero.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/unpacker/exponent.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/unpacker/significant.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/unpacker/unpacker.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/unpacker/nanselect.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/unpacker/cls.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/unpacker/exceptions.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/unpacker/unpackermaster.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/unpacker/HDec.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/multiplier/signexpmd.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/multiplier/sigfmd.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/multiplier/test/tb_rom256X8.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/multiplier/test/tb_multree.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/multiplier/test/tb_muldiv.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/multiplier/test/tb_specmd.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/multiplier/test/tb_signexpmd.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/multiplier/test/tb_select_fd.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/multiplier/test/tb_ftadd.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/multiplier/test/tb_fdaddrec.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/multiplier/test/tb_sigfmd.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/multiplier/div_logic.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/multiplier/muldiv.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/multiplier/mul_logic.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/multiplier/specmd.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/multiplier/rom256X8.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/multiplier/select_fd.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/multiplier/ftadd.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/multiplier/multree.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/multiplier/ftaddrec.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/alignment.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/abs.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/test/tb_limit.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/test/tb_lrs.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/test/tb_sigadd.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/test/tb_adder.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/test/tb_sign_select.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/test/tb_exp_sub.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/test/tb_exceptions.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/test/tb_spec.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/test/tb_sticky.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/test/tb_swap.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/limit.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/lrs.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/exp_sub.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/adder.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/sigadd.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/swap.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/sign_select.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/sticky.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/spec.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/adder/exceptions.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/exprnd.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/normshift.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/roundingdecision.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/sigrnd.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/rounder.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/flags.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/specfprnd.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/test/tb_signormshift.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/test/tb_expnorm.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/test/tb_mask.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/test/tb_sigrnd.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/test/tb_flags.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/test/tb_adjexp.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/test/tb_rounder.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/test/tb_postnorm.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/test/tb_shiftdist.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/test/tb_andtree.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/test/tb_normshift.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/test/tb_exprnd.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/test/tb_rept.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/test/tb_specfprnd.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/postnorm.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/expnorm.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/shiftdist.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/signormshift.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/rept.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/specselect.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/andtree.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/adjexp.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/rndexpections.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/components/rounder/mask.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/master.sv"
# set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/baseline_c5gx.v"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/utils/HDecJ.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/utils/add.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/utils/test/tb_ortree.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/utils/test/tb_three2add.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/utils/test/tb_HDecJ.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/utils/test/tb_add.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/utils/ortree.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/utils/three2add.sv"
set_global_assignment -name VERILOG_FILE "/home/achir/FloatingPointUnit/memory_mock.sv"
