GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\Top.sv'
Undeclared symbol 'w_clk_dvi_x5', assumed default net type 'wire'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\Top.sv":41)
WARN  (EX3638) : 'w_clk_dvi_x5' is already implicitly declared on line 41("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\Top.sv":51)
Analyzing Verilog file 'C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\cpu_rpll\cpu_rpll.v'
Analyzing Verilog file 'C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\dvi_clkdiv\dvi_clkdiv.v'
Analyzing Verilog file 'C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\dvi_x5_rpll\dvi_x5_rpll.v'
Analyzing Verilog file 'C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Alu.sv'
Analyzing Verilog file 'C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\ClkCounter.sv'
Analyzing Verilog file 'C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Core.sv'
Analyzing Verilog file 'C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Decoupled.sv'
Analyzing Verilog file 'C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\GeneralPurposeOutput.sv'
Analyzing Verilog file 'C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\IOBus.sv'
Analyzing Verilog file 'C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv'
Analyzing Verilog file 'C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Spi.sv'
Analyzing Verilog file 'C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Uart.sv'
Analyzing Verilog file 'C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\VideoController.sv'
Undeclared symbol 'w_draw_data', assumed default net type 'wire'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\VideoController.sv":133)
WARN  (EX3638) : 'w_draw_data' is already implicitly declared on line 133("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\VideoController.sv":200)
Analyzing Verilog file 'C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Vram.sv'
Analyzing VHDL file 'C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd'
Analyzing entity 'hdmi_tx_scfifo'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":126)
Analyzing architecture 'rtl'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":147)
Analyzing entity 'hdmi_tx_delay'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":235)
Analyzing architecture 'rtl'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":250)
Analyzing entity 'hdmi_tx_audiopacket_submodule'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":291)
Analyzing architecture 'rtl'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":317)
Analyzing entity 'hdmi_tx_infopacket_submodule'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":544)
Analyzing architecture 'rtl'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":603)
Analyzing entity 'hdmi_tx_dataisland_submodule'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":840)
Analyzing architecture 'rtl'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":863)
Analyzing entity 'hdmi_tx_tmds_encoder_submodule'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":1037)
Analyzing architecture 'rtl'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":1058)
Analyzing entity 'hdmi_tx_pdiff_submodule'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":1249)
Analyzing architecture 'rtl'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":1269)
Analyzing entity 'hdmi_tx'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":1397)
Analyzing architecture 'rtl'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":1473)
Compiling module 'Top'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\Top.sv":1)
Compiling module 'cpu_rpll'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\cpu_rpll\cpu_rpll.v":10)
Compiling module 'dvi_clkdiv'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\dvi_clkdiv\dvi_clkdiv.v":10)
Compiling module 'veryl_Core'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Core.sv":3)
Extracting RAM for identifier 'm_regfile'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Core.sv":72)
Compiling module 'veryl_IOBus(ClockFrequency=32'b00000000101101110001101100000000,UartBaudRate=32'b00000000000000011100001000000000,if_din=veryl_Decoupled(Width=32'b00000000000000000000000000100000)_receiver,if_dout=veryl_Decoupled(Width=32'b00000000000000000000000000100000)_sender)'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\IOBus.sv":1)
Compiling module 'veryl_UartTx(ClockFrequency=32'b00000000101101110001101100000000,BaudRate=32'b00000000000000011100001000000000,if_din=veryl_Decoupled(Width=32'b00000000000000000000000000001000)_receiver)'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Uart.sv":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Uart.sv":34)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 7("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Uart.sv":37)
Compiling module 'veryl_UartRx(ClockFrequency=32'b00000000101101110001101100000000,BaudRate=32'b00000000000000011100001000000000,RxSyncStages=32'b00000000000000000000000000000010,if_dout=veryl_Decoupled(Width=32'b00000000000000000000000000001000)_sender)'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Uart.sv":44)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Uart.sv":132)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Uart.sv":135)
Compiling module 'veryl_Spi(ClockFrequency=32'b00000000101101110001101100000000,if_din=veryl_Decoupled(Width=32'b00000000000000000000000000001000)_receiver,if_dout=veryl_Decoupled(Width=32'b00000000000000000000000000001000)_sender,if_clkshamt=veryl_Decoupled(Width=32'b00000000000000000000000000000011)_receiver,if_spi_mode=veryl_Decoupled(Width=32'b00000000000000000000000000000010)_receiver)'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Spi.sv":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Spi.sv":66)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Spi.sv":71)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Spi.sv":76)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Spi.sv":78)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Spi.sv":162)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Spi.sv":172)
Compiling module 'veryl_GeneralPurposeOutput(if_din=veryl_Decoupled(Width=32'b00000000000000000000000000001000)_receiver,if_dout=veryl_Decoupled(Width=32'b00000000000000000000000000001000)_sender)'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\GeneralPurposeOutput.sv":1)
Compiling module 'veryl_ClkCounter(ClockFrequency=32'b00000000101101110001101100000000)'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\ClkCounter.sv":1)
Compiling module 'veryl_VideoControllerColTable(if_col_table_din=veryl_Decoupled(Width=32'b00000000000000000000000000100000)_receiver,if_vdata_in=veryl_Decoupled(Width=32'b00000000000000000000000000001000)_receiver)'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\VideoController.sv":41)
Compiling module 'veryl_VramSync(OUT_MODE=32'b00000000000000000000000000000010,WIDTH=32'b00000000000000000000000010000000,HEIGHT=32'b00000000000000000000000010000000)'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Vram.sv":1)
Extracting RAM for identifier 'ram_data'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Vram.sv":31)
WARN  (EX3988) : Cannot open file 'ram_data.hex'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Vram.sv":36)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'i_clr'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\VideoController.sv":121)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'i_mev'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\VideoController.sv":131)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\VideoController.sv":184)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\VideoController.sv":185)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\VideoController.sv":289)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\VideoController.sv":295)
Compiling module 'veryl_IMemSync(RAM_INIT=32'b00000000000000000000000000000000)'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv":41)
Extracting RAM for identifier 'ram_data'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv":103)
Extracting RAM for identifier 'ram_data'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv":103)
Extracting RAM for identifier 'ram_data'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv":103)
Extracting RAM for identifier 'ram_data'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv":103)
Extracting RAM for identifier 'ram_data'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv":103)
Extracting RAM for identifier 'ram_data'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv":103)
Compiling module 'veryl_Div6'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv":20)
Compiling module 'veryl_IMemSync(RAM_INIT=32'b00000000000000000000000000000001)'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv":41)
Extracting RAM for identifier 'ram_data'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv":103)
Extracting RAM for identifier 'ram_data'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv":103)
Extracting RAM for identifier 'ram_data'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv":103)
Extracting RAM for identifier 'ram_data'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv":103)
Extracting RAM for identifier 'ram_data'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv":103)
Extracting RAM for identifier 'ram_data'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv":103)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'i_mea'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Core.sv":123)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 6 for port 'i_wea'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Core.sv":124)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 48 for port 'i_da'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Core.sv":126)
Compiling module 'veryl_DMemSync(WORD_SIZE=32'b00000000000000000001000000000000)'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv":220)
Extracting RAM for identifier 'ram_data'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv":265)
Extracting RAM for identifier 'ram_data'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv":265)
Extracting RAM for identifier 'ram_data'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv":265)
Extracting RAM for identifier 'ram_data'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv":265)
Compiling module 'veryl_Alu'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Alu.sv":1)
Compiling module 'dvi_x5_rpll'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\dvi_x5_rpll\dvi_x5_rpll.v":10)
Switching to VHDL mode to elaborate design unit 'hdmi_tx'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\Top.sv":84)
Processing 'hdmi_tx(device_family="Cyclone IV E",clock_frequency=74.25,scanmode="UNDER")(1,12)(1,4)(1,3)(1,8)(1,5)(1,4)(1,4)(1,3)(1,3)(1,7)(1,8)(1,2)(RTL)'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":1397)
WARN  (EX4196) : Comparison between unequal length arrays always returns TRUE, left argument length 3 is different from right argument length 2 for 'string' array("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":1528)
Processing 'hdmi_tx_delay(data_bitwidth=26,delay_distance=60)(1,4)(RTL)'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":235)
WARN  (EX4196) : Comparison between unequal length arrays always returns FALSE, left argument length 3 is different from right argument length 2 for 'string' array("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":1555)
WARN  (EX4196) : Comparison between unequal length arrays always returns FALSE, left argument length 4 is different from right argument length 3 for 'string' array("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":1559)
Processing 'hdmi_tx_audiopacket_submodule(RTL)'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":291)
Processing 'hdmi_tx_scfifo(fifo_word_width=8,fifo_data_width=9)(1,4)(RTL)'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":126)
Extracting RAM for identifier 'ram'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":154)
Processing 'hdmi_tx_infopacket_submodule(clock_frequency=74.25,scanmode="UNDER")(1,5)(1,4)(1,4)(1,3)(1,3)(1,7)(1,8)(RTL)'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":544)
WARN  (EX4196) : Comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 4 for 'string' array("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":658)
WARN  (EX4196) : Comparison between unequal length arrays always returns FALSE, left argument length 4 is different from right argument length 3 for 'string' array("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":660)
WARN  (EX4196) : Comparison between unequal length arrays always returns FALSE, left argument length 3 is different from right argument length 6 for 'string' array("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":662)
WARN  (EX4196) : Comparison between unequal length arrays always returns FALSE, left argument length 3 is different from right argument length 5 for 'string' array("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":662)
WARN  (EX4196) : Comparison between unequal length arrays always returns FALSE, left argument length 4 is different from right argument length 3 for 'string' array("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":665)
WARN  (EX4196) : Comparison between unequal length arrays always returns FALSE, left argument length 3 is different from right argument length 5 for 'string' array("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":668)
WARN  (EX4196) : Comparison between unequal length arrays always returns FALSE, left argument length 3 is different from right argument length 5 for 'string' array("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":668)
WARN  (EX4196) : Comparison between unequal length arrays always returns FALSE, left argument length 3 is different from right argument length 8 for 'string' array("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":668)
WARN  (EX4196) : Comparison between unequal length arrays always returns FALSE, left argument length 3 is different from right argument length 8 for 'string' array("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":668)
WARN  (EX4196) : Comparison between unequal length arrays always returns FALSE, left argument length 3 is different from right argument length 8 for 'string' array("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":669)
WARN  (EX4196) : Comparison between unequal length arrays always returns FALSE, left argument length 8 is different from right argument length 5 for 'string' array("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":674)
WARN  (EX4196) : Comparison between unequal length arrays always returns FALSE, left argument length 8 is different from right argument length 6 for 'string' array("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":674)
WARN  (EX4196) : Comparison between unequal length arrays always returns FALSE, left argument length 8 is different from right argument length 4 for 'string' array("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":674)
WARN  (EX1998) : Net 'infotable_sig[6][7]' does not have a driver("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":691)
Processing 'hdmi_tx_dataisland_submodule(RTL)'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":840)
WARN  (EX4196) : Comparison between unequal length arrays always returns FALSE, left argument length 4 is different from right argument length 8 for 'string' array("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":1692)
WARN  (EX4196) : Comparison between unequal length arrays always returns FALSE, left argument length 4 is different from right argument length 3 for 'string' array("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":1738)
Processing 'hdmi_tx_tmds_encoder_submodule(RTL)'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":1037)
Processing 'hdmi_tx_tmds_encoder_submodule(tmds_channel=1)(RTL)'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":1037)
Processing 'hdmi_tx_tmds_encoder_submodule(tmds_channel=2)(RTL)'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":1037)
Processing 'hdmi_tx_pdiff_submodule(device_family="Cyclone IV E")(1,12)(RTL)'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":1249)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 4 for port 'control'("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\ip\hdmi_tx_gw.vhd":1451)
Returning to Verilog mode to proceed with elaboration("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\Top.sv":84)
NOTE  (EX0101) : Current top module is "Top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "veryl_Div6" instantiated to "div6_a" is swept in optimizing("C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\target\Mem.sv":73)
[95%] Generate netlist file "C:\Users\wakuto\Documents\Gowin\cpu_fpga\impl\gwsynthesis\shinrabansho_fpga.vg" completed
[100%] Generate report file "C:\Users\wakuto\Documents\Gowin\cpu_fpga\impl\gwsynthesis\shinrabansho_fpga_syn.rpt.html" completed
GowinSynthesis finish
