<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_fpga_behav.wdb" id="1">
         <top_modules>
            <top_module name="bus_pkg" />
            <top_module name="glbl" />
            <top_module name="tb_fpga" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="35601410969fs"></ZoomStartTime>
      <ZoomEndTime time="37460917807fs"></ZoomEndTime>
      <Cursor1Time time="36007018000fs"></Cursor1Time>
   </zoom_setting>
   <WVObjectSize size="6" />
   <wvobject type="divider" fp_name="divider246">
      <obj_property name="label">Node 0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">#008000</obj_property>
   </wvobject>
   <wvobject fp_name="group220" type="group">
      <obj_property name="label">Node0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="divider" fp_name="divider226">
         <obj_property name="label">RXA</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="BkColor">#0000FF</obj_property>
      </wvobject>
      <wvobject fp_name="group222" type="group">
         <obj_property name="label">RXA</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="group231" type="group">
            <obj_property name="label">Sig</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/s_in" type="logic">
               <obj_property name="ElementShortName">s_in</obj_property>
               <obj_property name="ObjectShortName">s_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/bit_valid" type="logic">
               <obj_property name="ElementShortName">bit_valid</obj_property>
               <obj_property name="ObjectShortName">bit_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/time_out" type="logic">
               <obj_property name="ElementShortName">time_out</obj_property>
               <obj_property name="ObjectShortName">time_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/d_ff1" type="logic">
               <obj_property name="ElementShortName">d_ff1</obj_property>
               <obj_property name="ObjectShortName">d_ff1</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/d_ff2" type="logic">
               <obj_property name="ElementShortName">d_ff2</obj_property>
               <obj_property name="ObjectShortName">d_ff2</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/s_ff1" type="logic">
               <obj_property name="ElementShortName">s_ff1</obj_property>
               <obj_property name="ObjectShortName">s_ff1</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/s_ff2" type="logic">
               <obj_property name="ElementShortName">s_ff2</obj_property>
               <obj_property name="ObjectShortName">s_ff2</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/d_hold" type="logic">
               <obj_property name="ElementShortName">d_hold</obj_property>
               <obj_property name="ObjectShortName">d_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/s_hold" type="logic">
               <obj_property name="ElementShortName">s_hold</obj_property>
               <obj_property name="ObjectShortName">s_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/enable" type="logic">
               <obj_property name="ElementShortName">enable</obj_property>
               <obj_property name="ObjectShortName">enable</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/to_cnt" type="array">
               <obj_property name="ElementShortName">to_cnt[6:0]</obj_property>
               <obj_property name="ObjectShortName">to_cnt[6:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group232" type="group">
            <obj_property name="label">Char</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/char_rx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/char_rx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/char_rx_ins/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/char_rx_ins/bit_valid" type="logic">
               <obj_property name="ElementShortName">bit_valid</obj_property>
               <obj_property name="ObjectShortName">bit_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/char_rx_ins/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/char_rx_ins/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/char_rx_ins/shft_reg" type="array">
               <obj_property name="ElementShortName">shft_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">shft_reg[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/char_rx_ins/cnt" type="array">
               <obj_property name="ElementShortName">cnt[3:0]</obj_property>
               <obj_property name="ObjectShortName">cnt[3:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/char_rx_ins/dtct_null" type="logic">
               <obj_property name="ElementShortName">dtct_null</obj_property>
               <obj_property name="ObjectShortName">dtct_null</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/char_rx_ins/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group233" type="group">
            <obj_property name="label">Exc</obj_property>
            <obj_property name="DisplayName">label</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/clk" type="logic">
            <obj_property name="ElementShortName">clk</obj_property>
            <obj_property name="ObjectShortName">clk</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/char_valid" type="logic">
            <obj_property name="ElementShortName">char_valid</obj_property>
            <obj_property name="ObjectShortName">char_valid</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/reset_n" type="logic">
            <obj_property name="ElementShortName">reset_n</obj_property>
            <obj_property name="ObjectShortName">reset_n</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/full" type="logic">
            <obj_property name="ElementShortName">full</obj_property>
            <obj_property name="ObjectShortName">full</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/pc_char" type="array">
            <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
            <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/parity_err" type="logic">
            <obj_property name="ElementShortName">parity_err</obj_property>
            <obj_property name="ObjectShortName">parity_err</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/wr_en" type="logic">
            <obj_property name="ElementShortName">wr_en</obj_property>
            <obj_property name="ObjectShortName">wr_en</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/char" type="array">
            <obj_property name="ElementShortName">char[7:0]</obj_property>
            <obj_property name="ObjectShortName">char[7:0]</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/ExRxTx" type="array">
            <obj_property name="ElementShortName">ExRxTx</obj_property>
            <obj_property name="ObjectShortName">ExRxTx</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/state" type="other">
            <obj_property name="ElementShortName">state</obj_property>
            <obj_property name="ObjectShortName">state</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/data_parity" type="logic">
            <obj_property name="ElementShortName">data_parity</obj_property>
            <obj_property name="ObjectShortName">data_parity</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/total_parity" type="logic">
            <obj_property name="ElementShortName">total_parity</obj_property>
            <obj_property name="ObjectShortName">total_parity</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/half_null_dtcd" type="logic">
            <obj_property name="ElementShortName">half_null_dtcd</obj_property>
            <obj_property name="ObjectShortName">half_null_dtcd</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/null_rcvd" type="logic">
            <obj_property name="ElementShortName">null_rcvd</obj_property>
            <obj_property name="ObjectShortName">null_rcvd</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/char_width" type="other">
            <obj_property name="ElementShortName">char_width</obj_property>
            <obj_property name="ObjectShortName">char_width</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/ExRxTx_rst" type="array">
            <obj_property name="ElementShortName">ExRxTx_rst</obj_property>
            <obj_property name="ObjectShortName">ExRxTx_rst</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/ExRxTx_clr" type="array">
            <obj_property name="ElementShortName">ExRxTx_clr</obj_property>
            <obj_property name="ObjectShortName">ExRxTx_clr</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="divider" fp_name="divider228">
         <obj_property name="label">TXA</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="BkColor">#0000FF</obj_property>
      </wvobject>
      <wvobject fp_name="group223" type="group">
         <obj_property name="label">TXA</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="group233" type="group">
            <obj_property name="label">Exc</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/empty" type="logic">
               <obj_property name="ElementShortName">empty</obj_property>
               <obj_property name="ObjectShortName">empty</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/char" type="array">
               <obj_property name="ElementShortName">char[7:0]</obj_property>
               <obj_property name="ObjectShortName">char[7:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/ExRxTx" type="array">
               <obj_property name="ElementShortName">ExRxTx</obj_property>
               <obj_property name="ObjectShortName">ExRxTx</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/rd_en" type="logic">
               <obj_property name="ElementShortName">rd_en</obj_property>
               <obj_property name="ObjectShortName">rd_en</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/state" type="other">
               <obj_property name="ElementShortName">state</obj_property>
               <obj_property name="ObjectShortName">state</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/data_parity" type="logic">
               <obj_property name="ElementShortName">data_parity</obj_property>
               <obj_property name="ObjectShortName">data_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/char_reg" type="array">
               <obj_property name="ElementShortName">char_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">char_reg[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/send_end_null" type="logic">
               <obj_property name="ElementShortName">send_end_null</obj_property>
               <obj_property name="ObjectShortName">send_end_null</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/char_cnt" type="array">
               <obj_property name="ElementShortName">char_cnt[3:0]</obj_property>
               <obj_property name="ObjectShortName">char_cnt[3:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/cnt" type="array">
               <obj_property name="ElementShortName">cnt[3:0]</obj_property>
               <obj_property name="ObjectShortName">cnt[3:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/cnt_max" type="array">
               <obj_property name="ElementShortName">cnt_max[3:0]</obj_property>
               <obj_property name="ObjectShortName">cnt_max[3:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group232" type="group">
            <obj_property name="label">Char</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/char_tx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/char_tx_ins/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/char_tx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/char_tx_ins/char_in" type="array">
               <obj_property name="ElementShortName">char_in[9:0]</obj_property>
               <obj_property name="ObjectShortName">char_in[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/char_tx_ins/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/char_tx_ins/shft_reg" type="array">
               <obj_property name="ElementShortName">shft_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">shft_reg[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/char_tx_ins/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group231" type="group">
            <obj_property name="label">Sig</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/signal_tx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/signal_tx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/signal_tx_ins/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/signal_tx_ins/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/signal_tx_ins/s_out" type="logic">
               <obj_property name="ElementShortName">s_out</obj_property>
               <obj_property name="ObjectShortName">s_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/signal_tx_ins/d_hold" type="logic">
               <obj_property name="ElementShortName">d_hold</obj_property>
               <obj_property name="ObjectShortName">d_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/signal_tx_ins/s_hold" type="logic">
               <obj_property name="ElementShortName">s_hold</obj_property>
               <obj_property name="ObjectShortName">s_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/signal_tx_ins/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="divider" fp_name="divider227">
         <obj_property name="label">RXB</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="BkColor">#FF0000</obj_property>
      </wvobject>
      <wvobject fp_name="group224" type="group">
         <obj_property name="label">RXB</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="group231" type="group">
            <obj_property name="label">Sig</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/s_in" type="logic">
               <obj_property name="ElementShortName">s_in</obj_property>
               <obj_property name="ObjectShortName">s_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/bit_valid" type="logic">
               <obj_property name="ElementShortName">bit_valid</obj_property>
               <obj_property name="ObjectShortName">bit_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/time_out" type="logic">
               <obj_property name="ElementShortName">time_out</obj_property>
               <obj_property name="ObjectShortName">time_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/d_ff1" type="logic">
               <obj_property name="ElementShortName">d_ff1</obj_property>
               <obj_property name="ObjectShortName">d_ff1</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/d_ff2" type="logic">
               <obj_property name="ElementShortName">d_ff2</obj_property>
               <obj_property name="ObjectShortName">d_ff2</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/s_ff1" type="logic">
               <obj_property name="ElementShortName">s_ff1</obj_property>
               <obj_property name="ObjectShortName">s_ff1</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/s_ff2" type="logic">
               <obj_property name="ElementShortName">s_ff2</obj_property>
               <obj_property name="ObjectShortName">s_ff2</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/d_hold" type="logic">
               <obj_property name="ElementShortName">d_hold</obj_property>
               <obj_property name="ObjectShortName">d_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/s_hold" type="logic">
               <obj_property name="ElementShortName">s_hold</obj_property>
               <obj_property name="ObjectShortName">s_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/enable" type="logic">
               <obj_property name="ElementShortName">enable</obj_property>
               <obj_property name="ObjectShortName">enable</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/to_cnt" type="array">
               <obj_property name="ElementShortName">to_cnt[6:0]</obj_property>
               <obj_property name="ObjectShortName">to_cnt[6:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group232" type="group">
            <obj_property name="label">Char</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/char_rx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/char_rx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/char_rx_ins/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/char_rx_ins/bit_valid" type="logic">
               <obj_property name="ElementShortName">bit_valid</obj_property>
               <obj_property name="ObjectShortName">bit_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/char_rx_ins/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/char_rx_ins/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/char_rx_ins/shft_reg" type="array">
               <obj_property name="ElementShortName">shft_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">shft_reg[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/char_rx_ins/cnt" type="array">
               <obj_property name="ElementShortName">cnt[3:0]</obj_property>
               <obj_property name="ObjectShortName">cnt[3:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/char_rx_ins/dtct_null" type="logic">
               <obj_property name="ElementShortName">dtct_null</obj_property>
               <obj_property name="ObjectShortName">dtct_null</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/char_rx_ins/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group233" type="group">
            <obj_property name="label">Exc</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/full" type="logic">
               <obj_property name="ElementShortName">full</obj_property>
               <obj_property name="ObjectShortName">full</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/parity_err" type="logic">
               <obj_property name="ElementShortName">parity_err</obj_property>
               <obj_property name="ObjectShortName">parity_err</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/wr_en" type="logic">
               <obj_property name="ElementShortName">wr_en</obj_property>
               <obj_property name="ObjectShortName">wr_en</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/char" type="array">
               <obj_property name="ElementShortName">char[7:0]</obj_property>
               <obj_property name="ObjectShortName">char[7:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/ExRxTx" type="array">
               <obj_property name="ElementShortName">ExRxTx</obj_property>
               <obj_property name="ObjectShortName">ExRxTx</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/state" type="other">
               <obj_property name="ElementShortName">state</obj_property>
               <obj_property name="ObjectShortName">state</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/data_parity" type="logic">
               <obj_property name="ElementShortName">data_parity</obj_property>
               <obj_property name="ObjectShortName">data_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/total_parity" type="logic">
               <obj_property name="ElementShortName">total_parity</obj_property>
               <obj_property name="ObjectShortName">total_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/half_null_dtcd" type="logic">
               <obj_property name="ElementShortName">half_null_dtcd</obj_property>
               <obj_property name="ObjectShortName">half_null_dtcd</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/null_rcvd" type="logic">
               <obj_property name="ElementShortName">null_rcvd</obj_property>
               <obj_property name="ObjectShortName">null_rcvd</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/ExRxTx_rst" type="array">
               <obj_property name="ElementShortName">ExRxTx_rst</obj_property>
               <obj_property name="ObjectShortName">ExRxTx_rst</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/ExRxTx_clr" type="array">
               <obj_property name="ElementShortName">ExRxTx_clr</obj_property>
               <obj_property name="ObjectShortName">ExRxTx_clr</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="divider" fp_name="divider230">
         <obj_property name="label">TXB</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="BkColor">#FF0000</obj_property>
      </wvobject>
      <wvobject fp_name="group225" type="group">
         <obj_property name="label">TXB</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="group233" type="group">
            <obj_property name="label">Exc</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/empty" type="logic">
               <obj_property name="ElementShortName">empty</obj_property>
               <obj_property name="ObjectShortName">empty</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/char" type="array">
               <obj_property name="ElementShortName">char[7:0]</obj_property>
               <obj_property name="ObjectShortName">char[7:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/ExRxTx" type="array">
               <obj_property name="ElementShortName">ExRxTx</obj_property>
               <obj_property name="ObjectShortName">ExRxTx</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/rd_en" type="logic">
               <obj_property name="ElementShortName">rd_en</obj_property>
               <obj_property name="ObjectShortName">rd_en</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/state" type="other">
               <obj_property name="ElementShortName">state</obj_property>
               <obj_property name="ObjectShortName">state</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/data_parity" type="logic">
               <obj_property name="ElementShortName">data_parity</obj_property>
               <obj_property name="ObjectShortName">data_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/char_reg" type="array">
               <obj_property name="ElementShortName">char_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">char_reg[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/send_end_null" type="logic">
               <obj_property name="ElementShortName">send_end_null</obj_property>
               <obj_property name="ObjectShortName">send_end_null</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/char_cnt" type="array">
               <obj_property name="ElementShortName">char_cnt[3:0]</obj_property>
               <obj_property name="ObjectShortName">char_cnt[3:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/cnt" type="array">
               <obj_property name="ElementShortName">cnt[3:0]</obj_property>
               <obj_property name="ObjectShortName">cnt[3:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/cnt_max" type="array">
               <obj_property name="ElementShortName">cnt_max[3:0]</obj_property>
               <obj_property name="ObjectShortName">cnt_max[3:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group232" type="group">
            <obj_property name="label">Char</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/char_tx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/char_tx_ins/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/char_tx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/char_tx_ins/char_in" type="array">
               <obj_property name="ElementShortName">char_in[9:0]</obj_property>
               <obj_property name="ObjectShortName">char_in[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/char_tx_ins/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/char_tx_ins/shft_reg" type="array">
               <obj_property name="ElementShortName">shft_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">shft_reg[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/char_tx_ins/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group231" type="group">
            <obj_property name="label">Sig</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/signal_tx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/signal_tx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/signal_tx_ins/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/signal_tx_ins/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/signal_tx_ins/s_out" type="logic">
               <obj_property name="ElementShortName">s_out</obj_property>
               <obj_property name="ObjectShortName">s_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/signal_tx_ins/d_hold" type="logic">
               <obj_property name="ElementShortName">d_hold</obj_property>
               <obj_property name="ObjectShortName">d_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/signal_tx_ins/s_hold" type="logic">
               <obj_property name="ElementShortName">s_hold</obj_property>
               <obj_property name="ObjectShortName">s_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/signal_tx_ins/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider247">
      <obj_property name="label">Node 1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">#008000</obj_property>
   </wvobject>
   <wvobject fp_name="group221" type="group">
      <obj_property name="label">Node1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="divider" fp_name="divider226">
         <obj_property name="label">RXA</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="BkColor">#0000FF</obj_property>
      </wvobject>
      <wvobject fp_name="group222" type="group">
         <obj_property name="label">RXA</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="group231" type="group">
            <obj_property name="label">Sig</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/s_in" type="logic">
               <obj_property name="ElementShortName">s_in</obj_property>
               <obj_property name="ObjectShortName">s_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/bit_valid" type="logic">
               <obj_property name="ElementShortName">bit_valid</obj_property>
               <obj_property name="ObjectShortName">bit_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/time_out" type="logic">
               <obj_property name="ElementShortName">time_out</obj_property>
               <obj_property name="ObjectShortName">time_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/d_ff1" type="logic">
               <obj_property name="ElementShortName">d_ff1</obj_property>
               <obj_property name="ObjectShortName">d_ff1</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/d_ff2" type="logic">
               <obj_property name="ElementShortName">d_ff2</obj_property>
               <obj_property name="ObjectShortName">d_ff2</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/s_ff1" type="logic">
               <obj_property name="ElementShortName">s_ff1</obj_property>
               <obj_property name="ObjectShortName">s_ff1</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/s_ff2" type="logic">
               <obj_property name="ElementShortName">s_ff2</obj_property>
               <obj_property name="ObjectShortName">s_ff2</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/d_hold" type="logic">
               <obj_property name="ElementShortName">d_hold</obj_property>
               <obj_property name="ObjectShortName">d_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/s_hold" type="logic">
               <obj_property name="ElementShortName">s_hold</obj_property>
               <obj_property name="ObjectShortName">s_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/enable" type="logic">
               <obj_property name="ElementShortName">enable</obj_property>
               <obj_property name="ObjectShortName">enable</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/to_cnt" type="array">
               <obj_property name="ElementShortName">to_cnt[6:0]</obj_property>
               <obj_property name="ObjectShortName">to_cnt[6:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group232" type="group">
            <obj_property name="label">Char</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/char_rx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/char_rx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/char_rx_ins/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/char_rx_ins/bit_valid" type="logic">
               <obj_property name="ElementShortName">bit_valid</obj_property>
               <obj_property name="ObjectShortName">bit_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/char_rx_ins/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/char_rx_ins/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/char_rx_ins/shft_reg" type="array">
               <obj_property name="ElementShortName">shft_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">shft_reg[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/char_rx_ins/cnt" type="array">
               <obj_property name="ElementShortName">cnt[3:0]</obj_property>
               <obj_property name="ObjectShortName">cnt[3:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/char_rx_ins/dtct_null" type="logic">
               <obj_property name="ElementShortName">dtct_null</obj_property>
               <obj_property name="ObjectShortName">dtct_null</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/char_rx_ins/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group233" type="group">
            <obj_property name="label">Exc</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/full" type="logic">
               <obj_property name="ElementShortName">full</obj_property>
               <obj_property name="ObjectShortName">full</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/parity_err" type="logic">
               <obj_property name="ElementShortName">parity_err</obj_property>
               <obj_property name="ObjectShortName">parity_err</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/wr_en" type="logic">
               <obj_property name="ElementShortName">wr_en</obj_property>
               <obj_property name="ObjectShortName">wr_en</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/char" type="array">
               <obj_property name="ElementShortName">char[7:0]</obj_property>
               <obj_property name="ObjectShortName">char[7:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/ExRxTx" type="array">
               <obj_property name="ElementShortName">ExRxTx</obj_property>
               <obj_property name="ObjectShortName">ExRxTx</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/state" type="other">
               <obj_property name="ElementShortName">state</obj_property>
               <obj_property name="ObjectShortName">state</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/data_parity" type="logic">
               <obj_property name="ElementShortName">data_parity</obj_property>
               <obj_property name="ObjectShortName">data_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/total_parity" type="logic">
               <obj_property name="ElementShortName">total_parity</obj_property>
               <obj_property name="ObjectShortName">total_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/half_null_dtcd" type="logic">
               <obj_property name="ElementShortName">half_null_dtcd</obj_property>
               <obj_property name="ObjectShortName">half_null_dtcd</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/null_rcvd" type="logic">
               <obj_property name="ElementShortName">null_rcvd</obj_property>
               <obj_property name="ObjectShortName">null_rcvd</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/ExRxTx_rst" type="array">
               <obj_property name="ElementShortName">ExRxTx_rst</obj_property>
               <obj_property name="ObjectShortName">ExRxTx_rst</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/ExRxTx_clr" type="array">
               <obj_property name="ElementShortName">ExRxTx_clr</obj_property>
               <obj_property name="ObjectShortName">ExRxTx_clr</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="divider" fp_name="divider228">
         <obj_property name="label">TXA</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="BkColor">#0000FF</obj_property>
      </wvobject>
      <wvobject fp_name="group223" type="group">
         <obj_property name="label">TXA</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="group233" type="group">
            <obj_property name="label">Exc</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/empty" type="logic">
               <obj_property name="ElementShortName">empty</obj_property>
               <obj_property name="ObjectShortName">empty</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/char" type="array">
               <obj_property name="ElementShortName">char[7:0]</obj_property>
               <obj_property name="ObjectShortName">char[7:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/ExRxTx" type="array">
               <obj_property name="ElementShortName">ExRxTx</obj_property>
               <obj_property name="ObjectShortName">ExRxTx</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/rd_en" type="logic">
               <obj_property name="ElementShortName">rd_en</obj_property>
               <obj_property name="ObjectShortName">rd_en</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/state" type="other">
               <obj_property name="ElementShortName">state</obj_property>
               <obj_property name="ObjectShortName">state</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/data_parity" type="logic">
               <obj_property name="ElementShortName">data_parity</obj_property>
               <obj_property name="ObjectShortName">data_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/char_reg" type="array">
               <obj_property name="ElementShortName">char_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">char_reg[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/send_end_null" type="logic">
               <obj_property name="ElementShortName">send_end_null</obj_property>
               <obj_property name="ObjectShortName">send_end_null</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/char_cnt" type="array">
               <obj_property name="ElementShortName">char_cnt[3:0]</obj_property>
               <obj_property name="ObjectShortName">char_cnt[3:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/cnt" type="array">
               <obj_property name="ElementShortName">cnt[3:0]</obj_property>
               <obj_property name="ObjectShortName">cnt[3:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/cnt_max" type="array">
               <obj_property name="ElementShortName">cnt_max[3:0]</obj_property>
               <obj_property name="ObjectShortName">cnt_max[3:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group232" type="group">
            <obj_property name="label">Char</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/char_tx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/char_tx_ins/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/char_tx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/char_tx_ins/char_in" type="array">
               <obj_property name="ElementShortName">char_in[9:0]</obj_property>
               <obj_property name="ObjectShortName">char_in[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/char_tx_ins/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/char_tx_ins/shft_reg" type="array">
               <obj_property name="ElementShortName">shft_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">shft_reg[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/char_tx_ins/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group231" type="group">
            <obj_property name="label">Sig</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/signal_tx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/signal_tx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/signal_tx_ins/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/signal_tx_ins/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/signal_tx_ins/s_out" type="logic">
               <obj_property name="ElementShortName">s_out</obj_property>
               <obj_property name="ObjectShortName">s_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/signal_tx_ins/d_hold" type="logic">
               <obj_property name="ElementShortName">d_hold</obj_property>
               <obj_property name="ObjectShortName">d_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/signal_tx_ins/s_hold" type="logic">
               <obj_property name="ElementShortName">s_hold</obj_property>
               <obj_property name="ObjectShortName">s_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/signal_tx_ins/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="divider" fp_name="divider227">
         <obj_property name="label">RXB</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="BkColor">#FF0000</obj_property>
      </wvobject>
      <wvobject fp_name="group224" type="group">
         <obj_property name="label">RXB</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="group231" type="group">
            <obj_property name="label">Sig</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/s_in" type="logic">
               <obj_property name="ElementShortName">s_in</obj_property>
               <obj_property name="ObjectShortName">s_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/bit_valid" type="logic">
               <obj_property name="ElementShortName">bit_valid</obj_property>
               <obj_property name="ObjectShortName">bit_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/time_out" type="logic">
               <obj_property name="ElementShortName">time_out</obj_property>
               <obj_property name="ObjectShortName">time_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/d_ff1" type="logic">
               <obj_property name="ElementShortName">d_ff1</obj_property>
               <obj_property name="ObjectShortName">d_ff1</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/d_ff2" type="logic">
               <obj_property name="ElementShortName">d_ff2</obj_property>
               <obj_property name="ObjectShortName">d_ff2</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/s_ff1" type="logic">
               <obj_property name="ElementShortName">s_ff1</obj_property>
               <obj_property name="ObjectShortName">s_ff1</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/s_ff2" type="logic">
               <obj_property name="ElementShortName">s_ff2</obj_property>
               <obj_property name="ObjectShortName">s_ff2</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/d_hold" type="logic">
               <obj_property name="ElementShortName">d_hold</obj_property>
               <obj_property name="ObjectShortName">d_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/s_hold" type="logic">
               <obj_property name="ElementShortName">s_hold</obj_property>
               <obj_property name="ObjectShortName">s_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/enable" type="logic">
               <obj_property name="ElementShortName">enable</obj_property>
               <obj_property name="ObjectShortName">enable</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/to_cnt" type="array">
               <obj_property name="ElementShortName">to_cnt[6:0]</obj_property>
               <obj_property name="ObjectShortName">to_cnt[6:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group232" type="group">
            <obj_property name="label">Char</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/char_rx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/char_rx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/char_rx_ins/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/char_rx_ins/bit_valid" type="logic">
               <obj_property name="ElementShortName">bit_valid</obj_property>
               <obj_property name="ObjectShortName">bit_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/char_rx_ins/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/char_rx_ins/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/char_rx_ins/shft_reg" type="array">
               <obj_property name="ElementShortName">shft_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">shft_reg[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/char_rx_ins/cnt" type="array">
               <obj_property name="ElementShortName">cnt[3:0]</obj_property>
               <obj_property name="ObjectShortName">cnt[3:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/char_rx_ins/dtct_null" type="logic">
               <obj_property name="ElementShortName">dtct_null</obj_property>
               <obj_property name="ObjectShortName">dtct_null</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/char_rx_ins/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group233" type="group">
            <obj_property name="label">Exc</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/full" type="logic">
               <obj_property name="ElementShortName">full</obj_property>
               <obj_property name="ObjectShortName">full</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/parity_err" type="logic">
               <obj_property name="ElementShortName">parity_err</obj_property>
               <obj_property name="ObjectShortName">parity_err</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/wr_en" type="logic">
               <obj_property name="ElementShortName">wr_en</obj_property>
               <obj_property name="ObjectShortName">wr_en</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/char" type="array">
               <obj_property name="ElementShortName">char[7:0]</obj_property>
               <obj_property name="ObjectShortName">char[7:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/ExRxTx" type="array">
               <obj_property name="ElementShortName">ExRxTx</obj_property>
               <obj_property name="ObjectShortName">ExRxTx</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/state" type="other">
               <obj_property name="ElementShortName">state</obj_property>
               <obj_property name="ObjectShortName">state</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/data_parity" type="logic">
               <obj_property name="ElementShortName">data_parity</obj_property>
               <obj_property name="ObjectShortName">data_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/total_parity" type="logic">
               <obj_property name="ElementShortName">total_parity</obj_property>
               <obj_property name="ObjectShortName">total_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/half_null_dtcd" type="logic">
               <obj_property name="ElementShortName">half_null_dtcd</obj_property>
               <obj_property name="ObjectShortName">half_null_dtcd</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/null_rcvd" type="logic">
               <obj_property name="ElementShortName">null_rcvd</obj_property>
               <obj_property name="ObjectShortName">null_rcvd</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/ExRxTx_rst" type="array">
               <obj_property name="ElementShortName">ExRxTx_rst</obj_property>
               <obj_property name="ObjectShortName">ExRxTx_rst</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/ExRxTx_clr" type="array">
               <obj_property name="ElementShortName">ExRxTx_clr</obj_property>
               <obj_property name="ObjectShortName">ExRxTx_clr</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="divider" fp_name="divider230">
         <obj_property name="label">TXB</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="BkColor">#FF0000</obj_property>
      </wvobject>
      <wvobject fp_name="group225" type="group">
         <obj_property name="label">TXB</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="group233" type="group">
            <obj_property name="label">Exc</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/empty" type="logic">
               <obj_property name="ElementShortName">empty</obj_property>
               <obj_property name="ObjectShortName">empty</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/char" type="array">
               <obj_property name="ElementShortName">char[7:0]</obj_property>
               <obj_property name="ObjectShortName">char[7:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/ExRxTx" type="array">
               <obj_property name="ElementShortName">ExRxTx</obj_property>
               <obj_property name="ObjectShortName">ExRxTx</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/rd_en" type="logic">
               <obj_property name="ElementShortName">rd_en</obj_property>
               <obj_property name="ObjectShortName">rd_en</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/state" type="other">
               <obj_property name="ElementShortName">state</obj_property>
               <obj_property name="ObjectShortName">state</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/data_parity" type="logic">
               <obj_property name="ElementShortName">data_parity</obj_property>
               <obj_property name="ObjectShortName">data_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/char_reg" type="array">
               <obj_property name="ElementShortName">char_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">char_reg[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/send_end_null" type="logic">
               <obj_property name="ElementShortName">send_end_null</obj_property>
               <obj_property name="ObjectShortName">send_end_null</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/char_cnt" type="array">
               <obj_property name="ElementShortName">char_cnt[3:0]</obj_property>
               <obj_property name="ObjectShortName">char_cnt[3:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/cnt" type="array">
               <obj_property name="ElementShortName">cnt[3:0]</obj_property>
               <obj_property name="ObjectShortName">cnt[3:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/cnt_max" type="array">
               <obj_property name="ElementShortName">cnt_max[3:0]</obj_property>
               <obj_property name="ObjectShortName">cnt_max[3:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group232" type="group">
            <obj_property name="label">Char</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/char_tx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/char_tx_ins/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/char_tx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/char_tx_ins/char_in" type="array">
               <obj_property name="ElementShortName">char_in[9:0]</obj_property>
               <obj_property name="ObjectShortName">char_in[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/char_tx_ins/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/char_tx_ins/shft_reg" type="array">
               <obj_property name="ElementShortName">shft_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">shft_reg[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/char_tx_ins/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group231" type="group">
            <obj_property name="label">Sig</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/signal_tx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/signal_tx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/signal_tx_ins/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/signal_tx_ins/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/signal_tx_ins/s_out" type="logic">
               <obj_property name="ElementShortName">s_out</obj_property>
               <obj_property name="ObjectShortName">s_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/signal_tx_ins/d_hold" type="logic">
               <obj_property name="ElementShortName">d_hold</obj_property>
               <obj_property name="ObjectShortName">d_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/signal_tx_ins/s_hold" type="logic">
               <obj_property name="ElementShortName">s_hold</obj_property>
               <obj_property name="ObjectShortName">s_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/signal_tx_ins/char_width" type="other">
               <obj_property name="ElementShortName">char_width</obj_property>
               <obj_property name="ObjectShortName">char_width</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider591">
      <obj_property name="label">BFM2</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">#008000</obj_property>
   </wvobject>
   <wvobject fp_name="group592" type="group">
      <obj_property name="label">BFM2</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/rst_n" type="logic">
         <obj_property name="ElementShortName">rst_n</obj_property>
         <obj_property name="ObjectShortName">rst_n</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/D_in" type="logic">
         <obj_property name="ElementShortName">D_in</obj_property>
         <obj_property name="ObjectShortName">D_in</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/S_in" type="logic">
         <obj_property name="ElementShortName">S_in</obj_property>
         <obj_property name="ObjectShortName">S_in</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/D_out" type="logic">
         <obj_property name="ElementShortName">D_out</obj_property>
         <obj_property name="ObjectShortName">D_out</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/S_out" type="logic">
         <obj_property name="ElementShortName">S_out</obj_property>
         <obj_property name="ObjectShortName">S_out</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/C_CHAR_NULL_1" type="array">
         <obj_property name="ElementShortName">C_CHAR_NULL_1[2:0]</obj_property>
         <obj_property name="ObjectShortName">C_CHAR_NULL_1[2:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/C_CHAR_NULL_2" type="array">
         <obj_property name="ElementShortName">C_CHAR_NULL_2[2:0]</obj_property>
         <obj_property name="ObjectShortName">C_CHAR_NULL_2[2:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/C_CHAR_EOP_1" type="array">
         <obj_property name="ElementShortName">C_CHAR_EOP_1[2:0]</obj_property>
         <obj_property name="ObjectShortName">C_CHAR_EOP_1[2:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/C_CHAR_EOP_2" type="array">
         <obj_property name="ElementShortName">C_CHAR_EOP_2[2:0]</obj_property>
         <obj_property name="ObjectShortName">C_CHAR_EOP_2[2:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/C_CHAR_ESC" type="array">
         <obj_property name="ElementShortName">C_CHAR_ESC[2:0]</obj_property>
         <obj_property name="ObjectShortName">C_CHAR_ESC[2:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/C_CHAR_FCC" type="array">
         <obj_property name="ElementShortName">C_CHAR_FCC[2:0]</obj_property>
         <obj_property name="ObjectShortName">C_CHAR_FCC[2:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/clk_x4" type="logic">
         <obj_property name="ElementShortName">clk_x4</obj_property>
         <obj_property name="ObjectShortName">clk_x4</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/state_link" type="array">
         <obj_property name="ElementShortName">state_link[31:0]</obj_property>
         <obj_property name="ObjectShortName">state_link[31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/go_link_STARTED" type="logic">
         <obj_property name="ElementShortName">go_link_STARTED</obj_property>
         <obj_property name="ObjectShortName">go_link_STARTED</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/go_link_RUN" type="logic">
         <obj_property name="ElementShortName">go_link_RUN</obj_property>
         <obj_property name="ObjectShortName">go_link_RUN</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/D_in_edge" type="logic">
         <obj_property name="ElementShortName">D_in_edge</obj_property>
         <obj_property name="ObjectShortName">D_in_edge</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/S_in_edge" type="logic">
         <obj_property name="ElementShortName">S_in_edge</obj_property>
         <obj_property name="ObjectShortName">S_in_edge</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/D_in_safe" type="logic">
         <obj_property name="ElementShortName">D_in_safe</obj_property>
         <obj_property name="ObjectShortName">D_in_safe</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/S_in_safe" type="logic">
         <obj_property name="ElementShortName">S_in_safe</obj_property>
         <obj_property name="ObjectShortName">S_in_safe</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/state_tx" type="array">
         <obj_property name="ElementShortName">state_tx[31:0]</obj_property>
         <obj_property name="ObjectShortName">state_tx[31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/tx_active" type="logic">
         <obj_property name="ElementShortName">tx_active</obj_property>
         <obj_property name="ObjectShortName">tx_active</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/tx_parity" type="logic">
         <obj_property name="ElementShortName">tx_parity</obj_property>
         <obj_property name="ObjectShortName">tx_parity</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/tx_parity_carry" type="logic">
         <obj_property name="ElementShortName">tx_parity_carry</obj_property>
         <obj_property name="ObjectShortName">tx_parity_carry</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/tx_next_must_be_control" type="logic">
         <obj_property name="ElementShortName">tx_next_must_be_control</obj_property>
         <obj_property name="ObjectShortName">tx_next_must_be_control</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/tx_send_null_2" type="logic">
         <obj_property name="ElementShortName">tx_send_null_2</obj_property>
         <obj_property name="ObjectShortName">tx_send_null_2</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/tx_send_data" type="logic">
         <obj_property name="ElementShortName">tx_send_data</obj_property>
         <obj_property name="ObjectShortName">tx_send_data</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/tx_send_fcc" type="logic">
         <obj_property name="ElementShortName">tx_send_fcc</obj_property>
         <obj_property name="ObjectShortName">tx_send_fcc</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/tx_send_esc" type="logic">
         <obj_property name="ElementShortName">tx_send_esc</obj_property>
         <obj_property name="ObjectShortName">tx_send_esc</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/tx_send_eop1" type="logic">
         <obj_property name="ElementShortName">tx_send_eop1</obj_property>
         <obj_property name="ObjectShortName">tx_send_eop1</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/tx_send_eop2" type="logic">
         <obj_property name="ElementShortName">tx_send_eop2</obj_property>
         <obj_property name="ObjectShortName">tx_send_eop2</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/tx_send_eop_done" type="logic">
         <obj_property name="ElementShortName">tx_send_eop_done</obj_property>
         <obj_property name="ObjectShortName">tx_send_eop_done</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/tx_send_fcc_done" type="logic">
         <obj_property name="ElementShortName">tx_send_fcc_done</obj_property>
         <obj_property name="ObjectShortName">tx_send_fcc_done</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/tx_inject_parity_error_control" type="logic">
         <obj_property name="ElementShortName">tx_inject_parity_error_control</obj_property>
         <obj_property name="ObjectShortName">tx_inject_parity_error_control</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/tx_inject_parity_error_data" type="logic">
         <obj_property name="ElementShortName">tx_inject_parity_error_data</obj_property>
         <obj_property name="ObjectShortName">tx_inject_parity_error_data</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/tx_buffer" type="array">
         <obj_property name="ElementShortName">tx_buffer[9:0]</obj_property>
         <obj_property name="ObjectShortName">tx_buffer[9:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/tx_buffer_length" type="array">
         <obj_property name="ElementShortName">tx_buffer_length[31:0]</obj_property>
         <obj_property name="ObjectShortName">tx_buffer_length[31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/tx_bit_count" type="array">
         <obj_property name="ElementShortName">tx_bit_count[31:0]</obj_property>
         <obj_property name="ObjectShortName">tx_bit_count[31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/tx_data" type="array">
         <obj_property name="ElementShortName">tx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">tx_data[7:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/tx_data_taken" type="logic">
         <obj_property name="ElementShortName">tx_data_taken</obj_property>
         <obj_property name="ObjectShortName">tx_data_taken</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/tx_fill_level" type="array">
         <obj_property name="ElementShortName">tx_fill_level[6:0]</obj_property>
         <obj_property name="ObjectShortName">tx_fill_level[6:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/tx_fill_count" type="array">
         <obj_property name="ElementShortName">tx_fill_count[6:0]</obj_property>
         <obj_property name="ObjectShortName">tx_fill_count[6:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/state_rx" type="array">
         <obj_property name="ElementShortName">state_rx[31:0]</obj_property>
         <obj_property name="ObjectShortName">state_rx[31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/D_out_last" type="logic">
         <obj_property name="ElementShortName">D_out_last</obj_property>
         <obj_property name="ObjectShortName">D_out_last</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/rx_buffer" type="array">
         <obj_property name="ElementShortName">rx_buffer[11:0]</obj_property>
         <obj_property name="ObjectShortName">rx_buffer[11:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/rx_found_null" type="logic">
         <obj_property name="ElementShortName">rx_found_null</obj_property>
         <obj_property name="ObjectShortName">rx_found_null</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/rx_found_esc" type="logic">
         <obj_property name="ElementShortName">rx_found_esc</obj_property>
         <obj_property name="ObjectShortName">rx_found_esc</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/rx_found_fcc" type="logic">
         <obj_property name="ElementShortName">rx_found_fcc</obj_property>
         <obj_property name="ObjectShortName">rx_found_fcc</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/rx_found_eop_1" type="logic">
         <obj_property name="ElementShortName">rx_found_eop_1</obj_property>
         <obj_property name="ObjectShortName">rx_found_eop_1</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/rx_found_eop_2" type="logic">
         <obj_property name="ElementShortName">rx_found_eop_2</obj_property>
         <obj_property name="ObjectShortName">rx_found_eop_2</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/rx_found_data" type="logic">
         <obj_property name="ElementShortName">rx_found_data</obj_property>
         <obj_property name="ObjectShortName">rx_found_data</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/rx_char_error" type="logic">
         <obj_property name="ElementShortName">rx_char_error</obj_property>
         <obj_property name="ObjectShortName">rx_char_error</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/rx_parity_error" type="logic">
         <obj_property name="ElementShortName">rx_parity_error</obj_property>
         <obj_property name="ObjectShortName">rx_parity_error</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/rx_null_aligned" type="logic">
         <obj_property name="ElementShortName">rx_null_aligned</obj_property>
         <obj_property name="ObjectShortName">rx_null_aligned</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/rx_bit_count" type="array">
         <obj_property name="ElementShortName">rx_bit_count[31:0]</obj_property>
         <obj_property name="ObjectShortName">rx_bit_count[31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/reset_rx_bit_count" type="logic">
         <obj_property name="ElementShortName">reset_rx_bit_count</obj_property>
         <obj_property name="ObjectShortName">reset_rx_bit_count</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/rx_data" type="array">
         <obj_property name="ElementShortName">rx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">rx_data[7:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/rx_data_valid" type="logic">
         <obj_property name="ElementShortName">rx_data_valid</obj_property>
         <obj_property name="ObjectShortName">rx_data_valid</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/rx_fill_level" type="array">
         <obj_property name="ElementShortName">rx_fill_level[6:0]</obj_property>
         <obj_property name="ObjectShortName">rx_fill_level[6:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/timer" type="array">
         <obj_property name="ElementShortName">timer[31:0]</obj_property>
         <obj_property name="ObjectShortName">timer[31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/reset_timer" type="logic">
         <obj_property name="ElementShortName">reset_timer</obj_property>
         <obj_property name="ObjectShortName">reset_timer</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/bit_freq_ns" type="other">
         <obj_property name="ElementShortName">bit_freq_ns</obj_property>
         <obj_property name="ObjectShortName">bit_freq_ns</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/bit_freq_sample_ns" type="other">
         <obj_property name="ElementShortName">bit_freq_sample_ns</obj_property>
         <obj_property name="ObjectShortName">bit_freq_sample_ns</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/D_in_2" type="logic">
         <obj_property name="ElementShortName">D_in_2</obj_property>
         <obj_property name="ObjectShortName">D_in_2</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/D_in_3" type="logic">
         <obj_property name="ElementShortName">D_in_3</obj_property>
         <obj_property name="ObjectShortName">D_in_3</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/S_in_2" type="logic">
         <obj_property name="ElementShortName">S_in_2</obj_property>
         <obj_property name="ObjectShortName">S_in_2</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/S_in_3" type="logic">
         <obj_property name="ElementShortName">S_in_3</obj_property>
         <obj_property name="ObjectShortName">S_in_3</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/r_data" type="array">
         <obj_property name="ElementShortName">r_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">r_data[7:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/G_LINK_PARITY_IS_ODD" type="array">
         <obj_property name="ElementShortName">G_LINK_PARITY_IS_ODD[31:0]</obj_property>
         <obj_property name="ObjectShortName">G_LINK_PARITY_IS_ODD[31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/G_MAX_BIT_RATE_Mbs" type="array">
         <obj_property name="ElementShortName">G_MAX_BIT_RATE_Mbs[31:0]</obj_property>
         <obj_property name="ObjectShortName">G_MAX_BIT_RATE_Mbs[31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/bfm_ieee1355_2/G_FIFO_ADDR_WIDTH_BITS" type="array">
         <obj_property name="ElementShortName">G_FIFO_ADDR_WIDTH_BITS[31:0]</obj_property>
         <obj_property name="ObjectShortName">G_FIFO_ADDR_WIDTH_BITS[31:0]</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
