// Seed: 2005743447
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri id_6,
    input wor id_7,
    input wor id_8,
    input wire id_9,
    output wand id_10,
    input tri id_11,
    input uwire id_12,
    input uwire id_13,
    input wor id_14,
    input wor id_15,
    input uwire id_16,
    input uwire id_17,
    input tri1 id_18,
    input tri id_19,
    input wand id_20,
    input supply1 id_21,
    input wand id_22,
    output wire id_23
);
  assign id_5 = 1 == id_13 && 1;
endmodule
module module_1 (
    input  tri1 id_0,
    output wire id_1,
    output tri1 id_2
);
  wire id_4;
  module_0(
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2
  );
endmodule
