============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 26 2019  09:21:49 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

      Pin             Type       Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock clk)         launch                                    0 R 
stoch2bin_out
  out_reg[0]/CLK                                0             0 R 
  out_reg[0]/Q      DFFSR             1  1.5   10  +115     115 F 
  drc_bufs180/A                                      +0     115   
  drc_bufs180/Y     BUFX2             3 19.1   25   +50     165 F 
  inc_add_36_16_2/A[0] 
    g151/A                                           +0     165   
    g151/YC         HAX1              1  3.4   20   +55     220 F 
    g150/B                                           +0     220   
    g150/YC         HAX1              1  3.4   20   +50     271 F 
    g149/B                                           +0     271   
    g149/YC         HAX1              1  3.4   20   +50     321 F 
    g148/B                                           +0     321   
    g148/YC         HAX1              1  3.4   20   +50     371 F 
    g147/B                                           +0     371   
    g147/YC         HAX1              1  3.4   20   +50     421 F 
    g146/B                                           +0     421   
    g146/YC         HAX1              1  3.4   20   +50     472 F 
    g145/B                                           +0     472   
    g145/YC         HAX1              1  3.4   20   +50     522 F 
    g144/B                                           +0     522   
    g144/YC         HAX1              1  3.4   20   +50     572 F 
    g143/B                                           +0     572   
    g143/YC         HAX1              1  3.4   20   +50     622 F 
    g142/B                                           +0     622   
    g142/YC         HAX1              1  3.4   20   +50     672 F 
    g141/B                                           +0     672   
    g141/YC         HAX1              1  3.4   20   +50     722 F 
    g140/B                                           +0     722   
    g140/YC         HAX1              1  3.4   20   +50     773 F 
    g139/B                                           +0     773   
    g139/YC         HAX1              1  3.4   20   +50     823 F 
    g138/B                                           +0     823   
    g138/YC         HAX1              1  3.4   20   +50     873 F 
    g137/B                                           +0     873   
    g137/YC         HAX1              1  3.4   20   +50     923 F 
    g136/B                                           +0     923   
    g136/YC         HAX1              1  3.4   20   +50     974 F 
    g135/B                                           +0     974   
    g135/YC         HAX1              1  3.4   20   +50    1024 F 
    g134/B                                           +0    1024   
    g134/YC         HAX1              1  5.0   24   +54    1077 F 
    g133/A                                           +0    1077   
    g133/Y          XOR2X1            1  2.8   45   +36    1114 R 
  inc_add_36_16_2/Z[19] 
  g74/A                                              +0    1114   
  g74/Y             MUX2X1            1  1.5   60   +28    1142 F 
  g64/A                                              +0    1142   
  g64/Y             INVX1             1  2.0    0   +18    1160 R 
  out_reg[19]/D     DFFSR                            +0    1160   
  out_reg[19]/CLK   setup                       0   +70    1230 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                                5000 R 
                    uncertainty                     -50    4950 R 
------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3720ps 
Start-point  : stoch2bin_out/out_reg[0]/CLK
End-point    : stoch2bin_out/out_reg[19]/D
