<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:13:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" OldID="for.inc.load.5," ID="inputseq" BundleName="p0" VarName="input" LoopLoc="/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:13:20" LoopName="VITIS_LOOP_13_1" ParentFunc="read(ap_int&lt;512&gt; const*, hls::stream&lt;ap_int&lt;512&gt;, 0&gt;&amp;, unsigned int)" Length="variable" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:35:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" OldID="for.inc.store.10," ID="outputseq" BundleName="p1" VarName="output" LoopLoc="/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:35:20" LoopName="VITIS_LOOP_35_1" ParentFunc="write(hls::stream&lt;ap_int&lt;512&gt;, 0&gt;&amp;, ap_int&lt;512&gt;*, unsigned int)" Length="variable" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:13:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512" resolution="214-353" ID="inputseq" BundleName="p0" VarName="input" LoopLoc="/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:13:20" LoopName="VITIS_LOOP_13_1" ParentFunc="read(ap_int&lt;512&gt; const*, hls::stream&lt;ap_int&lt;512&gt;, 0&gt;&amp;, unsigned int)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:35:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512" resolution="214-353" ID="outputseq" BundleName="p1" VarName="output" LoopLoc="/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:35:20" LoopName="VITIS_LOOP_35_1" ParentFunc="write(hls::stream&lt;ap_int&lt;512&gt;, 0&gt;&amp;, ap_int&lt;512&gt;*, unsigned int)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:13:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 512 in loop 'VITIS_LOOP_13_1' has been inferred on bundle 'p0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="p0" LoopLoc="/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:13:20" LoopName="VITIS_LOOP_13_1" Length="variable" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:35:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 512 in loop 'VITIS_LOOP_35_1' has been inferred on bundle 'p1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="p1" LoopLoc="/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:35:20" LoopName="VITIS_LOOP_35_1" Length="variable" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

