 1
奈米線電晶體的電路元件模型開發與實現（第二年） 
“Compact nanowire transistor modeling for circuit simulation (2nd year)” 
計畫編號：NSC98-2221-E-197-027-MY2 
執行期間：99 年 08 月 01 日 至 100 年 07 月 31 日 
主持人：江孟學 國立宜蘭大學電子工程學系教授 
I. 中文摘要 
此專題研究計畫主要是以奈米線電晶體架
構為基礎，首先，利用三維數值模擬軟體，建
立奈米線電晶體圓形架構，在符合 ITRS 技術
藍圖的預測尺寸規範下，探討其電晶體在短通
道下，電晶體特性的影響，其模擬成果可做為
奈米線電晶體電路元件模型重要的參考，在電
路元件模型開發上，首先藉由雙閘極電晶體之
數學模型架構對稱型閘極之耦合效應，再進一
步解奈米線電晶體的波松方程式，並利用牛頓
數值方法完成閘極電壓與電晶體通道電位及電
流之計算。 
II. 英文摘要 
In this project, we demonstrate and 
implement a modeling scheme suitable for SPICE 
simulation using Verilog-A. Based on the 
cylindrical 1-D Poisson’s equation, the potential, 
channel charge and current are solved 
semi-numerically. The two and three terminal 
characteristics of CMOS transistors are calibrated 
to 3-D numerical simulation. The modeling 
approach is shown to effectively predict the device 
characteristics in DC. 
III. 雙閘極場效電晶體元件模型之實現 
本次研究之雙閘極電晶體元件模型，其元件模
型架構圖與電流網路圖，分別如 Fig. 1(a)與 Fig. 
1(b)所示，其中，(1)電位計算模組，(2)通道電
流模組，(3)電荷電流計算模組，是為雙閘極場
效電晶體元件模型最基本的模型，而短通道效
應模組與源極與汲極之串聯電阻模組會同時修
正電晶體通道之電位差與電壓差，而有效遷移
率則修正有效電場對於遷移率之關係。 
A. 電位計算模組 
我們假設此電晶體為對稱性的雙閘極電晶
體元件模型，其對稱性的雙閘極電晶體，具備
以下特性：元件兩個閘極金屬功函數(metal work 
function)、閘極高度與絕緣層厚度(gate oxide 
thickness)皆相同，並於兩個閘極加入相同偏壓
(VGS1=VGS2=VGS)，其雙閘極電晶體元件結構與
能帶示意圖，分別如 Fig. 2(a)與 Fig. 2(b)所示。 
假設電晶體通道進入完全空乏區，因此，
可將空乏電荷(depletion charge)忽略，考慮 N 型
MOSFET，且 1kTq 的情況下，只考慮電
子的載子密度，忽略電洞的載子密度，簡化後
波松方程式如式(1)所示[1][2] 
 
kT
Vq
i
si
enq
dx
d 



2
2
   (1) 
其中，q為電子電荷量， si 為矽的介電常數， in
為本質載子濃度，V 為汲極與源極之電位差。
接著將式(1)對電位 與在元件通道位置 x 做兩
次積分，可得到 對V 之間關係式，如(2)式所
示： 
 



 
22
cosln2
2
2
0
0 si
si
ikTVq
s
t
kT
nqe
q
kT

  (2) 
其中，  2sis tx  為通道表面電位，
 3
之總空乏電荷，QD=WLQdep。 
D. 有效遷移率 
從實際元件上，參考文獻[4]說明對於電場
與遷移率相互影響關係，有效遷移率與有效電
場之間的變化，如 Fig. 4 所示，圖中說明有效遷
移率雖然會與摻雜濃度有關，但只會影響最大
遷移率，而在有效電場增大時，遷移率會隨之
下降，因此有效遷移率與反轉層電場之關係式
可表示，如式(10)所示： 
C
eff
eff E
E




0
0    (10) 
在(10)式中，C 為 Fig. 4 上，在圖形上所計算的
斜率，本論文假設為 31 ， 0E 為量測結果所決
定的常數，本論文設為一參數，Eeff 為有效電
場，如式(11)所示： 


  id
si
eff QQE 2
11
    (11) 
其中，Qd 為空乏電荷，Qi 為反轉電荷。因此，
完成通道電流模組中的有效遷移率模組後，當
閘極電場增大時，有效電場也會持續增強，遷
移率也相對減少，即可修正通道電流模組之遷
移率。 
E. 汲極與源極之串聯電阻 
電晶體元件的源極與汲極之區域，會因為
摻雜濃度的多寡，使得電阻值不同，進而影響
電晶體的金屬接點之間的電壓差。但實際上要
計算源極與汲極區域的電阻值是相當複雜，因
此在元件模型，是直接設定源極與汲極的串聯
電阻，為一參數，元件模型其架構如 Fig. 1(b)
所示，其中 Rs為源極之電阻；Rd 為汲極之電阻，
可預測電晶體元件，源極與汲極的摻雜濃度所
產生的電阻會對於電晶體元件的電氣特性之變
化。此模組，可先修正電晶體之間的金屬接點
電壓差後，再代入電位計算模組，進行電晶體
之電位計算。 
F. 短通道效應模組 
在短通道尺寸下，實際元件會產生出短通
道效應(short channel effects；SCEs)，即為持續
微縮元件模型的通道長度時造成的效應，例
如：汲極引致能帶下降 (drain-induced barrier 
lowering ；DIBL) ，次臨界擺幅 (subthreshold 
swing；SS)等現象未考慮進元件模型，因此，短
通道的元件模型是無準確性可言，所以雙閘極
電晶體元件模型必須增加汲極引致能帶下降效
應與次臨界擺幅考慮到雙閘極電晶體元件模
型，我們分別以兩小節說明，(1)汲極引致能帶
下降效應之估算與(2)次臨界斜率之估算。 
<i> 汲極引致能帶下降效應之估算 
當電晶體通道長度縮減至某一尺寸，汲極
與源極之間距離太近，會使得當汲極持續增加
側向電壓，源極位能障高度下降，造成源極流
向汲極之電子大幅增加、次臨界電流增加與臨
界電壓下降，此現象為汲極引致能帶下降
(drain-induced barrier lowering；DIBL)，計算此
現象至元件模型對於短通道條件下是非常重要
的，考慮其在短通道效應條件下的方程式，推
導本元件模型之短通道效應修正模組，則是參
考文獻[5]，首先假設空乏電荷在通道內沒有產
生任何變量(表示在 VDS = 0V 為完全空乏條
件)，因此二維波松方程式可描述隨著空間變動
的電位關係式，如式(12)所示： 
    022 


yx
     (12) 
根據參考文獻[5]，所給定的邊界條件與隨著通
道長度增加而增加的實驗常數 ，如式(13)所
示： 
       DSyDS VLLEVL 22 202   (13) 
汲極引致能帶下降是在電晶體通道進入弱
反轉區時產生，此時通道總電荷皆以空乏電荷
為主，假設為雙閘極電晶體元件模型空乏電荷
之變量為零，而反轉電荷也趨近於零，可假設
  0 yQc ，因此可將汲極引致能帶下降對於表
面電位之變量求得一關係式，再根據參考文獻[5]
可得側向電場對於電晶體通道內部之電位差，
 5
的擬合，其可調參數分別為：閘極金屬功函數、
遷移率、摻雜濃度與汲極和源極串聯電阻等參
數，雙閘極電晶體元件模型在通道長度為
0.18μm 調整後之雙閘極電晶體元件模型擬合參
數，如 Table 1 所示。元件模型特性曲線在在通
道長度為 0.18μm 的擬合順序，首先調整參數完
成擬合 IDS-VGS特性曲線，如 Fig. 9 所示，再利
用同一參數去擬合 IDS-VDS特性曲線，如 Fig. 10
所示，再考慮 Fig. 9 與 Fig. 10 且兩特性曲線皆
為非常接近時，即可完成擬合模擬。 
Table 2 所示，是雙閘極電晶體元件模型在
通道長度為 45nm 調整後之雙閘極電晶體元件
模型擬合參數，如雙閘極電晶體元件模型在通
道長度為 45nm 的 IDS-VGS 特性曲線與 IDS-VDS
特性曲線，分別為 Fig. 11 與 Fig. 12 所示。 
V. Model formulations and modeling 
technique for SiNW 
First, we demonstrate and implement a 
modeling scheme based on the potential   to 
evaluate the channel current characteristic. In 
addition, this model is implemented with 
Verilog-A, which is compatible with SPICE-like 
simulators, that offers flexibility for circuit 
designer [7]. Finally, we demonstrate model 
calibration to TCAD simulation [8]. 
A. Model equations 
For Si-based nMOSFET with undoped 
channel, following gradual channel approximation 
accounting for only mobile charge (electrons), the 
1-D Poisson’s equation is then derived as [9]: 
 
)(,1
2
2
2
Si
ikT
Vq
kT
nqe
q
kT
dr
d
rdr
d

  

 (21) 
where q  is the electronic charge, in  and Si  
are the intrinsic carrier concentration and 
permittivity of silicon, respectively. )(r  is the 
electronic potential and V  is the quasi-Fermi 
potential in y direction as depicted in Fig. 13. 
Fig. 13 shows the cross section of 
symmetrical GAA MOSFET. The boundary 
conditions of the equation (21) are defined as 
follows: 
sRr
rdr
d   

,0
0
   (22) 
where s  is the surface potential, i.e. the 
potential at radius R. 
<i> Potential and charge calculation 
The derived potential of the model plays an 
important role as it is essential in finding channel 
charge and current. According to equation (21) 
with boundary conditions in (22), the potential can 
be expressed as [10][11] 
    




 22 1
8ln
Br
B
q
kTVr 
   (23) 
where B  is the constant related to surface 
potential s  with boundary conditions in (22). 
Furthermore, the electric field can be calculated 
from the potential derivative: 







 21
4
Br
Br
q
kT
dr
d .   (24) 
Following Gauss’s law, we link the electric field to 
bias as 
 
Rr
SissmsGSox dr
dQVC

   (25) 
where sQ  is the channel charge, oxC  is the 
capacitor of the gate oxide, ms  is the work 
function difference between gate and silicon. With 
constant B  in (23) and (24), the formulation of 
sQ  is derived as 
  kTVqSis seRRqkTQ /2242   .   (26) 
For potential evaluation, it is then linked to gate 
voltage. Substituting (26) into (25) yields 
     kTVqoxSismsGS seRRCqkTV /2242  .(27) 
Equation (27) is a function of gate voltage and s  
can be derived by NR iteration method. Afterward 
 7
in TCAD simulation is shown in Fig. 13, where 
the transistor has a gate length (L) of 18 nm, wire 
diameter (D) of 5 nm to 18 nm, gate oxide 
thickness of 0.65 nm, buried oxide of 200 nm, and 
truncated substrate of 30 nm following the ITRS 
roadmap [14]. The channel doping of 1×1015 cm-3 
and source/drain doping of 2×1020 cm-3 are 
assumed. To meet the off leakage current (Ioff) 
constraint in accordance with technology roadmap, 
the work function of the metal gate was adjusted. 
In numerical device simulation, scaled device 
models including Fermi-Dirac statistic, 
drift-diffusion transport and modified local density 
approximation (MLDA) for carrier confinement 
were included [8]. In our study of emerging 
nanowire in sub-45 nm regime. 
B. Analysis characteristics 
Design tradeoff among various factors such 
as short channel effects, substhreshold swing and 
critical gate oxide field can be made within the 
design window of dimensional parameters [15]. 
The substhreshold swing function is shown below: 
)1)(10ln(
ox
g
C
C
q
kTSS     (30) 
where Cox is gate oxide capacitance and Cg is gate 
capacitance such as depletion capacitance Cdm 
estimated from channel depletion width and Cit 
associated with interface trap [16]. SS is limited to 
the ideal case of ln(10)(kT/q) (=60 mV/dec at 
room temperature). Fig. 20 shows C–V 
characteristics of nanowire transistors with 
different diameters. Fig. 21 shows the 
substhreshold slope characteristics versus 
diameter based on (30). The value of Cg is 
extracted from capacitance at threshold and Cox is 
extracted at VDS = 0V and VGS = 1.0V. However, 
in gate-all-around structure as shown in Fig. 13(b), 
the wire channel is covered by the surrounding 
gate electrode, and the oxide capacitance is given 
by 
)ln(
2
r
tr
L
V
QC
ox
ox
g
ox
ox 
    (31) 
where ox  is the dielectric constant of SiO2, r is 
the radius of the cylindrical wire, and tox is the 
thickness of the insulator. In order to understand 
the physical mechanism behind device 
performance, we further look into the 
corresponding 1D electron distribution across the 
wire (along the diameter) for different diameters, 
as illustrated in Fig. 22 at VDS = 50mV and VGS = 
1V. Due to quantum mechanical confinement, 
electron density approaches zero at the boundaries 
(surface). The electron density at the center 
(distance = 0) as result of volume inversion has 
strong dependence on diameter, implying a 
capacitance structure like the ring assumed for 
(31). 
In addition, the behavior of the gate 
capacitance Cg is expected to be strongly 
influenced by quantum effect in ultra scaled 
device. Cg derived from 
1-1-1- )( chox
g
g
g CCV
Q
C 
 (32) 
is based on a serial combination of the two 
capacitors Cox and Cch, the later of which is the 
semiconductor capacitance and is defined as the 
derivative of the charge in the channel (Qch) with 
respect to the surface potential ( s ), and is 
proportional to the density of states at Fermi level. 
Substituting Cg extracted from Fig. 20 in 
strong inversion and threshold into (32) yields, 
where Cg is similar to Cox and Cch as shown in Fig. 
23. The behavior of Cch is expected to be from a 
ring assumed for (31). We further substitute 
electron distribution depth extracted from Fig. 22 
into wire diameter in equation (31) at which the 80 
 9
floating-body effects in SOI CMOS circuits,” 
IEEE Transactions on Electron Devices, vol. 
42, pp. 728-737, 1995. 
[13] D. E. Ward and R. W. Dutton, “A 
charge-oriented model for MOS transistor 
capacitances,” IEEE Journal of Solid-State 
Circuits, vol. SC-13, pp. 703-708, 1978. 
[14] International Technology Roadmap for 
Semiconductors, 2010. 
[15] M.-H. Chiang, C.-Y. Chen, and J.-T. Lin, 
“Advanced MOS Device Design 
Considerations,” in Proc. IEDMS Conf., Nov. 
2009, pp. 1-2. 
[16] K. Majundar, N. Bhat, P. Majhi and R. 
Jammyi, “Effects of Parasitics and Interface 
Traps on Ballistic Nanowire FET in Ultimate 
Quantum Capacitance Limit,” IEEE Tran. 
Electron Device, vol. 57, no. 9, pp. 
2264-2273, Sep. 2010. 
 
dt
dQsi
dt
dQsi
2
1
chI
dt
dQsi
2
1
(a)
(b)  
Fig. 1 (a) 雙閘極場效電晶體元件模型之方塊
圖，(b) 閘極場效電晶體元件模型之電流網路
圖。 
(a)
(b)
 
Fig. 2 (a) 外加汲極偏壓的雙閘極電晶體元件結
構二維示意圖，(b) 雙閘極電晶體元件模型之能
帶示意圖[1]。 
 
 n
n
nn f
f

 '
)3(
)3(
1 
tolerancen 1 tolerancen 1  
Fig. 3. s 與 0 之實根求解流程圖。 
 11
0.0 0.2 0.4 0.6 0.8 1.0
0
20
40
60
80
VGS = 0.7V
V
GS
 = 0.6V
 
 VGS = 0.5V
空心:Synopsys Taurus
實心:HSPICE
 
 
I D
S 
(A
)
VDS (V)
VGS = 1V
 
V
GS
 = 0.9V
 
V
GS
 = 0.8V
 
 
Fig. 10. 在通道長度為 0.18μm，雙閘極場效電
晶體元件模型與 Synopsys Taurus 雙閘極元件擬
合 IDS-VGS 之特性曲線圖。 
0.0 0.2 0.4 0.6 0.8 1.0
10-14
10-12
10-10
10-8
10-6
10-4
10-2
0.0
5.0x10-5
1.0x10-4
1.5x10-4
2.0x10-4
空心:Synopsys Taurus
實心:HSPICE
 
I D
S
 (A
)
VGS (V)
 VDS = 0.05V
 VDS = 1V
 
 
Fig. 11. 在通道長度為 45 nm，雙閘極場效電晶
體元件模型與 Synopsys Taurus 雙閘極元件擬合
IDS-VGS之特性曲線圖。 
0.0 0.2 0.4 0.6 0.8 1.0
0
30
60
90
120
空心:Synopsys Taurus
實心:HSPICE
 
 
I D
S
 (
A
)
VDS (V)
VGS = 0.9V
V
GS
 = 0.8V
VGS = 0.7V 
 
V
GS
 = 0.6V
VGS = 0.5V
 
 
Fig. 12. 在通道長度為 45 nm，雙閘極場效電晶
體元件模型與 Synopsys Taurus 雙閘極元件擬合
IDS-VGS之特性曲線圖。 
r
0
R
Gate
Oxide
Source Drain
Gate
y0
R
Oxide
Substrate
Buried oxide
D
L
tox
Gate
Source
Drain
(a)
(b)
 
Fig. 13. (a) 3-D view and (b) cross-section of 
SiNW(GAA) MOSFET. 
 
Fig. 14. The block chart of the model. 
dt
dQS
2
1
dt
dQS
dt
dQS
2
1
 
Fig. 15. The equivalent network of SiNW model. 
 13
-10 -8 -6 -4 -2 0 2 4 6 8 10
0
2
4
6
8
10
12
14
16
18
20
22
Pe
rc
en
ta
ge
 (%
)
Distance (normalize)
D = 5 nm   D = 6 nm
D = 7 nm   D = 8 nm 
D = 9 nm   D = 10 nm
D = 12 nm D = 14 nm
D = 16 nm D = 18 nm
 
Fig. 22. Simulated electron distributions across the 
wire (between the surfaces at x) for different 
diameters (shown in normalized distance). 
4 6 8 10 12 14 16 18 20
0.0
1.0x10-17
2.0x10-17
3.0x10-17
4.0x10-17
5.0x10-17
 
C
ap
ac
ita
nc
e 
(F
)
Diameter (nm)
 Cg@VGS = VDD
 Cg@VGS = Vt
 
Fig. 23. Simulated capacitance versus diameter for 
nanowire transistors. 
4 6 8 10 12 14 16 18 20
9.0x10-18
1.2x10-17
1.5x10-17
1.8x10-17
2.1x10-17
2.4x10-17
2.7x10-17
3.0x10-17
3.3x10-17
3.6x10-17
 
C
ap
ac
tia
nc
e 
(F
)
Diameter (nm)
 TCAD
 Model
 
Fig. 24. Comparison of TCAD simulation and 
proposed model for gate capacitance. 
 
Table 1. 在通道長度為 0.18μm，雙閘極場效電
晶體元件模型與 Synopsys Taurus 雙閘極場效電
晶體元件擬合參數表 
 
 
 
Table 2. 在通道長度為 45nm，雙閘極場效電晶
體元件模型與 Synopsys Taurus 雙閘極場效電晶
體元件擬合參數表 
 
 
 
 
 
 
 
 
出席國際學術會議心得報告 
                                                             
計畫編號 NSC-98-2221-E-197-027-MY2 
計畫名稱 奈米線電晶體的電路元件模型開發與實現（第 2 年） 
出國人員姓名 
服務機關及職稱 
陳俊佑 
國立中山大學電機工程學系博士生 
會議時間地點 民國九十九年九月二十二日至九月二十四日在日本東京 
會議名稱 2010 固態元件與金屬國際討會議( 2010 International Conference on Solid State Device and Materials ) 
發表論文題目 一個新式設計規範在全空乏奈米場效電晶體( A New Design Window of Fully Depleted Si Nanowire FET ) 
 
一、參加會議經過： 
首先非常感謝國科會提供經費，讓筆者能夠到國外參與國際型的學術研討會- 2010
固態元件與金屬國際研討會議(2010 SSDM)，位在日本東京大學(The University of Tokyo)
研討會議。此次會議的舉辦時間為 2010 年 9 月 22 日至 9 月 22 日。會議為一個非常具有
指標性的固態元件與金屬國際研討會議，已經延續了 42 屆的 SSDM，超過 23 個國家投
稿，總共有 335 篇的口頭報告論文，214 篇的海報論文及 40 篇的最新科技論文，是一個
涵蓋廣泛的國際型研討會在固態元件與金屬間，其中包含:先進矽製程與金屬科學
(Advance Si Processing & Materials Science)、先進連線技術與三維整合科技(Advanced 
Interconnect / 3-D Integration Science)、CMOS 元件與元件物理(CMOS Device / Device 
Physics)、先進記憶體技術(Advanced Memory Technology)、先進線路與系統(Advanced 
Circuits and Systems)、化合物半導體電子元件相關技術(Compound Semiconductor Electron 
Devices and Related Technologies) 、光子元件與光電子整合 (Photonic Device and 
Optoelectronic Integration)、先進金屬整合與單晶成長技術(Advanced Material Synthesis 
and Crystal Growth Technology)、電腦時用元件與金屬應用及物理(Physics and Application 
of Novel Functional Devices and Materials)、有機金屬科技、元件物理及應用(Organic 
Materials Science, Device Physics, and Applications)、微機電與奈米生物系統元件
(Micro/Nano Electromechanical and Bio-System Device) 、 磁 性 半 導 體 金 屬 與 元 件
亞洲國家的研究團隊而言，其發表文章數與出席研究生有許多的國家為中國大陸和南
韓，而台灣所發表的文章報告大多數為老師。最大的原因是因為中國大陸與南韓對於
研究生出席國際會議的補助相當充足及完善，使得多數研究生能夠出席國際會議，與
世界各個頂尖的研究團隊進行經驗的交流以及知識的學習。台灣半導體技術的成果在
國際上屬於領先的地位，並不亞於中國大陸以及南韓，並且國內的研究生非常願意將
自己的成果發表在國際研討會上，以增進台灣與國際之間的交流、拓展研究的領域、
厚植研究的實力，提升台灣在國際上的可見度。此外本次會議攜回的資料有大會議程
與摘要乙冊與論文集隨身碟乙只。 
 
誌謝：本研究感謝國科會計畫補助(計畫編號：NSC-98-2221-E-197-027-MY2)。 
附件: 筆者於此研討會發表之論文。 
2Please send the presentation file for your short oral presentation to the SSDM Secretariat by e‐mail 
(ssdm2010‐abs@intergroup.co.jp) before August 24. Please indicate your paper number and name in the 
title of your e‐mail. The file must be in 3‐page landscape PDF format, and the 1st page must indicate your 
paper title, name of authors and their affiliations only. Because of the limited presentation time, please 
describe clearly and tersely your research objective and results. Kindly refer to the attached sample Short 
Presentation File for your reference. 
 
Authors are requested to post their poster materials from 11:00 to 14:45 on September 23, and to remove 
them from 14:45 to 15:10 on September 23. PLEASE treat your poster materials at your own risk. 
<javascript:goWordLink(%22AT% 22)> Usable space on each poster board will be approximately 900mm 
wide and 1,500mm high.   
 
For details of the program, please refer to the Advance Program that will be sent to you by post in August, 
2010. 
 
SSDM2010 authors are encouraged to submit their original papers on the significant part of their work to 
be presented at SSDM2010 to the Special Issue of Japanese Journal of Applied Physics (JJAP).   
However, short oral presentation by one of the authors is a prerequisite; you are not eligible for submission 
to the JJAP without presentation at the conference. For more information will be available on SSDM 
website at <http://www.ssdm.jp> 
 
We look forward to seeing you at the Conference. 
 
Sincerely yours, 
 
Kazuya Masu 
SSDM2010 Program Committee Chair 
 
SSDM Secretariat 
c/o Inter Group Corp. 
Akasaka‐sanno Square Bldg., 2‐2‐12 Akasaka Minato‐ku, Tokyo 107‐0052, Japan 
TEL: +81‐3‐5549‐6909 
FAX: +81‐3‐5549‐3201 
E‐mail: ssdm2010‐abs@intergroup.co.jp 
http://www.ssdm.jp 
 
 
 
 
 
 
 
Fig. 1 tox versus Wdm design plane for 
conventional bulk MOSFETs. 
4 5 6 7 8 9 10 11
50
60
70
80
90
100
78
79
80
81
82
83
 DIBL
D
IB
L(
m
V
/V
)
Channel doping (x1017) cm-3
 
S
.S
.(m
V
/d
ec
ad
e) S.S.
Fig. 2 Predicted conventional MOSFET 
design plane.
 
Fig. 3 Conventional MOSFET design 
factors.
 
Fig. 4 3-D view of the FinFET transistor 
device where y axis in the direction along 
the channel and x-z surface corresponds to 
the cross section of the wire (not to scale). 
 
Fig. 5 3-D view of Nanowire transistor 
device where y axis in the direction along 
the channel and x-z surface corresponds to 
the cross section of the wire (not to scale).
 
Fig. 6 IDS versus VGS characteristics for 
FinFET and nanowire transistors with same 
channel dimension (Wsi/D) of 5 nm.
 
Fig. 7 DIBL and SS versus Wsi for various 
FinFET transistors. 
 
Fig. 8 Gate capacitance versus VGS for 
FinFET transistors with different Wsi’s.
 
Fig. 9 CV/Ion versus Wsi for various FinFET 
transistors. 
 
Fig. 10 DIBL and SS versus diameter for 
various nanowire transistors. 
 
Fig. 11 Gate capacitance versus VGS for 
nanowire transistors with different D’s.
 
Fig. 12 CV/Ion versus diameter for various 
nanowire transistors. 
 
Fig. 13 CV/Ion versus fin width for various 
FinFET and nanowire transistors. 
 
Fig. 14 Multiple-gate FD SOI MOSFETs 
design factors.
 
Fig. 15 Multiple-gate FD SOI MOSFETs 
design window under acceptable SS (120 
mV/dec) and DIBL (160 mV/V) limits.
 
Fig. 16 Schematic diagram of the nanowire 
transistor capacitances network [19].
 
Fig. 17 3D representation of MG FD SOI 
design window.
的電路，必須具有較低的次臨界擺幅，以同時兼顧低功率消耗與操作速度，而無接面奈米
線場效電晶體在通道維縮時仍具良好短通道效應控制，因此其漏電獲得抑制，並且在低電
壓(0.2 V)操作時，仍具良好的效能。 
 
二、與會心得： 
從參與會議中的技術論文發表及討論可以了解到，目前奈米線場效電晶體已漸漸獲
得重視，各種不同電晶體架構陸續被提出，也因為奈米線場效電晶體具微縮的潛力，獲得
不錯的迴響，然而因無接面奈米線場效電晶體必須以高濃度離子佈植完成通道，與會人士
提出可能的製程變異影響需加以考慮。會議中的受邀報告之一是由 Sematech 發表化合物
半導體在 VLSI 應用的最新發展成果，提出了以化合物半導體應用於低電壓的優勢以及其
未來的實用價值另外柏克萊大學的 Dr. Chenming Hu 也介紹省能源的製作方法，除了以
optical 材料製作內部連接線外，3D IC 也是一種可以減少內部連接線的應用方式。筆者
於發表論文過程期間與不少的專家學者共同討論相關的問題，包括半導體製造技術及
VLSI 應用層面的未來，實獲益匪淺。 
 
三、建議與攜回資料： 
    此次會議在風光明媚的美國加州聖地牙哥舉行，筆者並順道參觀加州大學聖地牙
哥分校，附近除了學術氣息濃厚外，保留相當完整的海岸線，提高了國際人士參與意願，
因與會者眾，提供了很多各相關領域心得交換的機會。此次攜回資料為 IEEE 國際絕緣層
上矽研討會論文集數位資料。 
誌謝：本研究感謝國科會計畫補助(計畫編號：NSC-98-2221-E-197 -027 -MY2)。 
附件: 筆者於此研討會發表之論文。 
Technical Program Chair 
2010 IEEE International SOI Conference  
October 11 -14, 2010 
Catamaran Resort & Spa 
San Diego, CA 
  
Conference:  www.soiconference.org 
Conference Manager:  manager@soiconference.org 
  
Page 2 of 2新信匣: 27 封信 未讀 - mhchiang@niu.edu.tw - 924.7MB (92.4%) - 09/23/2010 08:2...
2010/9/23https://mail.niu.edu.tw/cgi-bin/openwebmail/openwebmail-read.pl?sessionid=mhchian...
  
 
Fig. 10. DIBL and SS versus wire 
diameter for various junctionless and 
conventional nanowire transistors at 
same workfunction (L = 10 nm). 
 
Fig. 12. Ioff versus (a) diameter and (b) channel length 
for various junctionless and conventional nanowires 
at same workfunction (VDD=0.2 V). 
 
Fig. 1. 3-D view of nanowire transistor 
device where y axis is in the direction along 
the channel and x-z surface corresponds to 
the cross section of the wire (not to scale) 
 
Fig. 2. Schematic diagrams of (a) 
conventional and (b) junctionless 
nanowires.
 
Fig. 3. IDS versus VGS characteristics for 
junctionless and conventional nanowire 
transistors at comparable leakage current 
(VDS = 0.8 V).
 
Fig. 8. Ioff versus Ion for junctionless and 
conventional nanowires for same L but 
different diameters (VDD = 0.8 V). 
 
Fig. 5. Cross-sectional electron densities extracted at the center of channel for 
nanowire transistors with D of 8 nm: conventional case at (a) VDS = 0 V and VGS = 0 
V and (b) VDS = 0 V and VGS = 0.8 V and junctionless case at (c) VDS = 0 V and VGS 
= 0 V and (d) VDS = 0 V and VGS = 0.8 V.
 
Fig. 6. CV/Ion versus wire diameter for 
various junctionless and conventional 
nanowires at VDD of 0.8 V. 
 
Fig. 7. CV/Ion versus wire diameter for 
various junctionless and conventional 
nanowires at VDD of 0.2 V. 
 
Fig. 4. DIBL and SS versus wire diameter for 
various junctionless and conventional nanowire 
transistors based on same leakage current. 
 
Fig. 9. Ioff versus Ion for junctionless and 
conventional nanowires for same L but 
different diameters (VDD = 0.2 V).  
Fig. 11. DIBL and SS versus 
channel length for various 
junctionless and conventional 
nanowire transistors at same 
workfunction (D = 6 nm).  
具備高速運算的 CPU，對於 SRAM 的需求量更是重要；目前一單位 SRAM(SRAM cell)多
以六顆電晶體完成(6T-SRAM)，而 SRAM 電路需要有高的讀/寫的靜態雜訊邊界(R/W 
static noise margin, R/W SNM)以及高的寫入邊界(write margin)，因此，電路需要有高標準
的電晶體特性以及匹配，因無接面式奈米線場效電晶體具有較高的臨界電壓，不需透過額
外的離子佈值來達成，我們同時發現奈米線電晶體於製作上所產生的不理想圓形對
SRAM 電路的影響相當有限。 
二、與會心得： 
從與多位與會人士討論問題可以了解到，因傳統單一閘極金氧半場效應電晶體微縮
後所面臨的種種問題也漸漸的浮現，因此，有效的增加電晶體閘極的控制能力，將是一項
可以被實現且有效的相容於現今技術的方法，而多閘極電晶體(multiple-gate MOSFET)具
備有良好的閘極控制能力，可以有效的抑制短通道效應，其中，又以完全包覆式閘極之奈
米線電晶體最具有未來廣泛應用的潛力。近年來，全球投入奈米線電晶體元件之製程、元
件特性模擬與學理推導以及元件模型開發研究論文皆有不斷增加的趨勢，因此，奈米線電
晶體可說是近年來重點研究及被討論的主題之一。會議中的受邀演講之一是由
University of Florida 的 Dr. Jerry Fossum 介紹 SOI 元件模型的歷史與最新發展成
果，他從早期單一閘極 SOI 模型到多閘極電晶體模型一一介紹，如果能善用 SOI 的浮體效
應將有機會將其應用於高效能積體電路設計上。另外許多的論文也討論到多閘極電晶體模
型，透過表面電位的推導將能準確的預測物理特性，在不久的將來多閘極電晶體將逐漸的
成為主流。 
三、建議與攜回資料： 
    此次會議能在美國高度發展城市之一的波士頓舉行，地點具相當的吸引力，也間
接提高參與度，因與會者眾，提供了很多各相關領域心得交換的機會，另外因鄰近麻省理
工學院，筆者也趁機到該校參觀。此次攜回資料為 2011 奈米科技研討會論文集光碟。 
誌謝：本研究感謝國科會計畫補助(計畫編號：NSC-98-2221-E-197 -027 -MY2)。 
附件: 筆者於此研討會發表之論文。 
Variability Study of Silicon Nanowire FETs 
Yi-Bo Liao1, Meng-Hsueh Chiang2, Keunwoo Kim3, and Wei-Chou Hsu1 
1Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, 
Tainan 701, Taiwan 
2Department of Electronic Engineering, National Ilan University, I-Lan 260, Taiwan 
3IBM T. J. Watson Research Center, Yorktown Heights, NY 10598, USA 
E-mail: mhchiang@niu.edu.tw, Tel: +886-3-9357400 ext. 653, Fax: +886-3-936-9507 
 
1 ABSTRACT 
In this work, impact of device variability for silicon 
nanowire FETs is assessed and SRAM design implication is 
presented based on 3-D numerical simulation. Both the 
conventional and junctionless nanowire FETs are shown to 
be sensitive to structural variation whereas the former is 
more tolerable. Both the circular wire and non-circular wire 
cases for feasible SRAM design with a focus on read noise 
margin are included in our study. 
 
Keywords: Nanowire FETs, SRAM, SNM 
2 INTRODUCTION 
(a)
(b)
 
Figure 1: 3-D view of (a) conventional and (b) junctionless 
nanowire FETs. 
Among emerging multiple-gate CMOS devices, Si-
based gate-all-around (GAA) nanowire FETs have drawn 
much of attention due to excellent gate controllability in 
suppressing short-channel effects (SCEs) for ultimate 
device scaling. Based on the circular and gate-around 
structure, the performance could be enhanced significantly, 
as compared with conventional MOS devices [1]-[3]. 
Recently, a junctionless (JL) FET device structure that has 
a homogeneous channel with excellent subthreshold swing 
was demonstrated experimentally [4]. Though the nanowire 
FETs are shown to be promising, the issues associated with 
actual fabrication such as gate coverage and non-circular 
structure should be taken into account. In this paper, we 
analyze the process-variability effect of silicon nanowire 
FETs on SRAM cells at/beyond the 14 nm node using 3-D 
TCAD simulation [5]. 
3 DEVICE STRUCTURE VARIATON 
3.1. Nominal device structure 
 shows the 3-D structure view of the nanowire FET. 
Following the off-state leakage current (Ioff) target below 14 
nm technology node [6], the dimension of the nominal 
device is defined as follows: Lg = 10 nm, D (diameter) = 
Lg/2 = 5 nm, and tox (EOT) = 0.6 nm, with an undoped 
channel in GAA FETs and a highly doped channel (8×1019 
cm-3) in junctionless nanowire FETs.  
Figure 2 shows IDS-VGS characteristics of nominal GAA 
n/p-FETs and junctionless nanowire nFET. Ioff is conformed 
to ITRS by gate work function adjustment. As can be seen, 
nFET and pFET show symmetrical property and nearly 
ideal S.S. whereas the junctionless nanowire nFET shows 
lower on-state current due to more distributed carriers from 
the surface. 
-0.8 -0.6 -0.4 -0.2 0.0 0.2 0.4 0.6 0.8
10-10
10-9
10-8
10-7
10-6
10-5
GAA nMOS
S.S.=67.2(mV/dec)
DIBL=44.2(mV/V)
JL nMOS
S.S.=67.5(mV/dec)
DIBL=61.3(mV/V)
GAA pMOS
S.S.=67.2(mV/dec)
DIBL=47.3(mV/V)
Lg=10nm
D=5nm
nMOS
 GAA @VDS=800mV
 GAA @VDS=50mV
 JL @VDS=800mV
 JL @V
DS
=50mV
I D
S
 (A
)
VGS (V)
pMOS
 GAA @VDS=-800mV
 GAA @V
DS
=-50mV
 
Figure 2: IDS-VGS characteristics of nominal GAA n/p-FETs 
and junctionless nanowire nFET. 
3.2. Nonideal structure 
Accounting for nonideal structure variation, the 
diameter and non-circular (or ellipse) variability are 
modeled with two factors (D and WSi), as shown in . For the 
non-circular case, the height of Si-film (HSi) is fixed and the 
width of Si-film (WSi) could be varied by lithography 
inaccuracy.  
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8
0.0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
RSNM=61.2mV
(D=8nm)
GAA SRAM
 D=2nm
 D=3nm
 D=4nm
 D=5nm
 D=6nm
 D=7nm
 D=8nm
V 3
 (V
)
V2 (V)
RSNM=131.8mV
(D=2nm)
 
Figure 6: Predicted RSNM with different diameters in 
single GAA SRAM. 
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8
0.0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
GAA SRAM
V 3
 (V
)
V2 (V)
 WSi=2nm
 WSi=3nm
 WSi=4nm
 WSi=5nm
 WSi=6nm
 WSi=7nm
 WSi=8nm
 
Figure 7: Predicted RSNM with different body widths in 
single GAA SRAM. 
4.2. Novel SRAM 
In nominal cases, by using JL FETs for M5 and M6 in 
the novel SRAM cell, RSNM is dramatically improved 
from 89.4 mV of conventional design to 141.2 mV because 
of higher resistivity of JL FET as compared with  that of 
nominal GAA FET. However, as shown in  and , due to 
higher Ion/Ioff, RSNM with JL FETs is significantly 
improved when D and WSi are reduced. In addition, impact 
of WSi variation is not as severe as that of D variation. Note 
that the design with JL FET is very sensitive to siliocn 
variation. Hence, the novel SRAM may need special care 
when dealing with variation issue even though it is 
advantageous in RSNM. 
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8
0.0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
GAA-JL SRAM
 D=2nm
 D=3nm
 D=4nm
 D=5nm
 D=6nm
 D=7nm
 D=8nm
V 3
 (V
)
V2 (V)  
Figure 8: Predicted RSNM with different diameters in 
single GAA-JL SRAM. 
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8
0.0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
V 3
 (V
)
V2 (V)
 WSi=2nm
 WSi=3nm
 WSi=4nm
 WSi=5nm
 WSi=6nm
 WSi=7nm
 WSi=8nm
GAA-JL SRAM
 
Figure 9: Predicted RSNM with different body widths in 
single GAA-JL SRAM. 
4.3. Analysis and discussion 
Figure 10 compares RSNM extracted from Figures 6-9. 
Again, though the variability tolerance is low for the novel 
scheme, it has a great advantage in RSNM for both ideal 
circular and non-ideal (practical) wire geometry. Note that 
the devices are optimized in D = 5 nm and WSi = 5 nm.  As 
D is larger than 7 nm, RSNM of the novel design could be 
lower due to more SCEs. Interestingly, even though non-
circular structure is inevitable from process variation [8], 
the sensitivity of RSNM for the case (i.e. different HSi and 
WSi) is less than the ideal-case counterpart (i.e. different D). 
 
國科會補助計畫衍生研發成果推廣資料表
日期:2011/10/24
國科會補助計畫
計畫名稱: 奈米線電晶體的電路元件模型開發與實現
計畫主持人: 江孟學
計畫編號: 98-2221-E-197-027-MY2 學門領域: 固態電子
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
透過國科會計畫專題計畫的執行，拓展至國際產學合作，期間曾與美國 IBM 工
程師合作發表論文。 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
