ISim log file
Running: D:\coding\CO\Verilog\P5\tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/coding/CO/Verilog/P5/tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/coding/CO/Verilog/P5/mips.v" Line 132.  For instance uut/mem_wb/, width 5 of formal port nA3 is not equal to width 32 of actual signal mem_wb_nA3.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
@00003000: $28 <= 00000000
@00003004: $29 <= 00000000
@0000300c: $ 1 <= 00000001
@00003010: $ 2 <= 00000002
@00003014: $ 3 <= 00000003
@00003018: $ 4 <= 00000004
@0000301c: $ 5 <= 00000005
@00003020: $ 6 <= 00000006
@00003024: $ 7 <= 00000007
@00003028: $ 8 <= 00000008
@0000302c: $ 9 <= 00000009
@00003030: $10 <= 0000000a
@00003034: $11 <= 0000000b
@00003038: $12 <= 0000000c
@0000303c: $13 <= 0000000d
@00003040: $14 <= 0000000e
@00003044: $15 <= 0000000f
@00003048: $16 <= 00000010
@0000304c: $17 <= 00000011
@00003050: $18 <= 00000012
@00003054: $19 <= 00000013
@00003058: $20 <= 00000014
@0000305c: $21 <= 00000015
@00003060: $22 <= 00000016
@00003064: $23 <= 00000017
@00003068: $24 <= 00000018
@0000306c: $25 <= 00000019
@00003070: $26 <= 0000001a
@00003074: $27 <= 0000001b
@00003078: $28 <= 0000001c
@0000307c: $29 <= 0000001d
@00003080: $30 <= 0000001e
@00003084: $31 <= 0000001f
@00003088: $ 1 <= 00000001
@0000308c: *00000004 <= 00000001
@00003090: *00000008 <= 00000001
@00003094: *0000000c <= 00000001
@00003098: *00000010 <= 00000001
@0000309c: *00000014 <= 00000001
@000030a0: *00000018 <= 00000001
@000030a4: *0000001c <= 00000001
@000030a8: *00000020 <= 00000001
@000030ac: *00000024 <= 00000001
@000030b0: *00000028 <= 00000001
@000030b4: *0000002c <= 00000001
@000030b8: *00000030 <= 00000001
@000030bc: *00000034 <= 00000001
@000030c0: *00000038 <= 00000001
@000030c4: *0000003c <= 00000001
@000030c8: *00000040 <= 00000001
@000030cc: *00000044 <= 00000001
@000030d0: *00000048 <= 00000001
@000030d4: *0000004c <= 00000001
@000030d8: *00000050 <= 00000001
@000030dc: *00000054 <= 00000001
@000030e0: *00000058 <= 00000001
@000030e4: *0000005c <= 00000001
@000030e8: *00000060 <= 00000001
@000030ec: *00000064 <= 00000001
@000030f0: *00000068 <= 00000001
@000030f4: *0000006c <= 00000001
@000030f8: *00000070 <= 00000001
@000030fc: *00000074 <= 00000001
@00003100: *00000078 <= 00000001
@00003104: *0000007c <= 00000001
@00003108: $ 1 <= 00000001
@0000310c: *00000000 <= 00000001
@00003110: $ 2 <= 00000001
@00003114: $ 3 <= 00000001
@00003118: $ 4 <= 00000001
@0000311c: $ 5 <= 00000001
@00003120: $ 6 <= 00000001
@00003124: $ 7 <= 00000001
@00003128: $ 8 <= 00000001
@0000312c: $ 9 <= 00000001
@00003130: $10 <= 00000001
@00003134: $11 <= 00000001
@00003138: $12 <= 00000001
@0000313c: $13 <= 00000001
@00003140: $14 <= 00000001
@00003144: $15 <= 00000001
@00003148: $16 <= 00000001
@0000314c: $17 <= 00000001
@00003150: $18 <= 00000001
@00003154: $19 <= 00000001
