
Paso 1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a2c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08002aec  08002aec  00012aec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002b68  08002b68  00012b68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002b6c  08002b6c  00012b6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000c8  20000000  08002b70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000118  200000c8  08002c38  000200c8  2**2
                  ALLOC
  7 ._user_heap_stack 00001800  200001e0  08002c38  000201e0  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000df42  00000000  00000000  000200f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002125  00000000  00000000  0002e032  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000778  00000000  00000000  00030158  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000680  00000000  00000000  000308d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00003dc4  00000000  00000000  00030f50  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000254c  00000000  00000000  00034d14  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00037260  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001a08  00000000  00000000  000372dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000c8 	.word	0x200000c8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002ad4 	.word	0x08002ad4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000cc 	.word	0x200000cc
 8000104:	08002ad4 	.word	0x08002ad4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	; 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	; 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000408:	4b07      	ldr	r3, [pc, #28]	; (8000428 <HAL_Init+0x24>)
 800040a:	4a07      	ldr	r2, [pc, #28]	; (8000428 <HAL_Init+0x24>)
 800040c:	6812      	ldr	r2, [r2, #0]
 800040e:	2110      	movs	r1, #16
 8000410:	430a      	orrs	r2, r1
 8000412:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f809 	bl	800042c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800041a:	f002 f8fd 	bl	8002618 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800041e:	2300      	movs	r3, #0
}
 8000420:	0018      	movs	r0, r3
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	40022000 	.word	0x40022000

0800042c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000434:	f000 ffc0 	bl	80013b8 <HAL_RCC_GetHCLKFreq>
 8000438:	0002      	movs	r2, r0
 800043a:	23fa      	movs	r3, #250	; 0xfa
 800043c:	0099      	lsls	r1, r3, #2
 800043e:	0010      	movs	r0, r2
 8000440:	f7ff fe6a 	bl	8000118 <__udivsi3>
 8000444:	0003      	movs	r3, r0
 8000446:	0018      	movs	r0, r3
 8000448:	f000 f90e 	bl	8000668 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800044c:	6879      	ldr	r1, [r7, #4]
 800044e:	2301      	movs	r3, #1
 8000450:	425b      	negs	r3, r3
 8000452:	2200      	movs	r2, #0
 8000454:	0018      	movs	r0, r3
 8000456:	f000 f8e1 	bl	800061c <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 800045a:	2300      	movs	r3, #0
}
 800045c:	0018      	movs	r0, r3
 800045e:	46bd      	mov	sp, r7
 8000460:	b002      	add	sp, #8
 8000462:	bd80      	pop	{r7, pc}

08000464 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0
  uwTick++;
 8000468:	4b03      	ldr	r3, [pc, #12]	; (8000478 <HAL_IncTick+0x14>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	1c5a      	adds	r2, r3, #1
 800046e:	4b02      	ldr	r3, [pc, #8]	; (8000478 <HAL_IncTick+0x14>)
 8000470:	601a      	str	r2, [r3, #0]
}
 8000472:	46c0      	nop			; (mov r8, r8)
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}
 8000478:	20000168 	.word	0x20000168

0800047c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	af00      	add	r7, sp, #0
  return uwTick;
 8000480:	4b02      	ldr	r3, [pc, #8]	; (800048c <HAL_GetTick+0x10>)
 8000482:	681b      	ldr	r3, [r3, #0]
}
 8000484:	0018      	movs	r0, r3
 8000486:	46bd      	mov	sp, r7
 8000488:	bd80      	pop	{r7, pc}
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	20000168 	.word	0x20000168

08000490 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b084      	sub	sp, #16
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000498:	f7ff fff0 	bl	800047c <HAL_GetTick>
 800049c:	0003      	movs	r3, r0
 800049e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	3301      	adds	r3, #1
 80004a8:	d002      	beq.n	80004b0 <HAL_Delay+0x20>
  {
     wait++;
 80004aa:	68fb      	ldr	r3, [r7, #12]
 80004ac:	3301      	adds	r3, #1
 80004ae:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80004b0:	46c0      	nop			; (mov r8, r8)
 80004b2:	f7ff ffe3 	bl	800047c <HAL_GetTick>
 80004b6:	0002      	movs	r2, r0
 80004b8:	68bb      	ldr	r3, [r7, #8]
 80004ba:	1ad2      	subs	r2, r2, r3
 80004bc:	68fb      	ldr	r3, [r7, #12]
 80004be:	429a      	cmp	r2, r3
 80004c0:	d3f7      	bcc.n	80004b2 <HAL_Delay+0x22>
  {
  }
}
 80004c2:	46c0      	nop			; (mov r8, r8)
 80004c4:	46bd      	mov	sp, r7
 80004c6:	b004      	add	sp, #16
 80004c8:	bd80      	pop	{r7, pc}
	...

080004cc <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	0002      	movs	r2, r0
 80004d4:	1dfb      	adds	r3, r7, #7
 80004d6:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80004d8:	4b06      	ldr	r3, [pc, #24]	; (80004f4 <NVIC_EnableIRQ+0x28>)
 80004da:	1dfa      	adds	r2, r7, #7
 80004dc:	7812      	ldrb	r2, [r2, #0]
 80004de:	0011      	movs	r1, r2
 80004e0:	221f      	movs	r2, #31
 80004e2:	400a      	ands	r2, r1
 80004e4:	2101      	movs	r1, #1
 80004e6:	4091      	lsls	r1, r2
 80004e8:	000a      	movs	r2, r1
 80004ea:	601a      	str	r2, [r3, #0]
}
 80004ec:	46c0      	nop			; (mov r8, r8)
 80004ee:	46bd      	mov	sp, r7
 80004f0:	b002      	add	sp, #8
 80004f2:	bd80      	pop	{r7, pc}
 80004f4:	e000e100 	.word	0xe000e100

080004f8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80004f8:	b5b0      	push	{r4, r5, r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	0002      	movs	r2, r0
 8000500:	6039      	str	r1, [r7, #0]
 8000502:	1dfb      	adds	r3, r7, #7
 8000504:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8000506:	1dfb      	adds	r3, r7, #7
 8000508:	781b      	ldrb	r3, [r3, #0]
 800050a:	2b7f      	cmp	r3, #127	; 0x7f
 800050c:	d932      	bls.n	8000574 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800050e:	4c2f      	ldr	r4, [pc, #188]	; (80005cc <NVIC_SetPriority+0xd4>)
 8000510:	1dfb      	adds	r3, r7, #7
 8000512:	781b      	ldrb	r3, [r3, #0]
 8000514:	001a      	movs	r2, r3
 8000516:	230f      	movs	r3, #15
 8000518:	4013      	ands	r3, r2
 800051a:	3b08      	subs	r3, #8
 800051c:	0899      	lsrs	r1, r3, #2
 800051e:	4a2b      	ldr	r2, [pc, #172]	; (80005cc <NVIC_SetPriority+0xd4>)
 8000520:	1dfb      	adds	r3, r7, #7
 8000522:	781b      	ldrb	r3, [r3, #0]
 8000524:	0018      	movs	r0, r3
 8000526:	230f      	movs	r3, #15
 8000528:	4003      	ands	r3, r0
 800052a:	3b08      	subs	r3, #8
 800052c:	089b      	lsrs	r3, r3, #2
 800052e:	3306      	adds	r3, #6
 8000530:	009b      	lsls	r3, r3, #2
 8000532:	18d3      	adds	r3, r2, r3
 8000534:	3304      	adds	r3, #4
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	1dfa      	adds	r2, r7, #7
 800053a:	7812      	ldrb	r2, [r2, #0]
 800053c:	0010      	movs	r0, r2
 800053e:	2203      	movs	r2, #3
 8000540:	4002      	ands	r2, r0
 8000542:	00d2      	lsls	r2, r2, #3
 8000544:	20ff      	movs	r0, #255	; 0xff
 8000546:	4090      	lsls	r0, r2
 8000548:	0002      	movs	r2, r0
 800054a:	43d2      	mvns	r2, r2
 800054c:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800054e:	683b      	ldr	r3, [r7, #0]
 8000550:	019b      	lsls	r3, r3, #6
 8000552:	20ff      	movs	r0, #255	; 0xff
 8000554:	4018      	ands	r0, r3
 8000556:	1dfb      	adds	r3, r7, #7
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	001d      	movs	r5, r3
 800055c:	2303      	movs	r3, #3
 800055e:	402b      	ands	r3, r5
 8000560:	00db      	lsls	r3, r3, #3
 8000562:	4098      	lsls	r0, r3
 8000564:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000566:	431a      	orrs	r2, r3
 8000568:	1d8b      	adds	r3, r1, #6
 800056a:	009b      	lsls	r3, r3, #2
 800056c:	18e3      	adds	r3, r4, r3
 800056e:	3304      	adds	r3, #4
 8000570:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000572:	e027      	b.n	80005c4 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000574:	4c16      	ldr	r4, [pc, #88]	; (80005d0 <NVIC_SetPriority+0xd8>)
 8000576:	1dfb      	adds	r3, r7, #7
 8000578:	781b      	ldrb	r3, [r3, #0]
 800057a:	b25b      	sxtb	r3, r3
 800057c:	089b      	lsrs	r3, r3, #2
 800057e:	4914      	ldr	r1, [pc, #80]	; (80005d0 <NVIC_SetPriority+0xd8>)
 8000580:	1dfa      	adds	r2, r7, #7
 8000582:	7812      	ldrb	r2, [r2, #0]
 8000584:	b252      	sxtb	r2, r2
 8000586:	0892      	lsrs	r2, r2, #2
 8000588:	32c0      	adds	r2, #192	; 0xc0
 800058a:	0092      	lsls	r2, r2, #2
 800058c:	5852      	ldr	r2, [r2, r1]
 800058e:	1df9      	adds	r1, r7, #7
 8000590:	7809      	ldrb	r1, [r1, #0]
 8000592:	0008      	movs	r0, r1
 8000594:	2103      	movs	r1, #3
 8000596:	4001      	ands	r1, r0
 8000598:	00c9      	lsls	r1, r1, #3
 800059a:	20ff      	movs	r0, #255	; 0xff
 800059c:	4088      	lsls	r0, r1
 800059e:	0001      	movs	r1, r0
 80005a0:	43c9      	mvns	r1, r1
 80005a2:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80005a4:	683a      	ldr	r2, [r7, #0]
 80005a6:	0192      	lsls	r2, r2, #6
 80005a8:	20ff      	movs	r0, #255	; 0xff
 80005aa:	4010      	ands	r0, r2
 80005ac:	1dfa      	adds	r2, r7, #7
 80005ae:	7812      	ldrb	r2, [r2, #0]
 80005b0:	0015      	movs	r5, r2
 80005b2:	2203      	movs	r2, #3
 80005b4:	402a      	ands	r2, r5
 80005b6:	00d2      	lsls	r2, r2, #3
 80005b8:	4090      	lsls	r0, r2
 80005ba:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80005bc:	430a      	orrs	r2, r1
 80005be:	33c0      	adds	r3, #192	; 0xc0
 80005c0:	009b      	lsls	r3, r3, #2
 80005c2:	511a      	str	r2, [r3, r4]
}
 80005c4:	46c0      	nop			; (mov r8, r8)
 80005c6:	46bd      	mov	sp, r7
 80005c8:	b002      	add	sp, #8
 80005ca:	bdb0      	pop	{r4, r5, r7, pc}
 80005cc:	e000ed00 	.word	0xe000ed00
 80005d0:	e000e100 	.word	0xe000e100

080005d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	3b01      	subs	r3, #1
 80005e0:	4a0c      	ldr	r2, [pc, #48]	; (8000614 <SysTick_Config+0x40>)
 80005e2:	4293      	cmp	r3, r2
 80005e4:	d901      	bls.n	80005ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80005e6:	2301      	movs	r3, #1
 80005e8:	e010      	b.n	800060c <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005ea:	4b0b      	ldr	r3, [pc, #44]	; (8000618 <SysTick_Config+0x44>)
 80005ec:	687a      	ldr	r2, [r7, #4]
 80005ee:	3a01      	subs	r2, #1
 80005f0:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80005f2:	2301      	movs	r3, #1
 80005f4:	425b      	negs	r3, r3
 80005f6:	2103      	movs	r1, #3
 80005f8:	0018      	movs	r0, r3
 80005fa:	f7ff ff7d 	bl	80004f8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005fe:	4b06      	ldr	r3, [pc, #24]	; (8000618 <SysTick_Config+0x44>)
 8000600:	2200      	movs	r2, #0
 8000602:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000604:	4b04      	ldr	r3, [pc, #16]	; (8000618 <SysTick_Config+0x44>)
 8000606:	2207      	movs	r2, #7
 8000608:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800060a:	2300      	movs	r3, #0
}
 800060c:	0018      	movs	r0, r3
 800060e:	46bd      	mov	sp, r7
 8000610:	b002      	add	sp, #8
 8000612:	bd80      	pop	{r7, pc}
 8000614:	00ffffff 	.word	0x00ffffff
 8000618:	e000e010 	.word	0xe000e010

0800061c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800061c:	b580      	push	{r7, lr}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0
 8000622:	60b9      	str	r1, [r7, #8]
 8000624:	607a      	str	r2, [r7, #4]
 8000626:	230f      	movs	r3, #15
 8000628:	18fb      	adds	r3, r7, r3
 800062a:	1c02      	adds	r2, r0, #0
 800062c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800062e:	68ba      	ldr	r2, [r7, #8]
 8000630:	230f      	movs	r3, #15
 8000632:	18fb      	adds	r3, r7, r3
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	b25b      	sxtb	r3, r3
 8000638:	0011      	movs	r1, r2
 800063a:	0018      	movs	r0, r3
 800063c:	f7ff ff5c 	bl	80004f8 <NVIC_SetPriority>
}
 8000640:	46c0      	nop			; (mov r8, r8)
 8000642:	46bd      	mov	sp, r7
 8000644:	b004      	add	sp, #16
 8000646:	bd80      	pop	{r7, pc}

08000648 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	0002      	movs	r2, r0
 8000650:	1dfb      	adds	r3, r7, #7
 8000652:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000654:	1dfb      	adds	r3, r7, #7
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	b25b      	sxtb	r3, r3
 800065a:	0018      	movs	r0, r3
 800065c:	f7ff ff36 	bl	80004cc <NVIC_EnableIRQ>
}
 8000660:	46c0      	nop			; (mov r8, r8)
 8000662:	46bd      	mov	sp, r7
 8000664:	b002      	add	sp, #8
 8000666:	bd80      	pop	{r7, pc}

08000668 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b082      	sub	sp, #8
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	0018      	movs	r0, r3
 8000674:	f7ff ffae 	bl	80005d4 <SysTick_Config>
 8000678:	0003      	movs	r3, r0
}
 800067a:	0018      	movs	r0, r3
 800067c:	46bd      	mov	sp, r7
 800067e:	b002      	add	sp, #8
 8000680:	bd80      	pop	{r7, pc}
	...

08000684 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000684:	b580      	push	{r7, lr}
 8000686:	b086      	sub	sp, #24
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
 800068c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800068e:	2300      	movs	r3, #0
 8000690:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000692:	2300      	movs	r3, #0
 8000694:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000696:	2300      	movs	r3, #0
 8000698:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800069a:	e155      	b.n	8000948 <HAL_GPIO_Init+0x2c4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800069c:	683b      	ldr	r3, [r7, #0]
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	2101      	movs	r1, #1
 80006a2:	697a      	ldr	r2, [r7, #20]
 80006a4:	4091      	lsls	r1, r2
 80006a6:	000a      	movs	r2, r1
 80006a8:	4013      	ands	r3, r2
 80006aa:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d100      	bne.n	80006b4 <HAL_GPIO_Init+0x30>
 80006b2:	e146      	b.n	8000942 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80006b4:	683b      	ldr	r3, [r7, #0]
 80006b6:	685b      	ldr	r3, [r3, #4]
 80006b8:	2b02      	cmp	r3, #2
 80006ba:	d003      	beq.n	80006c4 <HAL_GPIO_Init+0x40>
 80006bc:	683b      	ldr	r3, [r7, #0]
 80006be:	685b      	ldr	r3, [r3, #4]
 80006c0:	2b12      	cmp	r3, #18
 80006c2:	d123      	bne.n	800070c <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 80006c4:	697b      	ldr	r3, [r7, #20]
 80006c6:	08da      	lsrs	r2, r3, #3
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	3208      	adds	r2, #8
 80006cc:	0092      	lsls	r2, r2, #2
 80006ce:	58d3      	ldr	r3, [r2, r3]
 80006d0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80006d2:	697b      	ldr	r3, [r7, #20]
 80006d4:	2207      	movs	r2, #7
 80006d6:	4013      	ands	r3, r2
 80006d8:	009b      	lsls	r3, r3, #2
 80006da:	220f      	movs	r2, #15
 80006dc:	409a      	lsls	r2, r3
 80006de:	0013      	movs	r3, r2
 80006e0:	43da      	mvns	r2, r3
 80006e2:	693b      	ldr	r3, [r7, #16]
 80006e4:	4013      	ands	r3, r2
 80006e6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 80006e8:	683b      	ldr	r3, [r7, #0]
 80006ea:	691a      	ldr	r2, [r3, #16]
 80006ec:	697b      	ldr	r3, [r7, #20]
 80006ee:	2107      	movs	r1, #7
 80006f0:	400b      	ands	r3, r1
 80006f2:	009b      	lsls	r3, r3, #2
 80006f4:	409a      	lsls	r2, r3
 80006f6:	0013      	movs	r3, r2
 80006f8:	693a      	ldr	r2, [r7, #16]
 80006fa:	4313      	orrs	r3, r2
 80006fc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80006fe:	697b      	ldr	r3, [r7, #20]
 8000700:	08da      	lsrs	r2, r3, #3
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	3208      	adds	r2, #8
 8000706:	0092      	lsls	r2, r2, #2
 8000708:	6939      	ldr	r1, [r7, #16]
 800070a:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000712:	697b      	ldr	r3, [r7, #20]
 8000714:	005b      	lsls	r3, r3, #1
 8000716:	2203      	movs	r2, #3
 8000718:	409a      	lsls	r2, r3
 800071a:	0013      	movs	r3, r2
 800071c:	43da      	mvns	r2, r3
 800071e:	693b      	ldr	r3, [r7, #16]
 8000720:	4013      	ands	r3, r2
 8000722:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000724:	683b      	ldr	r3, [r7, #0]
 8000726:	685b      	ldr	r3, [r3, #4]
 8000728:	2203      	movs	r2, #3
 800072a:	401a      	ands	r2, r3
 800072c:	697b      	ldr	r3, [r7, #20]
 800072e:	005b      	lsls	r3, r3, #1
 8000730:	409a      	lsls	r2, r3
 8000732:	0013      	movs	r3, r2
 8000734:	693a      	ldr	r2, [r7, #16]
 8000736:	4313      	orrs	r3, r2
 8000738:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	693a      	ldr	r2, [r7, #16]
 800073e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000740:	683b      	ldr	r3, [r7, #0]
 8000742:	685b      	ldr	r3, [r3, #4]
 8000744:	2b01      	cmp	r3, #1
 8000746:	d00b      	beq.n	8000760 <HAL_GPIO_Init+0xdc>
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	685b      	ldr	r3, [r3, #4]
 800074c:	2b02      	cmp	r3, #2
 800074e:	d007      	beq.n	8000760 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000750:	683b      	ldr	r3, [r7, #0]
 8000752:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000754:	2b11      	cmp	r3, #17
 8000756:	d003      	beq.n	8000760 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000758:	683b      	ldr	r3, [r7, #0]
 800075a:	685b      	ldr	r3, [r3, #4]
 800075c:	2b12      	cmp	r3, #18
 800075e:	d130      	bne.n	80007c2 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	689b      	ldr	r3, [r3, #8]
 8000764:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000766:	697b      	ldr	r3, [r7, #20]
 8000768:	005b      	lsls	r3, r3, #1
 800076a:	2203      	movs	r2, #3
 800076c:	409a      	lsls	r2, r3
 800076e:	0013      	movs	r3, r2
 8000770:	43da      	mvns	r2, r3
 8000772:	693b      	ldr	r3, [r7, #16]
 8000774:	4013      	ands	r3, r2
 8000776:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000778:	683b      	ldr	r3, [r7, #0]
 800077a:	68da      	ldr	r2, [r3, #12]
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	005b      	lsls	r3, r3, #1
 8000780:	409a      	lsls	r2, r3
 8000782:	0013      	movs	r3, r2
 8000784:	693a      	ldr	r2, [r7, #16]
 8000786:	4313      	orrs	r3, r2
 8000788:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	693a      	ldr	r2, [r7, #16]
 800078e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	685b      	ldr	r3, [r3, #4]
 8000794:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000796:	2201      	movs	r2, #1
 8000798:	697b      	ldr	r3, [r7, #20]
 800079a:	409a      	lsls	r2, r3
 800079c:	0013      	movs	r3, r2
 800079e:	43da      	mvns	r2, r3
 80007a0:	693b      	ldr	r3, [r7, #16]
 80007a2:	4013      	ands	r3, r2
 80007a4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80007a6:	683b      	ldr	r3, [r7, #0]
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	091b      	lsrs	r3, r3, #4
 80007ac:	2201      	movs	r2, #1
 80007ae:	401a      	ands	r2, r3
 80007b0:	697b      	ldr	r3, [r7, #20]
 80007b2:	409a      	lsls	r2, r3
 80007b4:	0013      	movs	r3, r2
 80007b6:	693a      	ldr	r2, [r7, #16]
 80007b8:	4313      	orrs	r3, r2
 80007ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	693a      	ldr	r2, [r7, #16]
 80007c0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	68db      	ldr	r3, [r3, #12]
 80007c6:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	005b      	lsls	r3, r3, #1
 80007cc:	2203      	movs	r2, #3
 80007ce:	409a      	lsls	r2, r3
 80007d0:	0013      	movs	r3, r2
 80007d2:	43da      	mvns	r2, r3
 80007d4:	693b      	ldr	r3, [r7, #16]
 80007d6:	4013      	ands	r3, r2
 80007d8:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80007da:	683b      	ldr	r3, [r7, #0]
 80007dc:	689a      	ldr	r2, [r3, #8]
 80007de:	697b      	ldr	r3, [r7, #20]
 80007e0:	005b      	lsls	r3, r3, #1
 80007e2:	409a      	lsls	r2, r3
 80007e4:	0013      	movs	r3, r2
 80007e6:	693a      	ldr	r2, [r7, #16]
 80007e8:	4313      	orrs	r3, r2
 80007ea:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	693a      	ldr	r2, [r7, #16]
 80007f0:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	685a      	ldr	r2, [r3, #4]
 80007f6:	2380      	movs	r3, #128	; 0x80
 80007f8:	055b      	lsls	r3, r3, #21
 80007fa:	4013      	ands	r3, r2
 80007fc:	d100      	bne.n	8000800 <HAL_GPIO_Init+0x17c>
 80007fe:	e0a0      	b.n	8000942 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000800:	4b57      	ldr	r3, [pc, #348]	; (8000960 <HAL_GPIO_Init+0x2dc>)
 8000802:	4a57      	ldr	r2, [pc, #348]	; (8000960 <HAL_GPIO_Init+0x2dc>)
 8000804:	6992      	ldr	r2, [r2, #24]
 8000806:	2101      	movs	r1, #1
 8000808:	430a      	orrs	r2, r1
 800080a:	619a      	str	r2, [r3, #24]
 800080c:	4b54      	ldr	r3, [pc, #336]	; (8000960 <HAL_GPIO_Init+0x2dc>)
 800080e:	699b      	ldr	r3, [r3, #24]
 8000810:	2201      	movs	r2, #1
 8000812:	4013      	ands	r3, r2
 8000814:	60bb      	str	r3, [r7, #8]
 8000816:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 8000818:	4a52      	ldr	r2, [pc, #328]	; (8000964 <HAL_GPIO_Init+0x2e0>)
 800081a:	697b      	ldr	r3, [r7, #20]
 800081c:	089b      	lsrs	r3, r3, #2
 800081e:	3302      	adds	r3, #2
 8000820:	009b      	lsls	r3, r3, #2
 8000822:	589b      	ldr	r3, [r3, r2]
 8000824:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000826:	697b      	ldr	r3, [r7, #20]
 8000828:	2203      	movs	r2, #3
 800082a:	4013      	ands	r3, r2
 800082c:	009b      	lsls	r3, r3, #2
 800082e:	220f      	movs	r2, #15
 8000830:	409a      	lsls	r2, r3
 8000832:	0013      	movs	r3, r2
 8000834:	43da      	mvns	r2, r3
 8000836:	693b      	ldr	r3, [r7, #16]
 8000838:	4013      	ands	r3, r2
 800083a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800083c:	687a      	ldr	r2, [r7, #4]
 800083e:	2390      	movs	r3, #144	; 0x90
 8000840:	05db      	lsls	r3, r3, #23
 8000842:	429a      	cmp	r2, r3
 8000844:	d019      	beq.n	800087a <HAL_GPIO_Init+0x1f6>
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	4a47      	ldr	r2, [pc, #284]	; (8000968 <HAL_GPIO_Init+0x2e4>)
 800084a:	4293      	cmp	r3, r2
 800084c:	d013      	beq.n	8000876 <HAL_GPIO_Init+0x1f2>
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	4a46      	ldr	r2, [pc, #280]	; (800096c <HAL_GPIO_Init+0x2e8>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d00d      	beq.n	8000872 <HAL_GPIO_Init+0x1ee>
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	4a45      	ldr	r2, [pc, #276]	; (8000970 <HAL_GPIO_Init+0x2ec>)
 800085a:	4293      	cmp	r3, r2
 800085c:	d007      	beq.n	800086e <HAL_GPIO_Init+0x1ea>
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	4a44      	ldr	r2, [pc, #272]	; (8000974 <HAL_GPIO_Init+0x2f0>)
 8000862:	4293      	cmp	r3, r2
 8000864:	d101      	bne.n	800086a <HAL_GPIO_Init+0x1e6>
 8000866:	2304      	movs	r3, #4
 8000868:	e008      	b.n	800087c <HAL_GPIO_Init+0x1f8>
 800086a:	2305      	movs	r3, #5
 800086c:	e006      	b.n	800087c <HAL_GPIO_Init+0x1f8>
 800086e:	2303      	movs	r3, #3
 8000870:	e004      	b.n	800087c <HAL_GPIO_Init+0x1f8>
 8000872:	2302      	movs	r3, #2
 8000874:	e002      	b.n	800087c <HAL_GPIO_Init+0x1f8>
 8000876:	2301      	movs	r3, #1
 8000878:	e000      	b.n	800087c <HAL_GPIO_Init+0x1f8>
 800087a:	2300      	movs	r3, #0
 800087c:	697a      	ldr	r2, [r7, #20]
 800087e:	2103      	movs	r1, #3
 8000880:	400a      	ands	r2, r1
 8000882:	0092      	lsls	r2, r2, #2
 8000884:	4093      	lsls	r3, r2
 8000886:	693a      	ldr	r2, [r7, #16]
 8000888:	4313      	orrs	r3, r2
 800088a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800088c:	4935      	ldr	r1, [pc, #212]	; (8000964 <HAL_GPIO_Init+0x2e0>)
 800088e:	697b      	ldr	r3, [r7, #20]
 8000890:	089b      	lsrs	r3, r3, #2
 8000892:	3302      	adds	r3, #2
 8000894:	009b      	lsls	r3, r3, #2
 8000896:	693a      	ldr	r2, [r7, #16]
 8000898:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800089a:	4b37      	ldr	r3, [pc, #220]	; (8000978 <HAL_GPIO_Init+0x2f4>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	43da      	mvns	r2, r3
 80008a4:	693b      	ldr	r3, [r7, #16]
 80008a6:	4013      	ands	r3, r2
 80008a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	685a      	ldr	r2, [r3, #4]
 80008ae:	2380      	movs	r3, #128	; 0x80
 80008b0:	025b      	lsls	r3, r3, #9
 80008b2:	4013      	ands	r3, r2
 80008b4:	d003      	beq.n	80008be <HAL_GPIO_Init+0x23a>
        {
          SET_BIT(temp, iocurrent); 
 80008b6:	693a      	ldr	r2, [r7, #16]
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	4313      	orrs	r3, r2
 80008bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80008be:	4b2e      	ldr	r3, [pc, #184]	; (8000978 <HAL_GPIO_Init+0x2f4>)
 80008c0:	693a      	ldr	r2, [r7, #16]
 80008c2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80008c4:	4b2c      	ldr	r3, [pc, #176]	; (8000978 <HAL_GPIO_Init+0x2f4>)
 80008c6:	685b      	ldr	r3, [r3, #4]
 80008c8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	43da      	mvns	r2, r3
 80008ce:	693b      	ldr	r3, [r7, #16]
 80008d0:	4013      	ands	r3, r2
 80008d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	685a      	ldr	r2, [r3, #4]
 80008d8:	2380      	movs	r3, #128	; 0x80
 80008da:	029b      	lsls	r3, r3, #10
 80008dc:	4013      	ands	r3, r2
 80008de:	d003      	beq.n	80008e8 <HAL_GPIO_Init+0x264>
        { 
          SET_BIT(temp, iocurrent); 
 80008e0:	693a      	ldr	r2, [r7, #16]
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	4313      	orrs	r3, r2
 80008e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80008e8:	4b23      	ldr	r3, [pc, #140]	; (8000978 <HAL_GPIO_Init+0x2f4>)
 80008ea:	693a      	ldr	r2, [r7, #16]
 80008ec:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80008ee:	4b22      	ldr	r3, [pc, #136]	; (8000978 <HAL_GPIO_Init+0x2f4>)
 80008f0:	689b      	ldr	r3, [r3, #8]
 80008f2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	43da      	mvns	r2, r3
 80008f8:	693b      	ldr	r3, [r7, #16]
 80008fa:	4013      	ands	r3, r2
 80008fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	685a      	ldr	r2, [r3, #4]
 8000902:	2380      	movs	r3, #128	; 0x80
 8000904:	035b      	lsls	r3, r3, #13
 8000906:	4013      	ands	r3, r2
 8000908:	d003      	beq.n	8000912 <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(temp, iocurrent); 
 800090a:	693a      	ldr	r2, [r7, #16]
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	4313      	orrs	r3, r2
 8000910:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000912:	4b19      	ldr	r3, [pc, #100]	; (8000978 <HAL_GPIO_Init+0x2f4>)
 8000914:	693a      	ldr	r2, [r7, #16]
 8000916:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000918:	4b17      	ldr	r3, [pc, #92]	; (8000978 <HAL_GPIO_Init+0x2f4>)
 800091a:	68db      	ldr	r3, [r3, #12]
 800091c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	43da      	mvns	r2, r3
 8000922:	693b      	ldr	r3, [r7, #16]
 8000924:	4013      	ands	r3, r2
 8000926:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	685a      	ldr	r2, [r3, #4]
 800092c:	2380      	movs	r3, #128	; 0x80
 800092e:	039b      	lsls	r3, r3, #14
 8000930:	4013      	ands	r3, r2
 8000932:	d003      	beq.n	800093c <HAL_GPIO_Init+0x2b8>
        {
          SET_BIT(temp, iocurrent); 
 8000934:	693a      	ldr	r2, [r7, #16]
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	4313      	orrs	r3, r2
 800093a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800093c:	4b0e      	ldr	r3, [pc, #56]	; (8000978 <HAL_GPIO_Init+0x2f4>)
 800093e:	693a      	ldr	r2, [r7, #16]
 8000940:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 8000942:	697b      	ldr	r3, [r7, #20]
 8000944:	3301      	adds	r3, #1
 8000946:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	681a      	ldr	r2, [r3, #0]
 800094c:	697b      	ldr	r3, [r7, #20]
 800094e:	40da      	lsrs	r2, r3
 8000950:	1e13      	subs	r3, r2, #0
 8000952:	d000      	beq.n	8000956 <HAL_GPIO_Init+0x2d2>
 8000954:	e6a2      	b.n	800069c <HAL_GPIO_Init+0x18>
  } 
}
 8000956:	46c0      	nop			; (mov r8, r8)
 8000958:	46bd      	mov	sp, r7
 800095a:	b006      	add	sp, #24
 800095c:	bd80      	pop	{r7, pc}
 800095e:	46c0      	nop			; (mov r8, r8)
 8000960:	40021000 	.word	0x40021000
 8000964:	40010000 	.word	0x40010000
 8000968:	48000400 	.word	0x48000400
 800096c:	48000800 	.word	0x48000800
 8000970:	48000c00 	.word	0x48000c00
 8000974:	48001000 	.word	0x48001000
 8000978:	40010400 	.word	0x40010400

0800097c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
 8000984:	0008      	movs	r0, r1
 8000986:	0011      	movs	r1, r2
 8000988:	1cbb      	adds	r3, r7, #2
 800098a:	1c02      	adds	r2, r0, #0
 800098c:	801a      	strh	r2, [r3, #0]
 800098e:	1c7b      	adds	r3, r7, #1
 8000990:	1c0a      	adds	r2, r1, #0
 8000992:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000994:	1c7b      	adds	r3, r7, #1
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d004      	beq.n	80009a6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800099c:	1cbb      	adds	r3, r7, #2
 800099e:	881a      	ldrh	r2, [r3, #0]
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80009a4:	e003      	b.n	80009ae <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80009a6:	1cbb      	adds	r3, r7, #2
 80009a8:	881a      	ldrh	r2, [r3, #0]
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	629a      	str	r2, [r3, #40]	; 0x28
}
 80009ae:	46c0      	nop			; (mov r8, r8)
 80009b0:	46bd      	mov	sp, r7
 80009b2:	b002      	add	sp, #8
 80009b4:	bd80      	pop	{r7, pc}
	...

080009b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
 80009be:	0002      	movs	r2, r0
 80009c0:	1dbb      	adds	r3, r7, #6
 80009c2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 80009c4:	4b09      	ldr	r3, [pc, #36]	; (80009ec <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80009c6:	695b      	ldr	r3, [r3, #20]
 80009c8:	1dba      	adds	r2, r7, #6
 80009ca:	8812      	ldrh	r2, [r2, #0]
 80009cc:	4013      	ands	r3, r2
 80009ce:	d008      	beq.n	80009e2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80009d0:	4b06      	ldr	r3, [pc, #24]	; (80009ec <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80009d2:	1dba      	adds	r2, r7, #6
 80009d4:	8812      	ldrh	r2, [r2, #0]
 80009d6:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80009d8:	1dbb      	adds	r3, r7, #6
 80009da:	881b      	ldrh	r3, [r3, #0]
 80009dc:	0018      	movs	r0, r3
 80009de:	f001 fb89 	bl	80020f4 <HAL_GPIO_EXTI_Callback>
  }
}
 80009e2:	46c0      	nop			; (mov r8, r8)
 80009e4:	46bd      	mov	sp, r7
 80009e6:	b002      	add	sp, #8
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	46c0      	nop			; (mov r8, r8)
 80009ec:	40010400 	.word	0x40010400

080009f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b086      	sub	sp, #24
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 80009f8:	2300      	movs	r3, #0
 80009fa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	2201      	movs	r2, #1
 8000a02:	4013      	ands	r3, r2
 8000a04:	d100      	bne.n	8000a08 <HAL_RCC_OscConfig+0x18>
 8000a06:	e08d      	b.n	8000b24 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000a08:	4bc5      	ldr	r3, [pc, #788]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000a0a:	685b      	ldr	r3, [r3, #4]
 8000a0c:	220c      	movs	r2, #12
 8000a0e:	4013      	ands	r3, r2
 8000a10:	2b04      	cmp	r3, #4
 8000a12:	d00e      	beq.n	8000a32 <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a14:	4bc2      	ldr	r3, [pc, #776]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000a16:	685b      	ldr	r3, [r3, #4]
 8000a18:	220c      	movs	r2, #12
 8000a1a:	4013      	ands	r3, r2
 8000a1c:	2b08      	cmp	r3, #8
 8000a1e:	d116      	bne.n	8000a4e <HAL_RCC_OscConfig+0x5e>
 8000a20:	4bbf      	ldr	r3, [pc, #764]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000a22:	685a      	ldr	r2, [r3, #4]
 8000a24:	23c0      	movs	r3, #192	; 0xc0
 8000a26:	025b      	lsls	r3, r3, #9
 8000a28:	401a      	ands	r2, r3
 8000a2a:	2380      	movs	r3, #128	; 0x80
 8000a2c:	025b      	lsls	r3, r3, #9
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	d10d      	bne.n	8000a4e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a32:	4bbb      	ldr	r3, [pc, #748]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000a34:	681a      	ldr	r2, [r3, #0]
 8000a36:	2380      	movs	r3, #128	; 0x80
 8000a38:	029b      	lsls	r3, r3, #10
 8000a3a:	4013      	ands	r3, r2
 8000a3c:	d100      	bne.n	8000a40 <HAL_RCC_OscConfig+0x50>
 8000a3e:	e070      	b.n	8000b22 <HAL_RCC_OscConfig+0x132>
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	685b      	ldr	r3, [r3, #4]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d000      	beq.n	8000a4a <HAL_RCC_OscConfig+0x5a>
 8000a48:	e06b      	b.n	8000b22 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	e327      	b.n	800109e <HAL_RCC_OscConfig+0x6ae>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	685b      	ldr	r3, [r3, #4]
 8000a52:	2b01      	cmp	r3, #1
 8000a54:	d107      	bne.n	8000a66 <HAL_RCC_OscConfig+0x76>
 8000a56:	4bb2      	ldr	r3, [pc, #712]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000a58:	4ab1      	ldr	r2, [pc, #708]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000a5a:	6812      	ldr	r2, [r2, #0]
 8000a5c:	2180      	movs	r1, #128	; 0x80
 8000a5e:	0249      	lsls	r1, r1, #9
 8000a60:	430a      	orrs	r2, r1
 8000a62:	601a      	str	r2, [r3, #0]
 8000a64:	e02f      	b.n	8000ac6 <HAL_RCC_OscConfig+0xd6>
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d10c      	bne.n	8000a88 <HAL_RCC_OscConfig+0x98>
 8000a6e:	4bac      	ldr	r3, [pc, #688]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000a70:	4aab      	ldr	r2, [pc, #684]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000a72:	6812      	ldr	r2, [r2, #0]
 8000a74:	49ab      	ldr	r1, [pc, #684]	; (8000d24 <HAL_RCC_OscConfig+0x334>)
 8000a76:	400a      	ands	r2, r1
 8000a78:	601a      	str	r2, [r3, #0]
 8000a7a:	4ba9      	ldr	r3, [pc, #676]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000a7c:	4aa8      	ldr	r2, [pc, #672]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000a7e:	6812      	ldr	r2, [r2, #0]
 8000a80:	49a9      	ldr	r1, [pc, #676]	; (8000d28 <HAL_RCC_OscConfig+0x338>)
 8000a82:	400a      	ands	r2, r1
 8000a84:	601a      	str	r2, [r3, #0]
 8000a86:	e01e      	b.n	8000ac6 <HAL_RCC_OscConfig+0xd6>
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	685b      	ldr	r3, [r3, #4]
 8000a8c:	2b05      	cmp	r3, #5
 8000a8e:	d10e      	bne.n	8000aae <HAL_RCC_OscConfig+0xbe>
 8000a90:	4ba3      	ldr	r3, [pc, #652]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000a92:	4aa3      	ldr	r2, [pc, #652]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000a94:	6812      	ldr	r2, [r2, #0]
 8000a96:	2180      	movs	r1, #128	; 0x80
 8000a98:	02c9      	lsls	r1, r1, #11
 8000a9a:	430a      	orrs	r2, r1
 8000a9c:	601a      	str	r2, [r3, #0]
 8000a9e:	4ba0      	ldr	r3, [pc, #640]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000aa0:	4a9f      	ldr	r2, [pc, #636]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000aa2:	6812      	ldr	r2, [r2, #0]
 8000aa4:	2180      	movs	r1, #128	; 0x80
 8000aa6:	0249      	lsls	r1, r1, #9
 8000aa8:	430a      	orrs	r2, r1
 8000aaa:	601a      	str	r2, [r3, #0]
 8000aac:	e00b      	b.n	8000ac6 <HAL_RCC_OscConfig+0xd6>
 8000aae:	4b9c      	ldr	r3, [pc, #624]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000ab0:	4a9b      	ldr	r2, [pc, #620]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000ab2:	6812      	ldr	r2, [r2, #0]
 8000ab4:	499b      	ldr	r1, [pc, #620]	; (8000d24 <HAL_RCC_OscConfig+0x334>)
 8000ab6:	400a      	ands	r2, r1
 8000ab8:	601a      	str	r2, [r3, #0]
 8000aba:	4b99      	ldr	r3, [pc, #612]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000abc:	4a98      	ldr	r2, [pc, #608]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000abe:	6812      	ldr	r2, [r2, #0]
 8000ac0:	4999      	ldr	r1, [pc, #612]	; (8000d28 <HAL_RCC_OscConfig+0x338>)
 8000ac2:	400a      	ands	r2, r1
 8000ac4:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	685b      	ldr	r3, [r3, #4]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d014      	beq.n	8000af8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ace:	f7ff fcd5 	bl	800047c <HAL_GetTick>
 8000ad2:	0003      	movs	r3, r0
 8000ad4:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ad6:	e008      	b.n	8000aea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ad8:	f7ff fcd0 	bl	800047c <HAL_GetTick>
 8000adc:	0002      	movs	r2, r0
 8000ade:	693b      	ldr	r3, [r7, #16]
 8000ae0:	1ad3      	subs	r3, r2, r3
 8000ae2:	2b64      	cmp	r3, #100	; 0x64
 8000ae4:	d901      	bls.n	8000aea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000ae6:	2303      	movs	r3, #3
 8000ae8:	e2d9      	b.n	800109e <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000aea:	4b8d      	ldr	r3, [pc, #564]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000aec:	681a      	ldr	r2, [r3, #0]
 8000aee:	2380      	movs	r3, #128	; 0x80
 8000af0:	029b      	lsls	r3, r3, #10
 8000af2:	4013      	ands	r3, r2
 8000af4:	d0f0      	beq.n	8000ad8 <HAL_RCC_OscConfig+0xe8>
 8000af6:	e015      	b.n	8000b24 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000af8:	f7ff fcc0 	bl	800047c <HAL_GetTick>
 8000afc:	0003      	movs	r3, r0
 8000afe:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b00:	e008      	b.n	8000b14 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b02:	f7ff fcbb 	bl	800047c <HAL_GetTick>
 8000b06:	0002      	movs	r2, r0
 8000b08:	693b      	ldr	r3, [r7, #16]
 8000b0a:	1ad3      	subs	r3, r2, r3
 8000b0c:	2b64      	cmp	r3, #100	; 0x64
 8000b0e:	d901      	bls.n	8000b14 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8000b10:	2303      	movs	r3, #3
 8000b12:	e2c4      	b.n	800109e <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b14:	4b82      	ldr	r3, [pc, #520]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	2380      	movs	r3, #128	; 0x80
 8000b1a:	029b      	lsls	r3, r3, #10
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	d1f0      	bne.n	8000b02 <HAL_RCC_OscConfig+0x112>
 8000b20:	e000      	b.n	8000b24 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b22:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	2202      	movs	r2, #2
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	d100      	bne.n	8000b30 <HAL_RCC_OscConfig+0x140>
 8000b2e:	e06c      	b.n	8000c0a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000b30:	4b7b      	ldr	r3, [pc, #492]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	220c      	movs	r2, #12
 8000b36:	4013      	ands	r3, r2
 8000b38:	d00e      	beq.n	8000b58 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000b3a:	4b79      	ldr	r3, [pc, #484]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000b3c:	685b      	ldr	r3, [r3, #4]
 8000b3e:	220c      	movs	r2, #12
 8000b40:	4013      	ands	r3, r2
 8000b42:	2b08      	cmp	r3, #8
 8000b44:	d11f      	bne.n	8000b86 <HAL_RCC_OscConfig+0x196>
 8000b46:	4b76      	ldr	r3, [pc, #472]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000b48:	685a      	ldr	r2, [r3, #4]
 8000b4a:	23c0      	movs	r3, #192	; 0xc0
 8000b4c:	025b      	lsls	r3, r3, #9
 8000b4e:	401a      	ands	r2, r3
 8000b50:	2380      	movs	r3, #128	; 0x80
 8000b52:	021b      	lsls	r3, r3, #8
 8000b54:	429a      	cmp	r2, r3
 8000b56:	d116      	bne.n	8000b86 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b58:	4b71      	ldr	r3, [pc, #452]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	2202      	movs	r2, #2
 8000b5e:	4013      	ands	r3, r2
 8000b60:	d005      	beq.n	8000b6e <HAL_RCC_OscConfig+0x17e>
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	68db      	ldr	r3, [r3, #12]
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	d001      	beq.n	8000b6e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	e297      	b.n	800109e <HAL_RCC_OscConfig+0x6ae>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b6e:	4a6c      	ldr	r2, [pc, #432]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000b70:	4b6b      	ldr	r3, [pc, #428]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	21f8      	movs	r1, #248	; 0xf8
 8000b76:	438b      	bics	r3, r1
 8000b78:	0019      	movs	r1, r3
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	691b      	ldr	r3, [r3, #16]
 8000b7e:	00db      	lsls	r3, r3, #3
 8000b80:	430b      	orrs	r3, r1
 8000b82:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b84:	e041      	b.n	8000c0a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	68db      	ldr	r3, [r3, #12]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d024      	beq.n	8000bd8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000b8e:	4b64      	ldr	r3, [pc, #400]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000b90:	4a63      	ldr	r2, [pc, #396]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000b92:	6812      	ldr	r2, [r2, #0]
 8000b94:	2101      	movs	r1, #1
 8000b96:	430a      	orrs	r2, r1
 8000b98:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b9a:	f7ff fc6f 	bl	800047c <HAL_GetTick>
 8000b9e:	0003      	movs	r3, r0
 8000ba0:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ba2:	e008      	b.n	8000bb6 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ba4:	f7ff fc6a 	bl	800047c <HAL_GetTick>
 8000ba8:	0002      	movs	r2, r0
 8000baa:	693b      	ldr	r3, [r7, #16]
 8000bac:	1ad3      	subs	r3, r2, r3
 8000bae:	2b02      	cmp	r3, #2
 8000bb0:	d901      	bls.n	8000bb6 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000bb2:	2303      	movs	r3, #3
 8000bb4:	e273      	b.n	800109e <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bb6:	4b5a      	ldr	r3, [pc, #360]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	2202      	movs	r2, #2
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	d0f1      	beq.n	8000ba4 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bc0:	4a57      	ldr	r2, [pc, #348]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000bc2:	4b57      	ldr	r3, [pc, #348]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	21f8      	movs	r1, #248	; 0xf8
 8000bc8:	438b      	bics	r3, r1
 8000bca:	0019      	movs	r1, r3
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	691b      	ldr	r3, [r3, #16]
 8000bd0:	00db      	lsls	r3, r3, #3
 8000bd2:	430b      	orrs	r3, r1
 8000bd4:	6013      	str	r3, [r2, #0]
 8000bd6:	e018      	b.n	8000c0a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000bd8:	4b51      	ldr	r3, [pc, #324]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000bda:	4a51      	ldr	r2, [pc, #324]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000bdc:	6812      	ldr	r2, [r2, #0]
 8000bde:	2101      	movs	r1, #1
 8000be0:	438a      	bics	r2, r1
 8000be2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000be4:	f7ff fc4a 	bl	800047c <HAL_GetTick>
 8000be8:	0003      	movs	r3, r0
 8000bea:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000bec:	e008      	b.n	8000c00 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000bee:	f7ff fc45 	bl	800047c <HAL_GetTick>
 8000bf2:	0002      	movs	r2, r0
 8000bf4:	693b      	ldr	r3, [r7, #16]
 8000bf6:	1ad3      	subs	r3, r2, r3
 8000bf8:	2b02      	cmp	r3, #2
 8000bfa:	d901      	bls.n	8000c00 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	e24e      	b.n	800109e <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c00:	4b47      	ldr	r3, [pc, #284]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	2202      	movs	r2, #2
 8000c06:	4013      	ands	r3, r2
 8000c08:	d1f1      	bne.n	8000bee <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	2208      	movs	r2, #8
 8000c10:	4013      	ands	r3, r2
 8000c12:	d036      	beq.n	8000c82 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	69db      	ldr	r3, [r3, #28]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d019      	beq.n	8000c50 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c1c:	4b40      	ldr	r3, [pc, #256]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000c1e:	4a40      	ldr	r2, [pc, #256]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000c20:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000c22:	2101      	movs	r1, #1
 8000c24:	430a      	orrs	r2, r1
 8000c26:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c28:	f7ff fc28 	bl	800047c <HAL_GetTick>
 8000c2c:	0003      	movs	r3, r0
 8000c2e:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c30:	e008      	b.n	8000c44 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c32:	f7ff fc23 	bl	800047c <HAL_GetTick>
 8000c36:	0002      	movs	r2, r0
 8000c38:	693b      	ldr	r3, [r7, #16]
 8000c3a:	1ad3      	subs	r3, r2, r3
 8000c3c:	2b02      	cmp	r3, #2
 8000c3e:	d901      	bls.n	8000c44 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000c40:	2303      	movs	r3, #3
 8000c42:	e22c      	b.n	800109e <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c44:	4b36      	ldr	r3, [pc, #216]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c48:	2202      	movs	r2, #2
 8000c4a:	4013      	ands	r3, r2
 8000c4c:	d0f1      	beq.n	8000c32 <HAL_RCC_OscConfig+0x242>
 8000c4e:	e018      	b.n	8000c82 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c50:	4b33      	ldr	r3, [pc, #204]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000c52:	4a33      	ldr	r2, [pc, #204]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000c54:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000c56:	2101      	movs	r1, #1
 8000c58:	438a      	bics	r2, r1
 8000c5a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c5c:	f7ff fc0e 	bl	800047c <HAL_GetTick>
 8000c60:	0003      	movs	r3, r0
 8000c62:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c64:	e008      	b.n	8000c78 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c66:	f7ff fc09 	bl	800047c <HAL_GetTick>
 8000c6a:	0002      	movs	r2, r0
 8000c6c:	693b      	ldr	r3, [r7, #16]
 8000c6e:	1ad3      	subs	r3, r2, r3
 8000c70:	2b02      	cmp	r3, #2
 8000c72:	d901      	bls.n	8000c78 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000c74:	2303      	movs	r3, #3
 8000c76:	e212      	b.n	800109e <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c78:	4b29      	ldr	r3, [pc, #164]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c7c:	2202      	movs	r2, #2
 8000c7e:	4013      	ands	r3, r2
 8000c80:	d1f1      	bne.n	8000c66 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	2204      	movs	r2, #4
 8000c88:	4013      	ands	r3, r2
 8000c8a:	d100      	bne.n	8000c8e <HAL_RCC_OscConfig+0x29e>
 8000c8c:	e0b6      	b.n	8000dfc <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000c8e:	2317      	movs	r3, #23
 8000c90:	18fb      	adds	r3, r7, r3
 8000c92:	2200      	movs	r2, #0
 8000c94:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c96:	4b22      	ldr	r3, [pc, #136]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000c98:	69da      	ldr	r2, [r3, #28]
 8000c9a:	2380      	movs	r3, #128	; 0x80
 8000c9c:	055b      	lsls	r3, r3, #21
 8000c9e:	4013      	ands	r3, r2
 8000ca0:	d111      	bne.n	8000cc6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ca2:	4b1f      	ldr	r3, [pc, #124]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000ca4:	4a1e      	ldr	r2, [pc, #120]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000ca6:	69d2      	ldr	r2, [r2, #28]
 8000ca8:	2180      	movs	r1, #128	; 0x80
 8000caa:	0549      	lsls	r1, r1, #21
 8000cac:	430a      	orrs	r2, r1
 8000cae:	61da      	str	r2, [r3, #28]
 8000cb0:	4b1b      	ldr	r3, [pc, #108]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000cb2:	69da      	ldr	r2, [r3, #28]
 8000cb4:	2380      	movs	r3, #128	; 0x80
 8000cb6:	055b      	lsls	r3, r3, #21
 8000cb8:	4013      	ands	r3, r2
 8000cba:	60fb      	str	r3, [r7, #12]
 8000cbc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000cbe:	2317      	movs	r3, #23
 8000cc0:	18fb      	adds	r3, r7, r3
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cc6:	4b19      	ldr	r3, [pc, #100]	; (8000d2c <HAL_RCC_OscConfig+0x33c>)
 8000cc8:	681a      	ldr	r2, [r3, #0]
 8000cca:	2380      	movs	r3, #128	; 0x80
 8000ccc:	005b      	lsls	r3, r3, #1
 8000cce:	4013      	ands	r3, r2
 8000cd0:	d11a      	bne.n	8000d08 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000cd2:	4b16      	ldr	r3, [pc, #88]	; (8000d2c <HAL_RCC_OscConfig+0x33c>)
 8000cd4:	4a15      	ldr	r2, [pc, #84]	; (8000d2c <HAL_RCC_OscConfig+0x33c>)
 8000cd6:	6812      	ldr	r2, [r2, #0]
 8000cd8:	2180      	movs	r1, #128	; 0x80
 8000cda:	0049      	lsls	r1, r1, #1
 8000cdc:	430a      	orrs	r2, r1
 8000cde:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ce0:	f7ff fbcc 	bl	800047c <HAL_GetTick>
 8000ce4:	0003      	movs	r3, r0
 8000ce6:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ce8:	e008      	b.n	8000cfc <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cea:	f7ff fbc7 	bl	800047c <HAL_GetTick>
 8000cee:	0002      	movs	r2, r0
 8000cf0:	693b      	ldr	r3, [r7, #16]
 8000cf2:	1ad3      	subs	r3, r2, r3
 8000cf4:	2b64      	cmp	r3, #100	; 0x64
 8000cf6:	d901      	bls.n	8000cfc <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8000cf8:	2303      	movs	r3, #3
 8000cfa:	e1d0      	b.n	800109e <HAL_RCC_OscConfig+0x6ae>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cfc:	4b0b      	ldr	r3, [pc, #44]	; (8000d2c <HAL_RCC_OscConfig+0x33c>)
 8000cfe:	681a      	ldr	r2, [r3, #0]
 8000d00:	2380      	movs	r3, #128	; 0x80
 8000d02:	005b      	lsls	r3, r3, #1
 8000d04:	4013      	ands	r3, r2
 8000d06:	d0f0      	beq.n	8000cea <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	689b      	ldr	r3, [r3, #8]
 8000d0c:	2b01      	cmp	r3, #1
 8000d0e:	d10f      	bne.n	8000d30 <HAL_RCC_OscConfig+0x340>
 8000d10:	4b03      	ldr	r3, [pc, #12]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000d12:	4a03      	ldr	r2, [pc, #12]	; (8000d20 <HAL_RCC_OscConfig+0x330>)
 8000d14:	6a12      	ldr	r2, [r2, #32]
 8000d16:	2101      	movs	r1, #1
 8000d18:	430a      	orrs	r2, r1
 8000d1a:	621a      	str	r2, [r3, #32]
 8000d1c:	e036      	b.n	8000d8c <HAL_RCC_OscConfig+0x39c>
 8000d1e:	46c0      	nop			; (mov r8, r8)
 8000d20:	40021000 	.word	0x40021000
 8000d24:	fffeffff 	.word	0xfffeffff
 8000d28:	fffbffff 	.word	0xfffbffff
 8000d2c:	40007000 	.word	0x40007000
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	689b      	ldr	r3, [r3, #8]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d10c      	bne.n	8000d52 <HAL_RCC_OscConfig+0x362>
 8000d38:	4bc9      	ldr	r3, [pc, #804]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000d3a:	4ac9      	ldr	r2, [pc, #804]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000d3c:	6a12      	ldr	r2, [r2, #32]
 8000d3e:	2101      	movs	r1, #1
 8000d40:	438a      	bics	r2, r1
 8000d42:	621a      	str	r2, [r3, #32]
 8000d44:	4bc6      	ldr	r3, [pc, #792]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000d46:	4ac6      	ldr	r2, [pc, #792]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000d48:	6a12      	ldr	r2, [r2, #32]
 8000d4a:	2104      	movs	r1, #4
 8000d4c:	438a      	bics	r2, r1
 8000d4e:	621a      	str	r2, [r3, #32]
 8000d50:	e01c      	b.n	8000d8c <HAL_RCC_OscConfig+0x39c>
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	689b      	ldr	r3, [r3, #8]
 8000d56:	2b05      	cmp	r3, #5
 8000d58:	d10c      	bne.n	8000d74 <HAL_RCC_OscConfig+0x384>
 8000d5a:	4bc1      	ldr	r3, [pc, #772]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000d5c:	4ac0      	ldr	r2, [pc, #768]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000d5e:	6a12      	ldr	r2, [r2, #32]
 8000d60:	2104      	movs	r1, #4
 8000d62:	430a      	orrs	r2, r1
 8000d64:	621a      	str	r2, [r3, #32]
 8000d66:	4bbe      	ldr	r3, [pc, #760]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000d68:	4abd      	ldr	r2, [pc, #756]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000d6a:	6a12      	ldr	r2, [r2, #32]
 8000d6c:	2101      	movs	r1, #1
 8000d6e:	430a      	orrs	r2, r1
 8000d70:	621a      	str	r2, [r3, #32]
 8000d72:	e00b      	b.n	8000d8c <HAL_RCC_OscConfig+0x39c>
 8000d74:	4bba      	ldr	r3, [pc, #744]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000d76:	4aba      	ldr	r2, [pc, #744]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000d78:	6a12      	ldr	r2, [r2, #32]
 8000d7a:	2101      	movs	r1, #1
 8000d7c:	438a      	bics	r2, r1
 8000d7e:	621a      	str	r2, [r3, #32]
 8000d80:	4bb7      	ldr	r3, [pc, #732]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000d82:	4ab7      	ldr	r2, [pc, #732]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000d84:	6a12      	ldr	r2, [r2, #32]
 8000d86:	2104      	movs	r1, #4
 8000d88:	438a      	bics	r2, r1
 8000d8a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	689b      	ldr	r3, [r3, #8]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d014      	beq.n	8000dbe <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d94:	f7ff fb72 	bl	800047c <HAL_GetTick>
 8000d98:	0003      	movs	r3, r0
 8000d9a:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d9c:	e009      	b.n	8000db2 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d9e:	f7ff fb6d 	bl	800047c <HAL_GetTick>
 8000da2:	0002      	movs	r2, r0
 8000da4:	693b      	ldr	r3, [r7, #16]
 8000da6:	1ad3      	subs	r3, r2, r3
 8000da8:	4aae      	ldr	r2, [pc, #696]	; (8001064 <HAL_RCC_OscConfig+0x674>)
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d901      	bls.n	8000db2 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8000dae:	2303      	movs	r3, #3
 8000db0:	e175      	b.n	800109e <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000db2:	4bab      	ldr	r3, [pc, #684]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000db4:	6a1b      	ldr	r3, [r3, #32]
 8000db6:	2202      	movs	r2, #2
 8000db8:	4013      	ands	r3, r2
 8000dba:	d0f0      	beq.n	8000d9e <HAL_RCC_OscConfig+0x3ae>
 8000dbc:	e013      	b.n	8000de6 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dbe:	f7ff fb5d 	bl	800047c <HAL_GetTick>
 8000dc2:	0003      	movs	r3, r0
 8000dc4:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dc6:	e009      	b.n	8000ddc <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dc8:	f7ff fb58 	bl	800047c <HAL_GetTick>
 8000dcc:	0002      	movs	r2, r0
 8000dce:	693b      	ldr	r3, [r7, #16]
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	4aa4      	ldr	r2, [pc, #656]	; (8001064 <HAL_RCC_OscConfig+0x674>)
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	d901      	bls.n	8000ddc <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8000dd8:	2303      	movs	r3, #3
 8000dda:	e160      	b.n	800109e <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ddc:	4ba0      	ldr	r3, [pc, #640]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000dde:	6a1b      	ldr	r3, [r3, #32]
 8000de0:	2202      	movs	r2, #2
 8000de2:	4013      	ands	r3, r2
 8000de4:	d1f0      	bne.n	8000dc8 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000de6:	2317      	movs	r3, #23
 8000de8:	18fb      	adds	r3, r7, r3
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	2b01      	cmp	r3, #1
 8000dee:	d105      	bne.n	8000dfc <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000df0:	4b9b      	ldr	r3, [pc, #620]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000df2:	4a9b      	ldr	r2, [pc, #620]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000df4:	69d2      	ldr	r2, [r2, #28]
 8000df6:	499c      	ldr	r1, [pc, #624]	; (8001068 <HAL_RCC_OscConfig+0x678>)
 8000df8:	400a      	ands	r2, r1
 8000dfa:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	2210      	movs	r2, #16
 8000e02:	4013      	ands	r3, r2
 8000e04:	d063      	beq.n	8000ece <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	695b      	ldr	r3, [r3, #20]
 8000e0a:	2b01      	cmp	r3, #1
 8000e0c:	d12a      	bne.n	8000e64 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000e0e:	4b94      	ldr	r3, [pc, #592]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000e10:	4a93      	ldr	r2, [pc, #588]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000e12:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000e14:	2104      	movs	r1, #4
 8000e16:	430a      	orrs	r2, r1
 8000e18:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000e1a:	4b91      	ldr	r3, [pc, #580]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000e1c:	4a90      	ldr	r2, [pc, #576]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000e1e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000e20:	2101      	movs	r1, #1
 8000e22:	430a      	orrs	r2, r1
 8000e24:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e26:	f7ff fb29 	bl	800047c <HAL_GetTick>
 8000e2a:	0003      	movs	r3, r0
 8000e2c:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000e2e:	e008      	b.n	8000e42 <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000e30:	f7ff fb24 	bl	800047c <HAL_GetTick>
 8000e34:	0002      	movs	r2, r0
 8000e36:	693b      	ldr	r3, [r7, #16]
 8000e38:	1ad3      	subs	r3, r2, r3
 8000e3a:	2b02      	cmp	r3, #2
 8000e3c:	d901      	bls.n	8000e42 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8000e3e:	2303      	movs	r3, #3
 8000e40:	e12d      	b.n	800109e <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000e42:	4b87      	ldr	r3, [pc, #540]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000e44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e46:	2202      	movs	r2, #2
 8000e48:	4013      	ands	r3, r2
 8000e4a:	d0f1      	beq.n	8000e30 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000e4c:	4a84      	ldr	r2, [pc, #528]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000e4e:	4b84      	ldr	r3, [pc, #528]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000e50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e52:	21f8      	movs	r1, #248	; 0xf8
 8000e54:	438b      	bics	r3, r1
 8000e56:	0019      	movs	r1, r3
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	699b      	ldr	r3, [r3, #24]
 8000e5c:	00db      	lsls	r3, r3, #3
 8000e5e:	430b      	orrs	r3, r1
 8000e60:	6353      	str	r3, [r2, #52]	; 0x34
 8000e62:	e034      	b.n	8000ece <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	695b      	ldr	r3, [r3, #20]
 8000e68:	3305      	adds	r3, #5
 8000e6a:	d111      	bne.n	8000e90 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000e6c:	4b7c      	ldr	r3, [pc, #496]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000e6e:	4a7c      	ldr	r2, [pc, #496]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000e70:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000e72:	2104      	movs	r1, #4
 8000e74:	438a      	bics	r2, r1
 8000e76:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000e78:	4a79      	ldr	r2, [pc, #484]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000e7a:	4b79      	ldr	r3, [pc, #484]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000e7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e7e:	21f8      	movs	r1, #248	; 0xf8
 8000e80:	438b      	bics	r3, r1
 8000e82:	0019      	movs	r1, r3
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	00db      	lsls	r3, r3, #3
 8000e8a:	430b      	orrs	r3, r1
 8000e8c:	6353      	str	r3, [r2, #52]	; 0x34
 8000e8e:	e01e      	b.n	8000ece <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000e90:	4b73      	ldr	r3, [pc, #460]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000e92:	4a73      	ldr	r2, [pc, #460]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000e94:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000e96:	2104      	movs	r1, #4
 8000e98:	430a      	orrs	r2, r1
 8000e9a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8000e9c:	4b70      	ldr	r3, [pc, #448]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000e9e:	4a70      	ldr	r2, [pc, #448]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000ea0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000ea2:	2101      	movs	r1, #1
 8000ea4:	438a      	bics	r2, r1
 8000ea6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ea8:	f7ff fae8 	bl	800047c <HAL_GetTick>
 8000eac:	0003      	movs	r3, r0
 8000eae:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000eb0:	e008      	b.n	8000ec4 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000eb2:	f7ff fae3 	bl	800047c <HAL_GetTick>
 8000eb6:	0002      	movs	r2, r0
 8000eb8:	693b      	ldr	r3, [r7, #16]
 8000eba:	1ad3      	subs	r3, r2, r3
 8000ebc:	2b02      	cmp	r3, #2
 8000ebe:	d901      	bls.n	8000ec4 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8000ec0:	2303      	movs	r3, #3
 8000ec2:	e0ec      	b.n	800109e <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000ec4:	4b66      	ldr	r3, [pc, #408]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000ec6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ec8:	2202      	movs	r2, #2
 8000eca:	4013      	ands	r3, r2
 8000ecc:	d1f1      	bne.n	8000eb2 <HAL_RCC_OscConfig+0x4c2>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	2220      	movs	r2, #32
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	d05c      	beq.n	8000f92 <HAL_RCC_OscConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000ed8:	4b61      	ldr	r3, [pc, #388]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	220c      	movs	r2, #12
 8000ede:	4013      	ands	r3, r2
 8000ee0:	2b0c      	cmp	r3, #12
 8000ee2:	d00e      	beq.n	8000f02 <HAL_RCC_OscConfig+0x512>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000ee4:	4b5e      	ldr	r3, [pc, #376]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	220c      	movs	r2, #12
 8000eea:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000eec:	2b08      	cmp	r3, #8
 8000eee:	d114      	bne.n	8000f1a <HAL_RCC_OscConfig+0x52a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000ef0:	4b5b      	ldr	r3, [pc, #364]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000ef2:	685a      	ldr	r2, [r3, #4]
 8000ef4:	23c0      	movs	r3, #192	; 0xc0
 8000ef6:	025b      	lsls	r3, r3, #9
 8000ef8:	401a      	ands	r2, r3
 8000efa:	23c0      	movs	r3, #192	; 0xc0
 8000efc:	025b      	lsls	r3, r3, #9
 8000efe:	429a      	cmp	r2, r3
 8000f00:	d10b      	bne.n	8000f1a <HAL_RCC_OscConfig+0x52a>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000f02:	4b57      	ldr	r3, [pc, #348]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000f04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f06:	2380      	movs	r3, #128	; 0x80
 8000f08:	025b      	lsls	r3, r3, #9
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	d040      	beq.n	8000f90 <HAL_RCC_OscConfig+0x5a0>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	6a1b      	ldr	r3, [r3, #32]
 8000f12:	2b01      	cmp	r3, #1
 8000f14:	d03c      	beq.n	8000f90 <HAL_RCC_OscConfig+0x5a0>
      {
        return HAL_ERROR;
 8000f16:	2301      	movs	r3, #1
 8000f18:	e0c1      	b.n	800109e <HAL_RCC_OscConfig+0x6ae>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	6a1b      	ldr	r3, [r3, #32]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d01b      	beq.n	8000f5a <HAL_RCC_OscConfig+0x56a>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8000f22:	4b4f      	ldr	r3, [pc, #316]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000f24:	4a4e      	ldr	r2, [pc, #312]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000f26:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000f28:	2180      	movs	r1, #128	; 0x80
 8000f2a:	0249      	lsls	r1, r1, #9
 8000f2c:	430a      	orrs	r2, r1
 8000f2e:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f30:	f7ff faa4 	bl	800047c <HAL_GetTick>
 8000f34:	0003      	movs	r3, r0
 8000f36:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000f38:	e008      	b.n	8000f4c <HAL_RCC_OscConfig+0x55c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000f3a:	f7ff fa9f 	bl	800047c <HAL_GetTick>
 8000f3e:	0002      	movs	r2, r0
 8000f40:	693b      	ldr	r3, [r7, #16]
 8000f42:	1ad3      	subs	r3, r2, r3
 8000f44:	2b02      	cmp	r3, #2
 8000f46:	d901      	bls.n	8000f4c <HAL_RCC_OscConfig+0x55c>
          {
            return HAL_TIMEOUT;
 8000f48:	2303      	movs	r3, #3
 8000f4a:	e0a8      	b.n	800109e <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000f4c:	4b44      	ldr	r3, [pc, #272]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000f4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f50:	2380      	movs	r3, #128	; 0x80
 8000f52:	025b      	lsls	r3, r3, #9
 8000f54:	4013      	ands	r3, r2
 8000f56:	d0f0      	beq.n	8000f3a <HAL_RCC_OscConfig+0x54a>
 8000f58:	e01b      	b.n	8000f92 <HAL_RCC_OscConfig+0x5a2>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8000f5a:	4b41      	ldr	r3, [pc, #260]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000f5c:	4a40      	ldr	r2, [pc, #256]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000f5e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000f60:	4942      	ldr	r1, [pc, #264]	; (800106c <HAL_RCC_OscConfig+0x67c>)
 8000f62:	400a      	ands	r2, r1
 8000f64:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f66:	f7ff fa89 	bl	800047c <HAL_GetTick>
 8000f6a:	0003      	movs	r3, r0
 8000f6c:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000f6e:	e008      	b.n	8000f82 <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000f70:	f7ff fa84 	bl	800047c <HAL_GetTick>
 8000f74:	0002      	movs	r2, r0
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	1ad3      	subs	r3, r2, r3
 8000f7a:	2b02      	cmp	r3, #2
 8000f7c:	d901      	bls.n	8000f82 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	e08d      	b.n	800109e <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000f82:	4b37      	ldr	r3, [pc, #220]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000f84:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f86:	2380      	movs	r3, #128	; 0x80
 8000f88:	025b      	lsls	r3, r3, #9
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	d1f0      	bne.n	8000f70 <HAL_RCC_OscConfig+0x580>
 8000f8e:	e000      	b.n	8000f92 <HAL_RCC_OscConfig+0x5a2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000f90:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d100      	bne.n	8000f9c <HAL_RCC_OscConfig+0x5ac>
 8000f9a:	e07f      	b.n	800109c <HAL_RCC_OscConfig+0x6ac>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f9c:	4b30      	ldr	r3, [pc, #192]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	220c      	movs	r2, #12
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	2b08      	cmp	r3, #8
 8000fa6:	d100      	bne.n	8000faa <HAL_RCC_OscConfig+0x5ba>
 8000fa8:	e076      	b.n	8001098 <HAL_RCC_OscConfig+0x6a8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fae:	2b02      	cmp	r3, #2
 8000fb0:	d14b      	bne.n	800104a <HAL_RCC_OscConfig+0x65a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fb2:	4b2b      	ldr	r3, [pc, #172]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000fb4:	4a2a      	ldr	r2, [pc, #168]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000fb6:	6812      	ldr	r2, [r2, #0]
 8000fb8:	492d      	ldr	r1, [pc, #180]	; (8001070 <HAL_RCC_OscConfig+0x680>)
 8000fba:	400a      	ands	r2, r1
 8000fbc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fbe:	f7ff fa5d 	bl	800047c <HAL_GetTick>
 8000fc2:	0003      	movs	r3, r0
 8000fc4:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fc6:	e008      	b.n	8000fda <HAL_RCC_OscConfig+0x5ea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fc8:	f7ff fa58 	bl	800047c <HAL_GetTick>
 8000fcc:	0002      	movs	r2, r0
 8000fce:	693b      	ldr	r3, [r7, #16]
 8000fd0:	1ad3      	subs	r3, r2, r3
 8000fd2:	2b02      	cmp	r3, #2
 8000fd4:	d901      	bls.n	8000fda <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	e061      	b.n	800109e <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fda:	4b21      	ldr	r3, [pc, #132]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	2380      	movs	r3, #128	; 0x80
 8000fe0:	049b      	lsls	r3, r3, #18
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	d1f0      	bne.n	8000fc8 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000fe6:	4a1e      	ldr	r2, [pc, #120]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000fe8:	4b1d      	ldr	r3, [pc, #116]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000fea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fec:	210f      	movs	r1, #15
 8000fee:	438b      	bics	r3, r1
 8000ff0:	0019      	movs	r1, r3
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff6:	430b      	orrs	r3, r1
 8000ff8:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000ffa:	4a19      	ldr	r2, [pc, #100]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000ffc:	4b18      	ldr	r3, [pc, #96]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	491c      	ldr	r1, [pc, #112]	; (8001074 <HAL_RCC_OscConfig+0x684>)
 8001002:	4019      	ands	r1, r3
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800100c:	4303      	orrs	r3, r0
 800100e:	430b      	orrs	r3, r1
 8001010:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001012:	4b13      	ldr	r3, [pc, #76]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8001014:	4a12      	ldr	r2, [pc, #72]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 8001016:	6812      	ldr	r2, [r2, #0]
 8001018:	2180      	movs	r1, #128	; 0x80
 800101a:	0449      	lsls	r1, r1, #17
 800101c:	430a      	orrs	r2, r1
 800101e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001020:	f7ff fa2c 	bl	800047c <HAL_GetTick>
 8001024:	0003      	movs	r3, r0
 8001026:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001028:	e008      	b.n	800103c <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800102a:	f7ff fa27 	bl	800047c <HAL_GetTick>
 800102e:	0002      	movs	r2, r0
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	1ad3      	subs	r3, r2, r3
 8001034:	2b02      	cmp	r3, #2
 8001036:	d901      	bls.n	800103c <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8001038:	2303      	movs	r3, #3
 800103a:	e030      	b.n	800109e <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800103c:	4b08      	ldr	r3, [pc, #32]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	2380      	movs	r3, #128	; 0x80
 8001042:	049b      	lsls	r3, r3, #18
 8001044:	4013      	ands	r3, r2
 8001046:	d0f0      	beq.n	800102a <HAL_RCC_OscConfig+0x63a>
 8001048:	e028      	b.n	800109c <HAL_RCC_OscConfig+0x6ac>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800104a:	4b05      	ldr	r3, [pc, #20]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 800104c:	4a04      	ldr	r2, [pc, #16]	; (8001060 <HAL_RCC_OscConfig+0x670>)
 800104e:	6812      	ldr	r2, [r2, #0]
 8001050:	4907      	ldr	r1, [pc, #28]	; (8001070 <HAL_RCC_OscConfig+0x680>)
 8001052:	400a      	ands	r2, r1
 8001054:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001056:	f7ff fa11 	bl	800047c <HAL_GetTick>
 800105a:	0003      	movs	r3, r0
 800105c:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800105e:	e014      	b.n	800108a <HAL_RCC_OscConfig+0x69a>
 8001060:	40021000 	.word	0x40021000
 8001064:	00001388 	.word	0x00001388
 8001068:	efffffff 	.word	0xefffffff
 800106c:	fffeffff 	.word	0xfffeffff
 8001070:	feffffff 	.word	0xfeffffff
 8001074:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001078:	f7ff fa00 	bl	800047c <HAL_GetTick>
 800107c:	0002      	movs	r2, r0
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	2b02      	cmp	r3, #2
 8001084:	d901      	bls.n	800108a <HAL_RCC_OscConfig+0x69a>
          {
            return HAL_TIMEOUT;
 8001086:	2303      	movs	r3, #3
 8001088:	e009      	b.n	800109e <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800108a:	4b07      	ldr	r3, [pc, #28]	; (80010a8 <HAL_RCC_OscConfig+0x6b8>)
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	2380      	movs	r3, #128	; 0x80
 8001090:	049b      	lsls	r3, r3, #18
 8001092:	4013      	ands	r3, r2
 8001094:	d1f0      	bne.n	8001078 <HAL_RCC_OscConfig+0x688>
 8001096:	e001      	b.n	800109c <HAL_RCC_OscConfig+0x6ac>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001098:	2301      	movs	r3, #1
 800109a:	e000      	b.n	800109e <HAL_RCC_OscConfig+0x6ae>
    }
  }
  
  return HAL_OK;
 800109c:	2300      	movs	r3, #0
}
 800109e:	0018      	movs	r0, r3
 80010a0:	46bd      	mov	sp, r7
 80010a2:	b006      	add	sp, #24
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	46c0      	nop			; (mov r8, r8)
 80010a8:	40021000 	.word	0x40021000

080010ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80010ba:	4b7a      	ldr	r3, [pc, #488]	; (80012a4 <HAL_RCC_ClockConfig+0x1f8>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	2201      	movs	r2, #1
 80010c0:	401a      	ands	r2, r3
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d211      	bcs.n	80010ec <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010c8:	4b76      	ldr	r3, [pc, #472]	; (80012a4 <HAL_RCC_ClockConfig+0x1f8>)
 80010ca:	4a76      	ldr	r2, [pc, #472]	; (80012a4 <HAL_RCC_ClockConfig+0x1f8>)
 80010cc:	6812      	ldr	r2, [r2, #0]
 80010ce:	2101      	movs	r1, #1
 80010d0:	438a      	bics	r2, r1
 80010d2:	0011      	movs	r1, r2
 80010d4:	683a      	ldr	r2, [r7, #0]
 80010d6:	430a      	orrs	r2, r1
 80010d8:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80010da:	4b72      	ldr	r3, [pc, #456]	; (80012a4 <HAL_RCC_ClockConfig+0x1f8>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	2201      	movs	r2, #1
 80010e0:	401a      	ands	r2, r3
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d001      	beq.n	80010ec <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 80010e8:	2301      	movs	r3, #1
 80010ea:	e0d7      	b.n	800129c <HAL_RCC_ClockConfig+0x1f0>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	2202      	movs	r2, #2
 80010f2:	4013      	ands	r3, r2
 80010f4:	d009      	beq.n	800110a <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010f6:	4a6c      	ldr	r2, [pc, #432]	; (80012a8 <HAL_RCC_ClockConfig+0x1fc>)
 80010f8:	4b6b      	ldr	r3, [pc, #428]	; (80012a8 <HAL_RCC_ClockConfig+0x1fc>)
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	21f0      	movs	r1, #240	; 0xf0
 80010fe:	438b      	bics	r3, r1
 8001100:	0019      	movs	r1, r3
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	430b      	orrs	r3, r1
 8001108:	6053      	str	r3, [r2, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	2201      	movs	r2, #1
 8001110:	4013      	ands	r3, r2
 8001112:	d100      	bne.n	8001116 <HAL_RCC_ClockConfig+0x6a>
 8001114:	e089      	b.n	800122a <HAL_RCC_ClockConfig+0x17e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	2b01      	cmp	r3, #1
 800111c:	d107      	bne.n	800112e <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800111e:	4b62      	ldr	r3, [pc, #392]	; (80012a8 <HAL_RCC_ClockConfig+0x1fc>)
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	2380      	movs	r3, #128	; 0x80
 8001124:	029b      	lsls	r3, r3, #10
 8001126:	4013      	ands	r3, r2
 8001128:	d120      	bne.n	800116c <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 800112a:	2301      	movs	r3, #1
 800112c:	e0b6      	b.n	800129c <HAL_RCC_ClockConfig+0x1f0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	2b02      	cmp	r3, #2
 8001134:	d107      	bne.n	8001146 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001136:	4b5c      	ldr	r3, [pc, #368]	; (80012a8 <HAL_RCC_ClockConfig+0x1fc>)
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	2380      	movs	r3, #128	; 0x80
 800113c:	049b      	lsls	r3, r3, #18
 800113e:	4013      	ands	r3, r2
 8001140:	d114      	bne.n	800116c <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	e0aa      	b.n	800129c <HAL_RCC_ClockConfig+0x1f0>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	2b03      	cmp	r3, #3
 800114c:	d107      	bne.n	800115e <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800114e:	4b56      	ldr	r3, [pc, #344]	; (80012a8 <HAL_RCC_ClockConfig+0x1fc>)
 8001150:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001152:	2380      	movs	r3, #128	; 0x80
 8001154:	025b      	lsls	r3, r3, #9
 8001156:	4013      	ands	r3, r2
 8001158:	d108      	bne.n	800116c <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e09e      	b.n	800129c <HAL_RCC_ClockConfig+0x1f0>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800115e:	4b52      	ldr	r3, [pc, #328]	; (80012a8 <HAL_RCC_ClockConfig+0x1fc>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	2202      	movs	r2, #2
 8001164:	4013      	ands	r3, r2
 8001166:	d101      	bne.n	800116c <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8001168:	2301      	movs	r3, #1
 800116a:	e097      	b.n	800129c <HAL_RCC_ClockConfig+0x1f0>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800116c:	4a4e      	ldr	r2, [pc, #312]	; (80012a8 <HAL_RCC_ClockConfig+0x1fc>)
 800116e:	4b4e      	ldr	r3, [pc, #312]	; (80012a8 <HAL_RCC_ClockConfig+0x1fc>)
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	2103      	movs	r1, #3
 8001174:	438b      	bics	r3, r1
 8001176:	0019      	movs	r1, r3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	430b      	orrs	r3, r1
 800117e:	6053      	str	r3, [r2, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001180:	f7ff f97c 	bl	800047c <HAL_GetTick>
 8001184:	0003      	movs	r3, r0
 8001186:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d111      	bne.n	80011b4 <HAL_RCC_ClockConfig+0x108>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001190:	e009      	b.n	80011a6 <HAL_RCC_ClockConfig+0xfa>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001192:	f7ff f973 	bl	800047c <HAL_GetTick>
 8001196:	0002      	movs	r2, r0
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	1ad3      	subs	r3, r2, r3
 800119c:	4a43      	ldr	r2, [pc, #268]	; (80012ac <HAL_RCC_ClockConfig+0x200>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d901      	bls.n	80011a6 <HAL_RCC_ClockConfig+0xfa>
        {
          return HAL_TIMEOUT;
 80011a2:	2303      	movs	r3, #3
 80011a4:	e07a      	b.n	800129c <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80011a6:	4b40      	ldr	r3, [pc, #256]	; (80012a8 <HAL_RCC_ClockConfig+0x1fc>)
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	220c      	movs	r2, #12
 80011ac:	4013      	ands	r3, r2
 80011ae:	2b04      	cmp	r3, #4
 80011b0:	d1ef      	bne.n	8001192 <HAL_RCC_ClockConfig+0xe6>
 80011b2:	e03a      	b.n	800122a <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	2b02      	cmp	r3, #2
 80011ba:	d111      	bne.n	80011e0 <HAL_RCC_ClockConfig+0x134>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011bc:	e009      	b.n	80011d2 <HAL_RCC_ClockConfig+0x126>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011be:	f7ff f95d 	bl	800047c <HAL_GetTick>
 80011c2:	0002      	movs	r2, r0
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	4a38      	ldr	r2, [pc, #224]	; (80012ac <HAL_RCC_ClockConfig+0x200>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d901      	bls.n	80011d2 <HAL_RCC_ClockConfig+0x126>
        {
          return HAL_TIMEOUT;
 80011ce:	2303      	movs	r3, #3
 80011d0:	e064      	b.n	800129c <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011d2:	4b35      	ldr	r3, [pc, #212]	; (80012a8 <HAL_RCC_ClockConfig+0x1fc>)
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	220c      	movs	r2, #12
 80011d8:	4013      	ands	r3, r2
 80011da:	2b08      	cmp	r3, #8
 80011dc:	d1ef      	bne.n	80011be <HAL_RCC_ClockConfig+0x112>
 80011de:	e024      	b.n	800122a <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	2b03      	cmp	r3, #3
 80011e6:	d11b      	bne.n	8001220 <HAL_RCC_ClockConfig+0x174>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 80011e8:	e009      	b.n	80011fe <HAL_RCC_ClockConfig+0x152>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011ea:	f7ff f947 	bl	800047c <HAL_GetTick>
 80011ee:	0002      	movs	r2, r0
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	1ad3      	subs	r3, r2, r3
 80011f4:	4a2d      	ldr	r2, [pc, #180]	; (80012ac <HAL_RCC_ClockConfig+0x200>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d901      	bls.n	80011fe <HAL_RCC_ClockConfig+0x152>
        {
          return HAL_TIMEOUT;
 80011fa:	2303      	movs	r3, #3
 80011fc:	e04e      	b.n	800129c <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 80011fe:	4b2a      	ldr	r3, [pc, #168]	; (80012a8 <HAL_RCC_ClockConfig+0x1fc>)
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	220c      	movs	r2, #12
 8001204:	4013      	ands	r3, r2
 8001206:	2b0c      	cmp	r3, #12
 8001208:	d1ef      	bne.n	80011ea <HAL_RCC_ClockConfig+0x13e>
 800120a:	e00e      	b.n	800122a <HAL_RCC_ClockConfig+0x17e>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800120c:	f7ff f936 	bl	800047c <HAL_GetTick>
 8001210:	0002      	movs	r2, r0
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	4a25      	ldr	r2, [pc, #148]	; (80012ac <HAL_RCC_ClockConfig+0x200>)
 8001218:	4293      	cmp	r3, r2
 800121a:	d901      	bls.n	8001220 <HAL_RCC_ClockConfig+0x174>
        {
          return HAL_TIMEOUT;
 800121c:	2303      	movs	r3, #3
 800121e:	e03d      	b.n	800129c <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001220:	4b21      	ldr	r3, [pc, #132]	; (80012a8 <HAL_RCC_ClockConfig+0x1fc>)
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	220c      	movs	r2, #12
 8001226:	4013      	ands	r3, r2
 8001228:	d1f0      	bne.n	800120c <HAL_RCC_ClockConfig+0x160>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800122a:	4b1e      	ldr	r3, [pc, #120]	; (80012a4 <HAL_RCC_ClockConfig+0x1f8>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2201      	movs	r2, #1
 8001230:	401a      	ands	r2, r3
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	429a      	cmp	r2, r3
 8001236:	d911      	bls.n	800125c <HAL_RCC_ClockConfig+0x1b0>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001238:	4b1a      	ldr	r3, [pc, #104]	; (80012a4 <HAL_RCC_ClockConfig+0x1f8>)
 800123a:	4a1a      	ldr	r2, [pc, #104]	; (80012a4 <HAL_RCC_ClockConfig+0x1f8>)
 800123c:	6812      	ldr	r2, [r2, #0]
 800123e:	2101      	movs	r1, #1
 8001240:	438a      	bics	r2, r1
 8001242:	0011      	movs	r1, r2
 8001244:	683a      	ldr	r2, [r7, #0]
 8001246:	430a      	orrs	r2, r1
 8001248:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800124a:	4b16      	ldr	r3, [pc, #88]	; (80012a4 <HAL_RCC_ClockConfig+0x1f8>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2201      	movs	r2, #1
 8001250:	401a      	ands	r2, r3
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	429a      	cmp	r2, r3
 8001256:	d001      	beq.n	800125c <HAL_RCC_ClockConfig+0x1b0>
    {
      return HAL_ERROR;
 8001258:	2301      	movs	r3, #1
 800125a:	e01f      	b.n	800129c <HAL_RCC_ClockConfig+0x1f0>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	2204      	movs	r2, #4
 8001262:	4013      	ands	r3, r2
 8001264:	d008      	beq.n	8001278 <HAL_RCC_ClockConfig+0x1cc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001266:	4a10      	ldr	r2, [pc, #64]	; (80012a8 <HAL_RCC_ClockConfig+0x1fc>)
 8001268:	4b0f      	ldr	r3, [pc, #60]	; (80012a8 <HAL_RCC_ClockConfig+0x1fc>)
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	4910      	ldr	r1, [pc, #64]	; (80012b0 <HAL_RCC_ClockConfig+0x204>)
 800126e:	4019      	ands	r1, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	68db      	ldr	r3, [r3, #12]
 8001274:	430b      	orrs	r3, r1
 8001276:	6053      	str	r3, [r2, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001278:	f000 f820 	bl	80012bc <HAL_RCC_GetSysClockFreq>
 800127c:	0001      	movs	r1, r0
 800127e:	4b0a      	ldr	r3, [pc, #40]	; (80012a8 <HAL_RCC_ClockConfig+0x1fc>)
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	091b      	lsrs	r3, r3, #4
 8001284:	220f      	movs	r2, #15
 8001286:	4013      	ands	r3, r2
 8001288:	4a0a      	ldr	r2, [pc, #40]	; (80012b4 <HAL_RCC_ClockConfig+0x208>)
 800128a:	5cd3      	ldrb	r3, [r2, r3]
 800128c:	000a      	movs	r2, r1
 800128e:	40da      	lsrs	r2, r3
 8001290:	4b09      	ldr	r3, [pc, #36]	; (80012b8 <HAL_RCC_ClockConfig+0x20c>)
 8001292:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001294:	2000      	movs	r0, #0
 8001296:	f7ff f8c9 	bl	800042c <HAL_InitTick>
  
  return HAL_OK;
 800129a:	2300      	movs	r3, #0
}
 800129c:	0018      	movs	r0, r3
 800129e:	46bd      	mov	sp, r7
 80012a0:	b004      	add	sp, #16
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	40022000 	.word	0x40022000
 80012a8:	40021000 	.word	0x40021000
 80012ac:	00001388 	.word	0x00001388
 80012b0:	fffff8ff 	.word	0xfffff8ff
 80012b4:	08002b50 	.word	0x08002b50
 80012b8:	20000060 	.word	0x20000060

080012bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012bc:	b590      	push	{r4, r7, lr}
 80012be:	b08f      	sub	sp, #60	; 0x3c
 80012c0:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80012c2:	2314      	movs	r3, #20
 80012c4:	18fb      	adds	r3, r7, r3
 80012c6:	4a37      	ldr	r2, [pc, #220]	; (80013a4 <HAL_RCC_GetSysClockFreq+0xe8>)
 80012c8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80012ca:	c313      	stmia	r3!, {r0, r1, r4}
 80012cc:	6812      	ldr	r2, [r2, #0]
 80012ce:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80012d0:	1d3b      	adds	r3, r7, #4
 80012d2:	4a35      	ldr	r2, [pc, #212]	; (80013a8 <HAL_RCC_GetSysClockFreq+0xec>)
 80012d4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80012d6:	c313      	stmia	r3!, {r0, r1, r4}
 80012d8:	6812      	ldr	r2, [r2, #0]
 80012da:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80012dc:	2300      	movs	r3, #0
 80012de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012e0:	2300      	movs	r3, #0
 80012e2:	62bb      	str	r3, [r7, #40]	; 0x28
 80012e4:	2300      	movs	r3, #0
 80012e6:	637b      	str	r3, [r7, #52]	; 0x34
 80012e8:	2300      	movs	r3, #0
 80012ea:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80012ec:	2300      	movs	r3, #0
 80012ee:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80012f0:	4b2e      	ldr	r3, [pc, #184]	; (80013ac <HAL_RCC_GetSysClockFreq+0xf0>)
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80012f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012f8:	220c      	movs	r2, #12
 80012fa:	4013      	ands	r3, r2
 80012fc:	2b08      	cmp	r3, #8
 80012fe:	d006      	beq.n	800130e <HAL_RCC_GetSysClockFreq+0x52>
 8001300:	2b0c      	cmp	r3, #12
 8001302:	d043      	beq.n	800138c <HAL_RCC_GetSysClockFreq+0xd0>
 8001304:	2b04      	cmp	r3, #4
 8001306:	d144      	bne.n	8001392 <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001308:	4b29      	ldr	r3, [pc, #164]	; (80013b0 <HAL_RCC_GetSysClockFreq+0xf4>)
 800130a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800130c:	e044      	b.n	8001398 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800130e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001310:	0c9b      	lsrs	r3, r3, #18
 8001312:	220f      	movs	r2, #15
 8001314:	4013      	ands	r3, r2
 8001316:	2214      	movs	r2, #20
 8001318:	18ba      	adds	r2, r7, r2
 800131a:	5cd3      	ldrb	r3, [r2, r3]
 800131c:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800131e:	4b23      	ldr	r3, [pc, #140]	; (80013ac <HAL_RCC_GetSysClockFreq+0xf0>)
 8001320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001322:	220f      	movs	r2, #15
 8001324:	4013      	ands	r3, r2
 8001326:	1d3a      	adds	r2, r7, #4
 8001328:	5cd3      	ldrb	r3, [r2, r3]
 800132a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800132c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800132e:	23c0      	movs	r3, #192	; 0xc0
 8001330:	025b      	lsls	r3, r3, #9
 8001332:	401a      	ands	r2, r3
 8001334:	2380      	movs	r3, #128	; 0x80
 8001336:	025b      	lsls	r3, r3, #9
 8001338:	429a      	cmp	r2, r3
 800133a:	d109      	bne.n	8001350 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800133c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800133e:	481c      	ldr	r0, [pc, #112]	; (80013b0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001340:	f7fe feea 	bl	8000118 <__udivsi3>
 8001344:	0003      	movs	r3, r0
 8001346:	001a      	movs	r2, r3
 8001348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800134a:	4353      	muls	r3, r2
 800134c:	637b      	str	r3, [r7, #52]	; 0x34
 800134e:	e01a      	b.n	8001386 <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001350:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001352:	23c0      	movs	r3, #192	; 0xc0
 8001354:	025b      	lsls	r3, r3, #9
 8001356:	401a      	ands	r2, r3
 8001358:	23c0      	movs	r3, #192	; 0xc0
 800135a:	025b      	lsls	r3, r3, #9
 800135c:	429a      	cmp	r2, r3
 800135e:	d109      	bne.n	8001374 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (HSI48_VALUE / prediv) * pllmul;
 8001360:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001362:	4814      	ldr	r0, [pc, #80]	; (80013b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001364:	f7fe fed8 	bl	8000118 <__udivsi3>
 8001368:	0003      	movs	r3, r0
 800136a:	001a      	movs	r2, r3
 800136c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800136e:	4353      	muls	r3, r2
 8001370:	637b      	str	r3, [r7, #52]	; 0x34
 8001372:	e008      	b.n	8001386 <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8001374:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001376:	480e      	ldr	r0, [pc, #56]	; (80013b0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001378:	f7fe fece 	bl	8000118 <__udivsi3>
 800137c:	0003      	movs	r3, r0
 800137e:	001a      	movs	r2, r3
 8001380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001382:	4353      	muls	r3, r2
 8001384:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
#endif
      }
      sysclockfreq = pllclk;
 8001386:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001388:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800138a:	e005      	b.n	8001398 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 800138c:	4b09      	ldr	r3, [pc, #36]	; (80013b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800138e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001390:	e002      	b.n	8001398 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001392:	4b07      	ldr	r3, [pc, #28]	; (80013b0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001394:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001396:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800139a:	0018      	movs	r0, r3
 800139c:	46bd      	mov	sp, r7
 800139e:	b00f      	add	sp, #60	; 0x3c
 80013a0:	bd90      	pop	{r4, r7, pc}
 80013a2:	46c0      	nop			; (mov r8, r8)
 80013a4:	08002aec 	.word	0x08002aec
 80013a8:	08002afc 	.word	0x08002afc
 80013ac:	40021000 	.word	0x40021000
 80013b0:	007a1200 	.word	0x007a1200
 80013b4:	02dc6c00 	.word	0x02dc6c00

080013b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80013bc:	4b02      	ldr	r3, [pc, #8]	; (80013c8 <HAL_RCC_GetHCLKFreq+0x10>)
 80013be:	681b      	ldr	r3, [r3, #0]
}
 80013c0:	0018      	movs	r0, r3
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	46c0      	nop			; (mov r8, r8)
 80013c8:	20000060 	.word	0x20000060

080013cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80013d0:	f7ff fff2 	bl	80013b8 <HAL_RCC_GetHCLKFreq>
 80013d4:	0001      	movs	r1, r0
 80013d6:	4b06      	ldr	r3, [pc, #24]	; (80013f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	0a1b      	lsrs	r3, r3, #8
 80013dc:	2207      	movs	r2, #7
 80013de:	4013      	ands	r3, r2
 80013e0:	4a04      	ldr	r2, [pc, #16]	; (80013f4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80013e2:	5cd3      	ldrb	r3, [r2, r3]
 80013e4:	40d9      	lsrs	r1, r3
 80013e6:	000b      	movs	r3, r1
}    
 80013e8:	0018      	movs	r0, r3
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	46c0      	nop			; (mov r8, r8)
 80013f0:	40021000 	.word	0x40021000
 80013f4:	08002b60 	.word	0x08002b60

080013f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001400:	2300      	movs	r3, #0
 8001402:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001404:	2300      	movs	r3, #0
 8001406:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	2380      	movs	r3, #128	; 0x80
 800140e:	025b      	lsls	r3, r3, #9
 8001410:	4013      	ands	r3, r2
 8001412:	d100      	bne.n	8001416 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001414:	e08e      	b.n	8001534 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001416:	2317      	movs	r3, #23
 8001418:	18fb      	adds	r3, r7, r3
 800141a:	2200      	movs	r2, #0
 800141c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800141e:	4b6e      	ldr	r3, [pc, #440]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001420:	69da      	ldr	r2, [r3, #28]
 8001422:	2380      	movs	r3, #128	; 0x80
 8001424:	055b      	lsls	r3, r3, #21
 8001426:	4013      	ands	r3, r2
 8001428:	d111      	bne.n	800144e <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800142a:	4b6b      	ldr	r3, [pc, #428]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800142c:	4a6a      	ldr	r2, [pc, #424]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800142e:	69d2      	ldr	r2, [r2, #28]
 8001430:	2180      	movs	r1, #128	; 0x80
 8001432:	0549      	lsls	r1, r1, #21
 8001434:	430a      	orrs	r2, r1
 8001436:	61da      	str	r2, [r3, #28]
 8001438:	4b67      	ldr	r3, [pc, #412]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800143a:	69da      	ldr	r2, [r3, #28]
 800143c:	2380      	movs	r3, #128	; 0x80
 800143e:	055b      	lsls	r3, r3, #21
 8001440:	4013      	ands	r3, r2
 8001442:	60bb      	str	r3, [r7, #8]
 8001444:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001446:	2317      	movs	r3, #23
 8001448:	18fb      	adds	r3, r7, r3
 800144a:	2201      	movs	r2, #1
 800144c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800144e:	4b63      	ldr	r3, [pc, #396]	; (80015dc <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001450:	681a      	ldr	r2, [r3, #0]
 8001452:	2380      	movs	r3, #128	; 0x80
 8001454:	005b      	lsls	r3, r3, #1
 8001456:	4013      	ands	r3, r2
 8001458:	d11a      	bne.n	8001490 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800145a:	4b60      	ldr	r3, [pc, #384]	; (80015dc <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800145c:	4a5f      	ldr	r2, [pc, #380]	; (80015dc <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800145e:	6812      	ldr	r2, [r2, #0]
 8001460:	2180      	movs	r1, #128	; 0x80
 8001462:	0049      	lsls	r1, r1, #1
 8001464:	430a      	orrs	r2, r1
 8001466:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001468:	f7ff f808 	bl	800047c <HAL_GetTick>
 800146c:	0003      	movs	r3, r0
 800146e:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001470:	e008      	b.n	8001484 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001472:	f7ff f803 	bl	800047c <HAL_GetTick>
 8001476:	0002      	movs	r2, r0
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	1ad3      	subs	r3, r2, r3
 800147c:	2b64      	cmp	r3, #100	; 0x64
 800147e:	d901      	bls.n	8001484 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8001480:	2303      	movs	r3, #3
 8001482:	e0a4      	b.n	80015ce <HAL_RCCEx_PeriphCLKConfig+0x1d6>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001484:	4b55      	ldr	r3, [pc, #340]	; (80015dc <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	2380      	movs	r3, #128	; 0x80
 800148a:	005b      	lsls	r3, r3, #1
 800148c:	4013      	ands	r3, r2
 800148e:	d0f0      	beq.n	8001472 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001490:	4b51      	ldr	r3, [pc, #324]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001492:	6a1a      	ldr	r2, [r3, #32]
 8001494:	23c0      	movs	r3, #192	; 0xc0
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	4013      	ands	r3, r2
 800149a:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d034      	beq.n	800150c <HAL_RCCEx_PeriphCLKConfig+0x114>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	685a      	ldr	r2, [r3, #4]
 80014a6:	23c0      	movs	r3, #192	; 0xc0
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	401a      	ands	r2, r3
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	429a      	cmp	r2, r3
 80014b0:	d02c      	beq.n	800150c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80014b2:	4b49      	ldr	r3, [pc, #292]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80014b4:	6a1b      	ldr	r3, [r3, #32]
 80014b6:	4a4a      	ldr	r2, [pc, #296]	; (80015e0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80014b8:	4013      	ands	r3, r2
 80014ba:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80014bc:	4b46      	ldr	r3, [pc, #280]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80014be:	4a46      	ldr	r2, [pc, #280]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80014c0:	6a12      	ldr	r2, [r2, #32]
 80014c2:	2180      	movs	r1, #128	; 0x80
 80014c4:	0249      	lsls	r1, r1, #9
 80014c6:	430a      	orrs	r2, r1
 80014c8:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80014ca:	4b43      	ldr	r3, [pc, #268]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80014cc:	4a42      	ldr	r2, [pc, #264]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80014ce:	6a12      	ldr	r2, [r2, #32]
 80014d0:	4944      	ldr	r1, [pc, #272]	; (80015e4 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 80014d2:	400a      	ands	r2, r1
 80014d4:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80014d6:	4b40      	ldr	r3, [pc, #256]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80014d8:	68fa      	ldr	r2, [r7, #12]
 80014da:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	2201      	movs	r2, #1
 80014e0:	4013      	ands	r3, r2
 80014e2:	d013      	beq.n	800150c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014e4:	f7fe ffca 	bl	800047c <HAL_GetTick>
 80014e8:	0003      	movs	r3, r0
 80014ea:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014ec:	e009      	b.n	8001502 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014ee:	f7fe ffc5 	bl	800047c <HAL_GetTick>
 80014f2:	0002      	movs	r2, r0
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	1ad3      	subs	r3, r2, r3
 80014f8:	4a3b      	ldr	r2, [pc, #236]	; (80015e8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d901      	bls.n	8001502 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80014fe:	2303      	movs	r3, #3
 8001500:	e065      	b.n	80015ce <HAL_RCCEx_PeriphCLKConfig+0x1d6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001502:	4b35      	ldr	r3, [pc, #212]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001504:	6a1b      	ldr	r3, [r3, #32]
 8001506:	2202      	movs	r2, #2
 8001508:	4013      	ands	r3, r2
 800150a:	d0f0      	beq.n	80014ee <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800150c:	4a32      	ldr	r2, [pc, #200]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800150e:	4b32      	ldr	r3, [pc, #200]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001510:	6a1b      	ldr	r3, [r3, #32]
 8001512:	4933      	ldr	r1, [pc, #204]	; (80015e0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001514:	4019      	ands	r1, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	430b      	orrs	r3, r1
 800151c:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800151e:	2317      	movs	r3, #23
 8001520:	18fb      	adds	r3, r7, r3
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	2b01      	cmp	r3, #1
 8001526:	d105      	bne.n	8001534 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001528:	4b2b      	ldr	r3, [pc, #172]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800152a:	4a2b      	ldr	r2, [pc, #172]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800152c:	69d2      	ldr	r2, [r2, #28]
 800152e:	492f      	ldr	r1, [pc, #188]	; (80015ec <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8001530:	400a      	ands	r2, r1
 8001532:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2201      	movs	r2, #1
 800153a:	4013      	ands	r3, r2
 800153c:	d009      	beq.n	8001552 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800153e:	4a26      	ldr	r2, [pc, #152]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001540:	4b25      	ldr	r3, [pc, #148]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001544:	2103      	movs	r1, #3
 8001546:	438b      	bics	r3, r1
 8001548:	0019      	movs	r1, r3
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	430b      	orrs	r3, r1
 8001550:	6313      	str	r3, [r2, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2202      	movs	r2, #2
 8001558:	4013      	ands	r3, r2
 800155a:	d008      	beq.n	800156e <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800155c:	4a1e      	ldr	r2, [pc, #120]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800155e:	4b1e      	ldr	r3, [pc, #120]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001562:	4923      	ldr	r1, [pc, #140]	; (80015f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001564:	4019      	ands	r1, r3
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	68db      	ldr	r3, [r3, #12]
 800156a:	430b      	orrs	r3, r1
 800156c:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	2220      	movs	r2, #32
 8001574:	4013      	ands	r3, r2
 8001576:	d009      	beq.n	800158c <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001578:	4a17      	ldr	r2, [pc, #92]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800157a:	4b17      	ldr	r3, [pc, #92]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157e:	2110      	movs	r1, #16
 8001580:	438b      	bics	r3, r1
 8001582:	0019      	movs	r1, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	691b      	ldr	r3, [r3, #16]
 8001588:	430b      	orrs	r3, r1
 800158a:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	2380      	movs	r3, #128	; 0x80
 8001592:	029b      	lsls	r3, r3, #10
 8001594:	4013      	ands	r3, r2
 8001596:	d009      	beq.n	80015ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001598:	4a0f      	ldr	r2, [pc, #60]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800159a:	4b0f      	ldr	r3, [pc, #60]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159e:	2180      	movs	r1, #128	; 0x80
 80015a0:	438b      	bics	r3, r1
 80015a2:	0019      	movs	r1, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	430b      	orrs	r3, r1
 80015aa:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	2380      	movs	r3, #128	; 0x80
 80015b2:	00db      	lsls	r3, r3, #3
 80015b4:	4013      	ands	r3, r2
 80015b6:	d009      	beq.n	80015cc <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80015b8:	4a07      	ldr	r2, [pc, #28]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80015ba:	4b07      	ldr	r3, [pc, #28]	; (80015d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015be:	2140      	movs	r1, #64	; 0x40
 80015c0:	438b      	bics	r3, r1
 80015c2:	0019      	movs	r1, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	695b      	ldr	r3, [r3, #20]
 80015c8:	430b      	orrs	r3, r1
 80015ca:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80015cc:	2300      	movs	r3, #0
}
 80015ce:	0018      	movs	r0, r3
 80015d0:	46bd      	mov	sp, r7
 80015d2:	b006      	add	sp, #24
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	46c0      	nop			; (mov r8, r8)
 80015d8:	40021000 	.word	0x40021000
 80015dc:	40007000 	.word	0x40007000
 80015e0:	fffffcff 	.word	0xfffffcff
 80015e4:	fffeffff 	.word	0xfffeffff
 80015e8:	00001388 	.word	0x00001388
 80015ec:	efffffff 	.word	0xefffffff
 80015f0:	fffcffff 	.word	0xfffcffff

080015f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d101      	bne.n	8001606 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001602:	2301      	movs	r3, #1
 8001604:	e047      	b.n	8001696 <HAL_UART_Init+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2269      	movs	r2, #105	; 0x69
 800160a:	5c9b      	ldrb	r3, [r3, r2]
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2b00      	cmp	r3, #0
 8001610:	d107      	bne.n	8001622 <HAL_UART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2268      	movs	r2, #104	; 0x68
 8001616:	2100      	movs	r1, #0
 8001618:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	0018      	movs	r0, r3
 800161e:	f001 f81f 	bl	8002660 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2269      	movs	r2, #105	; 0x69
 8001626:	2124      	movs	r1, #36	; 0x24
 8001628:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	687a      	ldr	r2, [r7, #4]
 8001630:	6812      	ldr	r2, [r2, #0]
 8001632:	6812      	ldr	r2, [r2, #0]
 8001634:	2101      	movs	r1, #1
 8001636:	438a      	bics	r2, r1
 8001638:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	0018      	movs	r0, r3
 800163e:	f000 f8d5 	bl	80017ec <UART_SetConfig>
 8001642:	0003      	movs	r3, r0
 8001644:	2b01      	cmp	r3, #1
 8001646:	d101      	bne.n	800164c <HAL_UART_Init+0x58>
  {
    return HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	e024      	b.n	8001696 <HAL_UART_Init+0xa2>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001650:	2b00      	cmp	r3, #0
 8001652:	d003      	beq.n	800165c <HAL_UART_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	0018      	movs	r0, r3
 8001658:	f000 fa84 	bl	8001b64 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register. */
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	6812      	ldr	r2, [r2, #0]
 8001664:	6852      	ldr	r2, [r2, #4]
 8001666:	490e      	ldr	r1, [pc, #56]	; (80016a0 <HAL_UART_Init+0xac>)
 8001668:	400a      	ands	r2, r1
 800166a:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	687a      	ldr	r2, [r7, #4]
 8001672:	6812      	ldr	r2, [r2, #0]
 8001674:	6892      	ldr	r2, [r2, #8]
 8001676:	212a      	movs	r1, #42	; 0x2a
 8001678:	438a      	bics	r2, r1
 800167a:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif
#endif

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	687a      	ldr	r2, [r7, #4]
 8001682:	6812      	ldr	r2, [r2, #0]
 8001684:	6812      	ldr	r2, [r2, #0]
 8001686:	2101      	movs	r1, #1
 8001688:	430a      	orrs	r2, r1
 800168a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	0018      	movs	r0, r3
 8001690:	f000 fb14 	bl	8001cbc <UART_CheckIdleState>
 8001694:	0003      	movs	r3, r0
}
 8001696:	0018      	movs	r0, r3
 8001698:	46bd      	mov	sp, r7
 800169a:	b002      	add	sp, #8
 800169c:	bd80      	pop	{r7, pc}
 800169e:	46c0      	nop			; (mov r8, r8)
 80016a0:	ffffb7ff 	.word	0xffffb7ff

080016a4 <HAL_UART_Transmit>:
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b088      	sub	sp, #32
 80016a8:	af02      	add	r7, sp, #8
 80016aa:	60f8      	str	r0, [r7, #12]
 80016ac:	60b9      	str	r1, [r7, #8]
 80016ae:	603b      	str	r3, [r7, #0]
 80016b0:	1dbb      	adds	r3, r7, #6
 80016b2:	801a      	strh	r2, [r3, #0]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 80016b4:	2300      	movs	r3, #0
 80016b6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	2269      	movs	r2, #105	; 0x69
 80016bc:	5c9b      	ldrb	r3, [r3, r2]
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	2b20      	cmp	r3, #32
 80016c2:	d000      	beq.n	80016c6 <HAL_UART_Transmit+0x22>
 80016c4:	e08c      	b.n	80017e0 <HAL_UART_Transmit+0x13c>
  {
    if((pData == NULL ) || (Size == 0U))
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d003      	beq.n	80016d4 <HAL_UART_Transmit+0x30>
 80016cc:	1dbb      	adds	r3, r7, #6
 80016ce:	881b      	ldrh	r3, [r3, #0]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d101      	bne.n	80016d8 <HAL_UART_Transmit+0x34>
    {
      return  HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e084      	b.n	80017e2 <HAL_UART_Transmit+0x13e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
       should be aligned on a u16 frontier, as data to be filled into TDR will be 
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	689a      	ldr	r2, [r3, #8]
 80016dc:	2380      	movs	r3, #128	; 0x80
 80016de:	015b      	lsls	r3, r3, #5
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d109      	bne.n	80016f8 <HAL_UART_Transmit+0x54>
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	691b      	ldr	r3, [r3, #16]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d105      	bne.n	80016f8 <HAL_UART_Transmit+0x54>
    {
      if((((uint32_t)pData)&1U) != 0U)
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	2201      	movs	r2, #1
 80016f0:	4013      	ands	r3, r2
 80016f2:	d001      	beq.n	80016f8 <HAL_UART_Transmit+0x54>
      {
        return  HAL_ERROR;
 80016f4:	2301      	movs	r3, #1
 80016f6:	e074      	b.n	80017e2 <HAL_UART_Transmit+0x13e>
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	2268      	movs	r2, #104	; 0x68
 80016fc:	5c9b      	ldrb	r3, [r3, r2]
 80016fe:	2b01      	cmp	r3, #1
 8001700:	d101      	bne.n	8001706 <HAL_UART_Transmit+0x62>
 8001702:	2302      	movs	r3, #2
 8001704:	e06d      	b.n	80017e2 <HAL_UART_Transmit+0x13e>
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	2268      	movs	r2, #104	; 0x68
 800170a:	2101      	movs	r1, #1
 800170c:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	2200      	movs	r2, #0
 8001712:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	2269      	movs	r2, #105	; 0x69
 8001718:	2121      	movs	r1, #33	; 0x21
 800171a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800171c:	f7fe feae 	bl	800047c <HAL_GetTick>
 8001720:	0003      	movs	r3, r0
 8001722:	617b      	str	r3, [r7, #20]

    huart->TxXferSize = Size;
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	1dba      	adds	r2, r7, #6
 8001728:	2150      	movs	r1, #80	; 0x50
 800172a:	8812      	ldrh	r2, [r2, #0]
 800172c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	1dba      	adds	r2, r7, #6
 8001732:	2152      	movs	r1, #82	; 0x52
 8001734:	8812      	ldrh	r2, [r2, #0]
 8001736:	525a      	strh	r2, [r3, r1]
    while(huart->TxXferCount > 0)
 8001738:	e035      	b.n	80017a6 <HAL_UART_Transmit+0x102>
    {
      huart->TxXferCount--;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	2252      	movs	r2, #82	; 0x52
 800173e:	5a9b      	ldrh	r3, [r3, r2]
 8001740:	b29b      	uxth	r3, r3
 8001742:	3b01      	subs	r3, #1
 8001744:	b299      	uxth	r1, r3
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	2252      	movs	r2, #82	; 0x52
 800174a:	5299      	strh	r1, [r3, r2]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800174c:	697a      	ldr	r2, [r7, #20]
 800174e:	68f8      	ldr	r0, [r7, #12]
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	9300      	str	r3, [sp, #0]
 8001754:	0013      	movs	r3, r2
 8001756:	2200      	movs	r2, #0
 8001758:	2180      	movs	r1, #128	; 0x80
 800175a:	f000 fb07 	bl	8001d6c <UART_WaitOnFlagUntilTimeout>
 800175e:	1e03      	subs	r3, r0, #0
 8001760:	d001      	beq.n	8001766 <HAL_UART_Transmit+0xc2>
      {
        return HAL_TIMEOUT;
 8001762:	2303      	movs	r3, #3
 8001764:	e03d      	b.n	80017e2 <HAL_UART_Transmit+0x13e>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	689a      	ldr	r2, [r3, #8]
 800176a:	2380      	movs	r3, #128	; 0x80
 800176c:	015b      	lsls	r3, r3, #5
 800176e:	429a      	cmp	r2, r3
 8001770:	d111      	bne.n	8001796 <HAL_UART_Transmit+0xf2>
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	691b      	ldr	r3, [r3, #16]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d10d      	bne.n	8001796 <HAL_UART_Transmit+0xf2>
      {
        tmp = (uint16_t*) pData;
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	693a      	ldr	r2, [r7, #16]
 8001784:	8812      	ldrh	r2, [r2, #0]
 8001786:	05d2      	lsls	r2, r2, #23
 8001788:	0dd2      	lsrs	r2, r2, #23
 800178a:	b292      	uxth	r2, r2
 800178c:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2;
 800178e:	68bb      	ldr	r3, [r7, #8]
 8001790:	3302      	adds	r3, #2
 8001792:	60bb      	str	r3, [r7, #8]
 8001794:	e007      	b.n	80017a6 <HAL_UART_Transmit+0x102>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	1c59      	adds	r1, r3, #1
 800179e:	60b9      	str	r1, [r7, #8]
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	8513      	strh	r3, [r2, #40]	; 0x28
    while(huart->TxXferCount > 0)
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	2252      	movs	r2, #82	; 0x52
 80017aa:	5a9b      	ldrh	r3, [r3, r2]
 80017ac:	b29b      	uxth	r3, r3
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d1c3      	bne.n	800173a <HAL_UART_Transmit+0x96>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80017b2:	697a      	ldr	r2, [r7, #20]
 80017b4:	68f8      	ldr	r0, [r7, #12]
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	9300      	str	r3, [sp, #0]
 80017ba:	0013      	movs	r3, r2
 80017bc:	2200      	movs	r2, #0
 80017be:	2140      	movs	r1, #64	; 0x40
 80017c0:	f000 fad4 	bl	8001d6c <UART_WaitOnFlagUntilTimeout>
 80017c4:	1e03      	subs	r3, r0, #0
 80017c6:	d001      	beq.n	80017cc <HAL_UART_Transmit+0x128>
    {
      return HAL_TIMEOUT;
 80017c8:	2303      	movs	r3, #3
 80017ca:	e00a      	b.n	80017e2 <HAL_UART_Transmit+0x13e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	2269      	movs	r2, #105	; 0x69
 80017d0:	2120      	movs	r1, #32
 80017d2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	2268      	movs	r2, #104	; 0x68
 80017d8:	2100      	movs	r1, #0
 80017da:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80017dc:	2300      	movs	r3, #0
 80017de:	e000      	b.n	80017e2 <HAL_UART_Transmit+0x13e>
  }
  else
  {
    return HAL_BUSY;
 80017e0:	2302      	movs	r3, #2
  }
}
 80017e2:	0018      	movs	r0, r3
 80017e4:	46bd      	mov	sp, r7
 80017e6:	b006      	add	sp, #24
 80017e8:	bd80      	pop	{r7, pc}
	...

080017ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80017ec:	b590      	push	{r4, r7, lr}
 80017ee:	b087      	sub	sp, #28
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 80017f4:	2300      	movs	r3, #0
 80017f6:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 80017f8:	2317      	movs	r3, #23
 80017fa:	18fb      	adds	r3, r7, r3
 80017fc:	2210      	movs	r2, #16
 80017fe:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp                    = 0x0000U;
 8001800:	230a      	movs	r3, #10
 8001802:	18fb      	adds	r3, r7, r3
 8001804:	2200      	movs	r2, #0
 8001806:	801a      	strh	r2, [r3, #0]
  uint16_t usartdiv                   = 0x0000U;
 8001808:	2314      	movs	r3, #20
 800180a:	18fb      	adds	r3, r7, r3
 800180c:	2200      	movs	r2, #0
 800180e:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001810:	2313      	movs	r3, #19
 8001812:	18fb      	adds	r3, r7, r3
 8001814:	2200      	movs	r2, #0
 8001816:	701a      	strb	r2, [r3, #0]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	689a      	ldr	r2, [r3, #8]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	691b      	ldr	r3, [r3, #16]
 8001820:	431a      	orrs	r2, r3
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	695b      	ldr	r3, [r3, #20]
 8001826:	431a      	orrs	r2, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	69db      	ldr	r3, [r3, #28]
 800182c:	4313      	orrs	r3, r2
 800182e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	687a      	ldr	r2, [r7, #4]
 8001836:	6812      	ldr	r2, [r2, #0]
 8001838:	6812      	ldr	r2, [r2, #0]
 800183a:	49c0      	ldr	r1, [pc, #768]	; (8001b3c <UART_SetConfig+0x350>)
 800183c:	4011      	ands	r1, r2
 800183e:	68fa      	ldr	r2, [r7, #12]
 8001840:	430a      	orrs	r2, r1
 8001842:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	687a      	ldr	r2, [r7, #4]
 800184a:	6812      	ldr	r2, [r2, #0]
 800184c:	6852      	ldr	r2, [r2, #4]
 800184e:	49bc      	ldr	r1, [pc, #752]	; (8001b40 <UART_SetConfig+0x354>)
 8001850:	4011      	ands	r1, r2
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	68d2      	ldr	r2, [r2, #12]
 8001856:	430a      	orrs	r2, r1
 8001858:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	699a      	ldr	r2, [r3, #24]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6a1b      	ldr	r3, [r3, #32]
 8001862:	4313      	orrs	r3, r2
 8001864:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	687a      	ldr	r2, [r7, #4]
 800186c:	6812      	ldr	r2, [r2, #0]
 800186e:	6892      	ldr	r2, [r2, #8]
 8001870:	49b4      	ldr	r1, [pc, #720]	; (8001b44 <UART_SetConfig+0x358>)
 8001872:	4011      	ands	r1, r2
 8001874:	68fa      	ldr	r2, [r7, #12]
 8001876:	430a      	orrs	r2, r1
 8001878:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4ab2      	ldr	r2, [pc, #712]	; (8001b48 <UART_SetConfig+0x35c>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d125      	bne.n	80018d0 <UART_SetConfig+0xe4>
 8001884:	4bb1      	ldr	r3, [pc, #708]	; (8001b4c <UART_SetConfig+0x360>)
 8001886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001888:	2203      	movs	r2, #3
 800188a:	4013      	ands	r3, r2
 800188c:	2b01      	cmp	r3, #1
 800188e:	d00f      	beq.n	80018b0 <UART_SetConfig+0xc4>
 8001890:	d304      	bcc.n	800189c <UART_SetConfig+0xb0>
 8001892:	2b02      	cmp	r3, #2
 8001894:	d011      	beq.n	80018ba <UART_SetConfig+0xce>
 8001896:	2b03      	cmp	r3, #3
 8001898:	d005      	beq.n	80018a6 <UART_SetConfig+0xba>
 800189a:	e013      	b.n	80018c4 <UART_SetConfig+0xd8>
 800189c:	2317      	movs	r3, #23
 800189e:	18fb      	adds	r3, r7, r3
 80018a0:	2200      	movs	r2, #0
 80018a2:	701a      	strb	r2, [r3, #0]
 80018a4:	e064      	b.n	8001970 <UART_SetConfig+0x184>
 80018a6:	2317      	movs	r3, #23
 80018a8:	18fb      	adds	r3, r7, r3
 80018aa:	2202      	movs	r2, #2
 80018ac:	701a      	strb	r2, [r3, #0]
 80018ae:	e05f      	b.n	8001970 <UART_SetConfig+0x184>
 80018b0:	2317      	movs	r3, #23
 80018b2:	18fb      	adds	r3, r7, r3
 80018b4:	2204      	movs	r2, #4
 80018b6:	701a      	strb	r2, [r3, #0]
 80018b8:	e05a      	b.n	8001970 <UART_SetConfig+0x184>
 80018ba:	2317      	movs	r3, #23
 80018bc:	18fb      	adds	r3, r7, r3
 80018be:	2208      	movs	r2, #8
 80018c0:	701a      	strb	r2, [r3, #0]
 80018c2:	e055      	b.n	8001970 <UART_SetConfig+0x184>
 80018c4:	2317      	movs	r3, #23
 80018c6:	18fb      	adds	r3, r7, r3
 80018c8:	2210      	movs	r2, #16
 80018ca:	701a      	strb	r2, [r3, #0]
 80018cc:	46c0      	nop			; (mov r8, r8)
 80018ce:	e04f      	b.n	8001970 <UART_SetConfig+0x184>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a9e      	ldr	r2, [pc, #632]	; (8001b50 <UART_SetConfig+0x364>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d132      	bne.n	8001940 <UART_SetConfig+0x154>
 80018da:	4b9c      	ldr	r3, [pc, #624]	; (8001b4c <UART_SetConfig+0x360>)
 80018dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018de:	23c0      	movs	r3, #192	; 0xc0
 80018e0:	029b      	lsls	r3, r3, #10
 80018e2:	4013      	ands	r3, r2
 80018e4:	2280      	movs	r2, #128	; 0x80
 80018e6:	0252      	lsls	r2, r2, #9
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d019      	beq.n	8001920 <UART_SetConfig+0x134>
 80018ec:	2280      	movs	r2, #128	; 0x80
 80018ee:	0252      	lsls	r2, r2, #9
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d802      	bhi.n	80018fa <UART_SetConfig+0x10e>
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d009      	beq.n	800190c <UART_SetConfig+0x120>
 80018f8:	e01c      	b.n	8001934 <UART_SetConfig+0x148>
 80018fa:	2280      	movs	r2, #128	; 0x80
 80018fc:	0292      	lsls	r2, r2, #10
 80018fe:	4293      	cmp	r3, r2
 8001900:	d013      	beq.n	800192a <UART_SetConfig+0x13e>
 8001902:	22c0      	movs	r2, #192	; 0xc0
 8001904:	0292      	lsls	r2, r2, #10
 8001906:	4293      	cmp	r3, r2
 8001908:	d005      	beq.n	8001916 <UART_SetConfig+0x12a>
 800190a:	e013      	b.n	8001934 <UART_SetConfig+0x148>
 800190c:	2317      	movs	r3, #23
 800190e:	18fb      	adds	r3, r7, r3
 8001910:	2200      	movs	r2, #0
 8001912:	701a      	strb	r2, [r3, #0]
 8001914:	e02c      	b.n	8001970 <UART_SetConfig+0x184>
 8001916:	2317      	movs	r3, #23
 8001918:	18fb      	adds	r3, r7, r3
 800191a:	2202      	movs	r2, #2
 800191c:	701a      	strb	r2, [r3, #0]
 800191e:	e027      	b.n	8001970 <UART_SetConfig+0x184>
 8001920:	2317      	movs	r3, #23
 8001922:	18fb      	adds	r3, r7, r3
 8001924:	2204      	movs	r2, #4
 8001926:	701a      	strb	r2, [r3, #0]
 8001928:	e022      	b.n	8001970 <UART_SetConfig+0x184>
 800192a:	2317      	movs	r3, #23
 800192c:	18fb      	adds	r3, r7, r3
 800192e:	2208      	movs	r2, #8
 8001930:	701a      	strb	r2, [r3, #0]
 8001932:	e01d      	b.n	8001970 <UART_SetConfig+0x184>
 8001934:	2317      	movs	r3, #23
 8001936:	18fb      	adds	r3, r7, r3
 8001938:	2210      	movs	r2, #16
 800193a:	701a      	strb	r2, [r3, #0]
 800193c:	46c0      	nop			; (mov r8, r8)
 800193e:	e017      	b.n	8001970 <UART_SetConfig+0x184>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a83      	ldr	r2, [pc, #524]	; (8001b54 <UART_SetConfig+0x368>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d104      	bne.n	8001954 <UART_SetConfig+0x168>
 800194a:	2317      	movs	r3, #23
 800194c:	18fb      	adds	r3, r7, r3
 800194e:	2200      	movs	r2, #0
 8001950:	701a      	strb	r2, [r3, #0]
 8001952:	e00d      	b.n	8001970 <UART_SetConfig+0x184>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a7f      	ldr	r2, [pc, #508]	; (8001b58 <UART_SetConfig+0x36c>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d104      	bne.n	8001968 <UART_SetConfig+0x17c>
 800195e:	2317      	movs	r3, #23
 8001960:	18fb      	adds	r3, r7, r3
 8001962:	2200      	movs	r2, #0
 8001964:	701a      	strb	r2, [r3, #0]
 8001966:	e003      	b.n	8001970 <UART_SetConfig+0x184>
 8001968:	2317      	movs	r3, #23
 800196a:	18fb      	adds	r3, r7, r3
 800196c:	2210      	movs	r2, #16
 800196e:	701a      	strb	r2, [r3, #0]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	69da      	ldr	r2, [r3, #28]
 8001974:	2380      	movs	r3, #128	; 0x80
 8001976:	021b      	lsls	r3, r3, #8
 8001978:	429a      	cmp	r2, r3
 800197a:	d000      	beq.n	800197e <UART_SetConfig+0x192>
 800197c:	e07b      	b.n	8001a76 <UART_SetConfig+0x28a>
  {
    switch (clocksource)
 800197e:	2317      	movs	r3, #23
 8001980:	18fb      	adds	r3, r7, r3
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	2b02      	cmp	r3, #2
 8001986:	d01c      	beq.n	80019c2 <UART_SetConfig+0x1d6>
 8001988:	dc02      	bgt.n	8001990 <UART_SetConfig+0x1a4>
 800198a:	2b00      	cmp	r3, #0
 800198c:	d005      	beq.n	800199a <UART_SetConfig+0x1ae>
 800198e:	e04f      	b.n	8001a30 <UART_SetConfig+0x244>
 8001990:	2b04      	cmp	r3, #4
 8001992:	d027      	beq.n	80019e4 <UART_SetConfig+0x1f8>
 8001994:	2b08      	cmp	r3, #8
 8001996:	d039      	beq.n	8001a0c <UART_SetConfig+0x220>
 8001998:	e04a      	b.n	8001a30 <UART_SetConfig+0x244>
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800199a:	f7ff fd17 	bl	80013cc <HAL_RCC_GetPCLK1Freq>
 800199e:	0003      	movs	r3, r0
 80019a0:	005a      	lsls	r2, r3, #1
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	085b      	lsrs	r3, r3, #1
 80019a8:	18d2      	adds	r2, r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	0019      	movs	r1, r3
 80019b0:	0010      	movs	r0, r2
 80019b2:	f7fe fbb1 	bl	8000118 <__udivsi3>
 80019b6:	0003      	movs	r3, r0
 80019b8:	001a      	movs	r2, r3
 80019ba:	2314      	movs	r3, #20
 80019bc:	18fb      	adds	r3, r7, r3
 80019be:	801a      	strh	r2, [r3, #0]
        break;
 80019c0:	e03b      	b.n	8001a3a <UART_SetConfig+0x24e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	085b      	lsrs	r3, r3, #1
 80019c8:	4a64      	ldr	r2, [pc, #400]	; (8001b5c <UART_SetConfig+0x370>)
 80019ca:	189a      	adds	r2, r3, r2
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	0019      	movs	r1, r3
 80019d2:	0010      	movs	r0, r2
 80019d4:	f7fe fba0 	bl	8000118 <__udivsi3>
 80019d8:	0003      	movs	r3, r0
 80019da:	001a      	movs	r2, r3
 80019dc:	2314      	movs	r3, #20
 80019de:	18fb      	adds	r3, r7, r3
 80019e0:	801a      	strh	r2, [r3, #0]
        break;
 80019e2:	e02a      	b.n	8001a3a <UART_SetConfig+0x24e>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80019e4:	f7ff fc6a 	bl	80012bc <HAL_RCC_GetSysClockFreq>
 80019e8:	0003      	movs	r3, r0
 80019ea:	005a      	lsls	r2, r3, #1
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	085b      	lsrs	r3, r3, #1
 80019f2:	18d2      	adds	r2, r2, r3
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	0019      	movs	r1, r3
 80019fa:	0010      	movs	r0, r2
 80019fc:	f7fe fb8c 	bl	8000118 <__udivsi3>
 8001a00:	0003      	movs	r3, r0
 8001a02:	001a      	movs	r2, r3
 8001a04:	2314      	movs	r3, #20
 8001a06:	18fb      	adds	r3, r7, r3
 8001a08:	801a      	strh	r2, [r3, #0]
        break;
 8001a0a:	e016      	b.n	8001a3a <UART_SetConfig+0x24e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	085b      	lsrs	r3, r3, #1
 8001a12:	2280      	movs	r2, #128	; 0x80
 8001a14:	0252      	lsls	r2, r2, #9
 8001a16:	189a      	adds	r2, r3, r2
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	0019      	movs	r1, r3
 8001a1e:	0010      	movs	r0, r2
 8001a20:	f7fe fb7a 	bl	8000118 <__udivsi3>
 8001a24:	0003      	movs	r3, r0
 8001a26:	001a      	movs	r2, r3
 8001a28:	2314      	movs	r3, #20
 8001a2a:	18fb      	adds	r3, r7, r3
 8001a2c:	801a      	strh	r2, [r3, #0]
        break;
 8001a2e:	e004      	b.n	8001a3a <UART_SetConfig+0x24e>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8001a30:	2313      	movs	r3, #19
 8001a32:	18fb      	adds	r3, r7, r3
 8001a34:	2201      	movs	r2, #1
 8001a36:	701a      	strb	r2, [r3, #0]
        break;
 8001a38:	46c0      	nop			; (mov r8, r8)
    }

    brrtemp = usartdiv & 0xFFF0U;
 8001a3a:	230a      	movs	r3, #10
 8001a3c:	18fb      	adds	r3, r7, r3
 8001a3e:	2214      	movs	r2, #20
 8001a40:	18ba      	adds	r2, r7, r2
 8001a42:	8812      	ldrh	r2, [r2, #0]
 8001a44:	210f      	movs	r1, #15
 8001a46:	438a      	bics	r2, r1
 8001a48:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001a4a:	2314      	movs	r3, #20
 8001a4c:	18fb      	adds	r3, r7, r3
 8001a4e:	881b      	ldrh	r3, [r3, #0]
 8001a50:	105b      	asrs	r3, r3, #1
 8001a52:	b29b      	uxth	r3, r3
 8001a54:	2207      	movs	r2, #7
 8001a56:	4013      	ands	r3, r2
 8001a58:	b299      	uxth	r1, r3
 8001a5a:	230a      	movs	r3, #10
 8001a5c:	18fb      	adds	r3, r7, r3
 8001a5e:	220a      	movs	r2, #10
 8001a60:	18ba      	adds	r2, r7, r2
 8001a62:	8812      	ldrh	r2, [r2, #0]
 8001a64:	430a      	orrs	r2, r1
 8001a66:	801a      	strh	r2, [r3, #0]
    huart->Instance->BRR = brrtemp;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	220a      	movs	r2, #10
 8001a6e:	18ba      	adds	r2, r7, r2
 8001a70:	8812      	ldrh	r2, [r2, #0]
 8001a72:	60da      	str	r2, [r3, #12]
 8001a74:	e05b      	b.n	8001b2e <UART_SetConfig+0x342>
  }
  else
  {
    switch (clocksource)
 8001a76:	2317      	movs	r3, #23
 8001a78:	18fb      	adds	r3, r7, r3
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	2b02      	cmp	r3, #2
 8001a7e:	d01b      	beq.n	8001ab8 <UART_SetConfig+0x2cc>
 8001a80:	dc02      	bgt.n	8001a88 <UART_SetConfig+0x29c>
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d005      	beq.n	8001a92 <UART_SetConfig+0x2a6>
 8001a86:	e04d      	b.n	8001b24 <UART_SetConfig+0x338>
 8001a88:	2b04      	cmp	r3, #4
 8001a8a:	d026      	beq.n	8001ada <UART_SetConfig+0x2ee>
 8001a8c:	2b08      	cmp	r3, #8
 8001a8e:	d037      	beq.n	8001b00 <UART_SetConfig+0x314>
 8001a90:	e048      	b.n	8001b24 <UART_SetConfig+0x338>
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681c      	ldr	r4, [r3, #0]
 8001a96:	f7ff fc99 	bl	80013cc <HAL_RCC_GetPCLK1Freq>
 8001a9a:	0002      	movs	r2, r0
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	085b      	lsrs	r3, r3, #1
 8001aa2:	18d2      	adds	r2, r2, r3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	0019      	movs	r1, r3
 8001aaa:	0010      	movs	r0, r2
 8001aac:	f7fe fb34 	bl	8000118 <__udivsi3>
 8001ab0:	0003      	movs	r3, r0
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	60e3      	str	r3, [r4, #12]
        break;
 8001ab6:	e03a      	b.n	8001b2e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681c      	ldr	r4, [r3, #0]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	085b      	lsrs	r3, r3, #1
 8001ac2:	4a27      	ldr	r2, [pc, #156]	; (8001b60 <UART_SetConfig+0x374>)
 8001ac4:	189a      	adds	r2, r3, r2
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	0019      	movs	r1, r3
 8001acc:	0010      	movs	r0, r2
 8001ace:	f7fe fb23 	bl	8000118 <__udivsi3>
 8001ad2:	0003      	movs	r3, r0
 8001ad4:	b29b      	uxth	r3, r3
 8001ad6:	60e3      	str	r3, [r4, #12]
        break;
 8001ad8:	e029      	b.n	8001b2e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681c      	ldr	r4, [r3, #0]
 8001ade:	f7ff fbed 	bl	80012bc <HAL_RCC_GetSysClockFreq>
 8001ae2:	0002      	movs	r2, r0
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	085b      	lsrs	r3, r3, #1
 8001aea:	18d2      	adds	r2, r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	0019      	movs	r1, r3
 8001af2:	0010      	movs	r0, r2
 8001af4:	f7fe fb10 	bl	8000118 <__udivsi3>
 8001af8:	0003      	movs	r3, r0
 8001afa:	b29b      	uxth	r3, r3
 8001afc:	60e3      	str	r3, [r4, #12]
        break;
 8001afe:	e016      	b.n	8001b2e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681c      	ldr	r4, [r3, #0]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	085b      	lsrs	r3, r3, #1
 8001b0a:	2280      	movs	r2, #128	; 0x80
 8001b0c:	0212      	lsls	r2, r2, #8
 8001b0e:	189a      	adds	r2, r3, r2
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	0019      	movs	r1, r3
 8001b16:	0010      	movs	r0, r2
 8001b18:	f7fe fafe 	bl	8000118 <__udivsi3>
 8001b1c:	0003      	movs	r3, r0
 8001b1e:	b29b      	uxth	r3, r3
 8001b20:	60e3      	str	r3, [r4, #12]
        break;
 8001b22:	e004      	b.n	8001b2e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8001b24:	2313      	movs	r3, #19
 8001b26:	18fb      	adds	r3, r7, r3
 8001b28:	2201      	movs	r2, #1
 8001b2a:	701a      	strb	r2, [r3, #0]
        break;
 8001b2c:	46c0      	nop			; (mov r8, r8)
    }
  }

  return ret;
 8001b2e:	2313      	movs	r3, #19
 8001b30:	18fb      	adds	r3, r7, r3
 8001b32:	781b      	ldrb	r3, [r3, #0]

}
 8001b34:	0018      	movs	r0, r3
 8001b36:	46bd      	mov	sp, r7
 8001b38:	b007      	add	sp, #28
 8001b3a:	bd90      	pop	{r4, r7, pc}
 8001b3c:	efff69f3 	.word	0xefff69f3
 8001b40:	ffffcfff 	.word	0xffffcfff
 8001b44:	fffff4ff 	.word	0xfffff4ff
 8001b48:	40013800 	.word	0x40013800
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	40004400 	.word	0x40004400
 8001b54:	40004800 	.word	0x40004800
 8001b58:	40004c00 	.word	0x40004c00
 8001b5c:	00f42400 	.word	0x00f42400
 8001b60:	007a1200 	.word	0x007a1200

08001b64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b70:	2201      	movs	r2, #1
 8001b72:	4013      	ands	r3, r2
 8001b74:	d00a      	beq.n	8001b8c <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	687a      	ldr	r2, [r7, #4]
 8001b7c:	6812      	ldr	r2, [r2, #0]
 8001b7e:	6852      	ldr	r2, [r2, #4]
 8001b80:	4945      	ldr	r1, [pc, #276]	; (8001c98 <UART_AdvFeatureConfig+0x134>)
 8001b82:	4011      	ands	r1, r2
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001b88:	430a      	orrs	r2, r1
 8001b8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b90:	2202      	movs	r2, #2
 8001b92:	4013      	ands	r3, r2
 8001b94:	d00a      	beq.n	8001bac <UART_AdvFeatureConfig+0x48>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	687a      	ldr	r2, [r7, #4]
 8001b9c:	6812      	ldr	r2, [r2, #0]
 8001b9e:	6852      	ldr	r2, [r2, #4]
 8001ba0:	493e      	ldr	r1, [pc, #248]	; (8001c9c <UART_AdvFeatureConfig+0x138>)
 8001ba2:	4011      	ands	r1, r2
 8001ba4:	687a      	ldr	r2, [r7, #4]
 8001ba6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001ba8:	430a      	orrs	r2, r1
 8001baa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb0:	2204      	movs	r2, #4
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	d00a      	beq.n	8001bcc <UART_AdvFeatureConfig+0x68>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	687a      	ldr	r2, [r7, #4]
 8001bbc:	6812      	ldr	r2, [r2, #0]
 8001bbe:	6852      	ldr	r2, [r2, #4]
 8001bc0:	4937      	ldr	r1, [pc, #220]	; (8001ca0 <UART_AdvFeatureConfig+0x13c>)
 8001bc2:	4011      	ands	r1, r2
 8001bc4:	687a      	ldr	r2, [r7, #4]
 8001bc6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001bc8:	430a      	orrs	r2, r1
 8001bca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd0:	2208      	movs	r2, #8
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	d00a      	beq.n	8001bec <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	6812      	ldr	r2, [r2, #0]
 8001bde:	6852      	ldr	r2, [r2, #4]
 8001be0:	4930      	ldr	r1, [pc, #192]	; (8001ca4 <UART_AdvFeatureConfig+0x140>)
 8001be2:	4011      	ands	r1, r2
 8001be4:	687a      	ldr	r2, [r7, #4]
 8001be6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001be8:	430a      	orrs	r2, r1
 8001bea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf0:	2210      	movs	r2, #16
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	d00a      	beq.n	8001c0c <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	6812      	ldr	r2, [r2, #0]
 8001bfe:	6892      	ldr	r2, [r2, #8]
 8001c00:	4929      	ldr	r1, [pc, #164]	; (8001ca8 <UART_AdvFeatureConfig+0x144>)
 8001c02:	4011      	ands	r1, r2
 8001c04:	687a      	ldr	r2, [r7, #4]
 8001c06:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001c08:	430a      	orrs	r2, r1
 8001c0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c10:	2220      	movs	r2, #32
 8001c12:	4013      	ands	r3, r2
 8001c14:	d00a      	beq.n	8001c2c <UART_AdvFeatureConfig+0xc8>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	6812      	ldr	r2, [r2, #0]
 8001c1e:	6892      	ldr	r2, [r2, #8]
 8001c20:	4922      	ldr	r1, [pc, #136]	; (8001cac <UART_AdvFeatureConfig+0x148>)
 8001c22:	4011      	ands	r1, r2
 8001c24:	687a      	ldr	r2, [r7, #4]
 8001c26:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001c28:	430a      	orrs	r2, r1
 8001c2a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c30:	2240      	movs	r2, #64	; 0x40
 8001c32:	4013      	ands	r3, r2
 8001c34:	d01b      	beq.n	8001c6e <UART_AdvFeatureConfig+0x10a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	6812      	ldr	r2, [r2, #0]
 8001c3e:	6852      	ldr	r2, [r2, #4]
 8001c40:	491b      	ldr	r1, [pc, #108]	; (8001cb0 <UART_AdvFeatureConfig+0x14c>)
 8001c42:	4011      	ands	r1, r2
 8001c44:	687a      	ldr	r2, [r7, #4]
 8001c46:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001c48:	430a      	orrs	r2, r1
 8001c4a:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c50:	2380      	movs	r3, #128	; 0x80
 8001c52:	035b      	lsls	r3, r3, #13
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d10a      	bne.n	8001c6e <UART_AdvFeatureConfig+0x10a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	687a      	ldr	r2, [r7, #4]
 8001c5e:	6812      	ldr	r2, [r2, #0]
 8001c60:	6852      	ldr	r2, [r2, #4]
 8001c62:	4914      	ldr	r1, [pc, #80]	; (8001cb4 <UART_AdvFeatureConfig+0x150>)
 8001c64:	4011      	ands	r1, r2
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001c6a:	430a      	orrs	r2, r1
 8001c6c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c72:	2280      	movs	r2, #128	; 0x80
 8001c74:	4013      	ands	r3, r2
 8001c76:	d00a      	beq.n	8001c8e <UART_AdvFeatureConfig+0x12a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	6812      	ldr	r2, [r2, #0]
 8001c80:	6852      	ldr	r2, [r2, #4]
 8001c82:	490d      	ldr	r1, [pc, #52]	; (8001cb8 <UART_AdvFeatureConfig+0x154>)
 8001c84:	4011      	ands	r1, r2
 8001c86:	687a      	ldr	r2, [r7, #4]
 8001c88:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001c8a:	430a      	orrs	r2, r1
 8001c8c:	605a      	str	r2, [r3, #4]
  }
}
 8001c8e:	46c0      	nop			; (mov r8, r8)
 8001c90:	46bd      	mov	sp, r7
 8001c92:	b002      	add	sp, #8
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	46c0      	nop			; (mov r8, r8)
 8001c98:	fffdffff 	.word	0xfffdffff
 8001c9c:	fffeffff 	.word	0xfffeffff
 8001ca0:	fffbffff 	.word	0xfffbffff
 8001ca4:	ffff7fff 	.word	0xffff7fff
 8001ca8:	ffffefff 	.word	0xffffefff
 8001cac:	ffffdfff 	.word	0xffffdfff
 8001cb0:	ffefffff 	.word	0xffefffff
 8001cb4:	ff9fffff 	.word	0xff9fffff
 8001cb8:	fff7ffff 	.word	0xfff7ffff

08001cbc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b086      	sub	sp, #24
 8001cc0:	af02      	add	r7, sp, #8
 8001cc2:	6078      	str	r0, [r7, #4]
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60fb      	str	r3, [r7, #12]
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	66da      	str	r2, [r3, #108]	; 0x6c

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8001cce:	f7fe fbd5 	bl	800047c <HAL_GetTick>
 8001cd2:	0003      	movs	r3, r0
 8001cd4:	60fb      	str	r3, [r7, #12]

  /* TEACK and REACK bits in ISR are checked only when available (not available on all F0 devices).
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a21      	ldr	r2, [pc, #132]	; (8001d60 <UART_CheckIdleState+0xa4>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d004      	beq.n	8001cea <UART_CheckIdleState+0x2e>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a1f      	ldr	r2, [pc, #124]	; (8001d64 <UART_CheckIdleState+0xa8>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d129      	bne.n	8001d3e <UART_CheckIdleState+0x82>
  {
    /* Check if the Transmitter is enabled */
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2208      	movs	r2, #8
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	2b08      	cmp	r3, #8
 8001cf6:	d10d      	bne.n	8001d14 <UART_CheckIdleState+0x58>
    {
      /* Wait until TEACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001cf8:	68fa      	ldr	r2, [r7, #12]
 8001cfa:	2380      	movs	r3, #128	; 0x80
 8001cfc:	0399      	lsls	r1, r3, #14
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	4b19      	ldr	r3, [pc, #100]	; (8001d68 <UART_CheckIdleState+0xac>)
 8001d02:	9300      	str	r3, [sp, #0]
 8001d04:	0013      	movs	r3, r2
 8001d06:	2200      	movs	r2, #0
 8001d08:	f000 f830 	bl	8001d6c <UART_WaitOnFlagUntilTimeout>
 8001d0c:	1e03      	subs	r3, r0, #0
 8001d0e:	d001      	beq.n	8001d14 <UART_CheckIdleState+0x58>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 8001d10:	2303      	movs	r3, #3
 8001d12:	e021      	b.n	8001d58 <UART_CheckIdleState+0x9c>
      }
    }

    /* Check if the Receiver is enabled */
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2204      	movs	r2, #4
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	2b04      	cmp	r3, #4
 8001d20:	d10d      	bne.n	8001d3e <UART_CheckIdleState+0x82>
    {
      /* Wait until REACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001d22:	68fa      	ldr	r2, [r7, #12]
 8001d24:	2380      	movs	r3, #128	; 0x80
 8001d26:	03d9      	lsls	r1, r3, #15
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	4b0f      	ldr	r3, [pc, #60]	; (8001d68 <UART_CheckIdleState+0xac>)
 8001d2c:	9300      	str	r3, [sp, #0]
 8001d2e:	0013      	movs	r3, r2
 8001d30:	2200      	movs	r2, #0
 8001d32:	f000 f81b 	bl	8001d6c <UART_WaitOnFlagUntilTimeout>
 8001d36:	1e03      	subs	r3, r0, #0
 8001d38:	d001      	beq.n	8001d3e <UART_CheckIdleState+0x82>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e00c      	b.n	8001d58 <UART_CheckIdleState+0x9c>
    }
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2269      	movs	r2, #105	; 0x69
 8001d42:	2120      	movs	r1, #32
 8001d44:	5499      	strb	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	226a      	movs	r2, #106	; 0x6a
 8001d4a:	2120      	movs	r1, #32
 8001d4c:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2268      	movs	r2, #104	; 0x68
 8001d52:	2100      	movs	r1, #0
 8001d54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001d56:	2300      	movs	r3, #0
}
 8001d58:	0018      	movs	r0, r3
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	b004      	add	sp, #16
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	40013800 	.word	0x40013800
 8001d64:	40004400 	.word	0x40004400
 8001d68:	01ffffff 	.word	0x01ffffff

08001d6c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	603b      	str	r3, [r7, #0]
 8001d78:	1dfb      	adds	r3, r7, #7
 8001d7a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d7c:	e02b      	b.n	8001dd6 <UART_WaitOnFlagUntilTimeout+0x6a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	3301      	adds	r3, #1
 8001d82:	d028      	beq.n	8001dd6 <UART_WaitOnFlagUntilTimeout+0x6a>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d007      	beq.n	8001d9a <UART_WaitOnFlagUntilTimeout+0x2e>
 8001d8a:	f7fe fb77 	bl	800047c <HAL_GetTick>
 8001d8e:	0002      	movs	r2, r0
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	1ad2      	subs	r2, r2, r3
 8001d94:	69bb      	ldr	r3, [r7, #24]
 8001d96:	429a      	cmp	r2, r3
 8001d98:	d91d      	bls.n	8001dd6 <UART_WaitOnFlagUntilTimeout+0x6a>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	68fa      	ldr	r2, [r7, #12]
 8001da0:	6812      	ldr	r2, [r2, #0]
 8001da2:	6812      	ldr	r2, [r2, #0]
 8001da4:	4916      	ldr	r1, [pc, #88]	; (8001e00 <UART_WaitOnFlagUntilTimeout+0x94>)
 8001da6:	400a      	ands	r2, r1
 8001da8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	68fa      	ldr	r2, [r7, #12]
 8001db0:	6812      	ldr	r2, [r2, #0]
 8001db2:	6892      	ldr	r2, [r2, #8]
 8001db4:	2101      	movs	r1, #1
 8001db6:	438a      	bics	r2, r1
 8001db8:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	2269      	movs	r2, #105	; 0x69
 8001dbe:	2120      	movs	r1, #32
 8001dc0:	5499      	strb	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	226a      	movs	r2, #106	; 0x6a
 8001dc6:	2120      	movs	r1, #32
 8001dc8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	2268      	movs	r2, #104	; 0x68
 8001dce:	2100      	movs	r1, #0
 8001dd0:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	e00f      	b.n	8001df6 <UART_WaitOnFlagUntilTimeout+0x8a>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	69db      	ldr	r3, [r3, #28]
 8001ddc:	68ba      	ldr	r2, [r7, #8]
 8001dde:	401a      	ands	r2, r3
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	425a      	negs	r2, r3
 8001de6:	4153      	adcs	r3, r2
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	001a      	movs	r2, r3
 8001dec:	1dfb      	adds	r3, r7, #7
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d0c4      	beq.n	8001d7e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001df4:	2300      	movs	r3, #0
}
 8001df6:	0018      	movs	r0, r3
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	b004      	add	sp, #16
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	46c0      	nop			; (mov r8, r8)
 8001e00:	fffffe5f 	.word	0xfffffe5f

08001e04 <fsm_fire>:
	free(fsm);
	return 1;
}

void fsm_fire(fsm_t* this)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
	fsm_trans_t* t;
	for (t = this->tt; t->orig_state >= 0; ++t) {
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	60fb      	str	r3, [r7, #12]
 8001e12:	e01d      	b.n	8001e50 <fsm_fire+0x4c>
		if ((this->current_state == t->orig_state) && t->in(this)) {
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d114      	bne.n	8001e4a <fsm_fire+0x46>
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	687a      	ldr	r2, [r7, #4]
 8001e26:	0010      	movs	r0, r2
 8001e28:	4798      	blx	r3
 8001e2a:	1e03      	subs	r3, r0, #0
 8001e2c:	d00d      	beq.n	8001e4a <fsm_fire+0x46>
			this->current_state = t->dest_state;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	689a      	ldr	r2, [r3, #8]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	601a      	str	r2, [r3, #0]
			if (t->out)
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d00d      	beq.n	8001e5a <fsm_fire+0x56>
				t->out(this);
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	0010      	movs	r0, r2
 8001e46:	4798      	blx	r3
			break;
 8001e48:	e007      	b.n	8001e5a <fsm_fire+0x56>
	for (t = this->tt; t->orig_state >= 0; ++t) {
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	3310      	adds	r3, #16
 8001e4e:	60fb      	str	r3, [r7, #12]
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	dadd      	bge.n	8001e14 <fsm_fire+0x10>
		}
	}
}
 8001e58:	e000      	b.n	8001e5c <fsm_fire+0x58>
			break;
 8001e5a:	46c0      	nop			; (mov r8, r8)
}
 8001e5c:	46c0      	nop			; (mov r8, r8)
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	b004      	add	sp, #16
 8001e62:	bd80      	pop	{r7, pc}

08001e64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e6a:	f7fe facb 	bl	8000404 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e6e:	f000 f81f 	bl	8001eb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e72:	f000 f8ad 	bl	8001fd0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001e76:	f000 f87b 	bl	8001f70 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	//LED Test
  uart_printf("Begin! \n");
 8001e7a:	4b0b      	ldr	r3, [pc, #44]	; (8001ea8 <main+0x44>)
 8001e7c:	0018      	movs	r0, r3
 8001e7e:	f000 fcdd 	bl	800283c <uart_printf>
	simon_t* simon = simon_init(HAL_GetTick());
 8001e82:	f7fe fafb 	bl	800047c <HAL_GetTick>
 8001e86:	0003      	movs	r3, r0
 8001e88:	0018      	movs	r0, r3
 8001e8a:	f000 fa79 	bl	8002380 <simon_init>
 8001e8e:	0003      	movs	r3, r0
 8001e90:	607b      	str	r3, [r7, #4]
	_IRQ_BTN_handler = simon->_IRQ_BTN_handler;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001e96:	4b05      	ldr	r3, [pc, #20]	; (8001eac <main+0x48>)
 8001e98:	601a      	str	r2, [r3, #0]
	//simon->game_flags |= 0x01;
	//Generic FSM type holder
	/* En caso de que haya mas de 1 maquina de estados podemos meterlas todas
	 dentro de un array del tipo fsm, de esta forma podemos hacer el bucle while generico para disparar
	 todas las maquinas de estados */
	fsm_t* simon_fsm = (fsm_t*)simon;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		fsm_fire(simon_fsm);
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	0018      	movs	r0, r3
 8001ea2:	f7ff ffaf 	bl	8001e04 <fsm_fire>
 8001ea6:	e7fa      	b.n	8001e9e <main+0x3a>
 8001ea8:	08002b0c 	.word	0x08002b0c
 8001eac:	200000e4 	.word	0x200000e4

08001eb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b098      	sub	sp, #96	; 0x60
 8001eb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001eb6:	232c      	movs	r3, #44	; 0x2c
 8001eb8:	18fb      	adds	r3, r7, r3
 8001eba:	0018      	movs	r0, r3
 8001ebc:	2334      	movs	r3, #52	; 0x34
 8001ebe:	001a      	movs	r2, r3
 8001ec0:	2100      	movs	r1, #0
 8001ec2:	f000 fd31 	bl	8002928 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ec6:	231c      	movs	r3, #28
 8001ec8:	18fb      	adds	r3, r7, r3
 8001eca:	0018      	movs	r0, r3
 8001ecc:	2310      	movs	r3, #16
 8001ece:	001a      	movs	r2, r3
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	f000 fd29 	bl	8002928 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ed6:	003b      	movs	r3, r7
 8001ed8:	0018      	movs	r0, r3
 8001eda:	231c      	movs	r3, #28
 8001edc:	001a      	movs	r2, r3
 8001ede:	2100      	movs	r1, #0
 8001ee0:	f000 fd22 	bl	8002928 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ee4:	232c      	movs	r3, #44	; 0x2c
 8001ee6:	18fb      	adds	r3, r7, r3
 8001ee8:	2202      	movs	r2, #2
 8001eea:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001eec:	232c      	movs	r3, #44	; 0x2c
 8001eee:	18fb      	adds	r3, r7, r3
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ef4:	232c      	movs	r3, #44	; 0x2c
 8001ef6:	18fb      	adds	r3, r7, r3
 8001ef8:	2210      	movs	r2, #16
 8001efa:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001efc:	232c      	movs	r3, #44	; 0x2c
 8001efe:	18fb      	adds	r3, r7, r3
 8001f00:	2200      	movs	r2, #0
 8001f02:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f04:	232c      	movs	r3, #44	; 0x2c
 8001f06:	18fb      	adds	r3, r7, r3
 8001f08:	0018      	movs	r0, r3
 8001f0a:	f7fe fd71 	bl	80009f0 <HAL_RCC_OscConfig>
 8001f0e:	1e03      	subs	r3, r0, #0
 8001f10:	d001      	beq.n	8001f16 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001f12:	f000 f901 	bl	8002118 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f16:	231c      	movs	r3, #28
 8001f18:	18fb      	adds	r3, r7, r3
 8001f1a:	2207      	movs	r2, #7
 8001f1c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001f1e:	231c      	movs	r3, #28
 8001f20:	18fb      	adds	r3, r7, r3
 8001f22:	2200      	movs	r2, #0
 8001f24:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f26:	231c      	movs	r3, #28
 8001f28:	18fb      	adds	r3, r7, r3
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001f2e:	231c      	movs	r3, #28
 8001f30:	18fb      	adds	r3, r7, r3
 8001f32:	2200      	movs	r2, #0
 8001f34:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001f36:	231c      	movs	r3, #28
 8001f38:	18fb      	adds	r3, r7, r3
 8001f3a:	2100      	movs	r1, #0
 8001f3c:	0018      	movs	r0, r3
 8001f3e:	f7ff f8b5 	bl	80010ac <HAL_RCC_ClockConfig>
 8001f42:	1e03      	subs	r3, r0, #0
 8001f44:	d001      	beq.n	8001f4a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001f46:	f000 f8e7 	bl	8002118 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001f4a:	003b      	movs	r3, r7
 8001f4c:	2202      	movs	r2, #2
 8001f4e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001f50:	003b      	movs	r3, r7
 8001f52:	2200      	movs	r2, #0
 8001f54:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f56:	003b      	movs	r3, r7
 8001f58:	0018      	movs	r0, r3
 8001f5a:	f7ff fa4d 	bl	80013f8 <HAL_RCCEx_PeriphCLKConfig>
 8001f5e:	1e03      	subs	r3, r0, #0
 8001f60:	d001      	beq.n	8001f66 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001f62:	f000 f8d9 	bl	8002118 <Error_Handler>
  }
}
 8001f66:	46c0      	nop			; (mov r8, r8)
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	b018      	add	sp, #96	; 0x60
 8001f6c:	bd80      	pop	{r7, pc}
	...

08001f70 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f74:	4b14      	ldr	r3, [pc, #80]	; (8001fc8 <MX_USART2_UART_Init+0x58>)
 8001f76:	4a15      	ldr	r2, [pc, #84]	; (8001fcc <MX_USART2_UART_Init+0x5c>)
 8001f78:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001f7a:	4b13      	ldr	r3, [pc, #76]	; (8001fc8 <MX_USART2_UART_Init+0x58>)
 8001f7c:	2296      	movs	r2, #150	; 0x96
 8001f7e:	0212      	lsls	r2, r2, #8
 8001f80:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f82:	4b11      	ldr	r3, [pc, #68]	; (8001fc8 <MX_USART2_UART_Init+0x58>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f88:	4b0f      	ldr	r3, [pc, #60]	; (8001fc8 <MX_USART2_UART_Init+0x58>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f8e:	4b0e      	ldr	r3, [pc, #56]	; (8001fc8 <MX_USART2_UART_Init+0x58>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f94:	4b0c      	ldr	r3, [pc, #48]	; (8001fc8 <MX_USART2_UART_Init+0x58>)
 8001f96:	220c      	movs	r2, #12
 8001f98:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f9a:	4b0b      	ldr	r3, [pc, #44]	; (8001fc8 <MX_USART2_UART_Init+0x58>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fa0:	4b09      	ldr	r3, [pc, #36]	; (8001fc8 <MX_USART2_UART_Init+0x58>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fa6:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <MX_USART2_UART_Init+0x58>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fac:	4b06      	ldr	r3, [pc, #24]	; (8001fc8 <MX_USART2_UART_Init+0x58>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001fb2:	4b05      	ldr	r3, [pc, #20]	; (8001fc8 <MX_USART2_UART_Init+0x58>)
 8001fb4:	0018      	movs	r0, r3
 8001fb6:	f7ff fb1d 	bl	80015f4 <HAL_UART_Init>
 8001fba:	1e03      	subs	r3, r0, #0
 8001fbc:	d001      	beq.n	8001fc2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001fbe:	f000 f8ab 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001fc2:	46c0      	nop			; (mov r8, r8)
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	2000016c 	.word	0x2000016c
 8001fcc:	40004400 	.word	0x40004400

08001fd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b088      	sub	sp, #32
 8001fd4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd6:	230c      	movs	r3, #12
 8001fd8:	18fb      	adds	r3, r7, r3
 8001fda:	0018      	movs	r0, r3
 8001fdc:	2314      	movs	r3, #20
 8001fde:	001a      	movs	r2, r3
 8001fe0:	2100      	movs	r1, #0
 8001fe2:	f000 fca1 	bl	8002928 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe6:	4b40      	ldr	r3, [pc, #256]	; (80020e8 <MX_GPIO_Init+0x118>)
 8001fe8:	4a3f      	ldr	r2, [pc, #252]	; (80020e8 <MX_GPIO_Init+0x118>)
 8001fea:	6952      	ldr	r2, [r2, #20]
 8001fec:	2180      	movs	r1, #128	; 0x80
 8001fee:	0289      	lsls	r1, r1, #10
 8001ff0:	430a      	orrs	r2, r1
 8001ff2:	615a      	str	r2, [r3, #20]
 8001ff4:	4b3c      	ldr	r3, [pc, #240]	; (80020e8 <MX_GPIO_Init+0x118>)
 8001ff6:	695a      	ldr	r2, [r3, #20]
 8001ff8:	2380      	movs	r3, #128	; 0x80
 8001ffa:	029b      	lsls	r3, r3, #10
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	60bb      	str	r3, [r7, #8]
 8002000:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002002:	4b39      	ldr	r3, [pc, #228]	; (80020e8 <MX_GPIO_Init+0x118>)
 8002004:	4a38      	ldr	r2, [pc, #224]	; (80020e8 <MX_GPIO_Init+0x118>)
 8002006:	6952      	ldr	r2, [r2, #20]
 8002008:	2180      	movs	r1, #128	; 0x80
 800200a:	02c9      	lsls	r1, r1, #11
 800200c:	430a      	orrs	r2, r1
 800200e:	615a      	str	r2, [r3, #20]
 8002010:	4b35      	ldr	r3, [pc, #212]	; (80020e8 <MX_GPIO_Init+0x118>)
 8002012:	695a      	ldr	r2, [r3, #20]
 8002014:	2380      	movs	r3, #128	; 0x80
 8002016:	02db      	lsls	r3, r3, #11
 8002018:	4013      	ands	r3, r2
 800201a:	607b      	str	r3, [r7, #4]
 800201c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800201e:	2390      	movs	r3, #144	; 0x90
 8002020:	05db      	lsls	r3, r3, #23
 8002022:	2200      	movs	r2, #0
 8002024:	2120      	movs	r1, #32
 8002026:	0018      	movs	r0, r3
 8002028:	f7fe fca8 	bl	800097c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800202c:	23c0      	movs	r3, #192	; 0xc0
 800202e:	009b      	lsls	r3, r3, #2
 8002030:	482e      	ldr	r0, [pc, #184]	; (80020ec <MX_GPIO_Init+0x11c>)
 8002032:	2200      	movs	r2, #0
 8002034:	0019      	movs	r1, r3
 8002036:	f7fe fca1 	bl	800097c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800203a:	230c      	movs	r3, #12
 800203c:	18fb      	adds	r3, r7, r3
 800203e:	2220      	movs	r2, #32
 8002040:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002042:	230c      	movs	r3, #12
 8002044:	18fb      	adds	r3, r7, r3
 8002046:	2201      	movs	r2, #1
 8002048:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204a:	230c      	movs	r3, #12
 800204c:	18fb      	adds	r3, r7, r3
 800204e:	2200      	movs	r2, #0
 8002050:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002052:	230c      	movs	r3, #12
 8002054:	18fb      	adds	r3, r7, r3
 8002056:	2200      	movs	r2, #0
 8002058:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800205a:	230c      	movs	r3, #12
 800205c:	18fa      	adds	r2, r7, r3
 800205e:	2390      	movs	r3, #144	; 0x90
 8002060:	05db      	lsls	r3, r3, #23
 8002062:	0011      	movs	r1, r2
 8002064:	0018      	movs	r0, r3
 8002066:	f7fe fb0d 	bl	8000684 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800206a:	230c      	movs	r3, #12
 800206c:	18fb      	adds	r3, r7, r3
 800206e:	2238      	movs	r2, #56	; 0x38
 8002070:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002072:	230c      	movs	r3, #12
 8002074:	18fb      	adds	r3, r7, r3
 8002076:	4a1e      	ldr	r2, [pc, #120]	; (80020f0 <MX_GPIO_Init+0x120>)
 8002078:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207a:	230c      	movs	r3, #12
 800207c:	18fb      	adds	r3, r7, r3
 800207e:	2200      	movs	r2, #0
 8002080:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002082:	230c      	movs	r3, #12
 8002084:	18fb      	adds	r3, r7, r3
 8002086:	4a19      	ldr	r2, [pc, #100]	; (80020ec <MX_GPIO_Init+0x11c>)
 8002088:	0019      	movs	r1, r3
 800208a:	0010      	movs	r0, r2
 800208c:	f7fe fafa 	bl	8000684 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002090:	230c      	movs	r3, #12
 8002092:	18fb      	adds	r3, r7, r3
 8002094:	22c0      	movs	r2, #192	; 0xc0
 8002096:	0092      	lsls	r2, r2, #2
 8002098:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800209a:	230c      	movs	r3, #12
 800209c:	18fb      	adds	r3, r7, r3
 800209e:	2201      	movs	r2, #1
 80020a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a2:	230c      	movs	r3, #12
 80020a4:	18fb      	adds	r3, r7, r3
 80020a6:	2200      	movs	r2, #0
 80020a8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020aa:	230c      	movs	r3, #12
 80020ac:	18fb      	adds	r3, r7, r3
 80020ae:	2200      	movs	r2, #0
 80020b0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020b2:	230c      	movs	r3, #12
 80020b4:	18fb      	adds	r3, r7, r3
 80020b6:	4a0d      	ldr	r2, [pc, #52]	; (80020ec <MX_GPIO_Init+0x11c>)
 80020b8:	0019      	movs	r1, r3
 80020ba:	0010      	movs	r0, r2
 80020bc:	f7fe fae2 	bl	8000684 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 80020c0:	2200      	movs	r2, #0
 80020c2:	2100      	movs	r1, #0
 80020c4:	2006      	movs	r0, #6
 80020c6:	f7fe faa9 	bl	800061c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80020ca:	2006      	movs	r0, #6
 80020cc:	f7fe fabc 	bl	8000648 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80020d0:	2200      	movs	r2, #0
 80020d2:	2100      	movs	r1, #0
 80020d4:	2007      	movs	r0, #7
 80020d6:	f7fe faa1 	bl	800061c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80020da:	2007      	movs	r0, #7
 80020dc:	f7fe fab4 	bl	8000648 <HAL_NVIC_EnableIRQ>

}
 80020e0:	46c0      	nop			; (mov r8, r8)
 80020e2:	46bd      	mov	sp, r7
 80020e4:	b008      	add	sp, #32
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	40021000 	.word	0x40021000
 80020ec:	48000400 	.word	0x48000400
 80020f0:	10110000 	.word	0x10110000

080020f4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	0002      	movs	r2, r0
 80020fc:	1dbb      	adds	r3, r7, #6
 80020fe:	801a      	strh	r2, [r3, #0]
	_IRQ_BTN_handler(GPIO_Pin);
 8002100:	4b04      	ldr	r3, [pc, #16]	; (8002114 <HAL_GPIO_EXTI_Callback+0x20>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	1dba      	adds	r2, r7, #6
 8002106:	8812      	ldrh	r2, [r2, #0]
 8002108:	0010      	movs	r0, r2
 800210a:	4798      	blx	r3
}
 800210c:	46c0      	nop			; (mov r8, r8)
 800210e:	46bd      	mov	sp, r7
 8002110:	b002      	add	sp, #8
 8002112:	bd80      	pop	{r7, pc}
 8002114:	200000e4 	.word	0x200000e4

08002118 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800211c:	46c0      	nop			; (mov r8, r8)
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <input_condition_func_start_level>:
		{CHECK_USER_SEQUENCE,input_condition_func_user_sequence_right,START_LEVEL,output_func_update_level},
		{CHECK_USER_SEQUENCE,input_condition_func_user_sequence_wrong,WAIT_START,output_func_restore},
		{-1, NULL, -1, NULL },
};

static int input_condition_func_start_level(fsm_t* fsm){
 8002122:	b580      	push	{r7, lr}
 8002124:	b084      	sub	sp, #16
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
	simon_t* game_data = (simon_t*)fsm;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	60fb      	str	r3, [r7, #12]
	return (game_data->game_flags & SIMON_GAME_ON);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	7c1b      	ldrb	r3, [r3, #16]
 8002132:	001a      	movs	r2, r3
 8002134:	2301      	movs	r3, #1
 8002136:	4013      	ands	r3, r2
}
 8002138:	0018      	movs	r0, r3
 800213a:	46bd      	mov	sp, r7
 800213c:	b004      	add	sp, #16
 800213e:	bd80      	pop	{r7, pc}

08002140 <input_condition_launch_level>:

static int input_condition_launch_level(fsm_t* fsm){
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
	return 1;
 8002148:	2301      	movs	r3, #1
}
 800214a:	0018      	movs	r0, r3
 800214c:	46bd      	mov	sp, r7
 800214e:	b002      	add	sp, #8
 8002150:	bd80      	pop	{r7, pc}

08002152 <input_condition_check_sequence_len>:

static int input_condition_check_sequence_len(fsm_t* fsm){
 8002152:	b580      	push	{r7, lr}
 8002154:	b084      	sub	sp, #16
 8002156:	af00      	add	r7, sp, #0
 8002158:	6078      	str	r0, [r7, #4]
	simon_t* game_data = (simon_t*)fsm;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	60fb      	str	r3, [r7, #12]
	return game_data->user_sequence_position >= game_data->level;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	17d0      	asrs	r0, r2, #31
 8002168:	0fd9      	lsrs	r1, r3, #31
 800216a:	429a      	cmp	r2, r3
 800216c:	4148      	adcs	r0, r1
 800216e:	0003      	movs	r3, r0
 8002170:	b2db      	uxtb	r3, r3
}
 8002172:	0018      	movs	r0, r3
 8002174:	46bd      	mov	sp, r7
 8002176:	b004      	add	sp, #16
 8002178:	bd80      	pop	{r7, pc}

0800217a <input_condition_func_user_sequence_right>:


static int input_condition_func_user_sequence_right(fsm_t* fsm){
 800217a:	b580      	push	{r7, lr}
 800217c:	b084      	sub	sp, #16
 800217e:	af00      	add	r7, sp, #0
 8002180:	6078      	str	r0, [r7, #4]
	simon_t* game_data = (simon_t*)fsm;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	60fb      	str	r3, [r7, #12]
	return (game_data->game_flags & SIMON_SECUENCE_RIGHT);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	7c1b      	ldrb	r3, [r3, #16]
 800218a:	001a      	movs	r2, r3
 800218c:	2308      	movs	r3, #8
 800218e:	4013      	ands	r3, r2
}
 8002190:	0018      	movs	r0, r3
 8002192:	46bd      	mov	sp, r7
 8002194:	b004      	add	sp, #16
 8002196:	bd80      	pop	{r7, pc}

08002198 <input_condition_func_user_sequence_wrong>:

static int input_condition_func_user_sequence_wrong(fsm_t* fsm){
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
	simon_t* game_data = (simon_t*)fsm;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	60fb      	str	r3, [r7, #12]
	return !(game_data->game_flags & SIMON_SECUENCE_RIGHT);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	7c1b      	ldrb	r3, [r3, #16]
 80021a8:	001a      	movs	r2, r3
 80021aa:	2308      	movs	r3, #8
 80021ac:	4013      	ands	r3, r2
 80021ae:	425a      	negs	r2, r3
 80021b0:	4153      	adcs	r3, r2
 80021b2:	b2db      	uxtb	r3, r3
}
 80021b4:	0018      	movs	r0, r3
 80021b6:	46bd      	mov	sp, r7
 80021b8:	b004      	add	sp, #16
 80021ba:	bd80      	pop	{r7, pc}

080021bc <output_func_update_level>:


static void  output_func_update_level(fsm_t* fsm){
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
	uart_printf("START_LEVEL \n");
 80021c4:	4b0c      	ldr	r3, [pc, #48]	; (80021f8 <output_func_update_level+0x3c>)
 80021c6:	0018      	movs	r0, r3
 80021c8:	f000 fb38 	bl	800283c <uart_printf>
	simon_t* game_data = (simon_t*)fsm;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	60fb      	str	r3, [r7, #12]
	game_data->level++;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	1c5a      	adds	r2, r3, #1
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	609a      	str	r2, [r3, #8]
	game_data->game_flags ^= SIMON_SECUENCE_RIGHT;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	7c1b      	ldrb	r3, [r3, #16]
 80021de:	2208      	movs	r2, #8
 80021e0:	4053      	eors	r3, r2
 80021e2:	b2da      	uxtb	r2, r3
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	741a      	strb	r2, [r3, #16]
	simon_generate_random_sequence(game_data);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	0018      	movs	r0, r3
 80021ec:	f000 f856 	bl	800229c <simon_generate_random_sequence>
}
 80021f0:	46c0      	nop			; (mov r8, r8)
 80021f2:	46bd      	mov	sp, r7
 80021f4:	b004      	add	sp, #16
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	08002b18 	.word	0x08002b18

080021fc <output_func_launch_level>:

static void  output_func_launch_level(fsm_t* fsm){
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
	uart_printf("WAIT_USER_SEQUENCE! \n");
 8002204:	4b0a      	ldr	r3, [pc, #40]	; (8002230 <output_func_launch_level+0x34>)
 8002206:	0018      	movs	r0, r3
 8002208:	f000 fb18 	bl	800283c <uart_printf>
	simon_t* game_data = (simon_t*)fsm;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	60fb      	str	r3, [r7, #12]
	simon_display_leds(game_data);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	0018      	movs	r0, r3
 8002214:	f000 f869 	bl	80022ea <simon_display_leds>
	game_data->game_flags |= SIMON_LISTEN_TO_SECUENCE;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	7c1b      	ldrb	r3, [r3, #16]
 800221c:	2204      	movs	r2, #4
 800221e:	4313      	orrs	r3, r2
 8002220:	b2da      	uxtb	r2, r3
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	741a      	strb	r2, [r3, #16]
}
 8002226:	46c0      	nop			; (mov r8, r8)
 8002228:	46bd      	mov	sp, r7
 800222a:	b004      	add	sp, #16
 800222c:	bd80      	pop	{r7, pc}
 800222e:	46c0      	nop			; (mov r8, r8)
 8002230:	08002b28 	.word	0x08002b28

08002234 <output_func_check_sequence>:

static void  output_func_check_sequence(fsm_t* fsm){
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
	uart_printf("WAIT_USER_SEQUENCE! \n");
 800223c:	4b0b      	ldr	r3, [pc, #44]	; (800226c <output_func_check_sequence+0x38>)
 800223e:	0018      	movs	r0, r3
 8002240:	f000 fafc 	bl	800283c <uart_printf>
	simon_t* game_data = (simon_t*)fsm;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	60fb      	str	r3, [r7, #12]
	game_data->game_flags ^= SIMON_LISTEN_TO_SECUENCE;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	7c1b      	ldrb	r3, [r3, #16]
 800224c:	2204      	movs	r2, #4
 800224e:	4053      	eors	r3, r2
 8002250:	b2da      	uxtb	r2, r3
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	741a      	strb	r2, [r3, #16]
	game_data->user_sequence_position = 0;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2200      	movs	r2, #0
 800225a:	65da      	str	r2, [r3, #92]	; 0x5c
	simon_check_user_sequence(game_data);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	0018      	movs	r0, r3
 8002260:	f000 f865 	bl	800232e <simon_check_user_sequence>
}
 8002264:	46c0      	nop			; (mov r8, r8)
 8002266:	46bd      	mov	sp, r7
 8002268:	b004      	add	sp, #16
 800226a:	bd80      	pop	{r7, pc}
 800226c:	08002b28 	.word	0x08002b28

08002270 <output_func_restore>:

static void  output_func_restore(fsm_t* fsm){
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
	uart_printf("WAIT_START! \n");
 8002278:	4b07      	ldr	r3, [pc, #28]	; (8002298 <output_func_restore+0x28>)
 800227a:	0018      	movs	r0, r3
 800227c:	f000 fade 	bl	800283c <uart_printf>
	simon_t* game_data = (simon_t*)fsm;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	60fb      	str	r3, [r7, #12]
	game_data->level = 0;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2200      	movs	r2, #0
 8002288:	609a      	str	r2, [r3, #8]
	game_data->game_flags = 0;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2200      	movs	r2, #0
 800228e:	741a      	strb	r2, [r3, #16]
}
 8002290:	46c0      	nop			; (mov r8, r8)
 8002292:	46bd      	mov	sp, r7
 8002294:	b004      	add	sp, #16
 8002296:	bd80      	pop	{r7, pc}
 8002298:	08002b40 	.word	0x08002b40

0800229c <simon_generate_random_sequence>:

static void simon_generate_random_sequence(simon_t* game_data){
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
	int i;
	for(i = 0; i < game_data->level; i++)
 80022a4:	2300      	movs	r3, #0
 80022a6:	60fb      	str	r3, [r7, #12]
 80022a8:	e016      	b.n	80022d8 <simon_generate_random_sequence+0x3c>
		game_data->led_sequence[i] = nrand48(RTC_get_tick())%3;
 80022aa:	f000 f94d 	bl	8002548 <RTC_get_tick>
 80022ae:	0003      	movs	r3, r0
 80022b0:	0018      	movs	r0, r3
 80022b2:	f000 fba9 	bl	8002a08 <nrand48>
 80022b6:	0003      	movs	r3, r0
 80022b8:	2103      	movs	r1, #3
 80022ba:	0018      	movs	r0, r3
 80022bc:	f7fe f89c 	bl	80003f8 <__aeabi_idivmod>
 80022c0:	000b      	movs	r3, r1
 80022c2:	0019      	movs	r1, r3
 80022c4:	687a      	ldr	r2, [r7, #4]
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	3304      	adds	r3, #4
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	18d3      	adds	r3, r2, r3
 80022ce:	3304      	adds	r3, #4
 80022d0:	6019      	str	r1, [r3, #0]
	for(i = 0; i < game_data->level; i++)
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	3301      	adds	r3, #1
 80022d6:	60fb      	str	r3, [r7, #12]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	689a      	ldr	r2, [r3, #8]
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	429a      	cmp	r2, r3
 80022e0:	dce3      	bgt.n	80022aa <simon_generate_random_sequence+0xe>
}
 80022e2:	46c0      	nop			; (mov r8, r8)
 80022e4:	46bd      	mov	sp, r7
 80022e6:	b004      	add	sp, #16
 80022e8:	bd80      	pop	{r7, pc}

080022ea <simon_display_leds>:

static void simon_display_leds(simon_t* game_data){
 80022ea:	b580      	push	{r7, lr}
 80022ec:	b084      	sub	sp, #16
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < game_data->level; i++){
 80022f2:	2300      	movs	r3, #0
 80022f4:	60fb      	str	r3, [r7, #12]
 80022f6:	e00f      	b.n	8002318 <simon_display_leds+0x2e>
		LED_display(game_data->led_sequence[i],game_data->display_speed);
 80022f8:	687a      	ldr	r2, [r7, #4]
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	3304      	adds	r3, #4
 80022fe:	009b      	lsls	r3, r3, #2
 8002300:	18d3      	adds	r3, r2, r3
 8002302:	3304      	adds	r3, #4
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	68db      	ldr	r3, [r3, #12]
 800230a:	0019      	movs	r1, r3
 800230c:	0010      	movs	r0, r2
 800230e:	f000 f87b 	bl	8002408 <LED_display>
	for(int i = 0; i < game_data->level; i++){
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	3301      	adds	r3, #1
 8002316:	60fb      	str	r3, [r7, #12]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	689a      	ldr	r2, [r3, #8]
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	429a      	cmp	r2, r3
 8002320:	dcea      	bgt.n	80022f8 <simon_display_leds+0xe>
	}
	LED_toggle_effect();
 8002322:	f000 f8cf 	bl	80024c4 <LED_toggle_effect>
}
 8002326:	46c0      	nop			; (mov r8, r8)
 8002328:	46bd      	mov	sp, r7
 800232a:	b004      	add	sp, #16
 800232c:	bd80      	pop	{r7, pc}

0800232e <simon_check_user_sequence>:

static void simon_check_user_sequence(simon_t* game_data){
 800232e:	b580      	push	{r7, lr}
 8002330:	b084      	sub	sp, #16
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
	int i;
	for(i = 0; i < game_data->level;i++){
 8002336:	2300      	movs	r3, #0
 8002338:	60fb      	str	r3, [r7, #12]
 800233a:	e010      	b.n	800235e <simon_check_user_sequence+0x30>
		if(game_data->user_sequence[i] != game_data->led_sequence[i]){
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	68fa      	ldr	r2, [r7, #12]
 8002340:	320e      	adds	r2, #14
 8002342:	0092      	lsls	r2, r2, #2
 8002344:	58d2      	ldr	r2, [r2, r3]
 8002346:	6879      	ldr	r1, [r7, #4]
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	3304      	adds	r3, #4
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	18cb      	adds	r3, r1, r3
 8002350:	3304      	adds	r3, #4
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	429a      	cmp	r2, r3
 8002356:	d10f      	bne.n	8002378 <simon_check_user_sequence+0x4a>
	for(i = 0; i < game_data->level;i++){
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	3301      	adds	r3, #1
 800235c:	60fb      	str	r3, [r7, #12]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	689a      	ldr	r2, [r3, #8]
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	429a      	cmp	r2, r3
 8002366:	dce9      	bgt.n	800233c <simon_check_user_sequence+0xe>
			return;
		}
	}
	game_data->game_flags |= SIMON_SECUENCE_RIGHT;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	7c1b      	ldrb	r3, [r3, #16]
 800236c:	2208      	movs	r2, #8
 800236e:	4313      	orrs	r3, r2
 8002370:	b2da      	uxtb	r2, r3
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	741a      	strb	r2, [r3, #16]
 8002376:	e000      	b.n	800237a <simon_check_user_sequence+0x4c>
			return;
 8002378:	46c0      	nop			; (mov r8, r8)
}
 800237a:	46bd      	mov	sp, r7
 800237c:	b004      	add	sp, #16
 800237e:	bd80      	pop	{r7, pc}

08002380 <simon_init>:

simon_t* simon_init(long int random_seed){
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
	static simon_t game_data[1];
	game_data->fsm.tt = simon_transition_table;
 8002388:	4b0c      	ldr	r3, [pc, #48]	; (80023bc <simon_init+0x3c>)
 800238a:	4a0d      	ldr	r2, [pc, #52]	; (80023c0 <simon_init+0x40>)
 800238c:	605a      	str	r2, [r3, #4]
	game_data->level = 0;
 800238e:	4b0b      	ldr	r3, [pc, #44]	; (80023bc <simon_init+0x3c>)
 8002390:	2200      	movs	r2, #0
 8002392:	609a      	str	r2, [r3, #8]
	game_data->game_flags = SIMON_GAME_ON;
 8002394:	4b09      	ldr	r3, [pc, #36]	; (80023bc <simon_init+0x3c>)
 8002396:	2201      	movs	r2, #1
 8002398:	741a      	strb	r2, [r3, #16]
	game_data->display_speed = 2;
 800239a:	4b08      	ldr	r3, [pc, #32]	; (80023bc <simon_init+0x3c>)
 800239c:	2202      	movs	r2, #2
 800239e:	60da      	str	r2, [r3, #12]
	game_data->_IRQ_BTN_handler = simon_LL_init(&game_data->game_flags,game_data->user_sequence,&game_data->user_sequence_position);
 80023a0:	4b08      	ldr	r3, [pc, #32]	; (80023c4 <simon_init+0x44>)
 80023a2:	4909      	ldr	r1, [pc, #36]	; (80023c8 <simon_init+0x48>)
 80023a4:	4a09      	ldr	r2, [pc, #36]	; (80023cc <simon_init+0x4c>)
 80023a6:	0018      	movs	r0, r3
 80023a8:	f000 f812 	bl	80023d0 <simon_LL_init>
 80023ac:	0002      	movs	r2, r0
 80023ae:	4b03      	ldr	r3, [pc, #12]	; (80023bc <simon_init+0x3c>)
 80023b0:	661a      	str	r2, [r3, #96]	; 0x60
	return game_data;
 80023b2:	4b02      	ldr	r3, [pc, #8]	; (80023bc <simon_init+0x3c>)
}
 80023b4:	0018      	movs	r0, r3
 80023b6:	46bd      	mov	sp, r7
 80023b8:	b002      	add	sp, #8
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	200000e8 	.word	0x200000e8
 80023c0:	20000000 	.word	0x20000000
 80023c4:	200000f8 	.word	0x200000f8
 80023c8:	20000120 	.word	0x20000120
 80023cc:	20000144 	.word	0x20000144

080023d0 <simon_LL_init>:

static uint8_t* flags;
static int* user_sequence;
static int* user_sequence_position;

IRQ_fcn_t simon_LL_init(uint8_t* _flags, int* _user_sequence, int* _user_sequence_position){
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b084      	sub	sp, #16
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	60f8      	str	r0, [r7, #12]
 80023d8:	60b9      	str	r1, [r7, #8]
 80023da:	607a      	str	r2, [r7, #4]
	flags = _flags;
 80023dc:	4b06      	ldr	r3, [pc, #24]	; (80023f8 <simon_LL_init+0x28>)
 80023de:	68fa      	ldr	r2, [r7, #12]
 80023e0:	601a      	str	r2, [r3, #0]
	user_sequence = _user_sequence;
 80023e2:	4b06      	ldr	r3, [pc, #24]	; (80023fc <simon_LL_init+0x2c>)
 80023e4:	68ba      	ldr	r2, [r7, #8]
 80023e6:	601a      	str	r2, [r3, #0]
	user_sequence_position = _user_sequence_position;
 80023e8:	4b05      	ldr	r3, [pc, #20]	; (8002400 <simon_LL_init+0x30>)
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	601a      	str	r2, [r3, #0]
	return BTN_interrupt_handler;
 80023ee:	4b05      	ldr	r3, [pc, #20]	; (8002404 <simon_LL_init+0x34>)
}
 80023f0:	0018      	movs	r0, r3
 80023f2:	46bd      	mov	sp, r7
 80023f4:	b004      	add	sp, #16
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	2000014c 	.word	0x2000014c
 80023fc:	20000150 	.word	0x20000150
 8002400:	20000154 	.word	0x20000154
 8002404:	08002565 	.word	0x08002565

08002408 <LED_display>:

void LED_display(int led_number,int display_speed){
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
	switch(led_number){
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2b01      	cmp	r3, #1
 8002416:	d01c      	beq.n	8002452 <LED_display+0x4a>
 8002418:	2b02      	cmp	r3, #2
 800241a:	d032      	beq.n	8002482 <LED_display+0x7a>
 800241c:	2b00      	cmp	r3, #0
 800241e:	d000      	beq.n	8002422 <LED_display+0x1a>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET);
		HAL_Delay(2000/display_speed);
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);
		break;
	default:
		return;
 8002420:	e04a      	b.n	80024b8 <LED_display+0xb0>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,GPIO_PIN_SET);
 8002422:	2380      	movs	r3, #128	; 0x80
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	4826      	ldr	r0, [pc, #152]	; (80024c0 <LED_display+0xb8>)
 8002428:	2201      	movs	r2, #1
 800242a:	0019      	movs	r1, r3
 800242c:	f7fe faa6 	bl	800097c <HAL_GPIO_WritePin>
		HAL_Delay(2000/display_speed);
 8002430:	6839      	ldr	r1, [r7, #0]
 8002432:	23fa      	movs	r3, #250	; 0xfa
 8002434:	00d8      	lsls	r0, r3, #3
 8002436:	f7fd fef9 	bl	800022c <__divsi3>
 800243a:	0003      	movs	r3, r0
 800243c:	0018      	movs	r0, r3
 800243e:	f7fe f827 	bl	8000490 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,GPIO_PIN_RESET);
 8002442:	2380      	movs	r3, #128	; 0x80
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	481e      	ldr	r0, [pc, #120]	; (80024c0 <LED_display+0xb8>)
 8002448:	2200      	movs	r2, #0
 800244a:	0019      	movs	r1, r3
 800244c:	f7fe fa96 	bl	800097c <HAL_GPIO_WritePin>
		break;
 8002450:	e02f      	b.n	80024b2 <LED_display+0xaa>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,GPIO_PIN_SET);
 8002452:	2380      	movs	r3, #128	; 0x80
 8002454:	005b      	lsls	r3, r3, #1
 8002456:	481a      	ldr	r0, [pc, #104]	; (80024c0 <LED_display+0xb8>)
 8002458:	2201      	movs	r2, #1
 800245a:	0019      	movs	r1, r3
 800245c:	f7fe fa8e 	bl	800097c <HAL_GPIO_WritePin>
		HAL_Delay(2000/display_speed);
 8002460:	6839      	ldr	r1, [r7, #0]
 8002462:	23fa      	movs	r3, #250	; 0xfa
 8002464:	00d8      	lsls	r0, r3, #3
 8002466:	f7fd fee1 	bl	800022c <__divsi3>
 800246a:	0003      	movs	r3, r0
 800246c:	0018      	movs	r0, r3
 800246e:	f7fe f80f 	bl	8000490 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,GPIO_PIN_RESET);
 8002472:	2380      	movs	r3, #128	; 0x80
 8002474:	005b      	lsls	r3, r3, #1
 8002476:	4812      	ldr	r0, [pc, #72]	; (80024c0 <LED_display+0xb8>)
 8002478:	2200      	movs	r2, #0
 800247a:	0019      	movs	r1, r3
 800247c:	f7fe fa7e 	bl	800097c <HAL_GPIO_WritePin>
		break;
 8002480:	e017      	b.n	80024b2 <LED_display+0xaa>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET);
 8002482:	2390      	movs	r3, #144	; 0x90
 8002484:	05db      	lsls	r3, r3, #23
 8002486:	2201      	movs	r2, #1
 8002488:	2120      	movs	r1, #32
 800248a:	0018      	movs	r0, r3
 800248c:	f7fe fa76 	bl	800097c <HAL_GPIO_WritePin>
		HAL_Delay(2000/display_speed);
 8002490:	6839      	ldr	r1, [r7, #0]
 8002492:	23fa      	movs	r3, #250	; 0xfa
 8002494:	00d8      	lsls	r0, r3, #3
 8002496:	f7fd fec9 	bl	800022c <__divsi3>
 800249a:	0003      	movs	r3, r0
 800249c:	0018      	movs	r0, r3
 800249e:	f7fd fff7 	bl	8000490 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);
 80024a2:	2390      	movs	r3, #144	; 0x90
 80024a4:	05db      	lsls	r3, r3, #23
 80024a6:	2200      	movs	r2, #0
 80024a8:	2120      	movs	r1, #32
 80024aa:	0018      	movs	r0, r3
 80024ac:	f7fe fa66 	bl	800097c <HAL_GPIO_WritePin>
		break;
 80024b0:	46c0      	nop			; (mov r8, r8)
			//TODO: Error Handling
	}
	HAL_Delay(100);
 80024b2:	2064      	movs	r0, #100	; 0x64
 80024b4:	f7fd ffec 	bl	8000490 <HAL_Delay>
}
 80024b8:	46bd      	mov	sp, r7
 80024ba:	b002      	add	sp, #8
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	46c0      	nop			; (mov r8, r8)
 80024c0:	48000400 	.word	0x48000400

080024c4 <LED_toggle_effect>:

void LED_toggle_effect(){
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
	int i;
	for(i = 0; i < 2; i++){
 80024ca:	2300      	movs	r3, #0
 80024cc:	607b      	str	r3, [r7, #4]
 80024ce:	e032      	b.n	8002536 <LED_toggle_effect+0x72>
		HAL_Delay(200);
 80024d0:	20c8      	movs	r0, #200	; 0xc8
 80024d2:	f7fd ffdd 	bl	8000490 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,GPIO_PIN_SET);
 80024d6:	2380      	movs	r3, #128	; 0x80
 80024d8:	009b      	lsls	r3, r3, #2
 80024da:	481a      	ldr	r0, [pc, #104]	; (8002544 <LED_toggle_effect+0x80>)
 80024dc:	2201      	movs	r2, #1
 80024de:	0019      	movs	r1, r3
 80024e0:	f7fe fa4c 	bl	800097c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,GPIO_PIN_SET);
 80024e4:	2380      	movs	r3, #128	; 0x80
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	4816      	ldr	r0, [pc, #88]	; (8002544 <LED_toggle_effect+0x80>)
 80024ea:	2201      	movs	r2, #1
 80024ec:	0019      	movs	r1, r3
 80024ee:	f7fe fa45 	bl	800097c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET);
 80024f2:	2390      	movs	r3, #144	; 0x90
 80024f4:	05db      	lsls	r3, r3, #23
 80024f6:	2201      	movs	r2, #1
 80024f8:	2120      	movs	r1, #32
 80024fa:	0018      	movs	r0, r3
 80024fc:	f7fe fa3e 	bl	800097c <HAL_GPIO_WritePin>
		HAL_Delay(200);
 8002500:	20c8      	movs	r0, #200	; 0xc8
 8002502:	f7fd ffc5 	bl	8000490 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,GPIO_PIN_RESET);
 8002506:	2380      	movs	r3, #128	; 0x80
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	480e      	ldr	r0, [pc, #56]	; (8002544 <LED_toggle_effect+0x80>)
 800250c:	2200      	movs	r2, #0
 800250e:	0019      	movs	r1, r3
 8002510:	f7fe fa34 	bl	800097c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,GPIO_PIN_RESET);
 8002514:	2380      	movs	r3, #128	; 0x80
 8002516:	005b      	lsls	r3, r3, #1
 8002518:	480a      	ldr	r0, [pc, #40]	; (8002544 <LED_toggle_effect+0x80>)
 800251a:	2200      	movs	r2, #0
 800251c:	0019      	movs	r1, r3
 800251e:	f7fe fa2d 	bl	800097c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);
 8002522:	2390      	movs	r3, #144	; 0x90
 8002524:	05db      	lsls	r3, r3, #23
 8002526:	2200      	movs	r2, #0
 8002528:	2120      	movs	r1, #32
 800252a:	0018      	movs	r0, r3
 800252c:	f7fe fa26 	bl	800097c <HAL_GPIO_WritePin>
	for(i = 0; i < 2; i++){
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	3301      	adds	r3, #1
 8002534:	607b      	str	r3, [r7, #4]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2b01      	cmp	r3, #1
 800253a:	ddc9      	ble.n	80024d0 <LED_toggle_effect+0xc>
	}
}
 800253c:	46c0      	nop			; (mov r8, r8)
 800253e:	46bd      	mov	sp, r7
 8002540:	b002      	add	sp, #8
 8002542:	bd80      	pop	{r7, pc}
 8002544:	48000400 	.word	0x48000400

08002548 <RTC_get_tick>:

unsigned short int* RTC_get_tick(){
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
	static unsigned short int tick;
	tick = HAL_GetTick();
 800254c:	f7fd ff96 	bl	800047c <HAL_GetTick>
 8002550:	0003      	movs	r3, r0
 8002552:	b29a      	uxth	r2, r3
 8002554:	4b02      	ldr	r3, [pc, #8]	; (8002560 <RTC_get_tick+0x18>)
 8002556:	801a      	strh	r2, [r3, #0]
	return &tick;
 8002558:	4b01      	ldr	r3, [pc, #4]	; (8002560 <RTC_get_tick+0x18>)
}
 800255a:	0018      	movs	r0, r3
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}
 8002560:	20000158 	.word	0x20000158

08002564 <BTN_interrupt_handler>:

static void BTN_interrupt_handler(uint16_t GPIO_PIN){
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	0002      	movs	r2, r0
 800256c:	1dbb      	adds	r3, r7, #6
 800256e:	801a      	strh	r2, [r3, #0]
	if(!((*flags) & SIMON_GAME_ON)){
 8002570:	4b26      	ldr	r3, [pc, #152]	; (800260c <BTN_interrupt_handler+0xa8>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	001a      	movs	r2, r3
 8002578:	2301      	movs	r3, #1
 800257a:	4013      	ands	r3, r2
 800257c:	d109      	bne.n	8002592 <BTN_interrupt_handler+0x2e>
		(*flags) |= SIMON_GAME_ON;
 800257e:	4b23      	ldr	r3, [pc, #140]	; (800260c <BTN_interrupt_handler+0xa8>)
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	4b22      	ldr	r3, [pc, #136]	; (800260c <BTN_interrupt_handler+0xa8>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	2101      	movs	r1, #1
 800258a:	430b      	orrs	r3, r1
 800258c:	b2db      	uxtb	r3, r3
 800258e:	7013      	strb	r3, [r2, #0]
		return;
 8002590:	e039      	b.n	8002606 <BTN_interrupt_handler+0xa2>
	}
	if((*flags) & SIMON_LISTEN_TO_SECUENCE && (*user_sequence_position) < SIMON_MAX_LEVEL){
 8002592:	4b1e      	ldr	r3, [pc, #120]	; (800260c <BTN_interrupt_handler+0xa8>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	001a      	movs	r2, r3
 800259a:	2304      	movs	r3, #4
 800259c:	4013      	ands	r3, r2
 800259e:	d032      	beq.n	8002606 <BTN_interrupt_handler+0xa2>
 80025a0:	4b1b      	ldr	r3, [pc, #108]	; (8002610 <BTN_interrupt_handler+0xac>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2b08      	cmp	r3, #8
 80025a8:	dc2d      	bgt.n	8002606 <BTN_interrupt_handler+0xa2>
		switch(GPIO_PIN){
 80025aa:	1dbb      	adds	r3, r7, #6
 80025ac:	881b      	ldrh	r3, [r3, #0]
 80025ae:	2b10      	cmp	r3, #16
 80025b0:	d004      	beq.n	80025bc <BTN_interrupt_handler+0x58>
 80025b2:	2b20      	cmp	r3, #32
 80025b4:	d00c      	beq.n	80025d0 <BTN_interrupt_handler+0x6c>
 80025b6:	2b08      	cmp	r3, #8
 80025b8:	d014      	beq.n	80025e4 <BTN_interrupt_handler+0x80>
			break;
		case GPIO_PIN_3:
			user_sequence[*(user_sequence_position)] = SIMON_BTN_3;
			break;
		default:
			return;
 80025ba:	e024      	b.n	8002606 <BTN_interrupt_handler+0xa2>
			user_sequence[*(user_sequence_position)] = SIMON_BTN_1;
 80025bc:	4b15      	ldr	r3, [pc, #84]	; (8002614 <BTN_interrupt_handler+0xb0>)
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	4b13      	ldr	r3, [pc, #76]	; (8002610 <BTN_interrupt_handler+0xac>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	18d3      	adds	r3, r2, r3
 80025ca:	2200      	movs	r2, #0
 80025cc:	601a      	str	r2, [r3, #0]
			break;
 80025ce:	e013      	b.n	80025f8 <BTN_interrupt_handler+0x94>
			user_sequence[*(user_sequence_position)] = SIMON_BTN_2;
 80025d0:	4b10      	ldr	r3, [pc, #64]	; (8002614 <BTN_interrupt_handler+0xb0>)
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	4b0e      	ldr	r3, [pc, #56]	; (8002610 <BTN_interrupt_handler+0xac>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	18d3      	adds	r3, r2, r3
 80025de:	2201      	movs	r2, #1
 80025e0:	601a      	str	r2, [r3, #0]
			break;
 80025e2:	e009      	b.n	80025f8 <BTN_interrupt_handler+0x94>
			user_sequence[*(user_sequence_position)] = SIMON_BTN_3;
 80025e4:	4b0b      	ldr	r3, [pc, #44]	; (8002614 <BTN_interrupt_handler+0xb0>)
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	4b09      	ldr	r3, [pc, #36]	; (8002610 <BTN_interrupt_handler+0xac>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	18d3      	adds	r3, r2, r3
 80025f2:	2202      	movs	r2, #2
 80025f4:	601a      	str	r2, [r3, #0]
			break;
 80025f6:	46c0      	nop			; (mov r8, r8)
		}
		*(user_sequence_position) += 1;
 80025f8:	4b05      	ldr	r3, [pc, #20]	; (8002610 <BTN_interrupt_handler+0xac>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a04      	ldr	r2, [pc, #16]	; (8002610 <BTN_interrupt_handler+0xac>)
 80025fe:	6812      	ldr	r2, [r2, #0]
 8002600:	6812      	ldr	r2, [r2, #0]
 8002602:	3201      	adds	r2, #1
 8002604:	601a      	str	r2, [r3, #0]
	}
}
 8002606:	46bd      	mov	sp, r7
 8002608:	b002      	add	sp, #8
 800260a:	bd80      	pop	{r7, pc}
 800260c:	2000014c 	.word	0x2000014c
 8002610:	20000154 	.word	0x20000154
 8002614:	20000150 	.word	0x20000150

08002618 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800261e:	4b0f      	ldr	r3, [pc, #60]	; (800265c <HAL_MspInit+0x44>)
 8002620:	4a0e      	ldr	r2, [pc, #56]	; (800265c <HAL_MspInit+0x44>)
 8002622:	6992      	ldr	r2, [r2, #24]
 8002624:	2101      	movs	r1, #1
 8002626:	430a      	orrs	r2, r1
 8002628:	619a      	str	r2, [r3, #24]
 800262a:	4b0c      	ldr	r3, [pc, #48]	; (800265c <HAL_MspInit+0x44>)
 800262c:	699b      	ldr	r3, [r3, #24]
 800262e:	2201      	movs	r2, #1
 8002630:	4013      	ands	r3, r2
 8002632:	607b      	str	r3, [r7, #4]
 8002634:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002636:	4b09      	ldr	r3, [pc, #36]	; (800265c <HAL_MspInit+0x44>)
 8002638:	4a08      	ldr	r2, [pc, #32]	; (800265c <HAL_MspInit+0x44>)
 800263a:	69d2      	ldr	r2, [r2, #28]
 800263c:	2180      	movs	r1, #128	; 0x80
 800263e:	0549      	lsls	r1, r1, #21
 8002640:	430a      	orrs	r2, r1
 8002642:	61da      	str	r2, [r3, #28]
 8002644:	4b05      	ldr	r3, [pc, #20]	; (800265c <HAL_MspInit+0x44>)
 8002646:	69da      	ldr	r2, [r3, #28]
 8002648:	2380      	movs	r3, #128	; 0x80
 800264a:	055b      	lsls	r3, r3, #21
 800264c:	4013      	ands	r3, r2
 800264e:	603b      	str	r3, [r7, #0]
 8002650:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002652:	46c0      	nop			; (mov r8, r8)
 8002654:	46bd      	mov	sp, r7
 8002656:	b002      	add	sp, #8
 8002658:	bd80      	pop	{r7, pc}
 800265a:	46c0      	nop			; (mov r8, r8)
 800265c:	40021000 	.word	0x40021000

08002660 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b08a      	sub	sp, #40	; 0x28
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002668:	2314      	movs	r3, #20
 800266a:	18fb      	adds	r3, r7, r3
 800266c:	0018      	movs	r0, r3
 800266e:	2314      	movs	r3, #20
 8002670:	001a      	movs	r2, r3
 8002672:	2100      	movs	r1, #0
 8002674:	f000 f958 	bl	8002928 <memset>
  if(huart->Instance==USART2)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a1f      	ldr	r2, [pc, #124]	; (80026fc <HAL_UART_MspInit+0x9c>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d137      	bne.n	80026f2 <HAL_UART_MspInit+0x92>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002682:	4b1f      	ldr	r3, [pc, #124]	; (8002700 <HAL_UART_MspInit+0xa0>)
 8002684:	4a1e      	ldr	r2, [pc, #120]	; (8002700 <HAL_UART_MspInit+0xa0>)
 8002686:	69d2      	ldr	r2, [r2, #28]
 8002688:	2180      	movs	r1, #128	; 0x80
 800268a:	0289      	lsls	r1, r1, #10
 800268c:	430a      	orrs	r2, r1
 800268e:	61da      	str	r2, [r3, #28]
 8002690:	4b1b      	ldr	r3, [pc, #108]	; (8002700 <HAL_UART_MspInit+0xa0>)
 8002692:	69da      	ldr	r2, [r3, #28]
 8002694:	2380      	movs	r3, #128	; 0x80
 8002696:	029b      	lsls	r3, r3, #10
 8002698:	4013      	ands	r3, r2
 800269a:	613b      	str	r3, [r7, #16]
 800269c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800269e:	4b18      	ldr	r3, [pc, #96]	; (8002700 <HAL_UART_MspInit+0xa0>)
 80026a0:	4a17      	ldr	r2, [pc, #92]	; (8002700 <HAL_UART_MspInit+0xa0>)
 80026a2:	6952      	ldr	r2, [r2, #20]
 80026a4:	2180      	movs	r1, #128	; 0x80
 80026a6:	0289      	lsls	r1, r1, #10
 80026a8:	430a      	orrs	r2, r1
 80026aa:	615a      	str	r2, [r3, #20]
 80026ac:	4b14      	ldr	r3, [pc, #80]	; (8002700 <HAL_UART_MspInit+0xa0>)
 80026ae:	695a      	ldr	r2, [r3, #20]
 80026b0:	2380      	movs	r3, #128	; 0x80
 80026b2:	029b      	lsls	r3, r3, #10
 80026b4:	4013      	ands	r3, r2
 80026b6:	60fb      	str	r3, [r7, #12]
 80026b8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80026ba:	2314      	movs	r3, #20
 80026bc:	18fb      	adds	r3, r7, r3
 80026be:	220c      	movs	r2, #12
 80026c0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c2:	2314      	movs	r3, #20
 80026c4:	18fb      	adds	r3, r7, r3
 80026c6:	2202      	movs	r2, #2
 80026c8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ca:	2314      	movs	r3, #20
 80026cc:	18fb      	adds	r3, r7, r3
 80026ce:	2200      	movs	r2, #0
 80026d0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026d2:	2314      	movs	r3, #20
 80026d4:	18fb      	adds	r3, r7, r3
 80026d6:	2203      	movs	r2, #3
 80026d8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80026da:	2314      	movs	r3, #20
 80026dc:	18fb      	adds	r3, r7, r3
 80026de:	2201      	movs	r2, #1
 80026e0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026e2:	2314      	movs	r3, #20
 80026e4:	18fa      	adds	r2, r7, r3
 80026e6:	2390      	movs	r3, #144	; 0x90
 80026e8:	05db      	lsls	r3, r3, #23
 80026ea:	0011      	movs	r1, r2
 80026ec:	0018      	movs	r0, r3
 80026ee:	f7fd ffc9 	bl	8000684 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80026f2:	46c0      	nop			; (mov r8, r8)
 80026f4:	46bd      	mov	sp, r7
 80026f6:	b00a      	add	sp, #40	; 0x28
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	46c0      	nop			; (mov r8, r8)
 80026fc:	40004400 	.word	0x40004400
 8002700:	40021000 	.word	0x40021000

08002704 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002708:	46c0      	nop			; (mov r8, r8)
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}

0800270e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800270e:	b580      	push	{r7, lr}
 8002710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002712:	e7fe      	b.n	8002712 <HardFault_Handler+0x4>

08002714 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002718:	46c0      	nop			; (mov r8, r8)
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002722:	46c0      	nop			; (mov r8, r8)
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}

08002728 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800272c:	f7fd fe9a 	bl	8000464 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002730:	46c0      	nop			; (mov r8, r8)
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}

08002736 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8002736:	b580      	push	{r7, lr}
 8002738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800273a:	2008      	movs	r0, #8
 800273c:	f7fe f93c 	bl	80009b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8002740:	46c0      	nop			; (mov r8, r8)
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}

08002746 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002746:	b580      	push	{r7, lr}
 8002748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800274a:	2010      	movs	r0, #16
 800274c:	f7fe f934 	bl	80009b8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8002750:	2020      	movs	r0, #32
 8002752:	f7fe f931 	bl	80009b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002756:	46c0      	nop			; (mov r8, r8)
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}

0800275c <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002764:	4b11      	ldr	r3, [pc, #68]	; (80027ac <_sbrk+0x50>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d102      	bne.n	8002772 <_sbrk+0x16>
		heap_end = &end;
 800276c:	4b0f      	ldr	r3, [pc, #60]	; (80027ac <_sbrk+0x50>)
 800276e:	4a10      	ldr	r2, [pc, #64]	; (80027b0 <_sbrk+0x54>)
 8002770:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002772:	4b0e      	ldr	r3, [pc, #56]	; (80027ac <_sbrk+0x50>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002778:	4b0c      	ldr	r3, [pc, #48]	; (80027ac <_sbrk+0x50>)
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	18d3      	adds	r3, r2, r3
 8002780:	466a      	mov	r2, sp
 8002782:	4293      	cmp	r3, r2
 8002784:	d907      	bls.n	8002796 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002786:	f000 f89b 	bl	80028c0 <__errno>
 800278a:	0003      	movs	r3, r0
 800278c:	220c      	movs	r2, #12
 800278e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002790:	2301      	movs	r3, #1
 8002792:	425b      	negs	r3, r3
 8002794:	e006      	b.n	80027a4 <_sbrk+0x48>
	}

	heap_end += incr;
 8002796:	4b05      	ldr	r3, [pc, #20]	; (80027ac <_sbrk+0x50>)
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	18d2      	adds	r2, r2, r3
 800279e:	4b03      	ldr	r3, [pc, #12]	; (80027ac <_sbrk+0x50>)
 80027a0:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 80027a2:	68fb      	ldr	r3, [r7, #12]
}
 80027a4:	0018      	movs	r0, r3
 80027a6:	46bd      	mov	sp, r7
 80027a8:	b004      	add	sp, #16
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	2000015c 	.word	0x2000015c
 80027b0:	200001e0 	.word	0x200001e0

080027b4 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 80027b8:	4b1a      	ldr	r3, [pc, #104]	; (8002824 <SystemInit+0x70>)
 80027ba:	4a1a      	ldr	r2, [pc, #104]	; (8002824 <SystemInit+0x70>)
 80027bc:	6812      	ldr	r2, [r2, #0]
 80027be:	2101      	movs	r1, #1
 80027c0:	430a      	orrs	r2, r1
 80027c2:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 80027c4:	4b17      	ldr	r3, [pc, #92]	; (8002824 <SystemInit+0x70>)
 80027c6:	4a17      	ldr	r2, [pc, #92]	; (8002824 <SystemInit+0x70>)
 80027c8:	6852      	ldr	r2, [r2, #4]
 80027ca:	4917      	ldr	r1, [pc, #92]	; (8002828 <SystemInit+0x74>)
 80027cc:	400a      	ands	r2, r1
 80027ce:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 80027d0:	4b14      	ldr	r3, [pc, #80]	; (8002824 <SystemInit+0x70>)
 80027d2:	4a14      	ldr	r2, [pc, #80]	; (8002824 <SystemInit+0x70>)
 80027d4:	6812      	ldr	r2, [r2, #0]
 80027d6:	4915      	ldr	r1, [pc, #84]	; (800282c <SystemInit+0x78>)
 80027d8:	400a      	ands	r2, r1
 80027da:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 80027dc:	4b11      	ldr	r3, [pc, #68]	; (8002824 <SystemInit+0x70>)
 80027de:	4a11      	ldr	r2, [pc, #68]	; (8002824 <SystemInit+0x70>)
 80027e0:	6812      	ldr	r2, [r2, #0]
 80027e2:	4913      	ldr	r1, [pc, #76]	; (8002830 <SystemInit+0x7c>)
 80027e4:	400a      	ands	r2, r1
 80027e6:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80027e8:	4b0e      	ldr	r3, [pc, #56]	; (8002824 <SystemInit+0x70>)
 80027ea:	4a0e      	ldr	r2, [pc, #56]	; (8002824 <SystemInit+0x70>)
 80027ec:	6852      	ldr	r2, [r2, #4]
 80027ee:	4911      	ldr	r1, [pc, #68]	; (8002834 <SystemInit+0x80>)
 80027f0:	400a      	ands	r2, r1
 80027f2:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80027f4:	4b0b      	ldr	r3, [pc, #44]	; (8002824 <SystemInit+0x70>)
 80027f6:	4a0b      	ldr	r2, [pc, #44]	; (8002824 <SystemInit+0x70>)
 80027f8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80027fa:	210f      	movs	r1, #15
 80027fc:	438a      	bics	r2, r1
 80027fe:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined (STM32F072xB) || defined (STM32F078xx)
  /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFCFE2CU;
 8002800:	4b08      	ldr	r3, [pc, #32]	; (8002824 <SystemInit+0x70>)
 8002802:	4a08      	ldr	r2, [pc, #32]	; (8002824 <SystemInit+0x70>)
 8002804:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002806:	490c      	ldr	r1, [pc, #48]	; (8002838 <SystemInit+0x84>)
 8002808:	400a      	ands	r2, r1
 800280a:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 800280c:	4b05      	ldr	r3, [pc, #20]	; (8002824 <SystemInit+0x70>)
 800280e:	4a05      	ldr	r2, [pc, #20]	; (8002824 <SystemInit+0x70>)
 8002810:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002812:	2101      	movs	r1, #1
 8002814:	438a      	bics	r2, r1
 8002816:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002818:	4b02      	ldr	r3, [pc, #8]	; (8002824 <SystemInit+0x70>)
 800281a:	2200      	movs	r2, #0
 800281c:	609a      	str	r2, [r3, #8]

}
 800281e:	46c0      	nop			; (mov r8, r8)
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	40021000 	.word	0x40021000
 8002828:	08ffb80c 	.word	0x08ffb80c
 800282c:	fef6ffff 	.word	0xfef6ffff
 8002830:	fffbffff 	.word	0xfffbffff
 8002834:	ffc0ffff 	.word	0xffc0ffff
 8002838:	fffcfe2c 	.word	0xfffcfe2c

0800283c <uart_printf>:
#include <string.h>
#include "stm32f0xx_hal.h"

extern UART_HandleTypeDef huart2;

void uart_printf(char* str){
 800283c:	b580      	push	{r7, lr}
 800283e:	b082      	sub	sp, #8
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)str, strlen(str), 0xFFFF);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	0018      	movs	r0, r3
 8002848:	f7fd fc5e 	bl	8000108 <strlen>
 800284c:	0003      	movs	r3, r0
 800284e:	b29a      	uxth	r2, r3
 8002850:	4b04      	ldr	r3, [pc, #16]	; (8002864 <uart_printf+0x28>)
 8002852:	6879      	ldr	r1, [r7, #4]
 8002854:	4804      	ldr	r0, [pc, #16]	; (8002868 <uart_printf+0x2c>)
 8002856:	f7fe ff25 	bl	80016a4 <HAL_UART_Transmit>
}
 800285a:	46c0      	nop			; (mov r8, r8)
 800285c:	46bd      	mov	sp, r7
 800285e:	b002      	add	sp, #8
 8002860:	bd80      	pop	{r7, pc}
 8002862:	46c0      	nop			; (mov r8, r8)
 8002864:	0000ffff 	.word	0x0000ffff
 8002868:	2000016c 	.word	0x2000016c

0800286c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800286c:	480d      	ldr	r0, [pc, #52]	; (80028a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800286e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002870:	480d      	ldr	r0, [pc, #52]	; (80028a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002872:	490e      	ldr	r1, [pc, #56]	; (80028ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8002874:	4a0e      	ldr	r2, [pc, #56]	; (80028b0 <LoopForever+0xe>)
  movs r3, #0
 8002876:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002878:	e002      	b.n	8002880 <LoopCopyDataInit>

0800287a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800287a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800287c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800287e:	3304      	adds	r3, #4

08002880 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002880:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002882:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002884:	d3f9      	bcc.n	800287a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002886:	4a0b      	ldr	r2, [pc, #44]	; (80028b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002888:	4c0b      	ldr	r4, [pc, #44]	; (80028b8 <LoopForever+0x16>)
  movs r3, #0
 800288a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800288c:	e001      	b.n	8002892 <LoopFillZerobss>

0800288e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800288e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002890:	3204      	adds	r2, #4

08002892 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002892:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002894:	d3fb      	bcc.n	800288e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002896:	f7ff ff8d 	bl	80027b4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800289a:	f000 f817 	bl	80028cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800289e:	f7ff fae1 	bl	8001e64 <main>

080028a2 <LoopForever>:

LoopForever:
    b LoopForever
 80028a2:	e7fe      	b.n	80028a2 <LoopForever>
  ldr   r0, =_estack
 80028a4:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80028a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028ac:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 80028b0:	08002b70 	.word	0x08002b70
  ldr r2, =_sbss
 80028b4:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 80028b8:	200001e0 	.word	0x200001e0

080028bc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80028bc:	e7fe      	b.n	80028bc <ADC1_COMP_IRQHandler>
	...

080028c0 <__errno>:
 80028c0:	4b01      	ldr	r3, [pc, #4]	; (80028c8 <__errno+0x8>)
 80028c2:	6818      	ldr	r0, [r3, #0]
 80028c4:	4770      	bx	lr
 80028c6:	46c0      	nop			; (mov r8, r8)
 80028c8:	20000064 	.word	0x20000064

080028cc <__libc_init_array>:
 80028cc:	b570      	push	{r4, r5, r6, lr}
 80028ce:	2600      	movs	r6, #0
 80028d0:	4d0c      	ldr	r5, [pc, #48]	; (8002904 <__libc_init_array+0x38>)
 80028d2:	4c0d      	ldr	r4, [pc, #52]	; (8002908 <__libc_init_array+0x3c>)
 80028d4:	1b64      	subs	r4, r4, r5
 80028d6:	10a4      	asrs	r4, r4, #2
 80028d8:	42a6      	cmp	r6, r4
 80028da:	d109      	bne.n	80028f0 <__libc_init_array+0x24>
 80028dc:	2600      	movs	r6, #0
 80028de:	f000 f8f9 	bl	8002ad4 <_init>
 80028e2:	4d0a      	ldr	r5, [pc, #40]	; (800290c <__libc_init_array+0x40>)
 80028e4:	4c0a      	ldr	r4, [pc, #40]	; (8002910 <__libc_init_array+0x44>)
 80028e6:	1b64      	subs	r4, r4, r5
 80028e8:	10a4      	asrs	r4, r4, #2
 80028ea:	42a6      	cmp	r6, r4
 80028ec:	d105      	bne.n	80028fa <__libc_init_array+0x2e>
 80028ee:	bd70      	pop	{r4, r5, r6, pc}
 80028f0:	00b3      	lsls	r3, r6, #2
 80028f2:	58eb      	ldr	r3, [r5, r3]
 80028f4:	4798      	blx	r3
 80028f6:	3601      	adds	r6, #1
 80028f8:	e7ee      	b.n	80028d8 <__libc_init_array+0xc>
 80028fa:	00b3      	lsls	r3, r6, #2
 80028fc:	58eb      	ldr	r3, [r5, r3]
 80028fe:	4798      	blx	r3
 8002900:	3601      	adds	r6, #1
 8002902:	e7f2      	b.n	80028ea <__libc_init_array+0x1e>
 8002904:	08002b68 	.word	0x08002b68
 8002908:	08002b68 	.word	0x08002b68
 800290c:	08002b68 	.word	0x08002b68
 8002910:	08002b6c 	.word	0x08002b6c

08002914 <malloc>:
 8002914:	b510      	push	{r4, lr}
 8002916:	4b03      	ldr	r3, [pc, #12]	; (8002924 <malloc+0x10>)
 8002918:	0001      	movs	r1, r0
 800291a:	6818      	ldr	r0, [r3, #0]
 800291c:	f000 f80c 	bl	8002938 <_malloc_r>
 8002920:	bd10      	pop	{r4, pc}
 8002922:	46c0      	nop			; (mov r8, r8)
 8002924:	20000064 	.word	0x20000064

08002928 <memset>:
 8002928:	0003      	movs	r3, r0
 800292a:	1882      	adds	r2, r0, r2
 800292c:	4293      	cmp	r3, r2
 800292e:	d100      	bne.n	8002932 <memset+0xa>
 8002930:	4770      	bx	lr
 8002932:	7019      	strb	r1, [r3, #0]
 8002934:	3301      	adds	r3, #1
 8002936:	e7f9      	b.n	800292c <memset+0x4>

08002938 <_malloc_r>:
 8002938:	2303      	movs	r3, #3
 800293a:	b570      	push	{r4, r5, r6, lr}
 800293c:	1ccd      	adds	r5, r1, #3
 800293e:	439d      	bics	r5, r3
 8002940:	3508      	adds	r5, #8
 8002942:	0006      	movs	r6, r0
 8002944:	2d0c      	cmp	r5, #12
 8002946:	d21e      	bcs.n	8002986 <_malloc_r+0x4e>
 8002948:	250c      	movs	r5, #12
 800294a:	42a9      	cmp	r1, r5
 800294c:	d81d      	bhi.n	800298a <_malloc_r+0x52>
 800294e:	0030      	movs	r0, r6
 8002950:	f000 f8be 	bl	8002ad0 <__malloc_lock>
 8002954:	4a25      	ldr	r2, [pc, #148]	; (80029ec <_malloc_r+0xb4>)
 8002956:	6814      	ldr	r4, [r2, #0]
 8002958:	0021      	movs	r1, r4
 800295a:	2900      	cmp	r1, #0
 800295c:	d119      	bne.n	8002992 <_malloc_r+0x5a>
 800295e:	4c24      	ldr	r4, [pc, #144]	; (80029f0 <_malloc_r+0xb8>)
 8002960:	6823      	ldr	r3, [r4, #0]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d103      	bne.n	800296e <_malloc_r+0x36>
 8002966:	0030      	movs	r0, r6
 8002968:	f000 f8a0 	bl	8002aac <_sbrk_r>
 800296c:	6020      	str	r0, [r4, #0]
 800296e:	0029      	movs	r1, r5
 8002970:	0030      	movs	r0, r6
 8002972:	f000 f89b 	bl	8002aac <_sbrk_r>
 8002976:	1c43      	adds	r3, r0, #1
 8002978:	d12c      	bne.n	80029d4 <_malloc_r+0x9c>
 800297a:	230c      	movs	r3, #12
 800297c:	0030      	movs	r0, r6
 800297e:	6033      	str	r3, [r6, #0]
 8002980:	f000 f8a7 	bl	8002ad2 <__malloc_unlock>
 8002984:	e003      	b.n	800298e <_malloc_r+0x56>
 8002986:	2d00      	cmp	r5, #0
 8002988:	dadf      	bge.n	800294a <_malloc_r+0x12>
 800298a:	230c      	movs	r3, #12
 800298c:	6033      	str	r3, [r6, #0]
 800298e:	2000      	movs	r0, #0
 8002990:	bd70      	pop	{r4, r5, r6, pc}
 8002992:	680b      	ldr	r3, [r1, #0]
 8002994:	1b5b      	subs	r3, r3, r5
 8002996:	d41a      	bmi.n	80029ce <_malloc_r+0x96>
 8002998:	2b0b      	cmp	r3, #11
 800299a:	d903      	bls.n	80029a4 <_malloc_r+0x6c>
 800299c:	600b      	str	r3, [r1, #0]
 800299e:	18cc      	adds	r4, r1, r3
 80029a0:	6025      	str	r5, [r4, #0]
 80029a2:	e003      	b.n	80029ac <_malloc_r+0x74>
 80029a4:	428c      	cmp	r4, r1
 80029a6:	d10e      	bne.n	80029c6 <_malloc_r+0x8e>
 80029a8:	6863      	ldr	r3, [r4, #4]
 80029aa:	6013      	str	r3, [r2, #0]
 80029ac:	0030      	movs	r0, r6
 80029ae:	f000 f890 	bl	8002ad2 <__malloc_unlock>
 80029b2:	0020      	movs	r0, r4
 80029b4:	2207      	movs	r2, #7
 80029b6:	300b      	adds	r0, #11
 80029b8:	1d23      	adds	r3, r4, #4
 80029ba:	4390      	bics	r0, r2
 80029bc:	1ac3      	subs	r3, r0, r3
 80029be:	d0e7      	beq.n	8002990 <_malloc_r+0x58>
 80029c0:	425a      	negs	r2, r3
 80029c2:	50e2      	str	r2, [r4, r3]
 80029c4:	e7e4      	b.n	8002990 <_malloc_r+0x58>
 80029c6:	684b      	ldr	r3, [r1, #4]
 80029c8:	6063      	str	r3, [r4, #4]
 80029ca:	000c      	movs	r4, r1
 80029cc:	e7ee      	b.n	80029ac <_malloc_r+0x74>
 80029ce:	000c      	movs	r4, r1
 80029d0:	6849      	ldr	r1, [r1, #4]
 80029d2:	e7c2      	b.n	800295a <_malloc_r+0x22>
 80029d4:	2303      	movs	r3, #3
 80029d6:	1cc4      	adds	r4, r0, #3
 80029d8:	439c      	bics	r4, r3
 80029da:	42a0      	cmp	r0, r4
 80029dc:	d0e0      	beq.n	80029a0 <_malloc_r+0x68>
 80029de:	1a21      	subs	r1, r4, r0
 80029e0:	0030      	movs	r0, r6
 80029e2:	f000 f863 	bl	8002aac <_sbrk_r>
 80029e6:	1c43      	adds	r3, r0, #1
 80029e8:	d1da      	bne.n	80029a0 <_malloc_r+0x68>
 80029ea:	e7c6      	b.n	800297a <_malloc_r+0x42>
 80029ec:	20000160 	.word	0x20000160
 80029f0:	20000164 	.word	0x20000164

080029f4 <_nrand48_r>:
 80029f4:	b510      	push	{r4, lr}
 80029f6:	000c      	movs	r4, r1
 80029f8:	f000 f810 	bl	8002a1c <__dorand48>
 80029fc:	88a0      	ldrh	r0, [r4, #4]
 80029fe:	8863      	ldrh	r3, [r4, #2]
 8002a00:	03c0      	lsls	r0, r0, #15
 8002a02:	085b      	lsrs	r3, r3, #1
 8002a04:	18c0      	adds	r0, r0, r3
 8002a06:	bd10      	pop	{r4, pc}

08002a08 <nrand48>:
 8002a08:	b510      	push	{r4, lr}
 8002a0a:	4b03      	ldr	r3, [pc, #12]	; (8002a18 <nrand48+0x10>)
 8002a0c:	0001      	movs	r1, r0
 8002a0e:	6818      	ldr	r0, [r3, #0]
 8002a10:	f7ff fff0 	bl	80029f4 <_nrand48_r>
 8002a14:	bd10      	pop	{r4, pc}
 8002a16:	46c0      	nop			; (mov r8, r8)
 8002a18:	20000064 	.word	0x20000064

08002a1c <__dorand48>:
 8002a1c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002a1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002a20:	0005      	movs	r5, r0
 8002a22:	000c      	movs	r4, r1
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d115      	bne.n	8002a54 <__dorand48+0x38>
 8002a28:	2018      	movs	r0, #24
 8002a2a:	f7ff ff73 	bl	8002914 <malloc>
 8002a2e:	4b1a      	ldr	r3, [pc, #104]	; (8002a98 <__dorand48+0x7c>)
 8002a30:	63a8      	str	r0, [r5, #56]	; 0x38
 8002a32:	8003      	strh	r3, [r0, #0]
 8002a34:	4b19      	ldr	r3, [pc, #100]	; (8002a9c <__dorand48+0x80>)
 8002a36:	2201      	movs	r2, #1
 8002a38:	8043      	strh	r3, [r0, #2]
 8002a3a:	4b19      	ldr	r3, [pc, #100]	; (8002aa0 <__dorand48+0x84>)
 8002a3c:	8083      	strh	r3, [r0, #4]
 8002a3e:	4b19      	ldr	r3, [pc, #100]	; (8002aa4 <__dorand48+0x88>)
 8002a40:	80c3      	strh	r3, [r0, #6]
 8002a42:	4b19      	ldr	r3, [pc, #100]	; (8002aa8 <__dorand48+0x8c>)
 8002a44:	8103      	strh	r3, [r0, #8]
 8002a46:	2305      	movs	r3, #5
 8002a48:	8143      	strh	r3, [r0, #10]
 8002a4a:	3306      	adds	r3, #6
 8002a4c:	8183      	strh	r3, [r0, #12]
 8002a4e:	2300      	movs	r3, #0
 8002a50:	6102      	str	r2, [r0, #16]
 8002a52:	6143      	str	r3, [r0, #20]
 8002a54:	8820      	ldrh	r0, [r4, #0]
 8002a56:	6bad      	ldr	r5, [r5, #56]	; 0x38
 8002a58:	0002      	movs	r2, r0
 8002a5a:	88ef      	ldrh	r7, [r5, #6]
 8002a5c:	89ab      	ldrh	r3, [r5, #12]
 8002a5e:	437a      	muls	r2, r7
 8002a60:	0039      	movs	r1, r7
 8002a62:	18d3      	adds	r3, r2, r3
 8002a64:	9301      	str	r3, [sp, #4]
 8002a66:	892a      	ldrh	r2, [r5, #8]
 8002a68:	8866      	ldrh	r6, [r4, #2]
 8002a6a:	4694      	mov	ip, r2
 8002a6c:	4371      	muls	r1, r6
 8002a6e:	4342      	muls	r2, r0
 8002a70:	0c1b      	lsrs	r3, r3, #16
 8002a72:	188a      	adds	r2, r1, r2
 8002a74:	18d2      	adds	r2, r2, r3
 8002a76:	88a3      	ldrh	r3, [r4, #4]
 8002a78:	0c11      	lsrs	r1, r2, #16
 8002a7a:	437b      	muls	r3, r7
 8002a7c:	4667      	mov	r7, ip
 8002a7e:	437e      	muls	r6, r7
 8002a80:	199e      	adds	r6, r3, r6
 8002a82:	896b      	ldrh	r3, [r5, #10]
 8002a84:	4358      	muls	r0, r3
 8002a86:	466b      	mov	r3, sp
 8002a88:	1830      	adds	r0, r6, r0
 8002a8a:	889b      	ldrh	r3, [r3, #4]
 8002a8c:	1841      	adds	r1, r0, r1
 8002a8e:	8023      	strh	r3, [r4, #0]
 8002a90:	8062      	strh	r2, [r4, #2]
 8002a92:	80a1      	strh	r1, [r4, #4]
 8002a94:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8002a96:	46c0      	nop			; (mov r8, r8)
 8002a98:	0000330e 	.word	0x0000330e
 8002a9c:	ffffabcd 	.word	0xffffabcd
 8002aa0:	00001234 	.word	0x00001234
 8002aa4:	ffffe66d 	.word	0xffffe66d
 8002aa8:	ffffdeec 	.word	0xffffdeec

08002aac <_sbrk_r>:
 8002aac:	2300      	movs	r3, #0
 8002aae:	b570      	push	{r4, r5, r6, lr}
 8002ab0:	4c06      	ldr	r4, [pc, #24]	; (8002acc <_sbrk_r+0x20>)
 8002ab2:	0005      	movs	r5, r0
 8002ab4:	0008      	movs	r0, r1
 8002ab6:	6023      	str	r3, [r4, #0]
 8002ab8:	f7ff fe50 	bl	800275c <_sbrk>
 8002abc:	1c43      	adds	r3, r0, #1
 8002abe:	d103      	bne.n	8002ac8 <_sbrk_r+0x1c>
 8002ac0:	6823      	ldr	r3, [r4, #0]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d000      	beq.n	8002ac8 <_sbrk_r+0x1c>
 8002ac6:	602b      	str	r3, [r5, #0]
 8002ac8:	bd70      	pop	{r4, r5, r6, pc}
 8002aca:	46c0      	nop			; (mov r8, r8)
 8002acc:	200001dc 	.word	0x200001dc

08002ad0 <__malloc_lock>:
 8002ad0:	4770      	bx	lr

08002ad2 <__malloc_unlock>:
 8002ad2:	4770      	bx	lr

08002ad4 <_init>:
 8002ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ad6:	46c0      	nop			; (mov r8, r8)
 8002ad8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ada:	bc08      	pop	{r3}
 8002adc:	469e      	mov	lr, r3
 8002ade:	4770      	bx	lr

08002ae0 <_fini>:
 8002ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ae2:	46c0      	nop			; (mov r8, r8)
 8002ae4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ae6:	bc08      	pop	{r3}
 8002ae8:	469e      	mov	lr, r3
 8002aea:	4770      	bx	lr
