[2025-09-17 18:47:49] START suite=cs trace=nutch_phase5_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase5_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2002686 heartbeat IPC: 4.993 cumulative IPC: 4.993 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4010808 cumulative IPC: 4.987 (Simulation time: 00 hr 01 min 03 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4010808 cumulative IPC: 4.987 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4010809 heartbeat IPC: 4.98 cumulative IPC: 5 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11613766 heartbeat IPC: 1.315 cumulative IPC: 1.315 (Simulation time: 00 hr 01 min 47 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 19230104 heartbeat IPC: 1.313 cumulative IPC: 1.314 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 26851416 heartbeat IPC: 1.312 cumulative IPC: 1.313 (Simulation time: 00 hr 03 min 19 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 35850138 heartbeat IPC: 1.111 cumulative IPC: 1.256 (Simulation time: 00 hr 04 min 14 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 45734113 heartbeat IPC: 1.012 cumulative IPC: 1.198 (Simulation time: 00 hr 05 min 16 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 58091282 heartbeat IPC: 0.8092 cumulative IPC: 1.109 (Simulation time: 00 hr 06 min 38 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 66057870 heartbeat IPC: 1.255 cumulative IPC: 1.128 (Simulation time: 00 hr 07 min 33 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase5_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000019 cycles: 77365597 heartbeat IPC: 0.8844 cumulative IPC: 1.091 (Simulation time: 00 hr 08 min 49 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 99353408 heartbeat IPC: 0.4548 cumulative IPC: 0.944 (Simulation time: 00 hr 10 min 30 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 116655447 cumulative IPC: 0.8572 (Simulation time: 00 hr 12 min 03 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 116655447 cumulative IPC: 0.8572 (Simulation time: 00 hr 12 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase5_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8572 instructions: 100000002 cycles: 116655447
CPU 0 Branch Prediction Accuracy: 99.2% MPKI: 0.1099 Average ROB Occupancy at Mispredict: 5358
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00466
BRANCH_INDIRECT: 0.1005
BRANCH_CONDITIONAL: 0.0047
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 918398
LQ_STALL: 67135
SQ_STALL: 136021


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 269.22
REPLAY_LOAD: 171.90395
NON_REPLAY_LOAD: 18.19903

== Total ==
ADDR_TRANS: 255759
REPLAY_LOAD: 230867
NON_REPLAY_LOAD: 431772

== Counts ==
ADDR_TRANS: 950
REPLAY_LOAD: 1343
NON_REPLAY_LOAD: 23725

cpu0->cpu0_STLB TOTAL        ACCESS:      71802 HIT:      67193 MISS:       4609 MSHR_MERGE:          6
cpu0->cpu0_STLB LOAD         ACCESS:      71802 HIT:      67193 MISS:       4609 MSHR_MERGE:          6
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 533.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     438016 HIT:     293019 MISS:     144997 MSHR_MERGE:      18550
cpu0->cpu0_L2C LOAD         ACCESS:     258253 HIT:     183699 MISS:      74554 MSHR_MERGE:       2097
cpu0->cpu0_L2C RFO          ACCESS:      20066 HIT:       9783 MISS:      10283 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      72217 HIT:      20249 MISS:      51968 MSHR_MERGE:      16453
cpu0->cpu0_L2C WRITE        ACCESS:      78796 HIT:      78564 MISS:        232 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8684 HIT:        724 MISS:       7960 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      39812 ISSUED:      39812 USEFUL:      11787 USELESS:       4534
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 99.29 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2621027 HIT:    2353843 MISS:     267184 MSHR_MERGE:      86190
cpu0->cpu0_L1I LOAD         ACCESS:    2621027 HIT:    2353843 MISS:     267184 MSHR_MERGE:      86190
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 22.19 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24723854 HIT:   24440487 MISS:     283367 MSHR_MERGE:     144939
cpu0->cpu0_L1D LOAD         ACCESS:   20652572 HIT:   20540522 MISS:     112050 MSHR_MERGE:      34790
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     328801 HIT:     271159 MISS:      57642 MSHR_MERGE:      25230
cpu0->cpu0_L1D WRITE        ACCESS:    3732137 HIT:    3627285 MISS:     104852 MSHR_MERGE:      84780
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10344 HIT:       1521 MISS:       8823 MSHR_MERGE:        139
cpu0->cpu0_L1D PREFETCH REQUESTED:     374801 ISSUED:     328801 USEFUL:      27220 USELESS:       4159
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 79.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2059450 HIT:    2005325 MISS:      54125 MSHR_MERGE:      26362
cpu0->cpu0_ITLB LOAD         ACCESS:    2059450 HIT:    2005325 MISS:      54125 MSHR_MERGE:      26362
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 24.23 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24092294 HIT:   24022341 MISS:      69953 MSHR_MERGE:      25914
cpu0->cpu0_DTLB LOAD         ACCESS:   24092294 HIT:   24022341 MISS:      69953 MSHR_MERGE:      25914
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 48.41 cycles
cpu0->LLC TOTAL        ACCESS:     184198 HIT:      88548 MISS:      95650 MSHR_MERGE:        194
cpu0->LLC LOAD         ACCESS:      72457 HIT:      22685 MISS:      49772 MSHR_MERGE:         11
cpu0->LLC RFO          ACCESS:      10283 HIT:       1668 MISS:       8615 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      35514 HIT:       5075 MISS:      30439 MSHR_MERGE:        183
cpu0->LLC WRITE        ACCESS:      57984 HIT:      57961 MISS:         23 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7960 HIT:       1159 MISS:       6801 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      10678
  ROW_BUFFER_MISS:      84755
  AVG DBUS CONGESTED CYCLE: 4.545
Channel 0 WQ ROW_BUFFER_HIT:       3579
  ROW_BUFFER_MISS:      34946
  FULL:          0
Channel 0 REFRESHES ISSUED:       9721

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        33561         8462         2943         3200
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           15           97          149         2282
  STLB miss resolved @ L2C                0           11          144          202          570
  STLB miss resolved @ LLC                0           10          156          410          490
  STLB miss resolved @ MEM                0           14          225          526         4544

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              10125         1744        29294         2692         1490
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           54           72          359
  STLB miss resolved @ L2C                0            3           65           86          135
  STLB miss resolved @ LLC                0            2           74          194          118
  STLB miss resolved @ MEM                0           11           88          272         1619
[2025-09-17 18:59:52] END   suite=cs trace=nutch_phase5_core1 (rc=0)
