// Seed: 1315036349
module module_0 ();
  parameter id_1 = id_1;
  assign module_1.type_17 = 0;
  parameter id_2 = (1);
  parameter id_3 = 1;
  always begin : LABEL_0
    id_4 = 1;
  end
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    output logic id_2,
    output tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    inout wire id_7
);
  always id_2 <= -1'b0;
  wire id_9;
  wire id_10;
  module_0 modCall_1 ();
  wire id_11;
  wire id_12, id_13;
endmodule
