// Seed: 4199423779
module module_0;
  uwire id_1 = id_1;
  parameter id_2 = 1'b0;
  tri1 id_3 = 1;
  assign id_1 = -1;
endmodule
module module_0 (
    input tri0 id_0,
    input wor  id_1,
    input tri0 id_2
);
  parameter module_1 = 1;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri0 id_6 = 1;
  reg id_7, id_8, id_9, id_10;
  module_0 modCall_1 ();
  assign id_1 = id_6;
  xor primCall (id_1, id_10, id_2, id_4, id_5, id_6, id_7, id_8, id_9);
  final begin : LABEL_0
    id_8 <= id_8 * -1;
    id_9 = -1;
  end
endmodule
