// Seed: 3303958890
module module_0 (
    input  tri0 id_0,
    output tri0 id_1,
    input  tri0 id_2
);
  logic id_4;
  ;
  assign id_4 = -1;
  assign id_1 = 1 ? -1 : id_2;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input wire id_2,
    input wire id_3,
    output wor id_4,
    input wire id_5,
    input wire id_6,
    input tri0 id_7,
    output wor id_8,
    input supply1 id_9,
    input tri id_10,
    input wand id_11,
    output wire id_12,
    input supply1 id_13,
    input uwire id_14,
    output uwire id_15
);
  wire id_17;
  ;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
