---------------------Generating device model using external script:---------------------
cd scripts && ./device_model_gen.py -NR 8 -NC 8 -Arch RIKEN && cd ..
====================================================
============ Universal GRAMM (UGRAMM) ==============
======= helper script: Device Model Generator ======
====================================================

Generating device model for the following CGRA configuration: 
> Arch: RIKEN
> NR: 8
> NC: 8
Creating RIKEN architecture!!


pragma for the device model: 

 /* ------- Device model pragma ------- 
[SupportedOps] = {ALU, FADD, FSUB, FMUL, FDIV}; 
[SupportedOps] = {MemPort, INPUT, OUTPUT}; 
[SupportedOps] = {Constant, CONST}; 
*/

 
 
---------------------Executing UGRAMM and producing mapping result in ordered_dot_output.dot & unpositioned_dot_output---------------------
make && ./UGRAMM --seed 16 --verbose_level 0 --dfile scripts/riken_8_8.dot --afile Kernels/Conv_Balance/conv_nounroll_Balance.dot --config config.json --drc_verbose_level 1
make: 'UGRAMM' is up to date.
[2024-10-15 14:49:05.354] [UGRAMM] [info] Parsed JSON file {"lock-nodes":["FMUL_9::pe.w32.c4.r6.alu","FMUL_11::pe.w32.c4.r4.alu","FMUL_13::pe.w32.c2"],"skip-placement":["Constant"]} 
[2024-10-15 14:49:05.354] [UGRAMM] [info] Normalized JSON {"LOCK-NODES":["FMUL_9::PE.W32.C4.R6.ALU","FMUL_11::PE.W32.C4.R4.ALU","FMUL_13::PE.W32.C2"],"SKIP-PLACEMENT":["CONSTANT"]} 
[2024-10-15 14:49:05.354] [UGRAMM] [info] Parsed Device-Model Pragma: 
[ALU] :: ALU :: FADD :: FSUB :: FMUL :: FDIV
[CONSTANT] :: CONSTANT :: CONST
[MEMPORT] :: MEMPORT :: INPUT :: OUTPUT
[2024-10-15 14:49:05.397] [UGRAMM] [info] Checking compatibility of SupportedOps of [ALU]
[2024-10-15 14:49:05.397] [UGRAMM] [info] [PASSED] The token FADD found in ALU
[2024-10-15 14:49:05.397] [UGRAMM] [info] [PASSED] The token FMUL found in ALU
[2024-10-15 14:49:05.397] [UGRAMM] [info] Checking compatibility of SupportedOps of [CONSTANT]
[2024-10-15 14:49:05.397] [UGRAMM] [info] [PASSED] The token CONST found in CONSTANT
[2024-10-15 14:49:05.397] [UGRAMM] [info] Checking compatibility of SupportedOps of [MEMPORT]
[2024-10-15 14:49:05.397] [UGRAMM] [info] [PASSED] The token INPUT found in MEMPORT
[2024-10-15 14:49:05.397] [UGRAMM] [info] [PASSED] The token OUTPUT found in MEMPORT
[2024-10-15 14:49:05.398] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_27|float32=5.00} 
[2024-10-15 14:49:05.398] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_28|float32=13.00} 
[2024-10-15 14:49:05.398] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_29|float32=9.00} 
[2024-10-15 14:49:05.398] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_30|float32=11.00} 
[2024-10-15 14:49:05.398] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_31|float32=3.00} 
[2024-10-15 14:49:05.398] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_32|float32=15.00} 
[2024-10-15 14:49:05.398] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_33|float32=17.00} 
[2024-10-15 14:49:05.398] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_34|float32=7.00} 
[2024-10-15 14:49:05.398] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_35|float32=19.00} 
[2024-10-15 14:49:05.398] [UGRAMM] [info] [Locking] [H] name FMUL_11 :: applicationOpcode FMUL :: GNode Lock PE.W32.C4.R4.ALU
[2024-10-15 14:49:05.398] [UGRAMM] [info] [Locking] [H] name FMUL_13 :: applicationOpcode FMUL :: GNode Lock PE.W32.C2
[2024-10-15 14:49:05.399] [UGRAMM] [info] [Locking] [H] name FMUL_9 :: applicationOpcode FMUL :: GNode Lock PE.W32.C4.R6.ALU
[2024-10-15 14:49:05.399] [DRC Checks] [info] --------------------------------------------------
[2024-10-15 14:49:05.399] [DRC Checks] [info] Executing DRC Rules Check
[2024-10-15 14:49:05.399] [DRC Checks] [info] --------------------------------------------------
[2024-10-15 14:49:05.612] [DRC Checks] [info] --------------------------------------------------
[2024-10-15 14:49:05.612] [DRC Checks] [info] DRC Passed --- Continueing to UGRAMM Mapping
[2024-10-15 14:49:05.612] [DRC Checks] [info] --------------------------------------------------
[2024-10-15 14:49:05.612] [UGRAMM] [info] ***** BEGINNING OUTER WHILE LOOP ***** ITER 1
[2024-10-15 14:49:06.279] [UGRAMM] [info] TOTAL OVERUSE: 13
[2024-10-15 14:49:06.279] [UGRAMM] [info] ***** BEGINNING OUTER WHILE LOOP ***** ITER 2
[2024-10-15 14:49:07.605] [UGRAMM] [info] TOTAL OVERUSE: 1
[2024-10-15 14:49:07.605] [UGRAMM] [info] FRACTION OVERLAP: 0.0058139535
[2024-10-15 14:49:07.605] [UGRAMM] [info] ***** BEGINNING OUTER WHILE LOOP ***** ITER 3
[2024-10-15 14:49:08.906] [UGRAMM] [info] TOTAL OVERUSE: 0
[2024-10-15 14:49:08.906] [UGRAMM] [info] FRACTION OVERLAP: 0.0
[2024-10-15 14:49:08.906] [UGRAMM] [info] SUCCESS! :: [iterCount] :: 3 :: [frac] :: 0.0 :: [num_vertices(H)] :: 36
[2024-10-15 14:49:08.906] [UGRAMM] [info] ** routing for FADD_18 | (PE.W32.C7.R5.ALU)'s output pin :: 
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 24 	 PE.W32.C7.R5.ALU.OUTPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 11 	 PE.W32.C7.R5.CROSSBAR_MUX_NE
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 1069 	 PE.W32.C6.R6.CROSSBAR_MUX_NE
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 932 	 PE.W32.C5.R7.CROSSBAR_MUX_PEINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 935 	 PE.W32.C5.R7.MUX_A
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 940 	 PE.W32.C5.R7.ALU.INPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] ** routing for FADD_19 | (PE.W32.C3.R6.ALU)'s output pin :: 
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 603 	 PE.W32.C3.R6.ALU.OUTPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 592 	 PE.W32.C3.R6.CROSSBAR_MUX_SE
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 764 	 PE.W32.C4.R7.CROSSBAR_MUX_S
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 933 	 PE.W32.C5.R7.CROSSBAR_MUX_PEINB
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 936 	 PE.W32.C5.R7.MUX_B
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 941 	 PE.W32.C5.R7.ALU.INPINB
[2024-10-15 14:49:08.906] [UGRAMM] [info] ** routing for FADD_20 | (PE.W32.C6.R3.ALU)'s output pin :: 
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 1022 	 PE.W32.C6.R3.ALU.OUTPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 1011 	 PE.W32.C6.R3.CROSSBAR_MUX_SE
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 1190 	 PE.W32.C7.R4.CROSSBAR_MUX_E
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 16 	 PE.W32.C7.R5.CROSSBAR_MUX_PEINB
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 18 	 PE.W32.C7.R5.MUX_B
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 23 	 PE.W32.C7.R5.ALU.INPINB
[2024-10-15 14:49:08.906] [UGRAMM] [info] ** routing for FADD_21 | (PE.W32.C3.R4.ALU)'s output pin :: 
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 563 	 PE.W32.C3.R4.ALU.OUTPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 551 	 PE.W32.C3.R4.CROSSBAR_MUX_E
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 571 	 PE.W32.C3.R5.CROSSBAR_MUX_E
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 594 	 PE.W32.C3.R6.CROSSBAR_MUX_PEINB
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 596 	 PE.W32.C3.R6.MUX_B
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 602 	 PE.W32.C3.R6.ALU.INPINB
[2024-10-15 14:49:08.906] [UGRAMM] [info] ** routing for FADD_22 | (PE.W32.C5.R6.ALU)'s output pin :: 
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 922 	 PE.W32.C5.R6.ALU.OUTPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 904 	 PE.W32.C5.R6.CROSSBAR_MUX_S
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 1064 	 PE.W32.C6.R6.CROSSBAR_MUX_SW
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 15 	 PE.W32.C7.R5.CROSSBAR_MUX_PEINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 17 	 PE.W32.C7.R5.MUX_A
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 22 	 PE.W32.C7.R5.ALU.INPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] ** routing for FADD_23 | (PE.W32.C4.R5.ALU)'s output pin :: 
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 742 	 PE.W32.C4.R5.ALU.OUTPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 729 	 PE.W32.C4.R5.CROSSBAR_MUX_NE
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 593 	 PE.W32.C3.R6.CROSSBAR_MUX_PEINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 595 	 PE.W32.C3.R6.MUX_A
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 600 	 PE.W32.C3.R6.ALU.INPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] ** routing for FADD_24 | (PE.W32.C5.R3.ALU)'s output pin :: 
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 862 	 PE.W32.C5.R3.ALU.OUTPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 843 	 PE.W32.C5.R3.CROSSBAR_MUX_S
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 1014 	 PE.W32.C6.R3.CROSSBAR_MUX_PEINB
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 1016 	 PE.W32.C6.R3.MUX_B
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 1021 	 PE.W32.C6.R3.ALU.INPINB
[2024-10-15 14:49:08.906] [UGRAMM] [info] ** routing for FADD_25 | (PE.W32.C5.R7.ALU)'s output pin :: 
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 942 	 PE.W32.C5.R7.ALU.OUTPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 924 	 PE.W32.C5.R7.CROSSBAR_MUX_S
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 501 	 LS.W32.C9.R4.MEMPORT.INPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] ** routing for FMUL_10 | (PE.W32.C5.R5.ALU)'s output pin :: 
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 903 	 PE.W32.C5.R5.ALU.OUTPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 888 	 PE.W32.C5.R5.CROSSBAR_MUX_N
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 732 	 PE.W32.C4.R5.CROSSBAR_MUX_PEINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 735 	 PE.W32.C4.R5.MUX_A
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 740 	 PE.W32.C4.R5.ALU.INPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] ** routing for FMUL_11 | (PE.W32.C4.R4.ALU)'s output pin :: 
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 722 	 PE.W32.C4.R4.ALU.OUTPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 710 	 PE.W32.C4.R4.CROSSBAR_MUX_E
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 733 	 PE.W32.C4.R5.CROSSBAR_MUX_PEINB
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 736 	 PE.W32.C4.R5.MUX_B
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 741 	 PE.W32.C4.R5.ALU.INPINB
[2024-10-15 14:49:08.906] [UGRAMM] [info] ** routing for FMUL_12 | (PE.W32.C6.R6.ALU)'s output pin :: 
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 1082 	 PE.W32.C6.R6.ALU.OUTPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 1068 	 PE.W32.C6.R6.CROSSBAR_MUX_N
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 914 	 PE.W32.C5.R6.CROSSBAR_MUX_PEINB
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 916 	 PE.W32.C5.R6.MUX_B
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 921 	 PE.W32.C5.R6.ALU.INPINB
[2024-10-15 14:49:08.906] [UGRAMM] [info] ** routing for FMUL_13 | (PE.W32.C2.R6.ALU)'s output pin :: 
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 443 	 PE.W32.C2.R6.ALU.OUTPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 426 	 PE.W32.C2.R6.CROSSBAR_MUX_SW
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 566 	 PE.W32.C3.R5.CROSSBAR_MUX_W
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 553 	 PE.W32.C3.R4.CROSSBAR_MUX_PEINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 555 	 PE.W32.C3.R4.MUX_A
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 561 	 PE.W32.C3.R4.ALU.INPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] ** routing for FMUL_14 | (PE.W32.C7.R2.ALU)'s output pin :: 
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 1162 	 PE.W32.C7.R2.ALU.OUTPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 1149 	 PE.W32.C7.R2.CROSSBAR_MUX_NE
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 1013 	 PE.W32.C6.R3.CROSSBAR_MUX_PEINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 1015 	 PE.W32.C6.R3.MUX_A
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 1020 	 PE.W32.C6.R3.ALU.INPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] ** routing for FMUL_15 | (PE.W32.C6.R5.ALU)'s output pin :: 
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 1062 	 PE.W32.C6.R5.ALU.OUTPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 1047 	 PE.W32.C6.R5.CROSSBAR_MUX_NW
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 865 	 PE.W32.C5.R4.CROSSBAR_MUX_W
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 852 	 PE.W32.C5.R3.CROSSBAR_MUX_PEINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 854 	 PE.W32.C5.R3.MUX_A
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 860 	 PE.W32.C5.R3.ALU.INPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] ** routing for FMUL_16 | (PE.W32.C1.R2.ALU)'s output pin :: 
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 14 	 PE.W32.C1.R2.ALU.OUTPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 1101 	 PE.W32.C1.R2.CROSSBAR_MUX_SE
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 372 	 PE.W32.C2.R3.CROSSBAR_MUX_SE
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 554 	 PE.W32.C3.R4.CROSSBAR_MUX_PEINB
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 556 	 PE.W32.C3.R4.MUX_B
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 562 	 PE.W32.C3.R4.ALU.INPINB
[2024-10-15 14:49:08.906] [UGRAMM] [info] ** routing for FMUL_17 | (PE.W32.C6.R2.ALU)'s output pin :: 
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 1003 	 PE.W32.C6.R2.ALU.OUTPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 989 	 PE.W32.C6.R2.CROSSBAR_MUX_NE
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 853 	 PE.W32.C5.R3.CROSSBAR_MUX_PEINB
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 855 	 PE.W32.C5.R3.MUX_B
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 861 	 PE.W32.C5.R3.ALU.INPINB
[2024-10-15 14:49:08.906] [UGRAMM] [info] ** routing for FMUL_9 | (PE.W32.C4.R6.ALU)'s output pin :: 
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 763 	 PE.W32.C4.R6.ALU.OUTPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 743 	 PE.W32.C4.R6.CROSSBAR_MUX_S
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 913 	 PE.W32.C5.R6.CROSSBAR_MUX_PEINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 915 	 PE.W32.C5.R6.MUX_A
[2024-10-15 14:49:08.906] [UGRAMM] [info] 	 920 	 PE.W32.C5.R6.ALU.INPINA
[2024-10-15 14:49:08.906] [UGRAMM] [info] ** routing for Load_0 | (LS.W32.C9.R2.MEMPORT)'s output pin :: 
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 446 	 LS.W32.C9.R2.MEMPORT.OUTPINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 605 	 PE.W32.C3.R7.CROSSBAR_MUX_SW
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 752 	 PE.W32.C4.R6.CROSSBAR_MUX_PEINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 754 	 PE.W32.C4.R6.MUX_A
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 761 	 PE.W32.C4.R6.ALU.INPINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] ** routing for Load_1 | (LS.W32.C9.R7.MEMPORT)'s output pin :: 
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 612 	 LS.W32.C9.R7.MEMPORT.OUTPINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 208 	 PE.W32.C8.R7.CROSSBAR_MUX_NW
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 30 	 PE.W32.C7.R6.CROSSBAR_MUX_N
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 1066 	 PE.W32.C6.R6.CROSSBAR_MUX_NW
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 893 	 PE.W32.C5.R5.CROSSBAR_MUX_PEINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 895 	 PE.W32.C5.R5.MUX_A
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 900 	 PE.W32.C5.R5.ALU.INPINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] ** routing for Load_2 | (LS.W32.C9.R1.MEMPORT)'s output pin :: 
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 412 	 LS.W32.C9.R1.MEMPORT.OUTPINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 445 	 PE.W32.C2.R7.CROSSBAR_MUX_SW
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 586 	 PE.W32.C3.R6.CROSSBAR_MUX_W
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 565 	 PE.W32.C3.R5.CROSSBAR_MUX_SW
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 713 	 PE.W32.C4.R4.CROSSBAR_MUX_PEINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 715 	 PE.W32.C4.R4.MUX_A
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 720 	 PE.W32.C4.R4.ALU.INPINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] ** routing for Load_3 | (LS.W32.C9.R6.MEMPORT)'s output pin :: 
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 579 	 LS.W32.C9.R6.MEMPORT.OUTPINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 49 	 PE.W32.C7.R7.CROSSBAR_MUX_NW
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 1072 	 PE.W32.C6.R6.CROSSBAR_MUX_PEINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 1074 	 PE.W32.C6.R6.MUX_A
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 1080 	 PE.W32.C6.R6.ALU.INPINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] ** routing for Load_4 | (LS.W32.C9.R0.MEMPORT)'s output pin :: 
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 379 	 LS.W32.C9.R0.MEMPORT.OUTPINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 285 	 PE.W32.C1.R7.CROSSBAR_MUX_SW
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 433 	 PE.W32.C2.R6.CROSSBAR_MUX_PEINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 436 	 PE.W32.C2.R6.MUX_A
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 441 	 PE.W32.C2.R6.ALU.INPINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] ** routing for Load_5 | (LS.W32.C0.R6.MEMPORT)'s output pin :: 
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 313 	 LS.W32.C0.R6.MEMPORT.OUTPINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 1110 	 PE.W32.C7.R0.CROSSBAR_MUX_E
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 1130 	 PE.W32.C7.R1.CROSSBAR_MUX_E
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 1152 	 PE.W32.C7.R2.CROSSBAR_MUX_PEINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 1154 	 PE.W32.C7.R2.MUX_A
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 1160 	 PE.W32.C7.R2.ALU.INPINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] ** routing for Load_6 | (LS.W32.C9.R5.MEMPORT)'s output pin :: 
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 546 	 LS.W32.C9.R5.MEMPORT.OUTPINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 1084 	 PE.W32.C6.R7.CROSSBAR_MUX_SW
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 29 	 PE.W32.C7.R6.CROSSBAR_MUX_NW
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 1052 	 PE.W32.C6.R5.CROSSBAR_MUX_PEINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 1054 	 PE.W32.C6.R5.MUX_A
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 1060 	 PE.W32.C6.R5.ALU.INPINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] ** routing for Load_7 | (LS.W32.C0.R2.MEMPORT)'s output pin :: 
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 978 	 LS.W32.C0.R2.MEMPORT.OUTPINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 470 	 PE.W32.C3.R0.CROSSBAR_MUX_NE
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 330 	 PE.W32.C2.R1.CROSSBAR_MUX_NE
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 1112 	 PE.W32.C1.R2.CROSSBAR_MUX_PEINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 1134 	 PE.W32.C1.R2.MUX_A
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 1189 	 PE.W32.C1.R2.ALU.INPINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] ** routing for Load_8 | (LS.W32.C0.R3.MEMPORT)'s output pin :: 
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 113 	 LS.W32.C0.R3.MEMPORT.OUTPINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 631 	 PE.W32.C4.R0.CROSSBAR_MUX_SE
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 811 	 PE.W32.C5.R1.CROSSBAR_MUX_SE
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 993 	 PE.W32.C6.R2.CROSSBAR_MUX_PEINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 995 	 PE.W32.C6.R2.MUX_A
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 1000 	 PE.W32.C6.R2.ALU.INPINA
[2024-10-15 14:49:08.907] [UGRAMM] [info] ** routing for Store_26 | (LS.W32.C9.R4.MEMPORT)'s output pin :: 
[2024-10-15 14:49:08.907] [UGRAMM] [info] 	 Empty vertex model (no-fanouts for the node)
[2024-10-15 14:49:08.907] [UGRAMM] [info] Writing the positioned mapping output in file 'positioned_dot_output.dot'
[2024-10-15 14:49:08.907] [UGRAMM] [info] Writing the unpositioned mapping output in file 'unpositioned_dot_output.dot'
[2024-10-15 14:49:08.908] [UGRAMM] [info] Total time taken for [DRC] :: 0.213607 Seconds
[2024-10-15 14:49:08.908] [UGRAMM] [info] Total time taken for [mapping] :: 3.295831 Seconds
[2024-10-15 14:49:08.908] [UGRAMM] [info] Total time taken for [UGRAMM]:: 3.554446 Seconds
 
 
---------------------Converting the ordered-mapped  positioned_dot_output.dot file into positioned_dot_output.png:---------------------
neato -Tpng positioned_dot_output.dot -o positioned_dot_output.png
 
 
---------------------Converting the unordered-mapped  unpositioned_dot_output.dot file into unpositioned_dot_output.png:---------------------
neato -Tpng unpositioned_dot_output.dot -o unpositioned_dot_output.png
