# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab_Final.srcs/sources_1/new/DFF.v" \
"../../../../Lab_Final.srcs/sources_1/new/adder_calc.v" \
"../../../../Lab_Final.srcs/sources_1/new/adder_logic.v" \
"../../../../clock_div.v" \
"../../../../math_block.v" \
"../../../../seven_seg_decoder.v" \
"../../../../seven_seg_scanner.v" \
"../../../../top.v" \
"../../../../test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
