5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd exclude6.1.vcd -o exclude6.1.cdd -v exclude6.1.v -e main.foo_func2
3 0 $root "$root" NA 0 0 1
3 0 main "main" exclude6.1.v 8 47 1
2 1 12 8000c 1 3d 121002 0 0 1 2 2 $u0
1 a 10 830004 1 0 0 0 1 1 2
1 b 10 30007 1 0 0 0 1 1 102
4 1 0 0
3 1 main.$u0 "main.$u0" exclude6.1.v 0 16 1
2 2 13 50008 1 0 20004 0 0 1 4 0
2 3 13 10001 0 1 400 0 0 a
2 4 13 10008 1 37 11006 2 3
2 5 14 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 6 14 10002 2 2c 22000a 5 0 32 2 aa aa aa aa aa aa aa aa
2 7 15 100013 1 0 20004 0 0 1 4 0
2 8 15 100013 1 47 4 7 0 foo_func1.a
2 9 15 50015 1 3a 120004 0 8 1 2 102 foo_func1
2 10 15 10001 0 1 400 0 0 a
2 11 15 10015 1 37 6 9 10
4 11 0 0
4 6 11 0
4 4 6 6
3 1 main.$u2 "main.$u2" exclude6.1.v 0 31 1
3 2 main.foo_func1 "main.foo_func1" exclude6.1.v 33 38 1
2 12 35 20006 1 3d 131802 0 0 1 2 2 $u3
1 foo_func1 33 850009 1 0 0 0 1 1 2
1 a 34 800009 1 0 0 0 1 1 2
4 12 0 0
3 1 main.foo_func1.$u3 "main.foo_func1.$u3" exclude6.1.v 0 37 1
2 13 36 100010 1 1 804 0 0 a
2 14 36 4000c 0 1 c00 0 0 foo_func1
2 15 36 40010 1 37 11806 13 14
4 15 0 0
