<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head><title>mnemonic documentation of the 68000 microprocessor</title></head>

<body>
<!-- geoguide start --><div align="center"><table border="0" cellpadding="0" cellspacing="0" width="468"><tbody><tr><td><a href="http://rd.yahoo.co.jp/geo/geoguide/top/?http://geocities.yahoo.co.jp/"><img src="68kdoc2_files/geocities.gif" border="0" height="17" width="176"></a></td><td><a href="http://rd.yahoo.co.jp/geo/geoguide/notice/?http://geocities.yahoo.co.jp/v/info/index.html"><img src="68kdoc2_files/info.gif" border="0" height="17" width="58"></a></td><td><a href="http://rd.yahoo.co.jp/geo/geoguide/pages/?http://pages.yahoo.co.jp/"><img src="68kdoc2_files/pd.gif" border="0" height="17" width="103"></a></td><td><a href="http://rd.yahoo.co.jp/geo/geoguide/helpbbs/?http://messages.yahoo.co.jp/bbs?.mm=GEO&amp;action=topics&amp;board=2000672&amp;type=r&amp;sid=2000672"><img src="68kdoc2_files/bbshelp.gif" border="0" height="17" width="79"></a></td><td><a href="http://rd.yahoo.co.jp/geo/geoguide/help/?http://help.yahoo.co.jp/help/jp/geo/"><img src="68kdoc2_files/help.gif" border="0" height="17" width="52"></a></td></tr></tbody></table><script language="JavaScript">
var YFAhspace = "0";
var YFAtarget="_top";
var YFAlink = "http://ard.yahoo.co.jp/M=300143606.300716077.302356981.300616584/D=jp_geo/S=382116061:N/A=300545987/R=0/SIG=115ja2u0g/*http://promotion.yahoo.co.jp/wa_co/";
var YFAaltlink = "http://ard.yahoo.co.jp/M=300143606.300716077.302356981.300616584/D=jp_geo/S=382116061:N/A=300545987/R=1/SIG=115ja2u0g/*http://promotion.yahoo.co.jp/wa_co/";
if(YFAlink.indexOf("ace%")!=-1&&window.location.href.indexOf("http")!=-1) {YFAlink="";YFAtarget="";}
if(YFAlink!=""){YFAlink=escape(YFAlink);YFAtarget=escape(YFAtarget);}
var YFAnflash = "http://ai.yimg.jp/bdv/ifj/20051025/9vpvmgfrf3fbbbd1au3isp84a1y3yr1d63c3df1bf1fbfrf3fbsvhvp-a.swf?clickTAG="+YFAlink+"&targetTAG="+YFAtarget;
var YFAaltimg = "http://ai.yimg.jp/bdv/ifj/20051025/9vpvmgfrf3fbbbd1au3isp84a1y3yr1d63c3df1bf1fbfrf3fbsvhvp-a.gif";
var YFAwidth = 468;
var YFAheight = 60;
</script>
<script language="JavaScript" src="68kdoc2_files/yfa_flash.js">
</script><object classid="clsid:D27CDB6E-AE6D-11cf-96B8-444553540000" height="60" width="468"> <param name="movie" value="http://ai.yimg.jp/bdv/ifj/20051025/9vpvmgfrf3fbbbd1au3isp84a1y3yr1d63c3df1bf1fbfrf3fbsvhvp-a.swf?clickTAG=http%3A//ard.yahoo.co.jp/M%3D300143606.300716077.302356981.300616584/D%3Djp_geo/S%3D382116061%3AN/A%3D300545987/R%3D0/SIG%3D115ja2u0g/*http%3A//promotion.yahoo.co.jp/wa_co/&amp;targetTAG=_top"><param name="loop" value="true"><param name="quality" value="high">   <embed src="68kdoc2_files/9vpvmgfrf3fbbbd1au3isp84a1y3yr1d63c3df1bf1fbfrf3fbsvhvp-a.swf" loop="true" quality="high" swliveconnect="FALSE" type="application/x-shockwave-flash" height="60" width="468">  </object>
<noscript>
<a
href="http://ard.yahoo.co.jp/M=300143606.300716077.302356981.300616584/D=jp_geo/S=382116061:N/A=300545987/R=2/SIG=115ja2u0g/*http://promotion.yahoo.co.jp/wa_co/"
target="_top">
<img
src="http://ai.yimg.jp/bdv/ifj/20051025/9vpvmgfrf3fbbbd1au3isp84a1y3yr1d63c3df1bf1fbfrf3fbsvhvp-a.gif"
width="468" height="60" border="0" hspace="0">
</a>
</noscript></div><!-- geoguide end -->
<font face="fixedsys">
this document © 2005 by alex of I.N.C.<br>
version 1.10 - 7th november 2005<br><br>

68000 microprocessor introduced 1979 by motorola.<br>
US american eletronics company, chicago.<br>
continiuated as power reduced variant (15mA) by freescale semiconductor.<br><br>

32bit addressing system, 24bit external address bus.<br>
32 bit data operation, 16bit external bus.<br><br>

8 32bit address registers, a0-a7 a7 is the stack pointer (usp)<br>
8 32bit data regsisters, d0-d7<br>
ccr 8bit condition code register (lower byte of sr)<br>
pc 32bit program counter<br>
sr 16bit status register<br>
ssp 32bit supervisor stack pointer<br><br>

the processor has two modes: user mode and supervisor mode.<br>
some of the intructions are "priviledged", accessing them from user mode<br>
causes an "exception". usually the core subroutines of the operating system<br>
run in supervisor mode. the programs run in user mode. this allows<br>
taskswitching/multitasking.<br><br>

</font><hr>

<table border="2"><tbody><tr>
<td colspan="2">legend</td></tr><tr>
<td>effective address</td><td>can be anything including: address register,<br>immmediate memory location, one of the addressing modes.<br>certain instructions are restricted that they are not allowed<br>all modes/types of registers. see the motorola reference for details.</td></tr><tr>
<td>data register</td><td>internal 32bit data storage</td></tr><tr>
<td>data size</td><td>the size of self-contained/accessed data.</td></tr><tr>
<td>address register</td><td>points into external memory.<br>data and address registers are interchangeable.</td></tr><tr>
<td>address mode (by size)</td><td>16bit/32bit wide.<br>the 68000 does not implement the upper 8bits.<br>externally, addresses are always 24bit.</td></tr>
<tr><td>immediate</td><td>a numeric value of 3,4,8,16 or 32bit size.</td></tr><tr>
<td>section</td><td>physical memory area. an assembler directive.<br>it is common to put data/code into different sections.</td></tr></tbody></table>

<hr>

<table border="2"><tbody><tr><td colspan="2">important address modes: (others see motorola reference)</td></tr><tr>
<td>(a0)</td><td>address register indirect (ari)</td></tr><tr>
<td>offset(a0)</td><td>ari 16 bit displacement</td></tr><tr>
<td>-(a0)</td><td>ari pre-decrement (derived designs: not inlcluded)</td></tr><tr>
<td>(a0)+</td><td>ari post-increment (derived designs: not included)</td></tr><tr>
<td>offset(pc)</td><td>16bit offset to program counter</td></tr><tr>
<td colspan="2">important common abbreviations:</td></tr><tr>
<td>d8/d16</td><td>8/16 bit distance (offset)</td></tr><tr>
<td>an/dn</td><td>any of a0 to a7/d0 to d7</td></tr>
<tr><td>.b</td><td>8bit data size (move.b)</td></tr>
<tr><td>.w</td><td>16bit data size (move.w)</td></tr>
<tr><td>.l</td><td>32bit data size (move.l)</td></tr>
</tbody></table>

<hr>
<font face="fixedsys">one strategy is it not to spend time about the different addressing modes,<br>
and use (a0) (ari) 32 bit mode exclusively. this brings with it a slight<br>
performance loss, however, by <i>good</i> loop design such programs are the <i>better</i><br> choice. an increase in code size is unavoidable. the offset (16bit) (pc)<br> (program counter) mode is also good, and easy to use.<br>
this statement is an objection, and just suggestive to start coding more easy.<br>
indeed adding to address registers allows to simulate the various addressing modes.<br>
in example, the mode d8(dn,an) performs this: add "dn" register to "an" register.<br>
add 8 bit distance to "an" register.<br>
</font><hr>

<font face="fixedsys">the instructions in detail:<br><br>

<table>
<tbody><tr><td>abcd</td><td>add bcd (byte only)</td></tr>
<tr><td>syntax:</td><td>data register/data register dy,dx</td></tr>
<tr><td>example:</td><td>abcd d0,d1</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>abcdm</td><td>add bcd memory (byte only)</td></tr>
<tr><td>syntax:</td><td>memory/memory -(an),-(an) only</td></tr>
<tr><td>example:</td><td>abcdm -(a0),-(a1)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>add</td><td>add</td></tr>
<tr><td>syntax:</td><td>effective address/data register</td></tr>
<tr><td>example:</td><td>add.l (a0),d0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>adda</td><td>add to address register</td></tr>
<tr><td>syntax:</td><td>effective address/address register</td></tr>
<tr><td>example:</td><td>adda.l (a0),a0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>addi</td><td>add immediate</td></tr>
<tr><td>syntax:</td><td>immediate/effective address</td></tr>
<tr><td>example:</td><td>addi.l #63,(a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>addm</td><td>add memory</td></tr>
<tr><td>syntax:</td><td>data register/effective address</td></tr>
<tr><td>example:</td><td>addm.l d0,(a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>addq</td><td>add quick (3bit)</td></tr>
<tr><td>syntax:</td><td>immediate (0..7)/effective address</td></tr>
<tr><td>example:</td><td>addq.l #3,(a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>addx</td><td>add extended bit</td></tr>
<tr><td>syntax:</td><td>register/register</td></tr>
<tr><td>example:</td><td>addx d0,d1</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>addxm</td><td>add extended bit (memory)</td></tr>
<tr><td>syntax:</td><td>memory/memory -(an),-(an) only</td></tr>
<tr><td>example:</td><td>addx -(a0),-(a1)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>and</td><td>logical and</td></tr>
<tr><td>syntax:</td><td>effective address/register</td></tr>
<tr><td>example:</td><td>and.b (a0),d0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>andi</td><td>logical and immediate</td></tr>
<tr><td>syntax:</td><td>immediate/effective address</td></tr>
<tr><td>example:</td><td>andi.w #31,d0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>andiccr</td><td>logical and immediate to ccr</td></tr>
<tr><td>syntax:</td><td>immediate</td></tr>
<tr><td>example:</td><td>andiccr #$fe</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>andisr</td><td>logical and immediate to sr</td></tr>
<tr><td>syntax:</td><td>immediate</td></tr>
<tr><td>example:</td><td>andisr #$fe</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>andm</td><td>logical and to memory</td></tr>
<tr><td>syntax:</td><td>data register/effective address</td></tr>
<tr><td>example:</td><td>andm.w d0,(a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>asl</td><td>arithmetic shift left</td></tr>
<tr><td>syntax:</td><td>register/register</td></tr>
<tr><td>example:</td><td>asl.w d0,d1</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>aslm</td><td>arithmetic shift left (memory)</td></tr>
<tr><td>syntax:</td><td>effective address</td></tr>
<tr><td>example:</td><td>aslm.w (a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>aslq</td><td>arithmetic shift left (3bit)</td></tr>
<tr><td>syntax:</td><td>3bit immdiate/register</td></tr>
<tr><td>example:</td><td>aslq.w #2,d0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>similar:</td></tr>
<tr><td>asr, asrm, asrq</td><td>arithmetic shift right</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>bcc</td><td>branch by condition code</td></tr>
<tr><td>syntax:</td><td>immediate displacement (usually a label)</td></tr>
<tr><td>example:</td><td>bne.w  [loop_1]</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>bccq</td><td>branch by condition code (single operation word)</td></tr>
<tr><td>syntax:</td><td>8bit immediate displacement (usually a label)</td></tr>
<tr><td>example:</td><td>bneq [loop_1]</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>bchg</td><td>bit change</td></tr>
<tr><td>syntax:</td><td>register/effective address</td></tr>
<tr><td>example:</td><td>bchg.l d0,(a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>bchgi</td><td>bit change immediate</td></tr>
<tr><td>syntax:</td><td>8bit immediate/effective address</td></tr>
<tr><td>example:</td><td>bchgi.b #3,(a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>similar:</td></tr>
<tr><td>bclr,bclri</td><td>bit clear</td></tr>
<tr><td>bset,bseti</td><td>bit set</td></tr>
<tr><td>btst,btsti</td><td>bit test</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>bkptq</td><td>breakpoint (break and put breakpoint code to cpu bus)</td></tr>
<tr><td>syntax:</td><td>3bit immediate</td></tr>
<tr><td>example:</td><td>bkptq #2</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>bra</td><td>branch program flow</td></tr>
<tr><td>syntax:</td><td>immediate displacement</td></tr>
<tr><td>example:</td><td>bra.w [label_1]</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>braq</td><td>branch program flow (single operand word)</td></tr>
<tr><td>syntax:</td><td>8bit immediate displacement</td></tr>
<tr><td>example:</td><td>braq [label_1]</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>similar:</td></tr>
<tr><td>bsr, bsrq</td><td>branch sub routine (return with rts)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>chk</td><td>test register for not negative (top bit) and upper bound</td></tr>
<tr><td>syntax:</td><td>register/effective address</td></tr>
<tr><td>example:</td><td>chk.w d0,(a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>clr</td><td>clear</td></tr>
<tr><td>syntax:</td><td>effective address</td></tr>
<tr><td>example:</td><td>clr.b (a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>cmp</td><td>compare</td></tr>
<tr><td>syntax:</td><td>effective address/data register</td></tr>
<tr><td>example:</td><td>cmp.w #$1000.w,d0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>cmpa</td><td>compare address register</td></tr>
<tr><td>syntax:</td><td>data register,address register</td></tr>
<tr><td>example:</td><td>cmpa.l d0,a0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>cmpi</td><td>compare immediate</td></tr>
<tr><td>syntax:</td><td>immediate/data register</td></tr>
<tr><td>example:</td><td>cmpi.b #3,d0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>cmpm</td><td>compare memory</td></tr>
<tr><td>syntax:</td><td>effective address/effective address (an)+ only</td></tr>
<tr><td>example:</td><td>cmpm.w (a0)+,(a1)+</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>dbcc</td><td>test condition, decrement register and branch</td></tr>
<tr><td></td><td>if test=0 and  register&lt;&gt;-1</td></tr>
<tr><td>syntax:</td><td>data register/16 bit immediate (usually a label)</td></tr>
<tr><td>example:</td><td>dbne d0,[x_loop]</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>divs</td><td>signed division</td></tr>
<tr><td>syntax:</td><td>effective address</td></tr>
<tr><td>example:</td><td>divs (a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>divu</td><td>unsigned division</td></tr>
<tr><td>syntax:</td><td>effective address</td></tr>
<tr><td>example:</td><td>divu (a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>eor</td><td>exclusive or</td></tr>
<tr><td>syntax:</td><td>data register/effective address</td></tr>
<tr><td>example:</td><td>eor.w d0,(a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>eori</td><td>exclusive or immediate</td></tr>
<tr><td>syntax:</td><td>immediate/effective address</td></tr>
<tr><td>example:</td><td>eori.w #$9a00,(a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>eoriccr</td><td>exclusive or to ccr</td></tr>
<tr><td>syntax:</td><td>8bit immediate</td></tr>
<tr><td>example:</td><td>eoriccr #$3a</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>eorisr</td><td>exclusive or to sr (privileged instruction)</td></tr>
<tr><td>syntax:</td><td>immediate</td></tr>
<tr><td>example:</td><td>eorisr #$3a</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>exga</td><td>exchange address registers</td></tr>
<tr><td>syntax:</td><td>address register/address register</td></tr>
<tr><td>example:</td><td>exga a0,a1</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>exgd</td><td>exchange data registers</td></tr>
<tr><td>syntax:</td><td>data register/data register</td></tr>
<tr><td>example:</td><td>exgd d0,d1</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>exgda</td><td>exchange data/address register</td></tr>
<tr><td>syntax:</td><td>data register/address register</td></tr>
<tr><td>example:</td><td>exgda d0,a0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>extbw</td><td>extend byte to word</td></tr>
<tr><td>syntax:</td><td>data register</td></tr>
<tr><td>example:</td><td>extbw d0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>extwl</td><td>extend word to long</td></tr>
<tr><td>syntax:</td><td>data register</td></tr>
<tr><td>example:</td><td>extwl d0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>jmp</td><td>set program counter (jump to location)</td></tr>
<tr><td>syntax:</td><td>effective address</td></tr>
<tr><td>example:</td><td>jmp #$8000.w, jmp [label_1](pc)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>jsr</td><td>jump subroutine</td></tr>
<tr><td></td><td>effective address. bsr branches by immediate distance.</td></tr>
<tr><td>syntax:</td><td>effective address</td></tr>
<tr><td>example:</td><td>jsr (a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>lea</td><td>load effective address</td></tr>
<tr><td>syntax:</td><td>effective address/address register</td></tr>
<tr><td>example:</td><td>lea (a0),a1</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>link</td><td>link and allocate.</td></tr>
<tr><td>sequence:</td><td></td></tr>
<tr><td></td><td>push address register onto stack.</td></tr>
<tr><td></td><td>load stack pointer into address register.</td></tr>
<tr><td></td><td>add displacement to address register.</td></tr>
<tr><td>syntax:</td><td>address register/immediate displacement (16bit)</td></tr>
<tr><td>example:</td><td>link a0,#128</td></tr>
<tr><td colspan="2"><hr></td></tr>
<tr><td colspan="2">the following instruction sequence performs the same.</td></tr>
<tr><td colspan="2">push a0. mvusp a0. subi.l #128,a0</td></tr>
<tr><td colspan="2">then, it is possible to apply the d16(an) addressing mode.</td></tr>
<tr><td colspan="2">if addressed reverse, the "push a0" instruction decrements usp by four.</td></tr>
<tr><td colspan="2">it is also possible to load a data register (with -128)</td></tr>
<tr><td colspan="2">for the d8(an,dx) addressing mode. d8 means 8bit distance.</td></tr>
<tr><td colspan="2">this lists variations, using the link instruction or subtractive addressing.</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>lsr</td><td>logical shift</td></tr>
<tr><td>syntax:</td><td>data register/data register</td></tr>
<tr><td>example:</td><td>lsr.l d0,d1</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>lsrm</td><td>logical shift (memory,  1 position, 16bit only)</td></tr>
<tr><td>syntax:</td><td>effective address</td></tr>
<tr><td>example:</td><td>lsrm (a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>lsrq</td><td>logical shift right (3bit immediate)</td></tr>
<tr><td>syntax:</td><td>immediate shift count/data register</td></tr>
<tr><td>example:</td><td>lsrq.b #3,d0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>similar:</td></tr>
<tr><td>lsl, lslm, lslq</td><td>logical shift left</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>move</td><td>data transport instruction</td></tr>
<tr><td>syntax:</td><td>effective address/effective address</td></tr>
<tr><td>example:</td><td>move.l d0,[sprpos_v](a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>movea</td><td>load address register</td></tr>
<tr><td>syntax:</td><td>effective address/address register</td></tr>
<tr><td>example:</td><td>move.l (a0),a1</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>movemtom</td><td>move register list to memory</td></tr>
<tr><td>syntax:</td><td>16bit immediate (see motorola documentation)</td></tr>
<tr><td>example:</td><td>movemtom #$3fe2</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>movemtor</td><td>move register list from memory to registers</td></tr>
<tr><td>syntax:</td><td>16bit immediate (see motoroal documentation)</td></tr>
<tr><td>example:</td><td>movemtom #$3fe2.</td></tr>
<tr><td colspan="2">it is not similar to movetom and has to be derived explicitly.</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>moveptor</td><td>transport data from peripheral to register</td></tr>
<tr><td>syntax:</td><td>effective address d16(an) mode only/data register</td></tr>
<tr><td>example:</td><td>moveptor #controller_button1(a0),d0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>moveq</td><td>load data register with 8bit immediate (single operand word)</td></tr>
<tr><td>syntax:</td><td>8bit immediate/data register</td></tr>
<tr><td>example:</td><td>moveq.l #31,d0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>movetop</td><td>put data to peripheral device</td></tr>
<tr><td>syntax:</td><td>data register/effective address d16(an) mode only</td></tr>
<tr><td>example:</td><td>movetop d0,#controller_led1(a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>mvfrccr</td><td>move ccr to effective address</td></tr>
<tr><td>syntax:</td><td>effective address</td></tr>
<tr><td>example:</td><td>mvfrccr (a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>mvfrsr</td><td>move sr to effective address</td></tr>
<tr><td>syntax:</td><td>effective address</td></tr>
<tr><td>example:</td><td>mvfrsr (a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>mvfrusp</td><td>move usp to address register (privileged)</td></tr>
<tr><td>syntax:</td><td>address register</td></tr>
<tr><td>example:</td><td>mvfrusp a0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>mvtoccr</td><td>move data at effective address to ccr</td></tr>
<tr><td>syntax:</td><td>effective address</td></tr>
<tr><td>example:</td><td>mvtoccr (a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>mvtosr</td><td>move data at effective address to sr</td></tr>
<tr><td>syntax:</td><td>effective address</td></tr>
<tr><td>example:</td><td>mvtosr (a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>mvtousp</td><td>move address register to usp (privileged)</td></tr>
<tr><td>syntax:</td><td>address register</td></tr>
<tr><td>example:</td><td>mvtousp a0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>muls</td><td>signed multiplication. for the 68000 it is a 16bit instruction.</td></tr>
<tr><td>syntax:</td><td>effective address/data register</td></tr>
<tr><td>example:</td><td>muls (a0),d0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>mulu</td><td>unsigned multiplication. for the 68000 it is a 16bit instruction.</td></tr>
<tr><td>syntax:</td><td>effective address/data register</td></tr>
<tr><td>example:</td><td>mulu (a0),d0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>nbcd</td><td>negate decimal (subtract destination+extension bit from zero)</td></tr>
<tr><td>syntax:</td><td>effective address. it is a byte instruction,<br>
including data register addressing mode.</td></tr>
<tr><td>example:</td><td>nbcd (a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>neg</td><td>negate (subtract from zero)</td></tr>
<tr><td>syntax:</td><td>effective address</td></tr>
<tr><td>example:</td><td> neg.w d0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>negx</td><td>negate extended (subtract from zero, including extension bit)</td></tr>
<tr><td>syntax:</td><td> effective address</td></tr>
<tr><td>example:</td><td>neg.w (a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td colspan="2">nop - do nothing except take clock cycles</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>not</td><td>logical complement</td></tr>
<tr><td>syntax:</td><td>effective address</td></tr>
<tr><td>example:</td><td>not (a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>or</td><td>logical or</td></tr>
<tr><td>syntax:</td><td>effective address/data register</td></tr>
<tr><td>example:</td><td>or.w (a0),d0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>orm</td><td>logical or to memory</td></tr>
<tr><td>syntax:</td><td>data register/effective address</td></tr>
<tr><td>example:</td><td>orm.w d0,(a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>ori</td><td>logical or immediate</td></tr>
<tr><td>syntax:</td><td>immediate/effective address</td></tr>
<tr><td>example:</td><td>ori.l #$acd3e9,d0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>oriccr</td><td>or to ccr</td></tr>
<tr><td>syntax:</td><td>8bit immediate</td></tr>
<tr><td>example:</td><td>oriccr #$7d</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>orisr</td><td>or to sr</td></tr>
<tr><td>syntax:</td><td>16bit immediate</td></tr>
<tr><td>example:</td><td>orisr #3a71</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>pea</td><td>push effective address onto stack</td></tr>
<tr><td>syntax:</td><td>effective address</td></tr>
<tr><td>example:</td><td>pea (a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td colspan="2">reset - privileged instruction. reset cpu.</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>rol</td><td>rotate left</td></tr>
<tr><td>syntax:</td><td>data register/data register</td></tr>
<tr><td>example:</td><td>rol.l d0,d1</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>rolm</td><td>rotate left memory (1bit wide, lower 16bits)</td></tr>
<tr><td>syntax:</td><td>effective address</td></tr>
<tr><td>example:</td><td>rolm (a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>rolq</td><td>rotate immediate</td></tr>
<tr><td>syntax:</td><td>3bit immediate/data register</td></tr>
<tr><td>example:</td><td>rolq #3,d0</td></tr>
<tr><td>similar:</td><td>roxl, ror, roxr (including extended bit)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>rte</td><td>return from exception</td></tr>
<tr><td>rtr</td><td>return and restore condition codes</td></tr>
<tr><td>rts</td><td>return from subroutine</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>sbcd</td><td>subtract source and extended bit from destination.</td></tr>
<tr><td>syntax:</td><td>data regsiter/data register byte only</td></tr>
<tr><td>example:</td><td>sbcd d0,d1</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>sbcdm</td><td>subtract source and extended bit from destination.</td></tr>
<tr><td>syntax:</td><td>effective address/effective address -(an) only, byte only.</td></tr>
<tr><td>example:</td><td>sbcd -(a0),-(a1)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>scc</td><td>set according to condition</td></tr>
<tr><td>syntax:</td><td>effective address</td></tr>
<tr><td>example:</td><td>seq d0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>stop</td><td>loads status register and stop instruction fetching.</td></tr>
<tr><td>syntax:</td><td>16bit immediate</td></tr>
<tr><td>example:</td><td>stop #12a0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>sub</td><td>subtraction</td></tr>
<tr><td>syntax:</td><td>effective address/data register</td></tr>
<tr><td>example:</td><td>sub.l (a0),d0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>subm</td><td>subtraction from memory</td></tr>
<tr><td>syntax:</td><td>data register/effective address</td></tr>
<tr><td>example:</td><td>subm.l d0,(a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>suba</td><td>subtraction from address register</td></tr>
<tr><td>syntax:</td><td>effective address/address register</td></tr>
<tr><td>example:</td><td>suba.l (a0),a1</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>subi</td><td>subtraction immediate</td></tr>
<tr><td>syntax:</td><td>immediate value/effective address</td></tr>
<tr><td>example:</td><td>subi.w #2000,(a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>subq</td><td>subtraction immediate single operand word</td></tr>
<tr><td>syntax:</td><td>3bit immediate/effective address</td></tr>
<tr><td>example:</td><td>subq.w #2,(a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>subx</td><td>subtraction including extended bit</td></tr>
<tr><td>syntax:</td><td>data register/data register</td></tr>
<tr><td>example:</td><td>subx.w d0,d1</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>subxm</td><td>subtraction including extended bit in memory</td></tr>
<tr><td>syntax:</td><td>effective address/effective address -(an) only</td></tr>
<tr><td>example:</td><td>subxm.l -(a5),-(a6)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>swap</td><td>swap register halves</td></tr>
<tr><td>syntax:</td><td>data register</td></tr>
<tr><td>example:</td><td>swap d0</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>tas</td><td>test and set byte operand -&gt; set N and Z bit.</td></tr>
<tr><td>syntax:</td><td>effective address</td></tr>
<tr><td>example:</td><td>tas (a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>trap</td><td>cause processor trap exception</td></tr>
<tr><td>syntax:</td><td>4bit immediate</td></tr>
<tr><td>example:</td><td>trap #8</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>trapv</td><td>cause exception #7 if overflow bit set</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>tst</td><td>compares with zero and set condition codes</td></tr>
<tr><td>syntax:</td><td>effective address</td></tr>
<tr><td>example:</td><td>tst.l (a0)</td></tr>
<tr><td colspan="2"><hr></td></tr>

<tr><td>unlk</td><td>unlink</td></tr>
<tr><td>syntax:</td><td>address register</td></tr>
<tr><td>example:</td><td>unlk a0</td></tr>
<tr><td colspan="2"><hr></td></tr>

</tbody></table>
</font><!-- text below generated by server. PLEASE REMOVE --><script language="JavaScript" src="68kdoc2_files/geov2.js"></script><script language="javascript">geovisit();</script><img src="68kdoc2_files/visit.gif" border="0">
<noscript><img src="http://visit.geocities.jp/visit.gif?jp1131376948" alt="setstats" border="0" width="1" height="1"></noscript>
<img src="68kdoc2_files/serv" alt="1" height="1" width="1">
</body></html>