TimeQuest Timing Analyzer report for DE1_system
Mon May 28 16:48:20 2012
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'led_serializer:ul0|state.S0'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'upll|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'upll|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'led_serializer:ul0|state.S0'
 17. Slow Model Recovery: 'CLOCK_50'
 18. Slow Model Removal: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'led_serializer:ul0|state.S0'
 20. Slow Model Minimum Pulse Width: 'upll|altpll_component|pll|clk[0]'
 21. Slow Model Minimum Pulse Width: 'CLOCK_50'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Propagation Delay
 27. Minimum Propagation Delay
 28. Fast Model Setup Summary
 29. Fast Model Hold Summary
 30. Fast Model Recovery Summary
 31. Fast Model Removal Summary
 32. Fast Model Minimum Pulse Width Summary
 33. Fast Model Setup: 'led_serializer:ul0|state.S0'
 34. Fast Model Setup: 'CLOCK_50'
 35. Fast Model Setup: 'upll|altpll_component|pll|clk[0]'
 36. Fast Model Hold: 'CLOCK_50'
 37. Fast Model Hold: 'upll|altpll_component|pll|clk[0]'
 38. Fast Model Hold: 'led_serializer:ul0|state.S0'
 39. Fast Model Recovery: 'CLOCK_50'
 40. Fast Model Removal: 'CLOCK_50'
 41. Fast Model Minimum Pulse Width: 'led_serializer:ul0|state.S0'
 42. Fast Model Minimum Pulse Width: 'upll|altpll_component|pll|clk[0]'
 43. Fast Model Minimum Pulse Width: 'CLOCK_50'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Propagation Delay
 49. Minimum Propagation Delay
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Progagation Delay
 56. Minimum Progagation Delay
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; DE1_system                                       ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F484C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                 ;
+----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                             ; Targets                              ;
+----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; CLOCK_50                         ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { CLOCK_50 }                         ;
; led_serializer:ul0|state.S0      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { led_serializer:ul0|state.S0 }      ;
; upll|altpll_component|pll|clk[0] ; Generated ; 6.666  ; 150.02 MHz ; 0.000 ; 3.333  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; CLOCK_50 ; upll|altpll_component|pll|inclk[0] ; { upll|altpll_component|pll|clk[0] } ;
+----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+


+------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                ;
+------------+-----------------+----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note ;
+------------+-----------------+----------------------------------+------+
; 161.84 MHz ; 161.84 MHz      ; CLOCK_50                         ;      ;
; 167.2 MHz  ; 167.2 MHz       ; upll|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; led_serializer:ul0|state.S0      ; -2.516 ; -2.516        ;
; CLOCK_50                         ; 0.615  ; 0.000         ;
; upll|altpll_component|pll|clk[0] ; 0.685  ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow Model Hold Summary                                   ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; CLOCK_50                         ; -1.699 ; -30.934       ;
; upll|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
; led_serializer:ul0|state.S0      ; 2.566  ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------+
; Slow Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 18.021 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 1.107 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; led_serializer:ul0|state.S0      ; 0.500 ; 0.000         ;
; upll|altpll_component|pll|clk[0] ; 1.206 ; 0.000         ;
; CLOCK_50                         ; 7.620 ; 0.000         ;
+----------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'led_serializer:ul0|state.S0'                                                                                                      ;
+--------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                 ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; -2.516 ; led_serializer:ul0|state.S5 ; led_serializer:ul0|done ; CLOCK_50     ; led_serializer:ul0|state.S0 ; 1.000        ; -1.857     ; 0.709      ;
+--------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                                         ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.615  ; led_serializer:ul0|done     ; ledr                                                                                                                            ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.518      ; 1.939      ;
; 0.882  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[23]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.571      ;
; 0.882  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[21]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.571      ;
; 0.882  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[19]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.571      ;
; 0.882  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[17]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.571      ;
; 0.882  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[20]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.571      ;
; 0.882  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[22]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.571      ;
; 0.882  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[18]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.571      ;
; 0.882  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[16]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.571      ;
; 0.882  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[2]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.571      ;
; 0.882  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[0]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.571      ;
; 1.032  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[8]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.669      ; 2.423      ;
; 1.032  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[7]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.669      ; 2.423      ;
; 1.032  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[6]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.669      ; 2.423      ;
; 1.032  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[11]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.669      ; 2.423      ;
; 1.032  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[10]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.669      ; 2.423      ;
; 1.032  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[5]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.669      ; 2.423      ;
; 1.032  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[4]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.669      ; 2.423      ;
; 1.032  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[2]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.669      ; 2.423      ;
; 1.032  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[3]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.669      ; 2.423      ;
; 1.032  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[9]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.669      ; 2.423      ;
; 1.032  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[1]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.669      ; 2.423      ;
; 1.032  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[0]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.669      ; 2.423      ;
; 1.136  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[6]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.665      ; 2.315      ;
; 1.136  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[4]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.665      ; 2.315      ;
; 1.136  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[7]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.665      ; 2.315      ;
; 1.136  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[5]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.665      ; 2.315      ;
; 1.136  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[1]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.665      ; 2.315      ;
; 1.136  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[3]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.665      ; 2.315      ;
; 1.167  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[11]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.663      ; 2.282      ;
; 1.167  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[15]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.663      ; 2.282      ;
; 1.167  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[14]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.663      ; 2.282      ;
; 1.167  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[12]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.663      ; 2.282      ;
; 1.167  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[13]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.663      ; 2.282      ;
; 1.167  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[9]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.663      ; 2.282      ;
; 1.167  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[8]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.663      ; 2.282      ;
; 1.167  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[10]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.663      ; 2.282      ;
; 1.382  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[23]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.571      ;
; 1.382  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[21]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.571      ;
; 1.382  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[19]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.571      ;
; 1.382  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[17]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.571      ;
; 1.382  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[20]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.571      ;
; 1.382  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[22]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.571      ;
; 1.382  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[18]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.571      ;
; 1.382  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[16]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.571      ;
; 1.382  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[2]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.571      ;
; 1.382  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[0]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.571      ;
; 1.532  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[8]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.669      ; 2.423      ;
; 1.532  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[7]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.669      ; 2.423      ;
; 1.532  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[6]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.669      ; 2.423      ;
; 1.532  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[11]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.669      ; 2.423      ;
; 1.532  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[10]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.669      ; 2.423      ;
; 1.532  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[5]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.669      ; 2.423      ;
; 1.532  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[4]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.669      ; 2.423      ;
; 1.532  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[2]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.669      ; 2.423      ;
; 1.532  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[3]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.669      ; 2.423      ;
; 1.532  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[9]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.669      ; 2.423      ;
; 1.532  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[1]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.669      ; 2.423      ;
; 1.532  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[0]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.669      ; 2.423      ;
; 1.636  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[6]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.665      ; 2.315      ;
; 1.636  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[4]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.665      ; 2.315      ;
; 1.636  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[7]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.665      ; 2.315      ;
; 1.636  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[5]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.665      ; 2.315      ;
; 1.636  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[1]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.665      ; 2.315      ;
; 1.636  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[3]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.665      ; 2.315      ;
; 1.667  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[11]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.663      ; 2.282      ;
; 1.667  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[15]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.663      ; 2.282      ;
; 1.667  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[14]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.663      ; 2.282      ;
; 1.667  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[12]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.663      ; 2.282      ;
; 1.667  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[13]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.663      ; 2.282      ;
; 1.667  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[9]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.663      ; 2.282      ;
; 1.667  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[8]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.663      ; 2.282      ;
; 1.667  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[10]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.663      ; 2.282      ;
; 1.869  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|state.S1                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.671      ; 1.588      ;
; 2.369  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|state.S1                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.671      ; 1.588      ;
; 2.469  ; led_serializer:ul0|done     ; reset                                                                                                                           ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.517      ; 0.084      ;
; 13.821 ; led_serializer:ul0|num[1]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.199      ;
; 13.838 ; led_serializer:ul0|num[1]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.182      ;
; 13.870 ; led_serializer:ul0|num[0]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.150      ;
; 13.887 ; led_serializer:ul0|num[0]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.133      ;
; 13.940 ; led_serializer:ul0|num[1]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.080      ;
; 13.951 ; led_serializer:ul0|num[1]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.069      ;
; 13.977 ; led_serializer:ul0|num[1]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.060      ; 6.048      ;
; 13.989 ; led_serializer:ul0|num[0]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.031      ;
; 13.990 ; led_serializer:ul0|num[1]   ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.058      ; 6.033      ;
; 14.000 ; led_serializer:ul0|num[0]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.020      ;
; 14.013 ; led_serializer:ul0|num[2]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.007      ;
; 14.026 ; led_serializer:ul0|num[0]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.060      ; 5.999      ;
; 14.032 ; led_serializer:ul0|num[1]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 5.988      ;
; 14.032 ; led_serializer:ul0|num[3]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 5.988      ;
; 14.039 ; led_serializer:ul0|num[0]   ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.058      ; 5.984      ;
; 14.081 ; led_serializer:ul0|num[0]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 5.939      ;
; 14.082 ; led_serializer:ul0|num[1]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 5.938      ;
; 14.112 ; led_serializer:ul0|num[1]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 5.908      ;
; 14.119 ; led_serializer:ul0|num[2]   ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.058      ; 5.904      ;
; 14.126 ; led_serializer:ul0|num[2]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 5.894      ;
; 14.131 ; led_serializer:ul0|num[0]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 5.889      ;
; 14.138 ; led_serializer:ul0|num[3]   ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.058      ; 5.885      ;
; 14.143 ; led_serializer:ul0|num[2]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 5.877      ;
; 14.145 ; led_serializer:ul0|num[3]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 5.875      ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'upll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.685 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_auto_inc      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.087      ; 6.033      ;
; 0.702 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_auto_inc      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.092      ; 6.021      ;
; 0.767 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.087      ; 5.951      ;
; 0.768 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_auto_inc      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.087      ; 5.950      ;
; 0.784 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.092      ; 5.939      ;
; 0.850 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.087      ; 5.868      ;
; 0.872 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[1] ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[4]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.001      ; 5.831      ;
; 0.903 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.085      ; 5.813      ;
; 0.920 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.090      ; 5.801      ;
; 0.972 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.084      ; 5.743      ;
; 0.983 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.003     ; 5.716      ;
; 0.986 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.085      ; 5.730      ;
; 0.989 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.089      ; 5.731      ;
; 0.997 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.003     ; 5.702      ;
; 1.032 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[4]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.085      ; 5.684      ;
; 1.032 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[3]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.003     ; 5.667      ;
; 1.040 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_auto_inc      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg6 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.087      ; 5.678      ;
; 1.041 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[5] ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.003     ; 5.658      ;
; 1.049 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[4]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.090      ; 5.672      ;
; 1.055 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.084      ; 5.660      ;
; 1.059 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.003     ; 5.640      ;
; 1.062 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_auto_inc      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.092      ; 5.661      ;
; 1.068 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_auto_inc      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.087      ; 5.650      ;
; 1.115 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[4]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.085      ; 5.601      ;
; 1.122 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg6 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.087      ; 5.596      ;
; 1.144 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.092      ; 5.579      ;
; 1.150 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.087      ; 5.568      ;
; 1.152 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[1] ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[5]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.001      ; 5.551      ;
; 1.154 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[1] ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[3]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.001      ; 5.549      ;
; 1.155 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[1] ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[2]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.001      ; 5.548      ;
; 1.155 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[1] ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[1]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.001      ; 5.548      ;
; 1.158 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[1] ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[6]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.001      ; 5.545      ;
; 1.159 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[1] ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write                                          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.001      ; 5.544      ;
; 1.159 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[1] ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[0]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.001      ; 5.544      ;
; 1.159 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[0]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.003     ; 5.540      ;
; 1.160 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[1] ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[7]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.001      ; 5.543      ;
; 1.170 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.085      ; 5.546      ;
; 1.171 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_auto_inc      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg2 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.087      ; 5.547      ;
; 1.178 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[4] ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.003     ; 5.521      ;
; 1.187 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.090      ; 5.534      ;
; 1.188 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[4]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.003     ; 5.511      ;
; 1.189 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm.001          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[0]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.000      ; 5.513      ;
; 1.199 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.085      ; 5.517      ;
; 1.207 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_auto_inc      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg5 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.087      ; 5.511      ;
; 1.216 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.090      ; 5.505      ;
; 1.226 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[3] ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[4]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.002      ; 5.478      ;
; 1.230 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[4] ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[4]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.001      ; 5.473      ;
; 1.245 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[0]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.456      ;
; 1.245 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[2]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.456      ;
; 1.245 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[3]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.456      ;
; 1.245 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[4]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.456      ;
; 1.245 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[5]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.456      ;
; 1.245 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[6]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.456      ;
; 1.251 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[1] ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[8]                                      ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.001      ; 5.452      ;
; 1.251 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[1] ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[9]                                      ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.001      ; 5.452      ;
; 1.253 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.085      ; 5.463      ;
; 1.253 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg2 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.087      ; 5.465      ;
; 1.256 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[2]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.003     ; 5.443      ;
; 1.258 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg6 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.085      ; 5.458      ;
; 1.259 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[0]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.442      ;
; 1.259 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[2]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.442      ;
; 1.259 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[3]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.442      ;
; 1.259 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[4]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.442      ;
; 1.259 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[5]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.442      ;
; 1.259 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[6]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.442      ;
; 1.262 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_auto_inc      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.087      ; 5.456      ;
; 1.267 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[2] ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[4]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.001      ; 5.436      ;
; 1.278 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_auto_inc      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg1 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.087      ; 5.440      ;
; 1.280 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.090      ; 5.441      ;
; 1.282 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.085      ; 5.434      ;
; 1.286 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.085      ; 5.430      ;
; 1.287 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.085      ; 5.429      ;
; 1.289 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg5 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.087      ; 5.429      ;
; 1.294 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[3]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[0]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.407      ;
; 1.294 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[3]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[2]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.407      ;
; 1.294 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[3]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[3]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.407      ;
; 1.294 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[3]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[4]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.407      ;
; 1.294 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[3]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[5]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.407      ;
; 1.294 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[3]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[6]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.407      ;
; 1.301 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[7]     ; bram_tdp:u10|b_dout[6]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.004     ; 5.397      ;
; 1.303 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[5] ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[0]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.398      ;
; 1.303 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[5] ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[2]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.398      ;
; 1.303 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[5] ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[3]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.398      ;
; 1.303 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[5] ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[4]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.398      ;
; 1.303 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[5] ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[5]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.398      ;
; 1.303 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[5] ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[6]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.398      ;
; 1.304 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.090      ; 5.417      ;
; 1.319 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_auto_inc      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg3 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.087      ; 5.399      ;
; 1.321 ; uart2bus_top:comb_54|uart_parser:uart_parser1|read_data_s[0]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[0]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.002      ; 5.383      ;
; 1.321 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[0]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.380      ;
; 1.321 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[2]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.380      ;
; 1.321 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[3]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.380      ;
; 1.321 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[4]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.380      ;
; 1.321 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[5]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.380      ;
; 1.321 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[6]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 5.380      ;
; 1.325 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[0] ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[4]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.001      ; 5.378      ;
; 1.326 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.003     ; 5.373      ;
; 1.327 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg6 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.084      ; 5.388      ;
; 1.330 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_auto_inc      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.092      ; 5.393      ;
; 1.336 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[3]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.085      ; 5.380      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                               ;
+--------+------------------------------+------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -1.699 ; led_serializer:ul0|done      ; reset                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.517      ; 0.084      ;
; -1.599 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|state.S1  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.671      ; 1.588      ;
; -1.099 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|state.S1  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.671      ; 1.588      ;
; -0.897 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.663      ; 2.282      ;
; -0.897 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[15] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.663      ; 2.282      ;
; -0.897 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[14] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.663      ; 2.282      ;
; -0.897 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[12] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.663      ; 2.282      ;
; -0.897 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[13] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.663      ; 2.282      ;
; -0.897 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.663      ; 2.282      ;
; -0.897 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.663      ; 2.282      ;
; -0.897 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.663      ; 2.282      ;
; -0.866 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.665      ; 2.315      ;
; -0.866 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.665      ; 2.315      ;
; -0.866 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.665      ; 2.315      ;
; -0.866 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.665      ; 2.315      ;
; -0.866 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.665      ; 2.315      ;
; -0.866 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.665      ; 2.315      ;
; -0.762 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.669      ; 2.423      ;
; -0.762 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.669      ; 2.423      ;
; -0.762 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.669      ; 2.423      ;
; -0.762 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.669      ; 2.423      ;
; -0.762 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.669      ; 2.423      ;
; -0.762 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.669      ; 2.423      ;
; -0.762 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.669      ; 2.423      ;
; -0.762 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.669      ; 2.423      ;
; -0.762 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.669      ; 2.423      ;
; -0.762 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.669      ; 2.423      ;
; -0.762 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.669      ; 2.423      ;
; -0.762 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.669      ; 2.423      ;
; -0.612 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[23] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.571      ;
; -0.612 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[21] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.571      ;
; -0.612 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[19] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.571      ;
; -0.612 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[17] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.571      ;
; -0.612 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[20] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.571      ;
; -0.612 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[22] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.571      ;
; -0.612 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[18] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.571      ;
; -0.612 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[16] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.571      ;
; -0.612 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.571      ;
; -0.612 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.571      ;
; -0.397 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.663      ; 2.282      ;
; -0.397 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[15] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.663      ; 2.282      ;
; -0.397 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[14] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.663      ; 2.282      ;
; -0.397 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[12] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.663      ; 2.282      ;
; -0.397 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[13] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.663      ; 2.282      ;
; -0.397 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.663      ; 2.282      ;
; -0.397 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.663      ; 2.282      ;
; -0.397 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.663      ; 2.282      ;
; -0.366 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.665      ; 2.315      ;
; -0.366 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.665      ; 2.315      ;
; -0.366 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.665      ; 2.315      ;
; -0.366 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.665      ; 2.315      ;
; -0.366 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.665      ; 2.315      ;
; -0.366 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.665      ; 2.315      ;
; -0.262 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.669      ; 2.423      ;
; -0.262 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.669      ; 2.423      ;
; -0.262 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.669      ; 2.423      ;
; -0.262 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.669      ; 2.423      ;
; -0.262 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.669      ; 2.423      ;
; -0.262 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.669      ; 2.423      ;
; -0.262 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.669      ; 2.423      ;
; -0.262 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.669      ; 2.423      ;
; -0.262 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.669      ; 2.423      ;
; -0.262 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.669      ; 2.423      ;
; -0.262 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.669      ; 2.423      ;
; -0.262 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.669      ; 2.423      ;
; -0.112 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[23] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.571      ;
; -0.112 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[21] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.571      ;
; -0.112 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[19] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.571      ;
; -0.112 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[17] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.571      ;
; -0.112 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[20] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.571      ;
; -0.112 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[22] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.571      ;
; -0.112 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[18] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.571      ;
; -0.112 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[16] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.571      ;
; -0.112 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.571      ;
; -0.112 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.571      ;
; 0.155  ; led_serializer:ul0|done      ; ledr                         ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.518      ; 1.939      ;
; 0.391  ; led_serializer:ul0|state.S2  ; led_serializer:ul0|state.S2  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; led_serializer:ul0|state.S4  ; led_serializer:ul0|state.S4  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; led_serializer:ul0|num[0]    ; led_serializer:ul0|num[0]    ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ledr                         ; ledr                         ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; led_serializer:ul0|state.S5  ; led_serializer:ul0|state.S5  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.531  ; led_serializer:ul0|cycle[11] ; led_serializer:ul0|cycle[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.539  ; led_serializer:ul0|num[15]   ; led_serializer:ul0|num[15]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.541  ; led_serializer:ul0|state.S2  ; led_serializer:ul0|state.S3P ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.807      ;
; 0.677  ; led_serializer:ul0|state.S3P ; led_serializer:ul0|state.S3  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.943      ;
; 0.795  ; led_serializer:ul0|index[0]  ; led_serializer:ul0|index[0]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.805  ; led_serializer:ul0|index[6]  ; led_serializer:ul0|index[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; led_serializer:ul0|cycle[8]  ; led_serializer:ul0|cycle[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; led_serializer:ul0|cycle[6]  ; led_serializer:ul0|cycle[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; led_serializer:ul0|cycle[10] ; led_serializer:ul0|cycle[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; led_serializer:ul0|cycle[4]  ; led_serializer:ul0|cycle[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; led_serializer:ul0|index[3]  ; led_serializer:ul0|index[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; led_serializer:ul0|cycle[1]  ; led_serializer:ul0|cycle[1]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; led_serializer:ul0|num[2]    ; led_serializer:ul0|num[2]    ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; led_serializer:ul0|num[14]   ; led_serializer:ul0|num[14]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; led_serializer:ul0|num[13]   ; led_serializer:ul0|num[13]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; led_serializer:ul0|num[11]   ; led_serializer:ul0|num[11]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; led_serializer:ul0|num[9]    ; led_serializer:ul0|num[9]    ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; led_serializer:ul0|num[7]    ; led_serializer:ul0|num[7]    ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; led_serializer:ul0|num[4]    ; led_serializer:ul0|num[4]    ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
+--------+------------------------------+------------------------------+-----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'upll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[3]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[3]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[0]  ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[0]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[1]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[1]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[2]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[2]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[0]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[2]  ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[2]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[1]  ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[1]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm.001             ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm.001                                          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_read_op           ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_read_op                                        ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_read              ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_read                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1100          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1100                                       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_busy       ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_busy                                    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[1]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[1]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[0]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[2]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[2]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0100          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0100                                       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0010          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0010                                       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write             ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write                                          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[0]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[0]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[8]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[8]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[7]            ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[7]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[5]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[4]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.519 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[6]            ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[7]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[6]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[5]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[7]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[6]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[4]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[3]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[2]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[1]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.525 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_read              ; uart2bus_top:comb_54|uart_parser:uart_parser1|read_done                                          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[7]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[6]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[4]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[3]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.527 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]                                  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0010          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0011                                       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[2]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[1]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.533 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[1]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[2]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.800      ;
; 0.538 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[3]  ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[3]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.541 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0000          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1000                                       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.807      ;
; 0.541 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[1]  ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[2]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.807      ;
; 0.646 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[5]            ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[6]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.912      ;
; 0.656 ; bram_tdp:u10|Mux24~6                                                ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.922      ;
; 0.661 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|in_sync[1]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[7]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.927      ;
; 0.664 ; bram_tdp:u10|Mux24~7                                                ; bram_tdp:u10|b_dout[1]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.930      ;
; 0.667 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1010          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1011                                       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.933      ;
; 0.668 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[1]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[0]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.934      ;
; 0.669 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[7]        ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[7]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.935      ;
; 0.670 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[5]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[4]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.936      ;
; 0.670 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[5]        ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[5]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.936      ;
; 0.670 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[4]        ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[4]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.936      ;
; 0.670 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[1]        ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[1]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.936      ;
; 0.671 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[6]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[5]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.937      ;
; 0.672 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[3]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[2]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.938      ;
; 0.679 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[2]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[1]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.945      ;
; 0.686 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm.001             ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm.100                                          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.952      ;
; 0.689 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[5]        ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg5 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.986      ;
; 0.697 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm.100             ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm.101                                          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.963      ;
; 0.700 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy       ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[2]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.966      ;
; 0.709 ; uart2bus_top:comb_54|uart_parser:uart_parser1|data_param[4]         ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[4]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.975      ;
; 0.757 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0011          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0100                                       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.023      ;
; 0.768 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[1]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[1]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.034      ;
; 0.779 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[7]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[7]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.045      ;
; 0.780 ; bram_tdp:u10|mem_rtl_0_bypass[28]                                   ; bram_tdp:u10|b_dout[0]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.046      ;
; 0.782 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[10] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[10]                              ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.048      ;
; 0.783 ; bram_tdp:u10|mem_rtl_0_bypass[26]                                   ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.049      ;
; 0.787 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0000          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0001                                       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.788 ; bram_tdp:u10|mem_rtl_0_bypass[25]                                   ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.790 ; bram_tdp:u10|mem_rtl_0_bypass[27]                                   ; bram_tdp:u10|b_dout[1]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.056      ;
; 0.791 ; bram_tdp:u10|mem_rtl_0_bypass[24]                                   ; bram_tdp:u10|b_dout[4]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.057      ;
; 0.793 ; uart2bus_top:comb_54|uart_parser:uart_parser1|read_req              ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_read                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
; 0.793 ; bram_tdp:u10|Mux24~5                                                ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
; 0.795 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[0]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[0]                                  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.797 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_busy       ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[3]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.063      ;
; 0.797 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_busy       ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[1]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.063      ;
; 0.797 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_busy       ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[2]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.063      ;
; 0.797 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_busy       ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[0]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.063      ;
; 0.798 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[2]         ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[6]                                      ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.064      ;
; 0.800 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[0]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[0]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.066      ;
; 0.801 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[2]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[2]                                  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]                                  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[4]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[4]                                  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[2]  ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[2]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.803 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[3]         ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[7]                                      ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.069      ;
; 0.806 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[2]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[2]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[4]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[4]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.812 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[12] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[12]                              ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]                                  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]                                  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[3]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[3]                                  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[14] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[14]                              ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[5]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[5]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.816 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1001          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1010                                       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.817 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[6]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[6]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.083      ;
; 0.827 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[8]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[8]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 0.828 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[3]            ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[4]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.831 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[4]            ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[5]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.832 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[0]         ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[4]                                      ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.833 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[1]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[0]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.099      ;
; 0.833 ; bram_tdp:u10|Mux24~4                                                ; bram_tdp:u10|b_dout[4]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.099      ;
; 0.836 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[1]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[2]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.837 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|in_sync[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|in_sync[1]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.102      ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'led_serializer:ul0|state.S0'                                                                                                      ;
+-------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                 ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; 2.566 ; led_serializer:ul0|state.S5 ; led_serializer:ul0|done ; CLOCK_50     ; led_serializer:ul0|state.S0 ; 0.000        ; -1.857     ; 0.709      ;
+-------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                         ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 18.021 ; reset     ; led_serializer:ul0|index[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.017      ;
; 18.021 ; reset     ; led_serializer:ul0|index[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.017      ;
; 18.021 ; reset     ; led_serializer:ul0|index[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.017      ;
; 18.021 ; reset     ; led_serializer:ul0|index[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.017      ;
; 18.021 ; reset     ; led_serializer:ul0|index[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.017      ;
; 18.021 ; reset     ; led_serializer:ul0|index[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.017      ;
; 18.021 ; reset     ; led_serializer:ul0|index[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.017      ;
; 18.035 ; reset     ; led_serializer:ul0|num[15]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.003      ;
; 18.035 ; reset     ; led_serializer:ul0|num[1]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.003      ;
; 18.035 ; reset     ; led_serializer:ul0|num[3]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.003      ;
; 18.035 ; reset     ; led_serializer:ul0|num[2]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.003      ;
; 18.035 ; reset     ; led_serializer:ul0|num[14]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.003      ;
; 18.035 ; reset     ; led_serializer:ul0|num[13]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.003      ;
; 18.035 ; reset     ; led_serializer:ul0|num[12]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.003      ;
; 18.035 ; reset     ; led_serializer:ul0|num[11]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.003      ;
; 18.035 ; reset     ; led_serializer:ul0|num[9]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.003      ;
; 18.035 ; reset     ; led_serializer:ul0|num[8]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.003      ;
; 18.035 ; reset     ; led_serializer:ul0|num[10]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.003      ;
; 18.035 ; reset     ; led_serializer:ul0|num[7]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.003      ;
; 18.035 ; reset     ; led_serializer:ul0|num[5]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.003      ;
; 18.035 ; reset     ; led_serializer:ul0|num[6]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.003      ;
; 18.035 ; reset     ; led_serializer:ul0|num[4]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.003      ;
; 18.243 ; reset     ; led_serializer:ul0|state.S2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.795      ;
; 18.243 ; reset     ; led_serializer:ul0|state.S3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.795      ;
; 18.243 ; reset     ; led_serializer:ul0|state.S1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.795      ;
; 18.243 ; reset     ; led_serializer:ul0|state.S3P ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.795      ;
; 18.243 ; reset     ; led_serializer:ul0|state.S4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.795      ;
; 18.243 ; reset     ; led_serializer:ul0|num[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.795      ;
; 18.297 ; reset     ; led_serializer:ul0|state.S0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.739      ;
; 18.663 ; reset     ; led_serializer:ul0|state.S5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.340      ; 1.713      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                         ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 1.107 ; reset     ; led_serializer:ul0|state.S5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 1.713      ;
; 1.473 ; reset     ; led_serializer:ul0|state.S0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.739      ;
; 1.527 ; reset     ; led_serializer:ul0|state.S2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.795      ;
; 1.527 ; reset     ; led_serializer:ul0|state.S3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.795      ;
; 1.527 ; reset     ; led_serializer:ul0|state.S1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.795      ;
; 1.527 ; reset     ; led_serializer:ul0|state.S3P ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.795      ;
; 1.527 ; reset     ; led_serializer:ul0|state.S4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.795      ;
; 1.527 ; reset     ; led_serializer:ul0|num[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.795      ;
; 1.735 ; reset     ; led_serializer:ul0|num[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.003      ;
; 1.735 ; reset     ; led_serializer:ul0|num[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.003      ;
; 1.735 ; reset     ; led_serializer:ul0|num[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.003      ;
; 1.735 ; reset     ; led_serializer:ul0|num[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.003      ;
; 1.735 ; reset     ; led_serializer:ul0|num[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.003      ;
; 1.735 ; reset     ; led_serializer:ul0|num[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.003      ;
; 1.735 ; reset     ; led_serializer:ul0|num[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.003      ;
; 1.735 ; reset     ; led_serializer:ul0|num[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.003      ;
; 1.735 ; reset     ; led_serializer:ul0|num[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.003      ;
; 1.735 ; reset     ; led_serializer:ul0|num[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.003      ;
; 1.735 ; reset     ; led_serializer:ul0|num[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.003      ;
; 1.735 ; reset     ; led_serializer:ul0|num[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.003      ;
; 1.735 ; reset     ; led_serializer:ul0|num[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.003      ;
; 1.735 ; reset     ; led_serializer:ul0|num[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.003      ;
; 1.735 ; reset     ; led_serializer:ul0|num[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.003      ;
; 1.749 ; reset     ; led_serializer:ul0|index[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.017      ;
; 1.749 ; reset     ; led_serializer:ul0|index[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.017      ;
; 1.749 ; reset     ; led_serializer:ul0|index[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.017      ;
; 1.749 ; reset     ; led_serializer:ul0|index[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.017      ;
; 1.749 ; reset     ; led_serializer:ul0|index[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.017      ;
; 1.749 ; reset     ; led_serializer:ul0|index[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.017      ;
; 1.749 ; reset     ; led_serializer:ul0|index[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.017      ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'led_serializer:ul0|state.S0'                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                  ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Rise       ; led_serializer:ul0|done ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Rise       ; led_serializer:ul0|done ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Fall       ; ul0|WideOr2~0|combout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Fall       ; ul0|WideOr2~0|combout   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Rise       ; ul0|WideOr2~0|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Rise       ; ul0|WideOr2~0|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Fall       ; ul0|done|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Fall       ; ul0|done|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Rise       ; ul0|state.S0|regout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Rise       ; ul0|state.S0|regout     ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'upll|altpll_component|pll|clk[0]'                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg2 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg2 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg3 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg3 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg4 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg4 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg5 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg5 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg6 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg6 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg7 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg7 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg8 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg8 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg9 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg9 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_we_reg       ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_we_reg       ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_50   ; 4.295  ; 4.295  ; Rise       ; CLOCK_50                         ;
;  KEY[0]   ; CLOCK_50   ; 4.295  ; 4.295  ; Rise       ; CLOCK_50                         ;
; SW[*]     ; CLOCK_50   ; -0.184 ; -0.184 ; Rise       ; CLOCK_50                         ;
;  SW[0]    ; CLOCK_50   ; -0.442 ; -0.442 ; Rise       ; CLOCK_50                         ;
;  SW[1]    ; CLOCK_50   ; -0.311 ; -0.311 ; Rise       ; CLOCK_50                         ;
;  SW[2]    ; CLOCK_50   ; -0.184 ; -0.184 ; Rise       ; CLOCK_50                         ;
; RXB       ; CLOCK_50   ; 7.008  ; 7.008  ; Rise       ; upll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_50   ; -4.065 ; -4.065 ; Rise       ; CLOCK_50                         ;
;  KEY[0]   ; CLOCK_50   ; -4.065 ; -4.065 ; Rise       ; CLOCK_50                         ;
; SW[*]     ; CLOCK_50   ; 0.745  ; 0.745  ; Rise       ; CLOCK_50                         ;
;  SW[0]    ; CLOCK_50   ; 0.745  ; 0.745  ; Rise       ; CLOCK_50                         ;
;  SW[1]    ; CLOCK_50   ; 0.549  ; 0.549  ; Rise       ; CLOCK_50                         ;
;  SW[2]    ; CLOCK_50   ; 0.561  ; 0.561  ; Rise       ; CLOCK_50                         ;
; RXB       ; CLOCK_50   ; -6.778 ; -6.778 ; Rise       ; upll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; GPIO_0[*]   ; CLOCK_50                    ; 9.965 ; 9.965 ; Rise       ; CLOCK_50                         ;
;  GPIO_0[35] ; CLOCK_50                    ; 9.965 ; 9.965 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 5.785 ; 5.785 ; Rise       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 5.785 ; 5.785 ; Rise       ; CLOCK_50                         ;
; LEDR[*]     ; CLOCK_50                    ; 6.683 ; 6.683 ; Rise       ; CLOCK_50                         ;
;  LEDR[3]    ; CLOCK_50                    ; 6.683 ; 6.683 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 5.785 ; 5.785 ; Fall       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 5.785 ; 5.785 ; Fall       ; CLOCK_50                         ;
; LEDR[*]     ; led_serializer:ul0|state.S0 ; 5.474 ; 5.474 ; Rise       ; led_serializer:ul0|state.S0      ;
;  LEDR[0]    ; led_serializer:ul0|state.S0 ; 5.474 ; 5.474 ; Rise       ; led_serializer:ul0|state.S0      ;
; LEDR[*]     ; CLOCK_50                    ; 2.499 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ; 2.499 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
; TXB         ; CLOCK_50                    ; 6.007 ; 6.007 ; Rise       ; upll|altpll_component|pll|clk[0] ;
; LEDR[*]     ; CLOCK_50                    ;       ; 2.499 ; Fall       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ;       ; 2.499 ; Fall       ; upll|altpll_component|pll|clk[0] ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; GPIO_0[*]   ; CLOCK_50                    ; 8.057 ; 8.057 ; Rise       ; CLOCK_50                         ;
;  GPIO_0[35] ; CLOCK_50                    ; 8.057 ; 8.057 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 5.785 ; 5.785 ; Rise       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 5.785 ; 5.785 ; Rise       ; CLOCK_50                         ;
; LEDR[*]     ; CLOCK_50                    ; 6.683 ; 6.683 ; Rise       ; CLOCK_50                         ;
;  LEDR[3]    ; CLOCK_50                    ; 6.683 ; 6.683 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 5.785 ; 5.785 ; Fall       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 5.785 ; 5.785 ; Fall       ; CLOCK_50                         ;
; LEDR[*]     ; led_serializer:ul0|state.S0 ; 5.474 ; 5.474 ; Rise       ; led_serializer:ul0|state.S0      ;
;  LEDR[0]    ; led_serializer:ul0|state.S0 ; 5.474 ; 5.474 ; Rise       ; led_serializer:ul0|state.S0      ;
; LEDR[*]     ; CLOCK_50                    ; 2.499 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ; 2.499 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
; TXB         ; CLOCK_50                    ; 6.007 ; 6.007 ; Rise       ; upll|altpll_component|pll|clk[0] ;
; LEDR[*]     ; CLOCK_50                    ;       ; 2.499 ; Fall       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ;       ; 2.499 ; Fall       ; upll|altpll_component|pll|clk[0] ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[1]     ;    ; 8.333 ; 8.333 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[1]     ;    ; 8.333 ; 8.333 ;    ;
+------------+-------------+----+-------+-------+----+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; led_serializer:ul0|state.S0      ; -0.841 ; -0.841        ;
; CLOCK_50                         ; 1.192  ; 0.000         ;
; upll|altpll_component|pll|clk[0] ; 3.810  ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast Model Hold Summary                                   ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; CLOCK_50                         ; -1.378 ; -35.589       ;
; upll|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; led_serializer:ul0|state.S0      ; 1.449  ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------+
; Fast Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 18.939 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.785 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; led_serializer:ul0|state.S0      ; 0.500 ; 0.000         ;
; upll|altpll_component|pll|clk[0] ; 1.206 ; 0.000         ;
; CLOCK_50                         ; 7.620 ; 0.000         ;
+----------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'led_serializer:ul0|state.S0'                                                                                                      ;
+--------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                 ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; -0.841 ; led_serializer:ul0|state.S5 ; led_serializer:ul0|done ; CLOCK_50     ; led_serializer:ul0|state.S0 ; 1.000        ; -1.096     ; 0.353      ;
+--------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                      ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 1.192  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[23] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.276      ;
; 1.192  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[21] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.276      ;
; 1.192  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[19] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.276      ;
; 1.192  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[17] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.276      ;
; 1.192  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[20] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.276      ;
; 1.192  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[22] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.276      ;
; 1.192  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[18] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.276      ;
; 1.192  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[16] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.276      ;
; 1.192  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.276      ;
; 1.192  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.276      ;
; 1.301  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.794      ; 1.166      ;
; 1.301  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.794      ; 1.166      ;
; 1.301  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.794      ; 1.166      ;
; 1.301  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.794      ; 1.166      ;
; 1.301  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.794      ; 1.166      ;
; 1.301  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.794      ; 1.166      ;
; 1.310  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.162      ;
; 1.310  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.162      ;
; 1.310  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.162      ;
; 1.310  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.162      ;
; 1.310  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.162      ;
; 1.310  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.162      ;
; 1.310  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.162      ;
; 1.310  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.162      ;
; 1.310  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.162      ;
; 1.310  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.162      ;
; 1.310  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.162      ;
; 1.310  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.162      ;
; 1.322  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.793      ; 1.144      ;
; 1.322  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[15] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.793      ; 1.144      ;
; 1.322  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[14] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.793      ; 1.144      ;
; 1.322  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[12] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.793      ; 1.144      ;
; 1.322  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[13] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.793      ; 1.144      ;
; 1.322  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.793      ; 1.144      ;
; 1.322  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.793      ; 1.144      ;
; 1.322  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.793      ; 1.144      ;
; 1.395  ; led_serializer:ul0|done                                                                                                         ; ledr                         ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.268      ; 0.905      ;
; 1.692  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[23] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.276      ;
; 1.692  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[21] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.276      ;
; 1.692  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[19] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.276      ;
; 1.692  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[17] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.276      ;
; 1.692  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[20] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.276      ;
; 1.692  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[22] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.276      ;
; 1.692  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[18] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.276      ;
; 1.692  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[16] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.276      ;
; 1.692  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.276      ;
; 1.692  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.276      ;
; 1.734  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|state.S1  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.801      ; 0.740      ;
; 1.801  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.794      ; 1.166      ;
; 1.801  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.794      ; 1.166      ;
; 1.801  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.794      ; 1.166      ;
; 1.801  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.794      ; 1.166      ;
; 1.801  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.794      ; 1.166      ;
; 1.801  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.794      ; 1.166      ;
; 1.810  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.162      ;
; 1.810  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.162      ;
; 1.810  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.162      ;
; 1.810  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.162      ;
; 1.810  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.162      ;
; 1.810  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.162      ;
; 1.810  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.162      ;
; 1.810  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.162      ;
; 1.810  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.162      ;
; 1.810  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.162      ;
; 1.810  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.162      ;
; 1.810  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.162      ;
; 1.822  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.793      ; 1.144      ;
; 1.822  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[15] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.793      ; 1.144      ;
; 1.822  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[14] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.793      ; 1.144      ;
; 1.822  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[12] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.793      ; 1.144      ;
; 1.822  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[13] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.793      ; 1.144      ;
; 1.822  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.793      ; 1.144      ;
; 1.822  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.793      ; 1.144      ;
; 1.822  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.793      ; 1.144      ;
; 2.234  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|state.S1  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.801      ; 0.740      ;
; 2.258  ; led_serializer:ul0|done                                                                                                         ; reset                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.268      ; 0.042      ;
; 16.888 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ; led_serializer:ul0|color[15] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.077      ;
; 16.888 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ; led_serializer:ul0|color[15] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.077      ;
; 16.888 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ; led_serializer:ul0|color[15] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.077      ;
; 16.888 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ; led_serializer:ul0|color[15] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.077      ;
; 16.888 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ; led_serializer:ul0|color[15] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.077      ;
; 16.888 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ; led_serializer:ul0|color[15] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.077      ;
; 16.888 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ; led_serializer:ul0|color[15] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.077      ;
; 16.888 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ; led_serializer:ul0|color[15] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.077      ;
; 16.888 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ; led_serializer:ul0|color[15] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.077      ;
; 16.888 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ; led_serializer:ul0|color[15] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.077      ;
; 16.890 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ; led_serializer:ul0|color[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.075      ;
; 16.890 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ; led_serializer:ul0|color[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.075      ;
; 16.890 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ; led_serializer:ul0|color[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.075      ;
; 16.890 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ; led_serializer:ul0|color[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.075      ;
; 16.890 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ; led_serializer:ul0|color[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.075      ;
; 16.890 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ; led_serializer:ul0|color[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.075      ;
; 16.890 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ; led_serializer:ul0|color[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.075      ;
; 16.890 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ; led_serializer:ul0|color[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.075      ;
; 16.890 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ; led_serializer:ul0|color[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.075      ;
; 16.890 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ; led_serializer:ul0|color[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.075      ;
; 16.921 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ; led_serializer:ul0|color[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.044      ;
; 16.921 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ; led_serializer:ul0|color[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.044      ;
; 16.921 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ; led_serializer:ul0|color[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.044      ;
; 16.921 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ; led_serializer:ul0|color[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.067     ; 3.044      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+-----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'upll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.810 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg0 ; bram_tdp:u10|b_dout[7]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.814      ;
; 3.810 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg1 ; bram_tdp:u10|b_dout[7]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.814      ;
; 3.810 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg2 ; bram_tdp:u10|b_dout[7]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.814      ;
; 3.810 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; bram_tdp:u10|b_dout[7]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.814      ;
; 3.810 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; bram_tdp:u10|b_dout[7]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.814      ;
; 3.810 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; bram_tdp:u10|b_dout[7]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.814      ;
; 3.810 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; bram_tdp:u10|b_dout[7]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.814      ;
; 3.810 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; bram_tdp:u10|b_dout[7]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.814      ;
; 3.810 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; bram_tdp:u10|b_dout[7]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.814      ;
; 3.810 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; bram_tdp:u10|b_dout[7]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.814      ;
; 3.904 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg0 ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.720      ;
; 3.904 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg1 ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.720      ;
; 3.904 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg2 ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.720      ;
; 3.904 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.720      ;
; 3.904 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.720      ;
; 3.904 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.720      ;
; 3.904 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.720      ;
; 3.904 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.720      ;
; 3.904 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.720      ;
; 3.904 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.720      ;
; 3.911 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg0 ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.713      ;
; 3.911 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg1 ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.713      ;
; 3.911 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg2 ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.713      ;
; 3.911 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.713      ;
; 3.911 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.713      ;
; 3.911 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.713      ;
; 3.911 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.713      ;
; 3.911 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.713      ;
; 3.911 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.713      ;
; 3.911 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.713      ;
; 3.926 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg0 ; bram_tdp:u10|b_dout[6]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.698      ;
; 3.926 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg1 ; bram_tdp:u10|b_dout[6]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.698      ;
; 3.926 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg2 ; bram_tdp:u10|b_dout[6]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.698      ;
; 3.926 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; bram_tdp:u10|b_dout[6]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.698      ;
; 3.926 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; bram_tdp:u10|b_dout[6]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.698      ;
; 3.926 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; bram_tdp:u10|b_dout[6]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.698      ;
; 3.926 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; bram_tdp:u10|b_dout[6]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.698      ;
; 3.926 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; bram_tdp:u10|b_dout[6]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.698      ;
; 3.926 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; bram_tdp:u10|b_dout[6]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.698      ;
; 3.926 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; bram_tdp:u10|b_dout[6]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.074     ; 2.698      ;
; 4.008 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_auto_inc                                      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.068      ; 2.725      ;
; 4.020 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_auto_inc                                      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.071      ; 2.716      ;
; 4.035 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg0 ; bram_tdp:u10|b_dout[1]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.593      ;
; 4.035 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg1 ; bram_tdp:u10|b_dout[1]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.593      ;
; 4.035 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg2 ; bram_tdp:u10|b_dout[1]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.593      ;
; 4.035 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg3 ; bram_tdp:u10|b_dout[1]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.593      ;
; 4.035 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg4 ; bram_tdp:u10|b_dout[1]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.593      ;
; 4.035 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg5 ; bram_tdp:u10|b_dout[1]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.593      ;
; 4.035 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg6 ; bram_tdp:u10|b_dout[1]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.593      ;
; 4.035 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg7 ; bram_tdp:u10|b_dout[1]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.593      ;
; 4.035 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8 ; bram_tdp:u10|b_dout[1]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.593      ;
; 4.035 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; bram_tdp:u10|b_dout[1]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.593      ;
; 4.037 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]                                  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.002     ; 2.659      ;
; 4.046 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op                                       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.068      ; 2.687      ;
; 4.049 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_auto_inc                                      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.068      ; 2.684      ;
; 4.054 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[3]                                  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.002     ; 2.642      ;
; 4.058 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op                                       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.071      ; 2.678      ;
; 4.063 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg0 ; bram_tdp:u10|b_dout[0]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.565      ;
; 4.063 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg1 ; bram_tdp:u10|b_dout[0]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.565      ;
; 4.063 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg2 ; bram_tdp:u10|b_dout[0]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.565      ;
; 4.063 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg3 ; bram_tdp:u10|b_dout[0]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.565      ;
; 4.063 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg4 ; bram_tdp:u10|b_dout[0]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.565      ;
; 4.063 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg5 ; bram_tdp:u10|b_dout[0]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.565      ;
; 4.063 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg6 ; bram_tdp:u10|b_dout[0]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.565      ;
; 4.063 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg7 ; bram_tdp:u10|b_dout[0]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.565      ;
; 4.063 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8 ; bram_tdp:u10|b_dout[0]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.565      ;
; 4.063 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; bram_tdp:u10|b_dout[0]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.565      ;
; 4.072 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[1]                                 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[4]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.001      ; 2.627      ;
; 4.072 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]                                  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.002     ; 2.624      ;
; 4.087 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op                                       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.068      ; 2.646      ;
; 4.088 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy                                          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.001     ; 2.609      ;
; 4.095 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[5]                                 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.002     ; 2.601      ;
; 4.102 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.066      ; 2.629      ;
; 4.106 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[0]                                  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.002     ; 2.590      ;
; 4.114 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.069      ; 2.620      ;
; 4.129 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg0 ; bram_tdp:u10|b_dout[4]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.499      ;
; 4.129 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg1 ; bram_tdp:u10|b_dout[4]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.499      ;
; 4.129 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg2 ; bram_tdp:u10|b_dout[4]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.499      ;
; 4.129 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg3 ; bram_tdp:u10|b_dout[4]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.499      ;
; 4.129 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg4 ; bram_tdp:u10|b_dout[4]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.499      ;
; 4.129 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg5 ; bram_tdp:u10|b_dout[4]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.499      ;
; 4.129 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg6 ; bram_tdp:u10|b_dout[4]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.499      ;
; 4.129 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg7 ; bram_tdp:u10|b_dout[4]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.499      ;
; 4.129 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8 ; bram_tdp:u10|b_dout[4]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.499      ;
; 4.129 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; bram_tdp:u10|b_dout[4]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.499      ;
; 4.139 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write                                          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.065      ; 2.591      ;
; 4.143 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.066      ; 2.588      ;
; 4.147 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]                                  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[0]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.002     ; 2.549      ;
; 4.147 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]                                  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[2]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.002     ; 2.549      ;
; 4.147 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]                                  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[3]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.002     ; 2.549      ;
; 4.147 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]                                  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[4]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.002     ; 2.549      ;
; 4.147 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]                                  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[5]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.002     ; 2.549      ;
; 4.147 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]                                  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[6]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.002     ; 2.549      ;
; 4.149 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[4]                                 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.002     ; 2.547      ;
; 4.151 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write                                          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; 0.068      ; 2.582      ;
; 4.151 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[4]                                  ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.002     ; 2.545      ;
; 4.161 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg0 ; bram_tdp:u10|b_dout[5]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.467      ;
; 4.161 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg1 ; bram_tdp:u10|b_dout[5]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.467      ;
; 4.161 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg2 ; bram_tdp:u10|b_dout[5]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.467      ;
; 4.161 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg3 ; bram_tdp:u10|b_dout[5]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 6.666        ; -0.070     ; 2.467      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                               ;
+--------+------------------------------+------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -1.378 ; led_serializer:ul0|done      ; reset                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.268      ; 0.042      ;
; -1.354 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|state.S1  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.801      ; 0.740      ;
; -0.942 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.793      ; 1.144      ;
; -0.942 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[15] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.793      ; 1.144      ;
; -0.942 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[14] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.793      ; 1.144      ;
; -0.942 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[12] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.793      ; 1.144      ;
; -0.942 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[13] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.793      ; 1.144      ;
; -0.942 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.793      ; 1.144      ;
; -0.942 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.793      ; 1.144      ;
; -0.942 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.793      ; 1.144      ;
; -0.930 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.162      ;
; -0.930 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.162      ;
; -0.930 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.162      ;
; -0.930 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.162      ;
; -0.930 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.162      ;
; -0.930 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.162      ;
; -0.930 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.162      ;
; -0.930 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.162      ;
; -0.930 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.162      ;
; -0.930 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.162      ;
; -0.930 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.162      ;
; -0.930 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.162      ;
; -0.921 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.794      ; 1.166      ;
; -0.921 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.794      ; 1.166      ;
; -0.921 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.794      ; 1.166      ;
; -0.921 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.794      ; 1.166      ;
; -0.921 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.794      ; 1.166      ;
; -0.921 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.794      ; 1.166      ;
; -0.854 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|state.S1  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.801      ; 0.740      ;
; -0.812 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[23] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.276      ;
; -0.812 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[21] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.276      ;
; -0.812 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[19] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.276      ;
; -0.812 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[17] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.276      ;
; -0.812 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[20] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.276      ;
; -0.812 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[22] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.276      ;
; -0.812 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[18] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.276      ;
; -0.812 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[16] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.276      ;
; -0.812 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.276      ;
; -0.812 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.276      ;
; -0.515 ; led_serializer:ul0|done      ; ledr                         ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.268      ; 0.905      ;
; -0.442 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.793      ; 1.144      ;
; -0.442 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[15] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.793      ; 1.144      ;
; -0.442 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[14] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.793      ; 1.144      ;
; -0.442 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[12] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.793      ; 1.144      ;
; -0.442 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[13] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.793      ; 1.144      ;
; -0.442 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.793      ; 1.144      ;
; -0.442 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.793      ; 1.144      ;
; -0.442 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.793      ; 1.144      ;
; -0.430 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.162      ;
; -0.430 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.162      ;
; -0.430 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.162      ;
; -0.430 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.162      ;
; -0.430 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.162      ;
; -0.430 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.162      ;
; -0.430 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.162      ;
; -0.430 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.162      ;
; -0.430 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.162      ;
; -0.430 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.162      ;
; -0.430 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.162      ;
; -0.430 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.162      ;
; -0.421 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.794      ; 1.166      ;
; -0.421 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.794      ; 1.166      ;
; -0.421 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.794      ; 1.166      ;
; -0.421 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.794      ; 1.166      ;
; -0.421 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.794      ; 1.166      ;
; -0.421 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.794      ; 1.166      ;
; -0.312 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[23] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.276      ;
; -0.312 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[21] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.276      ;
; -0.312 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[19] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.276      ;
; -0.312 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[17] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.276      ;
; -0.312 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[20] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.276      ;
; -0.312 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[22] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.276      ;
; -0.312 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[18] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.276      ;
; -0.312 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[16] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.276      ;
; -0.312 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.276      ;
; -0.312 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.276      ;
; 0.215  ; led_serializer:ul0|state.S2  ; led_serializer:ul0|state.S2  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; led_serializer:ul0|state.S4  ; led_serializer:ul0|state.S4  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; led_serializer:ul0|num[0]    ; led_serializer:ul0|num[0]    ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ledr                         ; ledr                         ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; led_serializer:ul0|state.S5  ; led_serializer:ul0|state.S5  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; led_serializer:ul0|cycle[11] ; led_serializer:ul0|cycle[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.246  ; led_serializer:ul0|num[15]   ; led_serializer:ul0|num[15]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.250  ; led_serializer:ul0|state.S2  ; led_serializer:ul0|state.S3P ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
; 0.336  ; led_serializer:ul0|state.S3P ; led_serializer:ul0|state.S3  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.488      ;
; 0.355  ; led_serializer:ul0|index[0]  ; led_serializer:ul0|index[0]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.360  ; led_serializer:ul0|cycle[8]  ; led_serializer:ul0|cycle[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; led_serializer:ul0|cycle[6]  ; led_serializer:ul0|cycle[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; led_serializer:ul0|num[2]    ; led_serializer:ul0|num[2]    ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; led_serializer:ul0|num[11]   ; led_serializer:ul0|num[11]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; led_serializer:ul0|num[9]    ; led_serializer:ul0|num[9]    ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; led_serializer:ul0|index[1]  ; led_serializer:ul0|index[1]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; led_serializer:ul0|cycle[10] ; led_serializer:ul0|cycle[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; led_serializer:ul0|cycle[4]  ; led_serializer:ul0|cycle[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; led_serializer:ul0|index[3]  ; led_serializer:ul0|index[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; led_serializer:ul0|index[6]  ; led_serializer:ul0|index[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; led_serializer:ul0|cycle[1]  ; led_serializer:ul0|cycle[1]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; led_serializer:ul0|num[14]   ; led_serializer:ul0|num[14]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; led_serializer:ul0|num[13]   ; led_serializer:ul0|num[13]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; led_serializer:ul0|num[7]    ; led_serializer:ul0|num[7]    ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
+--------+------------------------------+------------------------------+-----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'upll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[3]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[3]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[0]  ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[0]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[1]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[1]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[2]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[2]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[0]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[2]  ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[2]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[1]  ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[1]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm.001             ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm.001                                          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_read_op           ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_read_op                                        ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_read              ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_read                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1100          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1100                                       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_busy       ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_busy                                    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[1]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[1]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[0]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[2]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[2]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0100          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0100                                       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0010          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0010                                       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write             ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write                                          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[0]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[0]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[8]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[8]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[7]            ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[7]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[5]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[4]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[2]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[1]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[6]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[5]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[7]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[6]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[6]            ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[7]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[7]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[6]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]                                  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[4]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[3]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[4]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[3]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[2]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_read              ; uart2bus_top:comb_54|uart_parser:uart_parser1|read_done                                          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0010          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0011                                       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[1]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.248 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[1]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[2]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[3]  ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[3]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0000          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1000                                       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.254 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[1]  ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[2]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.406      ;
; 0.287 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[5]            ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[6]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.439      ;
; 0.288 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[5]        ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg5 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.492      ;
; 0.291 ; bram_tdp:u10|Mux24~6                                                ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.292 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|in_sync[1]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[7]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.444      ;
; 0.296 ; bram_tdp:u10|Mux24~7                                                ; bram_tdp:u10|b_dout[1]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.448      ;
; 0.309 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[2]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[1]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.461      ;
; 0.314 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy       ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[2]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.466      ;
; 0.324 ; uart2bus_top:comb_54|uart_parser:uart_parser1|data_param[4]         ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[4]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.477      ;
; 0.327 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[7]        ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[7]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[1]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[0]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[5]        ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[5]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[5]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[4]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[4]        ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[4]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[1]        ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[1]                                     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[6]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[5]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1010          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1011                                       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[3]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[2]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.483      ;
; 0.338 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm.001             ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm.100                                          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.490      ;
; 0.349 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm.100             ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm.101                                          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.501      ;
; 0.353 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0011          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0100                                       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[1]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[1]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[0]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[0]                                  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[0]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[0]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; bram_tdp:u10|Mux24~5                                                ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; uart2bus_top:comb_54|uart_parser:uart_parser1|read_req              ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_read                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]                                  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[4]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[4]                                  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[2]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[2]                                  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[2]         ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[6]                                      ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[2]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[2]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[2]  ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[2]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[7]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[7]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[4]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[4]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[10] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[10]                              ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[14] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[14]                              ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[12] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[12]                              ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[3]         ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[7]                                      ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[8]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[8]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0000          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0001                                       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[3]            ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[4]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.370 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[4]            ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[5]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]                                  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[3]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[3]                                  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[3]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[3]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]                                  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[6]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[6]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[5]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[5]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; bram_tdp:u10|Mux24~4                                                ; bram_tdp:u10|b_dout[4]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[1]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[2]                                 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[0]         ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[4]                                      ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; bram_tdp:u10|mem_rtl_0_bypass[28]                                   ; bram_tdp:u10|b_dout[0]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[1]  ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[1]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[9]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[9]                               ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[2]            ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[3]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; bram_tdp:u10|mem_rtl_0_bypass[26]                                   ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[13] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[13]                              ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[11] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[11]                              ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; uart2bus_top:comb_54|uart_parser:uart_parser1|read_data_s[1]        ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[1]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[0]                                ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[15] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[15]                              ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[3]  ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_busy                                    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'led_serializer:ul0|state.S0'                                                                                                      ;
+-------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                 ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; 1.449 ; led_serializer:ul0|state.S5 ; led_serializer:ul0|done ; CLOCK_50     ; led_serializer:ul0|state.S0 ; 0.000        ; -1.096     ; 0.353      ;
+-------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                         ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 18.939 ; reset     ; led_serializer:ul0|state.S5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.172     ; 0.921      ;
; 18.977 ; reset     ; led_serializer:ul0|index[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 1.058      ;
; 18.977 ; reset     ; led_serializer:ul0|index[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 1.058      ;
; 18.977 ; reset     ; led_serializer:ul0|index[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 1.058      ;
; 18.977 ; reset     ; led_serializer:ul0|index[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 1.058      ;
; 18.977 ; reset     ; led_serializer:ul0|index[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 1.058      ;
; 18.977 ; reset     ; led_serializer:ul0|index[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 1.058      ;
; 18.977 ; reset     ; led_serializer:ul0|index[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 1.058      ;
; 18.983 ; reset     ; led_serializer:ul0|num[15]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.051      ;
; 18.983 ; reset     ; led_serializer:ul0|num[1]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.051      ;
; 18.983 ; reset     ; led_serializer:ul0|num[3]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.051      ;
; 18.983 ; reset     ; led_serializer:ul0|num[2]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.051      ;
; 18.983 ; reset     ; led_serializer:ul0|num[14]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.051      ;
; 18.983 ; reset     ; led_serializer:ul0|num[13]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.051      ;
; 18.983 ; reset     ; led_serializer:ul0|num[12]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.051      ;
; 18.983 ; reset     ; led_serializer:ul0|num[11]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.051      ;
; 18.983 ; reset     ; led_serializer:ul0|num[9]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.051      ;
; 18.983 ; reset     ; led_serializer:ul0|num[8]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.051      ;
; 18.983 ; reset     ; led_serializer:ul0|num[10]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.051      ;
; 18.983 ; reset     ; led_serializer:ul0|num[7]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.051      ;
; 18.983 ; reset     ; led_serializer:ul0|num[5]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.051      ;
; 18.983 ; reset     ; led_serializer:ul0|num[6]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.051      ;
; 18.983 ; reset     ; led_serializer:ul0|num[4]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.051      ;
; 19.074 ; reset     ; led_serializer:ul0|state.S2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 0.961      ;
; 19.074 ; reset     ; led_serializer:ul0|state.S3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 0.961      ;
; 19.074 ; reset     ; led_serializer:ul0|state.S1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 0.961      ;
; 19.074 ; reset     ; led_serializer:ul0|state.S3P ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 0.961      ;
; 19.074 ; reset     ; led_serializer:ul0|state.S4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 0.961      ;
; 19.074 ; reset     ; led_serializer:ul0|num[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 0.961      ;
; 19.095 ; reset     ; led_serializer:ul0|state.S0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 0.938      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                         ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.785 ; reset     ; led_serializer:ul0|state.S0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.938      ;
; 0.806 ; reset     ; led_serializer:ul0|state.S2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 0.961      ;
; 0.806 ; reset     ; led_serializer:ul0|state.S3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 0.961      ;
; 0.806 ; reset     ; led_serializer:ul0|state.S1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 0.961      ;
; 0.806 ; reset     ; led_serializer:ul0|state.S3P ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 0.961      ;
; 0.806 ; reset     ; led_serializer:ul0|state.S4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 0.961      ;
; 0.806 ; reset     ; led_serializer:ul0|num[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 0.961      ;
; 0.897 ; reset     ; led_serializer:ul0|num[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.051      ;
; 0.897 ; reset     ; led_serializer:ul0|num[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.051      ;
; 0.897 ; reset     ; led_serializer:ul0|num[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.051      ;
; 0.897 ; reset     ; led_serializer:ul0|num[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.051      ;
; 0.897 ; reset     ; led_serializer:ul0|num[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.051      ;
; 0.897 ; reset     ; led_serializer:ul0|num[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.051      ;
; 0.897 ; reset     ; led_serializer:ul0|num[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.051      ;
; 0.897 ; reset     ; led_serializer:ul0|num[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.051      ;
; 0.897 ; reset     ; led_serializer:ul0|num[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.051      ;
; 0.897 ; reset     ; led_serializer:ul0|num[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.051      ;
; 0.897 ; reset     ; led_serializer:ul0|num[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.051      ;
; 0.897 ; reset     ; led_serializer:ul0|num[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.051      ;
; 0.897 ; reset     ; led_serializer:ul0|num[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.051      ;
; 0.897 ; reset     ; led_serializer:ul0|num[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.051      ;
; 0.897 ; reset     ; led_serializer:ul0|num[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.051      ;
; 0.903 ; reset     ; led_serializer:ul0|index[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.058      ;
; 0.903 ; reset     ; led_serializer:ul0|index[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.058      ;
; 0.903 ; reset     ; led_serializer:ul0|index[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.058      ;
; 0.903 ; reset     ; led_serializer:ul0|index[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.058      ;
; 0.903 ; reset     ; led_serializer:ul0|index[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.058      ;
; 0.903 ; reset     ; led_serializer:ul0|index[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.058      ;
; 0.903 ; reset     ; led_serializer:ul0|index[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.058      ;
; 0.941 ; reset     ; led_serializer:ul0|state.S5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.172     ; 0.921      ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'led_serializer:ul0|state.S0'                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                  ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Rise       ; led_serializer:ul0|done ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Rise       ; led_serializer:ul0|done ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Fall       ; ul0|WideOr2~0|combout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Fall       ; ul0|WideOr2~0|combout   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Rise       ; ul0|WideOr2~0|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Rise       ; ul0|WideOr2~0|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Fall       ; ul0|done|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Fall       ; ul0|done|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Rise       ; ul0|state.S0|regout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Rise       ; ul0|state.S0|regout     ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'upll|altpll_component|pll|clk[0]'                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg2 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg2 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg3 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg3 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg4 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg4 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg5 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg5 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg6 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg6 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg7 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg7 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg8 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg8 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg9 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg9 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_we_reg       ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_we_reg       ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_50   ; 2.237  ; 2.237  ; Rise       ; CLOCK_50                         ;
;  KEY[0]   ; CLOCK_50   ; 2.237  ; 2.237  ; Rise       ; CLOCK_50                         ;
; SW[*]     ; CLOCK_50   ; -0.550 ; -0.550 ; Rise       ; CLOCK_50                         ;
;  SW[0]    ; CLOCK_50   ; -0.656 ; -0.656 ; Rise       ; CLOCK_50                         ;
;  SW[1]    ; CLOCK_50   ; -0.568 ; -0.568 ; Rise       ; CLOCK_50                         ;
;  SW[2]    ; CLOCK_50   ; -0.550 ; -0.550 ; Rise       ; CLOCK_50                         ;
; RXB       ; CLOCK_50   ; 4.379  ; 4.379  ; Rise       ; upll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_50   ; -2.117 ; -2.117 ; Rise       ; CLOCK_50                         ;
;  KEY[0]   ; CLOCK_50   ; -2.117 ; -2.117 ; Rise       ; CLOCK_50                         ;
; SW[*]     ; CLOCK_50   ; 0.813  ; 0.813  ; Rise       ; CLOCK_50                         ;
;  SW[0]    ; CLOCK_50   ; 0.813  ; 0.813  ; Rise       ; CLOCK_50                         ;
;  SW[1]    ; CLOCK_50   ; 0.695  ; 0.695  ; Rise       ; CLOCK_50                         ;
;  SW[2]    ; CLOCK_50   ; 0.745  ; 0.745  ; Rise       ; CLOCK_50                         ;
; RXB       ; CLOCK_50   ; -4.259 ; -4.259 ; Rise       ; upll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; GPIO_0[*]   ; CLOCK_50                    ; 5.278 ; 5.278 ; Rise       ; CLOCK_50                         ;
;  GPIO_0[35] ; CLOCK_50                    ; 5.278 ; 5.278 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 3.053 ; 3.053 ; Rise       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 3.053 ; 3.053 ; Rise       ; CLOCK_50                         ;
; LEDR[*]     ; CLOCK_50                    ; 3.911 ; 3.911 ; Rise       ; CLOCK_50                         ;
;  LEDR[3]    ; CLOCK_50                    ; 3.911 ; 3.911 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 3.053 ; 3.053 ; Fall       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 3.053 ; 3.053 ; Fall       ; CLOCK_50                         ;
; LEDR[*]     ; led_serializer:ul0|state.S0 ; 2.745 ; 2.745 ; Rise       ; led_serializer:ul0|state.S0      ;
;  LEDR[0]    ; led_serializer:ul0|state.S0 ; 2.745 ; 2.745 ; Rise       ; led_serializer:ul0|state.S0      ;
; LEDR[*]     ; CLOCK_50                    ; 0.946 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ; 0.946 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
; TXB         ; CLOCK_50                    ; 2.699 ; 2.699 ; Rise       ; upll|altpll_component|pll|clk[0] ;
; LEDR[*]     ; CLOCK_50                    ;       ; 0.946 ; Fall       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ;       ; 0.946 ; Fall       ; upll|altpll_component|pll|clk[0] ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; GPIO_0[*]   ; CLOCK_50                    ; 4.453 ; 4.453 ; Rise       ; CLOCK_50                         ;
;  GPIO_0[35] ; CLOCK_50                    ; 4.453 ; 4.453 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 3.053 ; 3.053 ; Rise       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 3.053 ; 3.053 ; Rise       ; CLOCK_50                         ;
; LEDR[*]     ; CLOCK_50                    ; 3.911 ; 3.911 ; Rise       ; CLOCK_50                         ;
;  LEDR[3]    ; CLOCK_50                    ; 3.911 ; 3.911 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 3.053 ; 3.053 ; Fall       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 3.053 ; 3.053 ; Fall       ; CLOCK_50                         ;
; LEDR[*]     ; led_serializer:ul0|state.S0 ; 2.745 ; 2.745 ; Rise       ; led_serializer:ul0|state.S0      ;
;  LEDR[0]    ; led_serializer:ul0|state.S0 ; 2.745 ; 2.745 ; Rise       ; led_serializer:ul0|state.S0      ;
; LEDR[*]     ; CLOCK_50                    ; 0.946 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ; 0.946 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
; TXB         ; CLOCK_50                    ; 2.699 ; 2.699 ; Rise       ; upll|altpll_component|pll|clk[0] ;
; LEDR[*]     ; CLOCK_50                    ;       ; 0.946 ; Fall       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ;       ; 0.946 ; Fall       ; upll|altpll_component|pll|clk[0] ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[1]     ;    ; 4.779 ; 4.779 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[1]     ;    ; 4.779 ; 4.779 ;    ;
+------------+-------------+----+-------+-------+----+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+-----------------------------------+--------+---------+----------+---------+---------------------+
; Clock                             ; Setup  ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+--------+---------+----------+---------+---------------------+
; Worst-case Slack                  ; -2.516 ; -1.699  ; 18.021   ; 0.785   ; 0.500               ;
;  CLOCK_50                         ; 0.615  ; -1.699  ; 18.021   ; 0.785   ; 7.620               ;
;  led_serializer:ul0|state.S0      ; -2.516 ; 1.449   ; N/A      ; N/A     ; 0.500               ;
;  upll|altpll_component|pll|clk[0] ; 0.685  ; 0.215   ; N/A      ; N/A     ; 1.206               ;
; Design-wide TNS                   ; -2.516 ; -35.589 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                         ; 0.000  ; -35.589 ; 0.000    ; 0.000   ; 0.000               ;
;  led_serializer:ul0|state.S0      ; -2.516 ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  upll|altpll_component|pll|clk[0] ; 0.000  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------+--------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_50   ; 4.295  ; 4.295  ; Rise       ; CLOCK_50                         ;
;  KEY[0]   ; CLOCK_50   ; 4.295  ; 4.295  ; Rise       ; CLOCK_50                         ;
; SW[*]     ; CLOCK_50   ; -0.184 ; -0.184 ; Rise       ; CLOCK_50                         ;
;  SW[0]    ; CLOCK_50   ; -0.442 ; -0.442 ; Rise       ; CLOCK_50                         ;
;  SW[1]    ; CLOCK_50   ; -0.311 ; -0.311 ; Rise       ; CLOCK_50                         ;
;  SW[2]    ; CLOCK_50   ; -0.184 ; -0.184 ; Rise       ; CLOCK_50                         ;
; RXB       ; CLOCK_50   ; 7.008  ; 7.008  ; Rise       ; upll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_50   ; -2.117 ; -2.117 ; Rise       ; CLOCK_50                         ;
;  KEY[0]   ; CLOCK_50   ; -2.117 ; -2.117 ; Rise       ; CLOCK_50                         ;
; SW[*]     ; CLOCK_50   ; 0.813  ; 0.813  ; Rise       ; CLOCK_50                         ;
;  SW[0]    ; CLOCK_50   ; 0.813  ; 0.813  ; Rise       ; CLOCK_50                         ;
;  SW[1]    ; CLOCK_50   ; 0.695  ; 0.695  ; Rise       ; CLOCK_50                         ;
;  SW[2]    ; CLOCK_50   ; 0.745  ; 0.745  ; Rise       ; CLOCK_50                         ;
; RXB       ; CLOCK_50   ; -4.259 ; -4.259 ; Rise       ; upll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; GPIO_0[*]   ; CLOCK_50                    ; 9.965 ; 9.965 ; Rise       ; CLOCK_50                         ;
;  GPIO_0[35] ; CLOCK_50                    ; 9.965 ; 9.965 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 5.785 ; 5.785 ; Rise       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 5.785 ; 5.785 ; Rise       ; CLOCK_50                         ;
; LEDR[*]     ; CLOCK_50                    ; 6.683 ; 6.683 ; Rise       ; CLOCK_50                         ;
;  LEDR[3]    ; CLOCK_50                    ; 6.683 ; 6.683 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 5.785 ; 5.785 ; Fall       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 5.785 ; 5.785 ; Fall       ; CLOCK_50                         ;
; LEDR[*]     ; led_serializer:ul0|state.S0 ; 5.474 ; 5.474 ; Rise       ; led_serializer:ul0|state.S0      ;
;  LEDR[0]    ; led_serializer:ul0|state.S0 ; 5.474 ; 5.474 ; Rise       ; led_serializer:ul0|state.S0      ;
; LEDR[*]     ; CLOCK_50                    ; 2.499 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ; 2.499 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
; TXB         ; CLOCK_50                    ; 6.007 ; 6.007 ; Rise       ; upll|altpll_component|pll|clk[0] ;
; LEDR[*]     ; CLOCK_50                    ;       ; 2.499 ; Fall       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ;       ; 2.499 ; Fall       ; upll|altpll_component|pll|clk[0] ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; GPIO_0[*]   ; CLOCK_50                    ; 4.453 ; 4.453 ; Rise       ; CLOCK_50                         ;
;  GPIO_0[35] ; CLOCK_50                    ; 4.453 ; 4.453 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 3.053 ; 3.053 ; Rise       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 3.053 ; 3.053 ; Rise       ; CLOCK_50                         ;
; LEDR[*]     ; CLOCK_50                    ; 3.911 ; 3.911 ; Rise       ; CLOCK_50                         ;
;  LEDR[3]    ; CLOCK_50                    ; 3.911 ; 3.911 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 3.053 ; 3.053 ; Fall       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 3.053 ; 3.053 ; Fall       ; CLOCK_50                         ;
; LEDR[*]     ; led_serializer:ul0|state.S0 ; 2.745 ; 2.745 ; Rise       ; led_serializer:ul0|state.S0      ;
;  LEDR[0]    ; led_serializer:ul0|state.S0 ; 2.745 ; 2.745 ; Rise       ; led_serializer:ul0|state.S0      ;
; LEDR[*]     ; CLOCK_50                    ; 0.946 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ; 0.946 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
; TXB         ; CLOCK_50                    ; 2.699 ; 2.699 ; Rise       ; upll|altpll_component|pll|clk[0] ;
; LEDR[*]     ; CLOCK_50                    ;       ; 0.946 ; Fall       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ;       ; 0.946 ; Fall       ; upll|altpll_component|pll|clk[0] ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[1]     ;    ; 8.333 ; 8.333 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[1]     ;    ; 4.779 ; 4.779 ;    ;
+------------+-------------+----+-------+-------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 3314     ; 0        ; 0        ; 0        ;
; led_serializer:ul0|state.S0      ; CLOCK_50                         ; 39       ; 37       ; 0        ; 0        ;
; CLOCK_50                         ; led_serializer:ul0|state.S0      ; 1        ; 0        ; 0        ; 0        ;
; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 4840     ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 3314     ; 0        ; 0        ; 0        ;
; led_serializer:ul0|state.S0      ; CLOCK_50                         ; 39       ; 37       ; 0        ; 0        ;
; CLOCK_50                         ; led_serializer:ul0|state.S0      ; 1        ; 0        ; 0        ; 0        ;
; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 4840     ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 30       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 30       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 184   ; 184  ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Mon May 28 16:48:19 2012
Info: Command: quartus_sta LEDmonster -c DE1_system
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "ul0|done|combout" is a latch
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE1_system.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {upll|altpll_component|pll|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {upll|altpll_component|pll|clk[0]} {upll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name led_serializer:ul0|state.S0 led_serializer:ul0|state.S0
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.516
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.516        -2.516 led_serializer:ul0|state.S0 
    Info (332119):     0.615         0.000 CLOCK_50 
    Info (332119):     0.685         0.000 upll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.699
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.699       -30.934 CLOCK_50 
    Info (332119):     0.391         0.000 upll|altpll_component|pll|clk[0] 
    Info (332119):     2.566         0.000 led_serializer:ul0|state.S0 
Info (332146): Worst-case recovery slack is 18.021
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.021         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.107
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.107         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 led_serializer:ul0|state.S0 
    Info (332119):     1.206         0.000 upll|altpll_component|pll|clk[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 84 output pins without output pin load capacitance assignment
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "UART_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TXB" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.841
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.841        -0.841 led_serializer:ul0|state.S0 
    Info (332119):     1.192         0.000 CLOCK_50 
    Info (332119):     3.810         0.000 upll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.378
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.378       -35.589 CLOCK_50 
    Info (332119):     0.215         0.000 upll|altpll_component|pll|clk[0] 
    Info (332119):     1.449         0.000 led_serializer:ul0|state.S0 
Info (332146): Worst-case recovery slack is 18.939
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.939         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.785
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.785         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 led_serializer:ul0|state.S0 
    Info (332119):     1.206         0.000 upll|altpll_component|pll|clk[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 275 megabytes
    Info: Processing ended: Mon May 28 16:48:20 2012
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


