-get rid of module suffix option
-implement alaghi nadder and integrate Vincent's code into its testbenches
-how do I do modulo in Verilog :( how do I generate select streams..
-make a stochastic dot product simulation module, one with SNGs and convertors
