Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Fri Jun 25 15:00:00 2021
| Host         : abc running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file neorv32_test_setup_timing_summary_routed.rpt -pb neorv32_test_setup_timing_summary_routed.pb -rpx neorv32_test_setup_timing_summary_routed.rpx -warn_on_violation
| Design       : neorv32_test_setup
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.160        0.000                      0                 6754        0.050        0.000                      0                 6754        4.500        0.000                       0                  3271  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.160        0.000                      0                 6557        0.050        0.000                      0                 6557        4.500        0.000                       0                  3271  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.156        0.000                      0                  197        0.614        0.000                      0                  197  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/sha_512_core_inst/T1_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 5.009ns (50.939%)  route 4.824ns (49.061%))
  Logic Levels:           24  (CARRY4=17 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.567     5.119    neorv32_top_inst/sha_512_core_inst/clk_i_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/Q
                         net (fo=451, routed)         1.128     6.764    neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg_n_0_[2]
    SLICE_X44Y39         MUXF7 (Prop_muxf7_S_O)       0.296     7.060 r  neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_54/O
                         net (fo=1, routed)           1.044     8.105    neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_54_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I3_O)        0.298     8.403 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_32/O
                         net (fo=1, routed)           0.493     8.895    neorv32_top_inst/sha_512_core_inst/T1[7]_i_32_n_0
    SLICE_X46Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.019 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_24/O
                         net (fo=2, routed)           0.415     9.435    neorv32_top_inst/sha_512_core_inst/W_INT[0]_0[0]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.124     9.559 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_17/O
                         net (fo=2, routed)           0.544    10.103    neorv32_top_inst/sha_512_core_inst/T1[7]_i_17_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.227 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_20/O
                         net (fo=1, routed)           0.000    10.227    neorv32_top_inst/sha_512_core_inst/T1[7]_i_20_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.777 r  neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.777    neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_13_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.891 r  neorv32_top_inst/sha_512_core_inst/T1_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.891    neorv32_top_inst/sha_512_core_inst/T1_reg[11]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.005 r  neorv32_top_inst/sha_512_core_inst/T1_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.005    neorv32_top_inst/sha_512_core_inst/T1_reg[15]_i_13_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.119 r  neorv32_top_inst/sha_512_core_inst/T1_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.119    neorv32_top_inst/sha_512_core_inst/T1_reg[19]_i_13_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.233 r  neorv32_top_inst/sha_512_core_inst/T1_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.233    neorv32_top_inst/sha_512_core_inst/T1_reg[23]_i_13_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.347 r  neorv32_top_inst/sha_512_core_inst/T1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.347    neorv32_top_inst/sha_512_core_inst/T1_reg[27]_i_13_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  neorv32_top_inst/sha_512_core_inst/T1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.461    neorv32_top_inst/sha_512_core_inst/T1_reg[31]_i_13_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  neorv32_top_inst/sha_512_core_inst/T1_reg[35]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.575    neorv32_top_inst/sha_512_core_inst/T1_reg[35]_i_13_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.689    neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_13_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.023 r  neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_13/O[1]
                         net (fo=2, routed)           0.596    12.619    neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_13_n_6
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.303    12.922 r  neorv32_top_inst/sha_512_core_inst/T1[39]_i_3/O
                         net (fo=2, routed)           0.604    13.526    neorv32_top_inst/sha_512_core_inst/T1[39]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.650 r  neorv32_top_inst/sha_512_core_inst/T1[39]_i_7/O
                         net (fo=1, routed)           0.000    13.650    neorv32_top_inst/sha_512_core_inst/T1[39]_i_7_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.048 r  neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.048    neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_1_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.162    neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  neorv32_top_inst/sha_512_core_inst/T1_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.276    neorv32_top_inst/sha_512_core_inst/T1_reg[47]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  neorv32_top_inst/sha_512_core_inst/T1_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.390    neorv32_top_inst/sha_512_core_inst/T1_reg[51]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.504 r  neorv32_top_inst/sha_512_core_inst/T1_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.504    neorv32_top_inst/sha_512_core_inst/T1_reg[55]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.618 r  neorv32_top_inst/sha_512_core_inst/T1_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.618    neorv32_top_inst/sha_512_core_inst/T1_reg[59]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.952 r  neorv32_top_inst/sha_512_core_inst/T1_reg[63]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.952    neorv32_top_inst/sha_512_core_inst/T100_in[61]
    SLICE_X51Y43         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/T1_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.455    14.827    neorv32_top_inst/sha_512_core_inst/clk_i_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/T1_reg[61]/C
                         clock pessimism              0.259    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X51Y43         FDRE (Setup_fdre_C_D)        0.062    15.112    neorv32_top_inst/sha_512_core_inst/T1_reg[61]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.952    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/sha_512_core_inst/T1_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.812ns  (logic 4.988ns (50.834%)  route 4.824ns (49.166%))
  Logic Levels:           24  (CARRY4=17 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.567     5.119    neorv32_top_inst/sha_512_core_inst/clk_i_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/Q
                         net (fo=451, routed)         1.128     6.764    neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg_n_0_[2]
    SLICE_X44Y39         MUXF7 (Prop_muxf7_S_O)       0.296     7.060 r  neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_54/O
                         net (fo=1, routed)           1.044     8.105    neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_54_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I3_O)        0.298     8.403 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_32/O
                         net (fo=1, routed)           0.493     8.895    neorv32_top_inst/sha_512_core_inst/T1[7]_i_32_n_0
    SLICE_X46Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.019 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_24/O
                         net (fo=2, routed)           0.415     9.435    neorv32_top_inst/sha_512_core_inst/W_INT[0]_0[0]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.124     9.559 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_17/O
                         net (fo=2, routed)           0.544    10.103    neorv32_top_inst/sha_512_core_inst/T1[7]_i_17_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.227 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_20/O
                         net (fo=1, routed)           0.000    10.227    neorv32_top_inst/sha_512_core_inst/T1[7]_i_20_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.777 r  neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.777    neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_13_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.891 r  neorv32_top_inst/sha_512_core_inst/T1_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.891    neorv32_top_inst/sha_512_core_inst/T1_reg[11]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.005 r  neorv32_top_inst/sha_512_core_inst/T1_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.005    neorv32_top_inst/sha_512_core_inst/T1_reg[15]_i_13_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.119 r  neorv32_top_inst/sha_512_core_inst/T1_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.119    neorv32_top_inst/sha_512_core_inst/T1_reg[19]_i_13_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.233 r  neorv32_top_inst/sha_512_core_inst/T1_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.233    neorv32_top_inst/sha_512_core_inst/T1_reg[23]_i_13_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.347 r  neorv32_top_inst/sha_512_core_inst/T1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.347    neorv32_top_inst/sha_512_core_inst/T1_reg[27]_i_13_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  neorv32_top_inst/sha_512_core_inst/T1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.461    neorv32_top_inst/sha_512_core_inst/T1_reg[31]_i_13_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  neorv32_top_inst/sha_512_core_inst/T1_reg[35]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.575    neorv32_top_inst/sha_512_core_inst/T1_reg[35]_i_13_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.689    neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_13_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.023 r  neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_13/O[1]
                         net (fo=2, routed)           0.596    12.619    neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_13_n_6
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.303    12.922 r  neorv32_top_inst/sha_512_core_inst/T1[39]_i_3/O
                         net (fo=2, routed)           0.604    13.526    neorv32_top_inst/sha_512_core_inst/T1[39]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.650 r  neorv32_top_inst/sha_512_core_inst/T1[39]_i_7/O
                         net (fo=1, routed)           0.000    13.650    neorv32_top_inst/sha_512_core_inst/T1[39]_i_7_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.048 r  neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.048    neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_1_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.162    neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  neorv32_top_inst/sha_512_core_inst/T1_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.276    neorv32_top_inst/sha_512_core_inst/T1_reg[47]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  neorv32_top_inst/sha_512_core_inst/T1_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.390    neorv32_top_inst/sha_512_core_inst/T1_reg[51]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.504 r  neorv32_top_inst/sha_512_core_inst/T1_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.504    neorv32_top_inst/sha_512_core_inst/T1_reg[55]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.618 r  neorv32_top_inst/sha_512_core_inst/T1_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.618    neorv32_top_inst/sha_512_core_inst/T1_reg[59]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.931 r  neorv32_top_inst/sha_512_core_inst/T1_reg[63]_i_2/O[3]
                         net (fo=1, routed)           0.000    14.931    neorv32_top_inst/sha_512_core_inst/T100_in[63]
    SLICE_X51Y43         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/T1_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.455    14.827    neorv32_top_inst/sha_512_core_inst/clk_i_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/T1_reg[63]/C
                         clock pessimism              0.259    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X51Y43         FDRE (Setup_fdre_C_D)        0.062    15.112    neorv32_top_inst/sha_512_core_inst/T1_reg[63]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.931    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/sha_512_core_inst/T1_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.738ns  (logic 4.914ns (50.460%)  route 4.824ns (49.540%))
  Logic Levels:           24  (CARRY4=17 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.567     5.119    neorv32_top_inst/sha_512_core_inst/clk_i_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/Q
                         net (fo=451, routed)         1.128     6.764    neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg_n_0_[2]
    SLICE_X44Y39         MUXF7 (Prop_muxf7_S_O)       0.296     7.060 r  neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_54/O
                         net (fo=1, routed)           1.044     8.105    neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_54_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I3_O)        0.298     8.403 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_32/O
                         net (fo=1, routed)           0.493     8.895    neorv32_top_inst/sha_512_core_inst/T1[7]_i_32_n_0
    SLICE_X46Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.019 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_24/O
                         net (fo=2, routed)           0.415     9.435    neorv32_top_inst/sha_512_core_inst/W_INT[0]_0[0]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.124     9.559 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_17/O
                         net (fo=2, routed)           0.544    10.103    neorv32_top_inst/sha_512_core_inst/T1[7]_i_17_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.227 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_20/O
                         net (fo=1, routed)           0.000    10.227    neorv32_top_inst/sha_512_core_inst/T1[7]_i_20_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.777 r  neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.777    neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_13_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.891 r  neorv32_top_inst/sha_512_core_inst/T1_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.891    neorv32_top_inst/sha_512_core_inst/T1_reg[11]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.005 r  neorv32_top_inst/sha_512_core_inst/T1_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.005    neorv32_top_inst/sha_512_core_inst/T1_reg[15]_i_13_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.119 r  neorv32_top_inst/sha_512_core_inst/T1_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.119    neorv32_top_inst/sha_512_core_inst/T1_reg[19]_i_13_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.233 r  neorv32_top_inst/sha_512_core_inst/T1_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.233    neorv32_top_inst/sha_512_core_inst/T1_reg[23]_i_13_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.347 r  neorv32_top_inst/sha_512_core_inst/T1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.347    neorv32_top_inst/sha_512_core_inst/T1_reg[27]_i_13_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  neorv32_top_inst/sha_512_core_inst/T1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.461    neorv32_top_inst/sha_512_core_inst/T1_reg[31]_i_13_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  neorv32_top_inst/sha_512_core_inst/T1_reg[35]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.575    neorv32_top_inst/sha_512_core_inst/T1_reg[35]_i_13_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.689    neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_13_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.023 r  neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_13/O[1]
                         net (fo=2, routed)           0.596    12.619    neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_13_n_6
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.303    12.922 r  neorv32_top_inst/sha_512_core_inst/T1[39]_i_3/O
                         net (fo=2, routed)           0.604    13.526    neorv32_top_inst/sha_512_core_inst/T1[39]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.650 r  neorv32_top_inst/sha_512_core_inst/T1[39]_i_7/O
                         net (fo=1, routed)           0.000    13.650    neorv32_top_inst/sha_512_core_inst/T1[39]_i_7_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.048 r  neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.048    neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_1_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.162    neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  neorv32_top_inst/sha_512_core_inst/T1_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.276    neorv32_top_inst/sha_512_core_inst/T1_reg[47]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  neorv32_top_inst/sha_512_core_inst/T1_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.390    neorv32_top_inst/sha_512_core_inst/T1_reg[51]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.504 r  neorv32_top_inst/sha_512_core_inst/T1_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.504    neorv32_top_inst/sha_512_core_inst/T1_reg[55]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.618 r  neorv32_top_inst/sha_512_core_inst/T1_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.618    neorv32_top_inst/sha_512_core_inst/T1_reg[59]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.857 r  neorv32_top_inst/sha_512_core_inst/T1_reg[63]_i_2/O[2]
                         net (fo=1, routed)           0.000    14.857    neorv32_top_inst/sha_512_core_inst/T100_in[62]
    SLICE_X51Y43         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/T1_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.455    14.827    neorv32_top_inst/sha_512_core_inst/clk_i_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/T1_reg[62]/C
                         clock pessimism              0.259    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X51Y43         FDRE (Setup_fdre_C_D)        0.062    15.112    neorv32_top_inst/sha_512_core_inst/T1_reg[62]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.857    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/sha_512_core_inst/T1_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.722ns  (logic 4.898ns (50.379%)  route 4.824ns (49.621%))
  Logic Levels:           24  (CARRY4=17 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.567     5.119    neorv32_top_inst/sha_512_core_inst/clk_i_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/Q
                         net (fo=451, routed)         1.128     6.764    neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg_n_0_[2]
    SLICE_X44Y39         MUXF7 (Prop_muxf7_S_O)       0.296     7.060 r  neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_54/O
                         net (fo=1, routed)           1.044     8.105    neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_54_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I3_O)        0.298     8.403 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_32/O
                         net (fo=1, routed)           0.493     8.895    neorv32_top_inst/sha_512_core_inst/T1[7]_i_32_n_0
    SLICE_X46Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.019 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_24/O
                         net (fo=2, routed)           0.415     9.435    neorv32_top_inst/sha_512_core_inst/W_INT[0]_0[0]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.124     9.559 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_17/O
                         net (fo=2, routed)           0.544    10.103    neorv32_top_inst/sha_512_core_inst/T1[7]_i_17_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.227 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_20/O
                         net (fo=1, routed)           0.000    10.227    neorv32_top_inst/sha_512_core_inst/T1[7]_i_20_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.777 r  neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.777    neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_13_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.891 r  neorv32_top_inst/sha_512_core_inst/T1_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.891    neorv32_top_inst/sha_512_core_inst/T1_reg[11]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.005 r  neorv32_top_inst/sha_512_core_inst/T1_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.005    neorv32_top_inst/sha_512_core_inst/T1_reg[15]_i_13_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.119 r  neorv32_top_inst/sha_512_core_inst/T1_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.119    neorv32_top_inst/sha_512_core_inst/T1_reg[19]_i_13_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.233 r  neorv32_top_inst/sha_512_core_inst/T1_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.233    neorv32_top_inst/sha_512_core_inst/T1_reg[23]_i_13_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.347 r  neorv32_top_inst/sha_512_core_inst/T1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.347    neorv32_top_inst/sha_512_core_inst/T1_reg[27]_i_13_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  neorv32_top_inst/sha_512_core_inst/T1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.461    neorv32_top_inst/sha_512_core_inst/T1_reg[31]_i_13_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  neorv32_top_inst/sha_512_core_inst/T1_reg[35]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.575    neorv32_top_inst/sha_512_core_inst/T1_reg[35]_i_13_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.689    neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_13_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.023 r  neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_13/O[1]
                         net (fo=2, routed)           0.596    12.619    neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_13_n_6
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.303    12.922 r  neorv32_top_inst/sha_512_core_inst/T1[39]_i_3/O
                         net (fo=2, routed)           0.604    13.526    neorv32_top_inst/sha_512_core_inst/T1[39]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.650 r  neorv32_top_inst/sha_512_core_inst/T1[39]_i_7/O
                         net (fo=1, routed)           0.000    13.650    neorv32_top_inst/sha_512_core_inst/T1[39]_i_7_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.048 r  neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.048    neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_1_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.162    neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  neorv32_top_inst/sha_512_core_inst/T1_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.276    neorv32_top_inst/sha_512_core_inst/T1_reg[47]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  neorv32_top_inst/sha_512_core_inst/T1_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.390    neorv32_top_inst/sha_512_core_inst/T1_reg[51]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.504 r  neorv32_top_inst/sha_512_core_inst/T1_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.504    neorv32_top_inst/sha_512_core_inst/T1_reg[55]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.618 r  neorv32_top_inst/sha_512_core_inst/T1_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.618    neorv32_top_inst/sha_512_core_inst/T1_reg[59]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.841 r  neorv32_top_inst/sha_512_core_inst/T1_reg[63]_i_2/O[0]
                         net (fo=1, routed)           0.000    14.841    neorv32_top_inst/sha_512_core_inst/T100_in[60]
    SLICE_X51Y43         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/T1_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.455    14.827    neorv32_top_inst/sha_512_core_inst/clk_i_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/T1_reg[60]/C
                         clock pessimism              0.259    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X51Y43         FDRE (Setup_fdre_C_D)        0.062    15.112    neorv32_top_inst/sha_512_core_inst/T1_reg[60]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.841    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/sha_512_core_inst/T1_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 4.895ns (50.363%)  route 4.824ns (49.637%))
  Logic Levels:           23  (CARRY4=16 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.567     5.119    neorv32_top_inst/sha_512_core_inst/clk_i_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/Q
                         net (fo=451, routed)         1.128     6.764    neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg_n_0_[2]
    SLICE_X44Y39         MUXF7 (Prop_muxf7_S_O)       0.296     7.060 r  neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_54/O
                         net (fo=1, routed)           1.044     8.105    neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_54_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I3_O)        0.298     8.403 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_32/O
                         net (fo=1, routed)           0.493     8.895    neorv32_top_inst/sha_512_core_inst/T1[7]_i_32_n_0
    SLICE_X46Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.019 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_24/O
                         net (fo=2, routed)           0.415     9.435    neorv32_top_inst/sha_512_core_inst/W_INT[0]_0[0]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.124     9.559 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_17/O
                         net (fo=2, routed)           0.544    10.103    neorv32_top_inst/sha_512_core_inst/T1[7]_i_17_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.227 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_20/O
                         net (fo=1, routed)           0.000    10.227    neorv32_top_inst/sha_512_core_inst/T1[7]_i_20_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.777 r  neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.777    neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_13_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.891 r  neorv32_top_inst/sha_512_core_inst/T1_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.891    neorv32_top_inst/sha_512_core_inst/T1_reg[11]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.005 r  neorv32_top_inst/sha_512_core_inst/T1_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.005    neorv32_top_inst/sha_512_core_inst/T1_reg[15]_i_13_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.119 r  neorv32_top_inst/sha_512_core_inst/T1_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.119    neorv32_top_inst/sha_512_core_inst/T1_reg[19]_i_13_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.233 r  neorv32_top_inst/sha_512_core_inst/T1_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.233    neorv32_top_inst/sha_512_core_inst/T1_reg[23]_i_13_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.347 r  neorv32_top_inst/sha_512_core_inst/T1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.347    neorv32_top_inst/sha_512_core_inst/T1_reg[27]_i_13_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  neorv32_top_inst/sha_512_core_inst/T1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.461    neorv32_top_inst/sha_512_core_inst/T1_reg[31]_i_13_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  neorv32_top_inst/sha_512_core_inst/T1_reg[35]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.575    neorv32_top_inst/sha_512_core_inst/T1_reg[35]_i_13_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.689    neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_13_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.023 r  neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_13/O[1]
                         net (fo=2, routed)           0.596    12.619    neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_13_n_6
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.303    12.922 r  neorv32_top_inst/sha_512_core_inst/T1[39]_i_3/O
                         net (fo=2, routed)           0.604    13.526    neorv32_top_inst/sha_512_core_inst/T1[39]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.650 r  neorv32_top_inst/sha_512_core_inst/T1[39]_i_7/O
                         net (fo=1, routed)           0.000    13.650    neorv32_top_inst/sha_512_core_inst/T1[39]_i_7_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.048 r  neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.048    neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_1_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.162    neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  neorv32_top_inst/sha_512_core_inst/T1_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.276    neorv32_top_inst/sha_512_core_inst/T1_reg[47]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  neorv32_top_inst/sha_512_core_inst/T1_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.390    neorv32_top_inst/sha_512_core_inst/T1_reg[51]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.504 r  neorv32_top_inst/sha_512_core_inst/T1_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.504    neorv32_top_inst/sha_512_core_inst/T1_reg[55]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.838 r  neorv32_top_inst/sha_512_core_inst/T1_reg[59]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.838    neorv32_top_inst/sha_512_core_inst/T100_in[57]
    SLICE_X51Y42         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/T1_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.454    14.826    neorv32_top_inst/sha_512_core_inst/clk_i_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/T1_reg[57]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X51Y42         FDRE (Setup_fdre_C_D)        0.062    15.111    neorv32_top_inst/sha_512_core_inst/T1_reg[57]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -14.838    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/sha_512_core_inst/T1_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.698ns  (logic 4.874ns (50.256%)  route 4.824ns (49.744%))
  Logic Levels:           23  (CARRY4=16 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.567     5.119    neorv32_top_inst/sha_512_core_inst/clk_i_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/Q
                         net (fo=451, routed)         1.128     6.764    neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg_n_0_[2]
    SLICE_X44Y39         MUXF7 (Prop_muxf7_S_O)       0.296     7.060 r  neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_54/O
                         net (fo=1, routed)           1.044     8.105    neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_54_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I3_O)        0.298     8.403 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_32/O
                         net (fo=1, routed)           0.493     8.895    neorv32_top_inst/sha_512_core_inst/T1[7]_i_32_n_0
    SLICE_X46Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.019 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_24/O
                         net (fo=2, routed)           0.415     9.435    neorv32_top_inst/sha_512_core_inst/W_INT[0]_0[0]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.124     9.559 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_17/O
                         net (fo=2, routed)           0.544    10.103    neorv32_top_inst/sha_512_core_inst/T1[7]_i_17_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.227 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_20/O
                         net (fo=1, routed)           0.000    10.227    neorv32_top_inst/sha_512_core_inst/T1[7]_i_20_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.777 r  neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.777    neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_13_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.891 r  neorv32_top_inst/sha_512_core_inst/T1_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.891    neorv32_top_inst/sha_512_core_inst/T1_reg[11]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.005 r  neorv32_top_inst/sha_512_core_inst/T1_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.005    neorv32_top_inst/sha_512_core_inst/T1_reg[15]_i_13_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.119 r  neorv32_top_inst/sha_512_core_inst/T1_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.119    neorv32_top_inst/sha_512_core_inst/T1_reg[19]_i_13_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.233 r  neorv32_top_inst/sha_512_core_inst/T1_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.233    neorv32_top_inst/sha_512_core_inst/T1_reg[23]_i_13_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.347 r  neorv32_top_inst/sha_512_core_inst/T1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.347    neorv32_top_inst/sha_512_core_inst/T1_reg[27]_i_13_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  neorv32_top_inst/sha_512_core_inst/T1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.461    neorv32_top_inst/sha_512_core_inst/T1_reg[31]_i_13_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  neorv32_top_inst/sha_512_core_inst/T1_reg[35]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.575    neorv32_top_inst/sha_512_core_inst/T1_reg[35]_i_13_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.689    neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_13_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.023 r  neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_13/O[1]
                         net (fo=2, routed)           0.596    12.619    neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_13_n_6
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.303    12.922 r  neorv32_top_inst/sha_512_core_inst/T1[39]_i_3/O
                         net (fo=2, routed)           0.604    13.526    neorv32_top_inst/sha_512_core_inst/T1[39]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.650 r  neorv32_top_inst/sha_512_core_inst/T1[39]_i_7/O
                         net (fo=1, routed)           0.000    13.650    neorv32_top_inst/sha_512_core_inst/T1[39]_i_7_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.048 r  neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.048    neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_1_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.162    neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  neorv32_top_inst/sha_512_core_inst/T1_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.276    neorv32_top_inst/sha_512_core_inst/T1_reg[47]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  neorv32_top_inst/sha_512_core_inst/T1_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.390    neorv32_top_inst/sha_512_core_inst/T1_reg[51]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.504 r  neorv32_top_inst/sha_512_core_inst/T1_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.504    neorv32_top_inst/sha_512_core_inst/T1_reg[55]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.817 r  neorv32_top_inst/sha_512_core_inst/T1_reg[59]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.817    neorv32_top_inst/sha_512_core_inst/T100_in[59]
    SLICE_X51Y42         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/T1_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.454    14.826    neorv32_top_inst/sha_512_core_inst/clk_i_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/T1_reg[59]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X51Y42         FDRE (Setup_fdre_C_D)        0.062    15.111    neorv32_top_inst/sha_512_core_inst/T1_reg[59]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -14.817    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/sha_512_core_inst/T1_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.624ns  (logic 4.800ns (49.873%)  route 4.824ns (50.127%))
  Logic Levels:           23  (CARRY4=16 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.567     5.119    neorv32_top_inst/sha_512_core_inst/clk_i_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/Q
                         net (fo=451, routed)         1.128     6.764    neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg_n_0_[2]
    SLICE_X44Y39         MUXF7 (Prop_muxf7_S_O)       0.296     7.060 r  neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_54/O
                         net (fo=1, routed)           1.044     8.105    neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_54_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I3_O)        0.298     8.403 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_32/O
                         net (fo=1, routed)           0.493     8.895    neorv32_top_inst/sha_512_core_inst/T1[7]_i_32_n_0
    SLICE_X46Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.019 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_24/O
                         net (fo=2, routed)           0.415     9.435    neorv32_top_inst/sha_512_core_inst/W_INT[0]_0[0]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.124     9.559 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_17/O
                         net (fo=2, routed)           0.544    10.103    neorv32_top_inst/sha_512_core_inst/T1[7]_i_17_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.227 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_20/O
                         net (fo=1, routed)           0.000    10.227    neorv32_top_inst/sha_512_core_inst/T1[7]_i_20_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.777 r  neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.777    neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_13_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.891 r  neorv32_top_inst/sha_512_core_inst/T1_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.891    neorv32_top_inst/sha_512_core_inst/T1_reg[11]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.005 r  neorv32_top_inst/sha_512_core_inst/T1_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.005    neorv32_top_inst/sha_512_core_inst/T1_reg[15]_i_13_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.119 r  neorv32_top_inst/sha_512_core_inst/T1_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.119    neorv32_top_inst/sha_512_core_inst/T1_reg[19]_i_13_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.233 r  neorv32_top_inst/sha_512_core_inst/T1_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.233    neorv32_top_inst/sha_512_core_inst/T1_reg[23]_i_13_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.347 r  neorv32_top_inst/sha_512_core_inst/T1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.347    neorv32_top_inst/sha_512_core_inst/T1_reg[27]_i_13_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  neorv32_top_inst/sha_512_core_inst/T1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.461    neorv32_top_inst/sha_512_core_inst/T1_reg[31]_i_13_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  neorv32_top_inst/sha_512_core_inst/T1_reg[35]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.575    neorv32_top_inst/sha_512_core_inst/T1_reg[35]_i_13_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.689    neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_13_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.023 r  neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_13/O[1]
                         net (fo=2, routed)           0.596    12.619    neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_13_n_6
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.303    12.922 r  neorv32_top_inst/sha_512_core_inst/T1[39]_i_3/O
                         net (fo=2, routed)           0.604    13.526    neorv32_top_inst/sha_512_core_inst/T1[39]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.650 r  neorv32_top_inst/sha_512_core_inst/T1[39]_i_7/O
                         net (fo=1, routed)           0.000    13.650    neorv32_top_inst/sha_512_core_inst/T1[39]_i_7_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.048 r  neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.048    neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_1_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.162    neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  neorv32_top_inst/sha_512_core_inst/T1_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.276    neorv32_top_inst/sha_512_core_inst/T1_reg[47]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  neorv32_top_inst/sha_512_core_inst/T1_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.390    neorv32_top_inst/sha_512_core_inst/T1_reg[51]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.504 r  neorv32_top_inst/sha_512_core_inst/T1_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.504    neorv32_top_inst/sha_512_core_inst/T1_reg[55]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.743 r  neorv32_top_inst/sha_512_core_inst/T1_reg[59]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.743    neorv32_top_inst/sha_512_core_inst/T100_in[58]
    SLICE_X51Y42         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/T1_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.454    14.826    neorv32_top_inst/sha_512_core_inst/clk_i_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/T1_reg[58]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X51Y42         FDRE (Setup_fdre_C_D)        0.062    15.111    neorv32_top_inst/sha_512_core_inst/T1_reg[58]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -14.743    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/sha_512_core_inst/T1_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.608ns  (logic 4.784ns (49.790%)  route 4.824ns (50.210%))
  Logic Levels:           23  (CARRY4=16 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.567     5.119    neorv32_top_inst/sha_512_core_inst/clk_i_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/Q
                         net (fo=451, routed)         1.128     6.764    neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg_n_0_[2]
    SLICE_X44Y39         MUXF7 (Prop_muxf7_S_O)       0.296     7.060 r  neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_54/O
                         net (fo=1, routed)           1.044     8.105    neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_54_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I3_O)        0.298     8.403 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_32/O
                         net (fo=1, routed)           0.493     8.895    neorv32_top_inst/sha_512_core_inst/T1[7]_i_32_n_0
    SLICE_X46Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.019 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_24/O
                         net (fo=2, routed)           0.415     9.435    neorv32_top_inst/sha_512_core_inst/W_INT[0]_0[0]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.124     9.559 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_17/O
                         net (fo=2, routed)           0.544    10.103    neorv32_top_inst/sha_512_core_inst/T1[7]_i_17_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.227 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_20/O
                         net (fo=1, routed)           0.000    10.227    neorv32_top_inst/sha_512_core_inst/T1[7]_i_20_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.777 r  neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.777    neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_13_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.891 r  neorv32_top_inst/sha_512_core_inst/T1_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.891    neorv32_top_inst/sha_512_core_inst/T1_reg[11]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.005 r  neorv32_top_inst/sha_512_core_inst/T1_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.005    neorv32_top_inst/sha_512_core_inst/T1_reg[15]_i_13_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.119 r  neorv32_top_inst/sha_512_core_inst/T1_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.119    neorv32_top_inst/sha_512_core_inst/T1_reg[19]_i_13_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.233 r  neorv32_top_inst/sha_512_core_inst/T1_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.233    neorv32_top_inst/sha_512_core_inst/T1_reg[23]_i_13_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.347 r  neorv32_top_inst/sha_512_core_inst/T1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.347    neorv32_top_inst/sha_512_core_inst/T1_reg[27]_i_13_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  neorv32_top_inst/sha_512_core_inst/T1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.461    neorv32_top_inst/sha_512_core_inst/T1_reg[31]_i_13_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  neorv32_top_inst/sha_512_core_inst/T1_reg[35]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.575    neorv32_top_inst/sha_512_core_inst/T1_reg[35]_i_13_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.689    neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_13_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.023 r  neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_13/O[1]
                         net (fo=2, routed)           0.596    12.619    neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_13_n_6
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.303    12.922 r  neorv32_top_inst/sha_512_core_inst/T1[39]_i_3/O
                         net (fo=2, routed)           0.604    13.526    neorv32_top_inst/sha_512_core_inst/T1[39]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.650 r  neorv32_top_inst/sha_512_core_inst/T1[39]_i_7/O
                         net (fo=1, routed)           0.000    13.650    neorv32_top_inst/sha_512_core_inst/T1[39]_i_7_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.048 r  neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.048    neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_1_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.162    neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  neorv32_top_inst/sha_512_core_inst/T1_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.276    neorv32_top_inst/sha_512_core_inst/T1_reg[47]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  neorv32_top_inst/sha_512_core_inst/T1_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.390    neorv32_top_inst/sha_512_core_inst/T1_reg[51]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.504 r  neorv32_top_inst/sha_512_core_inst/T1_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.504    neorv32_top_inst/sha_512_core_inst/T1_reg[55]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.727 r  neorv32_top_inst/sha_512_core_inst/T1_reg[59]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.727    neorv32_top_inst/sha_512_core_inst/T100_in[56]
    SLICE_X51Y42         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/T1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.454    14.826    neorv32_top_inst/sha_512_core_inst/clk_i_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/T1_reg[56]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X51Y42         FDRE (Setup_fdre_C_D)        0.062    15.111    neorv32_top_inst/sha_512_core_inst/T1_reg[56]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/sha_512_core_inst/T1_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.605ns  (logic 4.781ns (49.774%)  route 4.824ns (50.226%))
  Logic Levels:           22  (CARRY4=15 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.567     5.119    neorv32_top_inst/sha_512_core_inst/clk_i_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/Q
                         net (fo=451, routed)         1.128     6.764    neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg_n_0_[2]
    SLICE_X44Y39         MUXF7 (Prop_muxf7_S_O)       0.296     7.060 r  neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_54/O
                         net (fo=1, routed)           1.044     8.105    neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_54_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I3_O)        0.298     8.403 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_32/O
                         net (fo=1, routed)           0.493     8.895    neorv32_top_inst/sha_512_core_inst/T1[7]_i_32_n_0
    SLICE_X46Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.019 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_24/O
                         net (fo=2, routed)           0.415     9.435    neorv32_top_inst/sha_512_core_inst/W_INT[0]_0[0]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.124     9.559 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_17/O
                         net (fo=2, routed)           0.544    10.103    neorv32_top_inst/sha_512_core_inst/T1[7]_i_17_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.227 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_20/O
                         net (fo=1, routed)           0.000    10.227    neorv32_top_inst/sha_512_core_inst/T1[7]_i_20_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.777 r  neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.777    neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_13_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.891 r  neorv32_top_inst/sha_512_core_inst/T1_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.891    neorv32_top_inst/sha_512_core_inst/T1_reg[11]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.005 r  neorv32_top_inst/sha_512_core_inst/T1_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.005    neorv32_top_inst/sha_512_core_inst/T1_reg[15]_i_13_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.119 r  neorv32_top_inst/sha_512_core_inst/T1_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.119    neorv32_top_inst/sha_512_core_inst/T1_reg[19]_i_13_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.233 r  neorv32_top_inst/sha_512_core_inst/T1_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.233    neorv32_top_inst/sha_512_core_inst/T1_reg[23]_i_13_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.347 r  neorv32_top_inst/sha_512_core_inst/T1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.347    neorv32_top_inst/sha_512_core_inst/T1_reg[27]_i_13_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  neorv32_top_inst/sha_512_core_inst/T1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.461    neorv32_top_inst/sha_512_core_inst/T1_reg[31]_i_13_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  neorv32_top_inst/sha_512_core_inst/T1_reg[35]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.575    neorv32_top_inst/sha_512_core_inst/T1_reg[35]_i_13_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.689    neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_13_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.023 r  neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_13/O[1]
                         net (fo=2, routed)           0.596    12.619    neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_13_n_6
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.303    12.922 r  neorv32_top_inst/sha_512_core_inst/T1[39]_i_3/O
                         net (fo=2, routed)           0.604    13.526    neorv32_top_inst/sha_512_core_inst/T1[39]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.650 r  neorv32_top_inst/sha_512_core_inst/T1[39]_i_7/O
                         net (fo=1, routed)           0.000    13.650    neorv32_top_inst/sha_512_core_inst/T1[39]_i_7_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.048 r  neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.048    neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_1_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.162    neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  neorv32_top_inst/sha_512_core_inst/T1_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.276    neorv32_top_inst/sha_512_core_inst/T1_reg[47]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  neorv32_top_inst/sha_512_core_inst/T1_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.390    neorv32_top_inst/sha_512_core_inst/T1_reg[51]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.724 r  neorv32_top_inst/sha_512_core_inst/T1_reg[55]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.724    neorv32_top_inst/sha_512_core_inst/T100_in[53]
    SLICE_X51Y41         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/T1_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.454    14.826    neorv32_top_inst/sha_512_core_inst/clk_i_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/T1_reg[53]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.062    15.111    neorv32_top_inst/sha_512_core_inst/T1_reg[53]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -14.724    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/sha_512_core_inst/T1_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.584ns  (logic 4.760ns (49.664%)  route 4.824ns (50.336%))
  Logic Levels:           22  (CARRY4=15 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.567     5.119    neorv32_top_inst/sha_512_core_inst/clk_i_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg[2]/Q
                         net (fo=451, routed)         1.128     6.764    neorv32_top_inst/sha_512_core_inst/HASH_02_COUNTER_reg_n_0_[2]
    SLICE_X44Y39         MUXF7 (Prop_muxf7_S_O)       0.296     7.060 r  neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_54/O
                         net (fo=1, routed)           1.044     8.105    neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_54_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I3_O)        0.298     8.403 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_32/O
                         net (fo=1, routed)           0.493     8.895    neorv32_top_inst/sha_512_core_inst/T1[7]_i_32_n_0
    SLICE_X46Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.019 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_24/O
                         net (fo=2, routed)           0.415     9.435    neorv32_top_inst/sha_512_core_inst/W_INT[0]_0[0]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.124     9.559 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_17/O
                         net (fo=2, routed)           0.544    10.103    neorv32_top_inst/sha_512_core_inst/T1[7]_i_17_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.227 r  neorv32_top_inst/sha_512_core_inst/T1[7]_i_20/O
                         net (fo=1, routed)           0.000    10.227    neorv32_top_inst/sha_512_core_inst/T1[7]_i_20_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.777 r  neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.777    neorv32_top_inst/sha_512_core_inst/T1_reg[7]_i_13_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.891 r  neorv32_top_inst/sha_512_core_inst/T1_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.891    neorv32_top_inst/sha_512_core_inst/T1_reg[11]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.005 r  neorv32_top_inst/sha_512_core_inst/T1_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.005    neorv32_top_inst/sha_512_core_inst/T1_reg[15]_i_13_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.119 r  neorv32_top_inst/sha_512_core_inst/T1_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.119    neorv32_top_inst/sha_512_core_inst/T1_reg[19]_i_13_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.233 r  neorv32_top_inst/sha_512_core_inst/T1_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.233    neorv32_top_inst/sha_512_core_inst/T1_reg[23]_i_13_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.347 r  neorv32_top_inst/sha_512_core_inst/T1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.347    neorv32_top_inst/sha_512_core_inst/T1_reg[27]_i_13_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  neorv32_top_inst/sha_512_core_inst/T1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.461    neorv32_top_inst/sha_512_core_inst/T1_reg[31]_i_13_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  neorv32_top_inst/sha_512_core_inst/T1_reg[35]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.575    neorv32_top_inst/sha_512_core_inst/T1_reg[35]_i_13_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.689    neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_13_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.023 r  neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_13/O[1]
                         net (fo=2, routed)           0.596    12.619    neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_13_n_6
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.303    12.922 r  neorv32_top_inst/sha_512_core_inst/T1[39]_i_3/O
                         net (fo=2, routed)           0.604    13.526    neorv32_top_inst/sha_512_core_inst/T1[39]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.650 r  neorv32_top_inst/sha_512_core_inst/T1[39]_i_7/O
                         net (fo=1, routed)           0.000    13.650    neorv32_top_inst/sha_512_core_inst/T1[39]_i_7_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.048 r  neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.048    neorv32_top_inst/sha_512_core_inst/T1_reg[39]_i_1_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.162    neorv32_top_inst/sha_512_core_inst/T1_reg[43]_i_1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  neorv32_top_inst/sha_512_core_inst/T1_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.276    neorv32_top_inst/sha_512_core_inst/T1_reg[47]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  neorv32_top_inst/sha_512_core_inst/T1_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.390    neorv32_top_inst/sha_512_core_inst/T1_reg[51]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.703 r  neorv32_top_inst/sha_512_core_inst/T1_reg[55]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.703    neorv32_top_inst/sha_512_core_inst/T100_in[55]
    SLICE_X51Y41         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/T1_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.454    14.826    neorv32_top_inst/sha_512_core_inst/clk_i_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  neorv32_top_inst/sha_512_core_inst/T1_reg[55]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.062    15.111    neorv32_top_inst/sha_512_core_inst/T1_reg[55]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -14.703    
  -------------------------------------------------------------------
                         slack                                  0.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.936%)  route 0.219ns (54.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.565     1.478    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][3]/Q
                         net (fo=2, routed)           0.219     1.838    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc]__0[3]
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.045     1.883 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc][3]_i_1/O
                         net (fo=1, routed)           0.000     1.883    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc][3]_i_1_n_0
    SLICE_X39Y3          FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.834     1.992    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X39Y3          FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][3]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X39Y3          FDCE (Hold_fdce_C_D)         0.091     1.833    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][3]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_lo_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/data_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.118%)  route 0.236ns (55.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.562     1.475    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/clk_i_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_lo_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_lo_reg[23]/Q
                         net (fo=3, routed)           0.236     1.852    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_lo_reg_n_0_[23]
    SLICE_X33Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.897 r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/data_o[23]_i_1__1/O
                         net (fo=1, routed)           0.000     1.897    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/data_o[23]_i_1__1_n_0
    SLICE_X33Y15         FDRE                                         r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/data_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.828     1.986    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/clk_i_IBUF_BUFG
    SLICE_X33Y15         FDRE                                         r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/data_o_reg[23]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X33Y15         FDRE (Hold_fdre_C_D)         0.091     1.827    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/data_o_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.158%)  route 0.277ns (59.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.561     1.474    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][17]/Q
                         net (fo=2, routed)           0.277     1.893    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc]__0[17]
    SLICE_X38Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.938 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o[17]_i_1/O
                         net (fo=1, routed)           0.000     1.938    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o[17]_i_1_n_0
    SLICE_X38Y8          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.833     1.991    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[17]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.121     1.862    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/wdata_buf_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtime_hi_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.279ns (61.937%)  route 0.171ns (38.063%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.561     1.474    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/clk_i_IBUF_BUFG
    SLICE_X38Y14         FDRE                                         r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/wdata_buf_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/wdata_buf_reg[16]/Q
                         net (fo=2, routed)           0.171     1.810    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/data[16]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.045     1.855 r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtime_hi[16]_i_5/O
                         net (fo=1, routed)           0.000     1.855    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtime_hi[16]_i_5_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.925 r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtime_hi_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtime_hi_reg[16]_i_1_n_7
    SLICE_X35Y14         FDRE                                         r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtime_hi_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.828     1.986    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/clk_i_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtime_hi_reg[16]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.105     1.841    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtime_hi_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtime_lo_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.148%)  route 0.234ns (52.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.562     1.475    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/clk_i_IBUF_BUFG
    SLICE_X34Y11         FDRE                                         r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtime_lo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtime_lo_reg[11]/Q
                         net (fo=5, routed)           0.234     1.874    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/data_o_reg[31]_1[11]
    SLICE_X36Y11         LUT6 (Prop_lut6_I5_O)        0.045     1.919 r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/data_o[11]_i_1__1/O
                         net (fo=1, routed)           0.000     1.919    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/data_o[11]_i_1__1_n_0
    SLICE_X36Y11         FDRE                                         r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.832     1.990    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/clk_i_IBUF_BUFG
    SLICE_X36Y11         FDRE                                         r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/data_o_reg[11]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X36Y11         FDRE (Hold_fdre_C_D)         0.091     1.831    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.209ns (46.833%)  route 0.237ns (53.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.564     1.477    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X34Y6          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][11]/Q
                         net (fo=2, routed)           0.237     1.879    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc]__0[11]
    SLICE_X40Y5          LUT6 (Prop_lut6_I4_O)        0.045     1.924 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o[11]_i_1/O
                         net (fo=1, routed)           0.000     1.924    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o[11]_i_1_n_0
    SLICE_X40Y5          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.835     1.993    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X40Y5          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[11]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X40Y5          FDRE (Hold_fdre_C_D)         0.092     1.835    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.333%)  route 0.264ns (58.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.561     1.474    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][19]/Q
                         net (fo=2, routed)           0.264     1.879    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc]__0[19]
    SLICE_X36Y9          LUT6 (Prop_lut6_I0_O)        0.045     1.924 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o[19]_i_1/O
                         net (fo=1, routed)           0.000     1.924    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o[19]_i_1_n_0
    SLICE_X36Y9          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.833     1.991    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[19]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.092     1.833    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.231ns (48.453%)  route 0.246ns (51.547%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.565     1.478    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/clk_i_IBUF_BUFG
    SLICE_X39Y6          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[9]/Q
                         net (fo=3, routed)           0.066     1.686    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_0[9]
    SLICE_X38Y6          LUT6 (Prop_lut6_I5_O)        0.045     1.731 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][9]_i_2/O
                         net (fo=1, routed)           0.180     1.910    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][9]_i_2_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I2_O)        0.045     1.955 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][9]_i_1/O
                         net (fo=1, routed)           0.000     1.955    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][9]_i_1_n_0
    SLICE_X34Y9          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.832     1.990    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X34Y9          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][9]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X34Y9          FDRE (Hold_fdre_C_D)         0.121     1.861    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][9]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.441%)  route 0.298ns (61.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.563     1.476    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][15]/Q
                         net (fo=2, routed)           0.298     1.915    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc]__0[15]
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.045     1.960 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o[15]_i_1/O
                         net (fo=1, routed)           0.000     1.960    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o[15]_i_1_n_0
    SLICE_X38Y6          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.834     1.992    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X38Y6          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[15]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X38Y6          FDRE (Hold_fdre_C_D)         0.120     1.862    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/wdata_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtime_lo_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.227ns (46.271%)  route 0.264ns (53.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.561     1.474    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/clk_i_IBUF_BUFG
    SLICE_X35Y12         FDRE                                         r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/wdata_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/wdata_buf_reg[10]/Q
                         net (fo=2, routed)           0.264     1.866    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/data[10]
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.099     1.965 r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtime_lo[10]_i_1/O
                         net (fo=1, routed)           0.000     1.965    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/p_1_in[10]
    SLICE_X38Y13         FDRE                                         r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtime_lo_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.829     1.987    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/clk_i_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtime_lo_reg[10]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X38Y13         FDRE (Hold_fdre_C_D)         0.121     1.858    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtime_lo_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_file_ram_lh_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0   neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_file_ram_ll_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6   neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/dmem_file_hh_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y2   neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/dmem_file_hl_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y7   neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/dmem_file_lh_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y3   neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/dmem_file_ll_reg/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y32  neorv32_top_inst/sha_512_core_inst/HV_reg[7][46]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y32  neorv32_top_inst/sha_512_core_inst/HV_reg[7][48]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y32  neorv32_top_inst/sha_512_core_inst/HV_reg[7][49]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y17  neorv32_top_inst/sha_512_core_inst/HV_reg[7][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y32  neorv32_top_inst/sha_512_core_inst/HV_reg[7][50]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y32  neorv32_top_inst/sha_512_core_inst/HV_reg[7][51]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y17  neorv32_top_inst/sha_512_core_inst/HV_reg[7][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y35  neorv32_top_inst/sha_512_core_inst/HV_reg[7][60]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y35  neorv32_top_inst/sha_512_core_inst/HV_reg[7][61]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y35  neorv32_top_inst/sha_512_core_inst/HV_reg[7][62]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y6   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y3   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y18  neorv32_top_inst/sha_512_core_inst/HV_reg[7][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y31  neorv32_top_inst/sha_512_core_inst/HV_reg[7][40]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y4   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y4   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y1   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y3   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y3   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y3   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[26]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.440ns  (logic 0.642ns (8.629%)  route 6.798ns (91.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.554     5.106    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X14Y22         FDRE                                         r  neorv32_top_inst/sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  neorv32_top_inst/sys_rstn_reg/Q
                         net (fo=6, routed)           1.542     7.166    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn
    SLICE_X29Y20         LUT1 (Prop_lut1_I0_O)        0.124     7.290 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/HASH_ROUND_COUNTER[30]_i_3/O
                         net (fo=179, routed)         5.256    12.546    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[32]_0
    SLICE_X5Y17          FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.512    14.884    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X5Y17          FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][29]/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X5Y17          FDCE (Recov_fdce_C_CLR)     -0.405    14.702    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][29]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -12.546    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/clk_div_ff_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 0.642ns (8.808%)  route 6.647ns (91.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.554     5.106    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X14Y22         FDRE                                         r  neorv32_top_inst/sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  neorv32_top_inst/sys_rstn_reg/Q
                         net (fo=6, routed)           1.542     7.166    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn
    SLICE_X29Y20         LUT1 (Prop_lut1_I0_O)        0.124     7.290 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/HASH_ROUND_COUNTER[30]_i_3/O
                         net (fo=179, routed)         5.105    12.395    neorv32_top_inst/p_0_in_11
    SLICE_X7Y19          FDCE                                         f  neorv32_top_inst/clk_div_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.509    14.881    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  neorv32_top_inst/clk_div_ff_reg[1]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X7Y19          FDCE (Recov_fdce_C_CLR)     -0.405    14.699    neorv32_top_inst/clk_div_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -12.395    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/clk_div_ff_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 0.642ns (8.808%)  route 6.647ns (91.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.554     5.106    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X14Y22         FDRE                                         r  neorv32_top_inst/sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  neorv32_top_inst/sys_rstn_reg/Q
                         net (fo=6, routed)           1.542     7.166    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn
    SLICE_X29Y20         LUT1 (Prop_lut1_I0_O)        0.124     7.290 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/HASH_ROUND_COUNTER[30]_i_3/O
                         net (fo=179, routed)         5.105    12.395    neorv32_top_inst/p_0_in_11
    SLICE_X7Y19          FDCE                                         f  neorv32_top_inst/clk_div_ff_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.509    14.881    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  neorv32_top_inst/clk_div_ff_reg[6]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X7Y19          FDCE (Recov_fdce_C_CLR)     -0.405    14.699    neorv32_top_inst/clk_div_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -12.395    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/clk_div_ff_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 0.642ns (8.808%)  route 6.647ns (91.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.554     5.106    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X14Y22         FDRE                                         r  neorv32_top_inst/sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  neorv32_top_inst/sys_rstn_reg/Q
                         net (fo=6, routed)           1.542     7.166    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn
    SLICE_X29Y20         LUT1 (Prop_lut1_I0_O)        0.124     7.290 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/HASH_ROUND_COUNTER[30]_i_3/O
                         net (fo=179, routed)         5.105    12.395    neorv32_top_inst/p_0_in_11
    SLICE_X7Y19          FDCE                                         f  neorv32_top_inst/clk_div_ff_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.509    14.881    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  neorv32_top_inst/clk_div_ff_reg[9]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X7Y19          FDCE (Recov_fdce_C_CLR)     -0.405    14.699    neorv32_top_inst/clk_div_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -12.395    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/clk_div_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 0.642ns (8.808%)  route 6.647ns (91.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.554     5.106    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X14Y22         FDRE                                         r  neorv32_top_inst/sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  neorv32_top_inst/sys_rstn_reg/Q
                         net (fo=6, routed)           1.542     7.166    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn
    SLICE_X29Y20         LUT1 (Prop_lut1_I0_O)        0.124     7.290 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/HASH_ROUND_COUNTER[30]_i_3/O
                         net (fo=179, routed)         5.105    12.395    neorv32_top_inst/p_0_in_11
    SLICE_X6Y19          FDCE                                         f  neorv32_top_inst/clk_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.509    14.881    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  neorv32_top_inst/clk_div_reg[0]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X6Y19          FDCE (Recov_fdce_C_CLR)     -0.319    14.785    neorv32_top_inst/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -12.395    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/clk_div_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 0.642ns (8.808%)  route 6.647ns (91.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.554     5.106    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X14Y22         FDRE                                         r  neorv32_top_inst/sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  neorv32_top_inst/sys_rstn_reg/Q
                         net (fo=6, routed)           1.542     7.166    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn
    SLICE_X29Y20         LUT1 (Prop_lut1_I0_O)        0.124     7.290 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/HASH_ROUND_COUNTER[30]_i_3/O
                         net (fo=179, routed)         5.105    12.395    neorv32_top_inst/p_0_in_11
    SLICE_X6Y19          FDCE                                         f  neorv32_top_inst/clk_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.509    14.881    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  neorv32_top_inst/clk_div_reg[1]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X6Y19          FDCE (Recov_fdce_C_CLR)     -0.319    14.785    neorv32_top_inst/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -12.395    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/clk_div_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 0.642ns (8.808%)  route 6.647ns (91.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.554     5.106    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X14Y22         FDRE                                         r  neorv32_top_inst/sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  neorv32_top_inst/sys_rstn_reg/Q
                         net (fo=6, routed)           1.542     7.166    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn
    SLICE_X29Y20         LUT1 (Prop_lut1_I0_O)        0.124     7.290 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/HASH_ROUND_COUNTER[30]_i_3/O
                         net (fo=179, routed)         5.105    12.395    neorv32_top_inst/p_0_in_11
    SLICE_X6Y19          FDCE                                         f  neorv32_top_inst/clk_div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.509    14.881    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  neorv32_top_inst/clk_div_reg[2]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X6Y19          FDCE (Recov_fdce_C_CLR)     -0.319    14.785    neorv32_top_inst/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -12.395    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/clk_div_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 0.642ns (8.808%)  route 6.647ns (91.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.554     5.106    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X14Y22         FDRE                                         r  neorv32_top_inst/sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  neorv32_top_inst/sys_rstn_reg/Q
                         net (fo=6, routed)           1.542     7.166    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn
    SLICE_X29Y20         LUT1 (Prop_lut1_I0_O)        0.124     7.290 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/HASH_ROUND_COUNTER[30]_i_3/O
                         net (fo=179, routed)         5.105    12.395    neorv32_top_inst/p_0_in_11
    SLICE_X6Y19          FDCE                                         f  neorv32_top_inst/clk_div_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.509    14.881    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  neorv32_top_inst/clk_div_reg[3]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X6Y19          FDCE (Recov_fdce_C_CLR)     -0.319    14.785    neorv32_top_inst/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -12.395    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 0.642ns (8.935%)  route 6.543ns (91.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.554     5.106    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X14Y22         FDRE                                         r  neorv32_top_inst/sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  neorv32_top_inst/sys_rstn_reg/Q
                         net (fo=6, routed)           1.542     7.166    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn
    SLICE_X29Y20         LUT1 (Prop_lut1_I0_O)        0.124     7.290 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/HASH_ROUND_COUNTER[30]_i_3/O
                         net (fo=179, routed)         5.001    12.291    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[32]_0
    SLICE_X1Y18          FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.512    14.884    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][16]/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X1Y18          FDCE (Recov_fdce_C_CLR)     -0.405    14.702    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][16]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                  2.411    

Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 0.642ns (8.935%)  route 6.543ns (91.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.554     5.106    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X14Y22         FDRE                                         r  neorv32_top_inst/sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  neorv32_top_inst/sys_rstn_reg/Q
                         net (fo=6, routed)           1.542     7.166    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn
    SLICE_X29Y20         LUT1 (Prop_lut1_I0_O)        0.124     7.290 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/HASH_ROUND_COUNTER[30]_i_3/O
                         net (fo=179, routed)         5.001    12.291    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[32]_0
    SLICE_X1Y18          FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        1.512    14.884    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][30]/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X1Y18          FDCE (Recov_fdce_C_CLR)     -0.405    14.702    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][30]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                  2.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_gen_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg_reg[clk_sel][0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.766%)  route 0.344ns (62.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.558     1.471    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X8Y22          FDCE                                         r  neorv32_top_inst/rstn_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  neorv32_top_inst/rstn_gen_reg[3]/Q
                         net (fo=2, routed)           0.193     1.829    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/Q[0]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.874 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg[enable]_i_3/O
                         net (fo=14, routed)          0.151     2.025    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg[enable]_i_3_n_0
    SLICE_X13Y21         FDPE                                         f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg_reg[clk_sel][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.826     1.984    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/clk_i_IBUF_BUFG
    SLICE_X13Y21         FDPE                                         r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg_reg[clk_sel][0]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X13Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.410    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg_reg[clk_sel][0]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_gen_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg_reg[enforce]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.494%)  route 0.348ns (62.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.558     1.471    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X8Y22          FDCE                                         r  neorv32_top_inst/rstn_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  neorv32_top_inst/rstn_gen_reg[3]/Q
                         net (fo=2, routed)           0.193     1.829    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/Q[0]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.874 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg[enable]_i_3/O
                         net (fo=14, routed)          0.155     2.029    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg[enable]_i_3_n_0
    SLICE_X13Y22         FDCE                                         f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg_reg[enforce]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.825     1.983    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/clk_i_IBUF_BUFG
    SLICE_X13Y22         FDCE                                         r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg_reg[enforce]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X13Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg_reg[enforce]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_gen_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg_reg[reset]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.494%)  route 0.348ns (62.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.558     1.471    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X8Y22          FDCE                                         r  neorv32_top_inst/rstn_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  neorv32_top_inst/rstn_gen_reg[3]/Q
                         net (fo=2, routed)           0.193     1.829    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/Q[0]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.874 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg[enable]_i_3/O
                         net (fo=14, routed)          0.155     2.029    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg[enable]_i_3_n_0
    SLICE_X13Y22         FDCE                                         f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg_reg[reset]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.825     1.983    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/clk_i_IBUF_BUFG
    SLICE_X13Y22         FDCE                                         r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg_reg[reset]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X13Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg_reg[reset]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_gen_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rstn_sync_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.494%)  route 0.348ns (62.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.558     1.471    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X8Y22          FDCE                                         r  neorv32_top_inst/rstn_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  neorv32_top_inst/rstn_gen_reg[3]/Q
                         net (fo=2, routed)           0.193     1.829    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/Q[0]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.874 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg[enable]_i_3/O
                         net (fo=14, routed)          0.155     2.029    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg[enable]_i_3_n_0
    SLICE_X13Y22         FDPE                                         f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rstn_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.825     1.983    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/clk_i_IBUF_BUFG
    SLICE_X13Y22         FDPE                                         r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rstn_sync_reg/C
                         clock pessimism             -0.479     1.504    
    SLICE_X13Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     1.409    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rstn_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_gen_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg_reg[rcause]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.209ns (32.979%)  route 0.425ns (67.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.558     1.471    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X8Y22          FDCE                                         r  neorv32_top_inst/rstn_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  neorv32_top_inst/rstn_gen_reg[3]/Q
                         net (fo=2, routed)           0.193     1.829    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/Q[0]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.874 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg[enable]_i_3/O
                         net (fo=14, routed)          0.231     2.105    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg[enable]_i_3_n_0
    SLICE_X12Y23         FDCE                                         f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg_reg[rcause]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.823     1.981    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/clk_i_IBUF_BUFG
    SLICE_X12Y23         FDCE                                         r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg_reg[rcause]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X12Y23         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg_reg[rcause]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_gen_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.209ns (32.979%)  route 0.425ns (67.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.558     1.471    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X8Y22          FDCE                                         r  neorv32_top_inst/rstn_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  neorv32_top_inst/rstn_gen_reg[3]/Q
                         net (fo=2, routed)           0.193     1.829    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/Q[0]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.874 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg[enable]_i_3/O
                         net (fo=14, routed)          0.231     2.105    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg[enable]_i_3_n_0
    SLICE_X13Y23         FDPE                                         f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.823     1.981    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/clk_i_IBUF_BUFG
    SLICE_X13Y23         FDPE                                         r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[0]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X13Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     1.407    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_gen_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.209ns (32.979%)  route 0.425ns (67.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.558     1.471    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X8Y22          FDCE                                         r  neorv32_top_inst/rstn_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  neorv32_top_inst/rstn_gen_reg[3]/Q
                         net (fo=2, routed)           0.193     1.829    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/Q[0]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.874 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg[enable]_i_3/O
                         net (fo=14, routed)          0.231     2.105    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg[enable]_i_3_n_0
    SLICE_X13Y23         FDPE                                         f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.823     1.981    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/clk_i_IBUF_BUFG
    SLICE_X13Y23         FDPE                                         r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[1]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X13Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     1.407    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_gen_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.209ns (32.979%)  route 0.425ns (67.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.558     1.471    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X8Y22          FDCE                                         r  neorv32_top_inst/rstn_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  neorv32_top_inst/rstn_gen_reg[3]/Q
                         net (fo=2, routed)           0.193     1.829    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/Q[0]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.874 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg[enable]_i_3/O
                         net (fo=14, routed)          0.231     2.105    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg[enable]_i_3_n_0
    SLICE_X13Y23         FDPE                                         f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.823     1.981    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/clk_i_IBUF_BUFG
    SLICE_X13Y23         FDPE                                         r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[2]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X13Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     1.407    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_gen_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.209ns (32.979%)  route 0.425ns (67.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.558     1.471    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X8Y22          FDCE                                         r  neorv32_top_inst/rstn_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  neorv32_top_inst/rstn_gen_reg[3]/Q
                         net (fo=2, routed)           0.193     1.829    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/Q[0]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.874 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg[enable]_i_3/O
                         net (fo=14, routed)          0.231     2.105    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/ctrl_reg[enable]_i_3_n_0
    SLICE_X13Y23         FDPE                                         f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.823     1.981    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/clk_i_IBUF_BUFG
    SLICE_X13Y23         FDPE                                         r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X13Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     1.407    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_i_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/rstn_gen_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.707%)  route 0.462ns (71.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.585     1.498    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  neorv32_top_inst/rstn_i_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  neorv32_top_inst/rstn_i_sync2_reg/Q
                         net (fo=1, routed)           0.136     1.776    neorv32_top_inst/rstn_i_sync2
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.045     1.821 f  neorv32_top_inst/rstn_gen[3]_i_1/O
                         net (fo=4, routed)           0.326     2.146    neorv32_top_inst/rstn_gen[3]_i_1_n_0
    SLICE_X8Y22          FDCE                                         f  neorv32_top_inst/rstn_gen_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=3270, routed)        0.825     1.983    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X8Y22          FDCE                                         r  neorv32_top_inst/rstn_gen_reg[0]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X8Y22          FDCE (Remov_fdce_C_CLR)     -0.067     1.437    neorv32_top_inst/rstn_gen_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.709    





