Single-Cycle CPU Simulator (RISC-V RV32I)

- [ ] In the CPU class, update accessibility of all fns and vars (defaulted to public for now)
- [ ] Block write ops on reg x0
- [ ] Implement non-core instructions (fence, etc)
- [ ] Add PC update on exec functions