{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494423370424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494423370424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 15:36:10 2017 " "Processing started: Wed May 10 15:36:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494423370424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494423370424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494423370424 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1494423370770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multLeft-mult2 " "Found design unit 1: multLeft-mult2" {  } { { "multLeft.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/multLeft.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423371270 ""} { "Info" "ISGN_ENTITY_NAME" "1 multLeft " "Found entity 1: multLeft" {  } { { "multLeft.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/multLeft.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423371270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494423371270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfAdder-add " "Found design unit 1: halfAdder-add" {  } { { "halfAdder.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/halfAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423371270 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfAdder.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/halfAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423371270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494423371270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and2ab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and2ab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and2ab-basic " "Found design unit 1: and2ab-basic" {  } { { "and2ab.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/and2ab.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423371270 ""} { "Info" "ISGN_ENTITY_NAME" "1 and2ab " "Found entity 1: and2ab" {  } { { "and2ab.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/and2ab.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423371270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494423371270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 12 6 " "Found 12 design units, including 6 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-mult4 " "Found design unit 1: test-mult4" {  } { { "test.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423371286 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mult_cell-mult2 " "Found design unit 2: mult_cell-mult2" {  } { { "test.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423371286 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fullAdder-add " "Found design unit 3: fullAdder-add" {  } { { "test.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423371286 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 shift_register-shiftRight " "Found design unit 4: shift_register-shiftRight" {  } { { "test.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423371286 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 shiftB-shift " "Found design unit 5: shiftB-shift" {  } { { "test.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 172 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423371286 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 dflipflop-flip " "Found design unit 6: dflipflop-flip" {  } { { "test.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 209 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423371286 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423371286 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult_cell " "Found entity 2: mult_cell" {  } { { "test.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423371286 ""} { "Info" "ISGN_ENTITY_NAME" "3 fullAdder " "Found entity 3: fullAdder" {  } { { "test.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423371286 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_register " "Found entity 4: shift_register" {  } { { "test.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423371286 ""} { "Info" "ISGN_ENTITY_NAME" "5 shiftB " "Found entity 5: shiftB" {  } { { "test.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423371286 ""} { "Info" "ISGN_ENTITY_NAME" "6 dflipflop " "Found entity 6: dflipflop" {  } { { "test.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423371286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494423371286 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494423371317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mult_cell mult_cell:leftMostCell A:mult2 " "Elaborating entity \"mult_cell\" using architecture \"A:mult2\" for hierarchy \"mult_cell:leftMostCell\"" {  } { { "test.vhd" "leftMostCell" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494423371333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dflipflop mult_cell:leftMostCell\|dflipflop:flipflopB A:flip " "Elaborating entity \"dflipflop\" using architecture \"A:flip\" for hierarchy \"mult_cell:leftMostCell\|dflipflop:flipflopB\"" {  } { { "test.vhd" "flipflopB" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 70 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494423371349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fullAdder mult_cell:leftMostCell\|fullAdder:fullAdder1 A:add " "Elaborating entity \"fullAdder\" using architecture \"A:add\" for hierarchy \"mult_cell:leftMostCell\|fullAdder:fullAdder1\"" {  } { { "test.vhd" "fullAdder1" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 92 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494423371395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "shiftB shiftB:BFF0 A:shift " "Elaborating entity \"shiftB\" using architecture \"A:shift\" for hierarchy \"shiftB:BFF0\"" {  } { { "test.vhd" "BFF0" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 36 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494423371411 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Ltemp test.vhd(173) " "VHDL Signal Declaration warning at test.vhd(173): used explicit default value for signal \"Ltemp\" because signal was never assigned a value" {  } { { "test.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 173 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1494423371411 "|test|shiftB:BFF0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "shift_register shift_register:RES0 A:shiftright " "Elaborating entity \"shift_register\" using architecture \"A:shiftright\" for hierarchy \"shift_register:RES0\"" {  } { { "test.vhd" "RES0" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494423371569 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1494423372132 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1494423372555 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494423372555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1494423372618 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1494423372618 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1494423372618 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1494423372618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494423372696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 15:36:12 2017 " "Processing ended: Wed May 10 15:36:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494423372696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494423372696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494423372696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494423372696 ""}
