
HB25Tester.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000010dc  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  000810dc  000810dc  000090dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000568  20070000  000810e4  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000008c  20070568  0008164c  00010568  2**2
                  ALLOC
  4 .stack        00002004  200705f4  000816d8  00010568  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00010568  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010591  2**0
                  CONTENTS, READONLY
  7 .debug_info   00004f78  00000000  00000000  000105ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000ff4  00000000  00000000  00015564  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000004b0  00000000  00000000  00016558  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000428  00000000  00000000  00016a08  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000156e2  00000000  00000000  00016e30  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00007ce2  00000000  00000000  0002c512  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00060f21  00000000  00000000  000341f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000af0  00000000  00000000  00095118  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00001e69  00000000  00000000  00095c08  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	200725f8 	.word	0x200725f8
   80004:	00080631 	.word	0x00080631
   80008:	0008062d 	.word	0x0008062d
   8000c:	0008062d 	.word	0x0008062d
   80010:	0008062d 	.word	0x0008062d
   80014:	0008062d 	.word	0x0008062d
   80018:	0008062d 	.word	0x0008062d
	...
   8002c:	0008062d 	.word	0x0008062d
   80030:	0008062d 	.word	0x0008062d
   80034:	00000000 	.word	0x00000000
   80038:	0008062d 	.word	0x0008062d
   8003c:	0008062d 	.word	0x0008062d
   80040:	0008062d 	.word	0x0008062d
   80044:	0008062d 	.word	0x0008062d
   80048:	0008062d 	.word	0x0008062d
   8004c:	0008062d 	.word	0x0008062d
   80050:	0008062d 	.word	0x0008062d
   80054:	0008062d 	.word	0x0008062d
   80058:	0008062d 	.word	0x0008062d
   8005c:	0008062d 	.word	0x0008062d
   80060:	0008062d 	.word	0x0008062d
   80064:	0008062d 	.word	0x0008062d
   80068:	00000000 	.word	0x00000000
   8006c:	0008049d 	.word	0x0008049d
   80070:	000804b1 	.word	0x000804b1
   80074:	000804c5 	.word	0x000804c5
   80078:	000804d9 	.word	0x000804d9
	...
   80084:	0008062d 	.word	0x0008062d
   80088:	0008062d 	.word	0x0008062d
   8008c:	0008062d 	.word	0x0008062d
   80090:	0008062d 	.word	0x0008062d
   80094:	0008062d 	.word	0x0008062d
   80098:	0008062d 	.word	0x0008062d
   8009c:	0008062d 	.word	0x0008062d
   800a0:	0008062d 	.word	0x0008062d
   800a4:	00000000 	.word	0x00000000
   800a8:	0008062d 	.word	0x0008062d
   800ac:	0008062d 	.word	0x0008062d
   800b0:	0008062d 	.word	0x0008062d
   800b4:	0008062d 	.word	0x0008062d
   800b8:	0008062d 	.word	0x0008062d
   800bc:	0008062d 	.word	0x0008062d
   800c0:	0008062d 	.word	0x0008062d
   800c4:	0008062d 	.word	0x0008062d
   800c8:	0008062d 	.word	0x0008062d
   800cc:	0008062d 	.word	0x0008062d
   800d0:	0008062d 	.word	0x0008062d
   800d4:	0008062d 	.word	0x0008062d
   800d8:	0008062d 	.word	0x0008062d
   800dc:	0008062d 	.word	0x0008062d
   800e0:	0008062d 	.word	0x0008062d
   800e4:	0008062d 	.word	0x0008062d
   800e8:	0008062d 	.word	0x0008062d
   800ec:	0008062d 	.word	0x0008062d
   800f0:	0008062d 	.word	0x0008062d

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070568 	.word	0x20070568
   80110:	00000000 	.word	0x00000000
   80114:	000810e4 	.word	0x000810e4

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	000810e4 	.word	0x000810e4
   8013c:	2007056c 	.word	0x2007056c
   80140:	000810e4 	.word	0x000810e4
   80144:	00000000 	.word	0x00000000

00080148 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80148:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8014a:	480e      	ldr	r0, [pc, #56]	; (80184 <sysclk_init+0x3c>)
   8014c:	4b0e      	ldr	r3, [pc, #56]	; (80188 <sysclk_init+0x40>)
   8014e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80150:	2000      	movs	r0, #0
   80152:	213e      	movs	r1, #62	; 0x3e
   80154:	4b0d      	ldr	r3, [pc, #52]	; (8018c <sysclk_init+0x44>)
   80156:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80158:	4c0d      	ldr	r4, [pc, #52]	; (80190 <sysclk_init+0x48>)
   8015a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   8015c:	2800      	cmp	r0, #0
   8015e:	d0fc      	beq.n	8015a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80160:	4b0c      	ldr	r3, [pc, #48]	; (80194 <sysclk_init+0x4c>)
   80162:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80164:	4a0c      	ldr	r2, [pc, #48]	; (80198 <sysclk_init+0x50>)
   80166:	4b0d      	ldr	r3, [pc, #52]	; (8019c <sysclk_init+0x54>)
   80168:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8016a:	4c0d      	ldr	r4, [pc, #52]	; (801a0 <sysclk_init+0x58>)
   8016c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8016e:	2800      	cmp	r0, #0
   80170:	d0fc      	beq.n	8016c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80172:	2010      	movs	r0, #16
   80174:	4b0b      	ldr	r3, [pc, #44]	; (801a4 <sysclk_init+0x5c>)
   80176:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80178:	4b0b      	ldr	r3, [pc, #44]	; (801a8 <sysclk_init+0x60>)
   8017a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8017c:	4801      	ldr	r0, [pc, #4]	; (80184 <sysclk_init+0x3c>)
   8017e:	4b02      	ldr	r3, [pc, #8]	; (80188 <sysclk_init+0x40>)
   80180:	4798      	blx	r3
   80182:	bd10      	pop	{r4, pc}
   80184:	0501bd00 	.word	0x0501bd00
   80188:	200700b1 	.word	0x200700b1
   8018c:	00080551 	.word	0x00080551
   80190:	000805a5 	.word	0x000805a5
   80194:	000805b5 	.word	0x000805b5
   80198:	200d3f01 	.word	0x200d3f01
   8019c:	400e0600 	.word	0x400e0600
   801a0:	000805c5 	.word	0x000805c5
   801a4:	000804ed 	.word	0x000804ed
   801a8:	000806e1 	.word	0x000806e1

000801ac <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   801ac:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   801ae:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   801b2:	4b16      	ldr	r3, [pc, #88]	; (8020c <board_init+0x60>)
   801b4:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   801b6:	200b      	movs	r0, #11
   801b8:	4c15      	ldr	r4, [pc, #84]	; (80210 <board_init+0x64>)
   801ba:	47a0      	blx	r4
   801bc:	200c      	movs	r0, #12
   801be:	47a0      	blx	r4
   801c0:	200d      	movs	r0, #13
   801c2:	47a0      	blx	r4
   801c4:	200e      	movs	r0, #14
   801c6:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   801c8:	203b      	movs	r0, #59	; 0x3b
   801ca:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   801ce:	4c11      	ldr	r4, [pc, #68]	; (80214 <board_init+0x68>)
   801d0:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   801d2:	2055      	movs	r0, #85	; 0x55
   801d4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   801d8:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   801da:	2056      	movs	r0, #86	; 0x56
   801dc:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   801e0:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   801e2:	2068      	movs	r0, #104	; 0x68
   801e4:	490c      	ldr	r1, [pc, #48]	; (80218 <board_init+0x6c>)
   801e6:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   801e8:	205c      	movs	r0, #92	; 0x5c
   801ea:	490c      	ldr	r1, [pc, #48]	; (8021c <board_init+0x70>)
   801ec:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   801ee:	480c      	ldr	r0, [pc, #48]	; (80220 <board_init+0x74>)
   801f0:	f44f 7140 	mov.w	r1, #768	; 0x300
   801f4:	4a0b      	ldr	r2, [pc, #44]	; (80224 <board_init+0x78>)
   801f6:	4b0c      	ldr	r3, [pc, #48]	; (80228 <board_init+0x7c>)
   801f8:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   801fa:	202b      	movs	r0, #43	; 0x2b
   801fc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80200:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   80202:	202a      	movs	r0, #42	; 0x2a
   80204:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80208:	47a0      	blx	r4
   8020a:	bd10      	pop	{r4, pc}
   8020c:	400e1a50 	.word	0x400e1a50
   80210:	000805d5 	.word	0x000805d5
   80214:	000802d1 	.word	0x000802d1
   80218:	28000079 	.word	0x28000079
   8021c:	28000001 	.word	0x28000001
   80220:	400e0e00 	.word	0x400e0e00
   80224:	08000001 	.word	0x08000001
   80228:	000803a5 	.word	0x000803a5

0008022c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   8022c:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   8022e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80232:	d016      	beq.n	80262 <pio_set_peripheral+0x36>
   80234:	d804      	bhi.n	80240 <pio_set_peripheral+0x14>
   80236:	b1c1      	cbz	r1, 8026a <pio_set_peripheral+0x3e>
   80238:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   8023c:	d00a      	beq.n	80254 <pio_set_peripheral+0x28>
   8023e:	e013      	b.n	80268 <pio_set_peripheral+0x3c>
   80240:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80244:	d011      	beq.n	8026a <pio_set_peripheral+0x3e>
   80246:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   8024a:	d00e      	beq.n	8026a <pio_set_peripheral+0x3e>
   8024c:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80250:	d10a      	bne.n	80268 <pio_set_peripheral+0x3c>
   80252:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80254:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80256:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80258:	400b      	ands	r3, r1
   8025a:	ea23 0302 	bic.w	r3, r3, r2
   8025e:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80260:	e002      	b.n	80268 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80262:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80264:	4313      	orrs	r3, r2
   80266:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80268:	6042      	str	r2, [r0, #4]
   8026a:	4770      	bx	lr

0008026c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8026c:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8026e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80272:	bf14      	ite	ne
   80274:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80276:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80278:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   8027c:	bf14      	ite	ne
   8027e:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80280:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80282:	f012 0f02 	tst.w	r2, #2
   80286:	d002      	beq.n	8028e <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80288:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   8028c:	e004      	b.n	80298 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   8028e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80292:	bf18      	it	ne
   80294:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80298:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8029a:	6001      	str	r1, [r0, #0]
   8029c:	4770      	bx	lr
   8029e:	bf00      	nop

000802a0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   802a0:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   802a2:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   802a4:	9c01      	ldr	r4, [sp, #4]
   802a6:	b10c      	cbz	r4, 802ac <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   802a8:	6641      	str	r1, [r0, #100]	; 0x64
   802aa:	e000      	b.n	802ae <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   802ac:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   802ae:	b10b      	cbz	r3, 802b4 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   802b0:	6501      	str	r1, [r0, #80]	; 0x50
   802b2:	e000      	b.n	802b6 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   802b4:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   802b6:	b10a      	cbz	r2, 802bc <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   802b8:	6301      	str	r1, [r0, #48]	; 0x30
   802ba:	e000      	b.n	802be <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   802bc:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   802be:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   802c0:	6001      	str	r1, [r0, #0]
}
   802c2:	f85d 4b04 	ldr.w	r4, [sp], #4
   802c6:	4770      	bx	lr

000802c8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   802c8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   802ca:	4770      	bx	lr

000802cc <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   802cc:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   802ce:	4770      	bx	lr

000802d0 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   802d0:	b570      	push	{r4, r5, r6, lr}
   802d2:	b082      	sub	sp, #8
   802d4:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   802d6:	0944      	lsrs	r4, r0, #5
   802d8:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   802dc:	f204 7407 	addw	r4, r4, #1799	; 0x707
   802e0:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   802e2:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   802e6:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   802ea:	d030      	beq.n	8034e <pio_configure_pin+0x7e>
   802ec:	d806      	bhi.n	802fc <pio_configure_pin+0x2c>
   802ee:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   802f2:	d00a      	beq.n	8030a <pio_configure_pin+0x3a>
   802f4:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   802f8:	d018      	beq.n	8032c <pio_configure_pin+0x5c>
   802fa:	e049      	b.n	80390 <pio_configure_pin+0xc0>
   802fc:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80300:	d030      	beq.n	80364 <pio_configure_pin+0x94>
   80302:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80306:	d02d      	beq.n	80364 <pio_configure_pin+0x94>
   80308:	e042      	b.n	80390 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8030a:	f000 001f 	and.w	r0, r0, #31
   8030e:	2401      	movs	r4, #1
   80310:	4084      	lsls	r4, r0
   80312:	4630      	mov	r0, r6
   80314:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80318:	4622      	mov	r2, r4
   8031a:	4b1f      	ldr	r3, [pc, #124]	; (80398 <pio_configure_pin+0xc8>)
   8031c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8031e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80322:	bf14      	ite	ne
   80324:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80326:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80328:	2001      	movs	r0, #1
   8032a:	e032      	b.n	80392 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   8032c:	f000 001f 	and.w	r0, r0, #31
   80330:	2401      	movs	r4, #1
   80332:	4084      	lsls	r4, r0
   80334:	4630      	mov	r0, r6
   80336:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8033a:	4622      	mov	r2, r4
   8033c:	4b16      	ldr	r3, [pc, #88]	; (80398 <pio_configure_pin+0xc8>)
   8033e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80340:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80344:	bf14      	ite	ne
   80346:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80348:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8034a:	2001      	movs	r0, #1
   8034c:	e021      	b.n	80392 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   8034e:	f000 011f 	and.w	r1, r0, #31
   80352:	2401      	movs	r4, #1
   80354:	4630      	mov	r0, r6
   80356:	fa04 f101 	lsl.w	r1, r4, r1
   8035a:	462a      	mov	r2, r5
   8035c:	4b0f      	ldr	r3, [pc, #60]	; (8039c <pio_configure_pin+0xcc>)
   8035e:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80360:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80362:	e016      	b.n	80392 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80364:	f000 011f 	and.w	r1, r0, #31
   80368:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8036a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8036e:	ea05 0304 	and.w	r3, r5, r4
   80372:	9300      	str	r3, [sp, #0]
   80374:	4630      	mov	r0, r6
   80376:	fa04 f101 	lsl.w	r1, r4, r1
   8037a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8037e:	bf14      	ite	ne
   80380:	2200      	movne	r2, #0
   80382:	2201      	moveq	r2, #1
   80384:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80388:	4d05      	ldr	r5, [pc, #20]	; (803a0 <pio_configure_pin+0xd0>)
   8038a:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   8038c:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   8038e:	e000      	b.n	80392 <pio_configure_pin+0xc2>

	default:
		return 0;
   80390:	2000      	movs	r0, #0
	}

	return 1;
}
   80392:	b002      	add	sp, #8
   80394:	bd70      	pop	{r4, r5, r6, pc}
   80396:	bf00      	nop
   80398:	0008022d 	.word	0x0008022d
   8039c:	0008026d 	.word	0x0008026d
   803a0:	000802a1 	.word	0x000802a1

000803a4 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   803a4:	b5f0      	push	{r4, r5, r6, r7, lr}
   803a6:	b083      	sub	sp, #12
   803a8:	4607      	mov	r7, r0
   803aa:	460e      	mov	r6, r1
   803ac:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   803ae:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   803b2:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   803b6:	d026      	beq.n	80406 <pio_configure_pin_group+0x62>
   803b8:	d806      	bhi.n	803c8 <pio_configure_pin_group+0x24>
   803ba:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   803be:	d00a      	beq.n	803d6 <pio_configure_pin_group+0x32>
   803c0:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   803c4:	d013      	beq.n	803ee <pio_configure_pin_group+0x4a>
   803c6:	e034      	b.n	80432 <pio_configure_pin_group+0x8e>
   803c8:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   803cc:	d01f      	beq.n	8040e <pio_configure_pin_group+0x6a>
   803ce:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   803d2:	d01c      	beq.n	8040e <pio_configure_pin_group+0x6a>
   803d4:	e02d      	b.n	80432 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   803d6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   803da:	4632      	mov	r2, r6
   803dc:	4b16      	ldr	r3, [pc, #88]	; (80438 <pio_configure_pin_group+0x94>)
   803de:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   803e0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   803e4:	bf14      	ite	ne
   803e6:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   803e8:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   803ea:	2001      	movs	r0, #1
   803ec:	e022      	b.n	80434 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   803ee:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   803f2:	4632      	mov	r2, r6
   803f4:	4b10      	ldr	r3, [pc, #64]	; (80438 <pio_configure_pin_group+0x94>)
   803f6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   803f8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   803fc:	bf14      	ite	ne
   803fe:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80400:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80402:	2001      	movs	r0, #1
   80404:	e016      	b.n	80434 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   80406:	4b0d      	ldr	r3, [pc, #52]	; (8043c <pio_configure_pin_group+0x98>)
   80408:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8040a:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   8040c:	e012      	b.n	80434 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8040e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80412:	f005 0301 	and.w	r3, r5, #1
   80416:	9300      	str	r3, [sp, #0]
   80418:	4638      	mov	r0, r7
   8041a:	4631      	mov	r1, r6
   8041c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80420:	bf14      	ite	ne
   80422:	2200      	movne	r2, #0
   80424:	2201      	moveq	r2, #1
   80426:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8042a:	4c05      	ldr	r4, [pc, #20]	; (80440 <pio_configure_pin_group+0x9c>)
   8042c:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   8042e:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80430:	e000      	b.n	80434 <pio_configure_pin_group+0x90>

	default:
		return 0;
   80432:	2000      	movs	r0, #0
	}

	return 1;
}
   80434:	b003      	add	sp, #12
   80436:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80438:	0008022d 	.word	0x0008022d
   8043c:	0008026d 	.word	0x0008026d
   80440:	000802a1 	.word	0x000802a1

00080444 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80448:	4604      	mov	r4, r0
   8044a:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   8044c:	4b10      	ldr	r3, [pc, #64]	; (80490 <pio_handler_process+0x4c>)
   8044e:	4798      	blx	r3
   80450:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80452:	4620      	mov	r0, r4
   80454:	4b0f      	ldr	r3, [pc, #60]	; (80494 <pio_handler_process+0x50>)
   80456:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80458:	4005      	ands	r5, r0
   8045a:	d017      	beq.n	8048c <pio_handler_process+0x48>
   8045c:	4f0e      	ldr	r7, [pc, #56]	; (80498 <pio_handler_process+0x54>)
   8045e:	f107 040c 	add.w	r4, r7, #12
   80462:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80464:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80468:	42b3      	cmp	r3, r6
   8046a:	d10a      	bne.n	80482 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   8046c:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80470:	4229      	tst	r1, r5
   80472:	d006      	beq.n	80482 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80474:	6823      	ldr	r3, [r4, #0]
   80476:	4630      	mov	r0, r6
   80478:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   8047a:	f854 3c08 	ldr.w	r3, [r4, #-8]
   8047e:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80482:	42bc      	cmp	r4, r7
   80484:	d002      	beq.n	8048c <pio_handler_process+0x48>
   80486:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80488:	2d00      	cmp	r5, #0
   8048a:	d1eb      	bne.n	80464 <pio_handler_process+0x20>
   8048c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80490:	000802c9 	.word	0x000802c9
   80494:	000802cd 	.word	0x000802cd
   80498:	20070584 	.word	0x20070584

0008049c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   8049c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   8049e:	4802      	ldr	r0, [pc, #8]	; (804a8 <PIOA_Handler+0xc>)
   804a0:	210b      	movs	r1, #11
   804a2:	4b02      	ldr	r3, [pc, #8]	; (804ac <PIOA_Handler+0x10>)
   804a4:	4798      	blx	r3
   804a6:	bd08      	pop	{r3, pc}
   804a8:	400e0e00 	.word	0x400e0e00
   804ac:	00080445 	.word	0x00080445

000804b0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   804b0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   804b2:	4802      	ldr	r0, [pc, #8]	; (804bc <PIOB_Handler+0xc>)
   804b4:	210c      	movs	r1, #12
   804b6:	4b02      	ldr	r3, [pc, #8]	; (804c0 <PIOB_Handler+0x10>)
   804b8:	4798      	blx	r3
   804ba:	bd08      	pop	{r3, pc}
   804bc:	400e1000 	.word	0x400e1000
   804c0:	00080445 	.word	0x00080445

000804c4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   804c4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   804c6:	4802      	ldr	r0, [pc, #8]	; (804d0 <PIOC_Handler+0xc>)
   804c8:	210d      	movs	r1, #13
   804ca:	4b02      	ldr	r3, [pc, #8]	; (804d4 <PIOC_Handler+0x10>)
   804cc:	4798      	blx	r3
   804ce:	bd08      	pop	{r3, pc}
   804d0:	400e1200 	.word	0x400e1200
   804d4:	00080445 	.word	0x00080445

000804d8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   804d8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   804da:	4802      	ldr	r0, [pc, #8]	; (804e4 <PIOD_Handler+0xc>)
   804dc:	210e      	movs	r1, #14
   804de:	4b02      	ldr	r3, [pc, #8]	; (804e8 <PIOD_Handler+0x10>)
   804e0:	4798      	blx	r3
   804e2:	bd08      	pop	{r3, pc}
   804e4:	400e1400 	.word	0x400e1400
   804e8:	00080445 	.word	0x00080445

000804ec <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   804ec:	4b17      	ldr	r3, [pc, #92]	; (8054c <pmc_switch_mck_to_pllack+0x60>)
   804ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   804f0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   804f4:	4310      	orrs	r0, r2
   804f6:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   804f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804fa:	f013 0f08 	tst.w	r3, #8
   804fe:	d109      	bne.n	80514 <pmc_switch_mck_to_pllack+0x28>
   80500:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80504:	4911      	ldr	r1, [pc, #68]	; (8054c <pmc_switch_mck_to_pllack+0x60>)
   80506:	e001      	b.n	8050c <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80508:	3b01      	subs	r3, #1
   8050a:	d019      	beq.n	80540 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8050c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8050e:	f012 0f08 	tst.w	r2, #8
   80512:	d0f9      	beq.n	80508 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80514:	4b0d      	ldr	r3, [pc, #52]	; (8054c <pmc_switch_mck_to_pllack+0x60>)
   80516:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80518:	f022 0203 	bic.w	r2, r2, #3
   8051c:	f042 0202 	orr.w	r2, r2, #2
   80520:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80522:	6e98      	ldr	r0, [r3, #104]	; 0x68
   80524:	f010 0008 	ands.w	r0, r0, #8
   80528:	d10c      	bne.n	80544 <pmc_switch_mck_to_pllack+0x58>
   8052a:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8052e:	4907      	ldr	r1, [pc, #28]	; (8054c <pmc_switch_mck_to_pllack+0x60>)
   80530:	e001      	b.n	80536 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80532:	3b01      	subs	r3, #1
   80534:	d008      	beq.n	80548 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80536:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80538:	f012 0f08 	tst.w	r2, #8
   8053c:	d0f9      	beq.n	80532 <pmc_switch_mck_to_pllack+0x46>
   8053e:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80540:	2001      	movs	r0, #1
   80542:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80544:	2000      	movs	r0, #0
   80546:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80548:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   8054a:	4770      	bx	lr
   8054c:	400e0600 	.word	0x400e0600

00080550 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80550:	b138      	cbz	r0, 80562 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80552:	4911      	ldr	r1, [pc, #68]	; (80598 <pmc_switch_mainck_to_xtal+0x48>)
   80554:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80556:	4a11      	ldr	r2, [pc, #68]	; (8059c <pmc_switch_mainck_to_xtal+0x4c>)
   80558:	401a      	ands	r2, r3
   8055a:	4b11      	ldr	r3, [pc, #68]	; (805a0 <pmc_switch_mainck_to_xtal+0x50>)
   8055c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8055e:	620b      	str	r3, [r1, #32]
   80560:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80562:	4a0d      	ldr	r2, [pc, #52]	; (80598 <pmc_switch_mainck_to_xtal+0x48>)
   80564:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80566:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8056a:	f023 0303 	bic.w	r3, r3, #3
   8056e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80572:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80576:	0209      	lsls	r1, r1, #8
   80578:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8057a:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8057c:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   8057e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80580:	f013 0f01 	tst.w	r3, #1
   80584:	d0fb      	beq.n	8057e <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80586:	4a04      	ldr	r2, [pc, #16]	; (80598 <pmc_switch_mainck_to_xtal+0x48>)
   80588:	6a13      	ldr	r3, [r2, #32]
   8058a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   8058e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80592:	6213      	str	r3, [r2, #32]
   80594:	4770      	bx	lr
   80596:	bf00      	nop
   80598:	400e0600 	.word	0x400e0600
   8059c:	fec8fffc 	.word	0xfec8fffc
   805a0:	01370002 	.word	0x01370002

000805a4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   805a4:	4b02      	ldr	r3, [pc, #8]	; (805b0 <pmc_osc_is_ready_mainck+0xc>)
   805a6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   805a8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   805ac:	4770      	bx	lr
   805ae:	bf00      	nop
   805b0:	400e0600 	.word	0x400e0600

000805b4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   805b4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   805b8:	4b01      	ldr	r3, [pc, #4]	; (805c0 <pmc_disable_pllack+0xc>)
   805ba:	629a      	str	r2, [r3, #40]	; 0x28
   805bc:	4770      	bx	lr
   805be:	bf00      	nop
   805c0:	400e0600 	.word	0x400e0600

000805c4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   805c4:	4b02      	ldr	r3, [pc, #8]	; (805d0 <pmc_is_locked_pllack+0xc>)
   805c6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   805c8:	f000 0002 	and.w	r0, r0, #2
   805cc:	4770      	bx	lr
   805ce:	bf00      	nop
   805d0:	400e0600 	.word	0x400e0600

000805d4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   805d4:	282c      	cmp	r0, #44	; 0x2c
   805d6:	d820      	bhi.n	8061a <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   805d8:	281f      	cmp	r0, #31
   805da:	d80d      	bhi.n	805f8 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   805dc:	4b12      	ldr	r3, [pc, #72]	; (80628 <pmc_enable_periph_clk+0x54>)
   805de:	699a      	ldr	r2, [r3, #24]
   805e0:	2301      	movs	r3, #1
   805e2:	4083      	lsls	r3, r0
   805e4:	401a      	ands	r2, r3
   805e6:	4293      	cmp	r3, r2
   805e8:	d019      	beq.n	8061e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   805ea:	2301      	movs	r3, #1
   805ec:	fa03 f000 	lsl.w	r0, r3, r0
   805f0:	4b0d      	ldr	r3, [pc, #52]	; (80628 <pmc_enable_periph_clk+0x54>)
   805f2:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   805f4:	2000      	movs	r0, #0
   805f6:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   805f8:	4b0b      	ldr	r3, [pc, #44]	; (80628 <pmc_enable_periph_clk+0x54>)
   805fa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   805fe:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80600:	2301      	movs	r3, #1
   80602:	4083      	lsls	r3, r0
   80604:	401a      	ands	r2, r3
   80606:	4293      	cmp	r3, r2
   80608:	d00b      	beq.n	80622 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   8060a:	2301      	movs	r3, #1
   8060c:	fa03 f000 	lsl.w	r0, r3, r0
   80610:	4b05      	ldr	r3, [pc, #20]	; (80628 <pmc_enable_periph_clk+0x54>)
   80612:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80616:	2000      	movs	r0, #0
   80618:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   8061a:	2001      	movs	r0, #1
   8061c:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8061e:	2000      	movs	r0, #0
   80620:	4770      	bx	lr
   80622:	2000      	movs	r0, #0
}
   80624:	4770      	bx	lr
   80626:	bf00      	nop
   80628:	400e0600 	.word	0x400e0600

0008062c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   8062c:	e7fe      	b.n	8062c <Dummy_Handler>
   8062e:	bf00      	nop

00080630 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80630:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80632:	4b1e      	ldr	r3, [pc, #120]	; (806ac <Reset_Handler+0x7c>)
   80634:	4a1e      	ldr	r2, [pc, #120]	; (806b0 <Reset_Handler+0x80>)
   80636:	429a      	cmp	r2, r3
   80638:	d003      	beq.n	80642 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   8063a:	4b1e      	ldr	r3, [pc, #120]	; (806b4 <Reset_Handler+0x84>)
   8063c:	4a1b      	ldr	r2, [pc, #108]	; (806ac <Reset_Handler+0x7c>)
   8063e:	429a      	cmp	r2, r3
   80640:	d304      	bcc.n	8064c <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80642:	4b1d      	ldr	r3, [pc, #116]	; (806b8 <Reset_Handler+0x88>)
   80644:	4a1d      	ldr	r2, [pc, #116]	; (806bc <Reset_Handler+0x8c>)
   80646:	429a      	cmp	r2, r3
   80648:	d30f      	bcc.n	8066a <Reset_Handler+0x3a>
   8064a:	e01a      	b.n	80682 <Reset_Handler+0x52>
   8064c:	4b1c      	ldr	r3, [pc, #112]	; (806c0 <Reset_Handler+0x90>)
   8064e:	4c1d      	ldr	r4, [pc, #116]	; (806c4 <Reset_Handler+0x94>)
   80650:	1ae4      	subs	r4, r4, r3
   80652:	f024 0403 	bic.w	r4, r4, #3
   80656:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80658:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   8065a:	4814      	ldr	r0, [pc, #80]	; (806ac <Reset_Handler+0x7c>)
   8065c:	4914      	ldr	r1, [pc, #80]	; (806b0 <Reset_Handler+0x80>)
   8065e:	585a      	ldr	r2, [r3, r1]
   80660:	501a      	str	r2, [r3, r0]
   80662:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80664:	42a3      	cmp	r3, r4
   80666:	d1fa      	bne.n	8065e <Reset_Handler+0x2e>
   80668:	e7eb      	b.n	80642 <Reset_Handler+0x12>
   8066a:	4b17      	ldr	r3, [pc, #92]	; (806c8 <Reset_Handler+0x98>)
   8066c:	4917      	ldr	r1, [pc, #92]	; (806cc <Reset_Handler+0x9c>)
   8066e:	1ac9      	subs	r1, r1, r3
   80670:	f021 0103 	bic.w	r1, r1, #3
   80674:	1d1a      	adds	r2, r3, #4
   80676:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   80678:	2200      	movs	r2, #0
   8067a:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8067e:	428b      	cmp	r3, r1
   80680:	d1fb      	bne.n	8067a <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80682:	4a13      	ldr	r2, [pc, #76]	; (806d0 <Reset_Handler+0xa0>)
   80684:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   80688:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8068c:	4911      	ldr	r1, [pc, #68]	; (806d4 <Reset_Handler+0xa4>)
   8068e:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80690:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80694:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   80698:	d203      	bcs.n	806a2 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8069a:	688a      	ldr	r2, [r1, #8]
   8069c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   806a0:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   806a2:	4b0d      	ldr	r3, [pc, #52]	; (806d8 <Reset_Handler+0xa8>)
   806a4:	4798      	blx	r3

	/* Branch to main function */
	main();
   806a6:	4b0d      	ldr	r3, [pc, #52]	; (806dc <Reset_Handler+0xac>)
   806a8:	4798      	blx	r3
   806aa:	e7fe      	b.n	806aa <Reset_Handler+0x7a>
   806ac:	20070000 	.word	0x20070000
   806b0:	000810e4 	.word	0x000810e4
   806b4:	20070568 	.word	0x20070568
   806b8:	200705f4 	.word	0x200705f4
   806bc:	20070568 	.word	0x20070568
   806c0:	20070004 	.word	0x20070004
   806c4:	2007056b 	.word	0x2007056b
   806c8:	20070564 	.word	0x20070564
   806cc:	200705ef 	.word	0x200705ef
   806d0:	00080000 	.word	0x00080000
   806d4:	e000ed00 	.word	0xe000ed00
   806d8:	00080f69 	.word	0x00080f69
   806dc:	00080801 	.word	0x00080801

000806e0 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   806e0:	4b3e      	ldr	r3, [pc, #248]	; (807dc <SystemCoreClockUpdate+0xfc>)
   806e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   806e4:	f003 0303 	and.w	r3, r3, #3
   806e8:	2b03      	cmp	r3, #3
   806ea:	d85f      	bhi.n	807ac <SystemCoreClockUpdate+0xcc>
   806ec:	e8df f003 	tbb	[pc, r3]
   806f0:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   806f4:	4b3a      	ldr	r3, [pc, #232]	; (807e0 <SystemCoreClockUpdate+0x100>)
   806f6:	695b      	ldr	r3, [r3, #20]
   806f8:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   806fc:	bf14      	ite	ne
   806fe:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80702:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80706:	4b37      	ldr	r3, [pc, #220]	; (807e4 <SystemCoreClockUpdate+0x104>)
   80708:	601a      	str	r2, [r3, #0]
   8070a:	e04f      	b.n	807ac <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8070c:	4b33      	ldr	r3, [pc, #204]	; (807dc <SystemCoreClockUpdate+0xfc>)
   8070e:	6a1b      	ldr	r3, [r3, #32]
   80710:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80714:	d003      	beq.n	8071e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80716:	4a34      	ldr	r2, [pc, #208]	; (807e8 <SystemCoreClockUpdate+0x108>)
   80718:	4b32      	ldr	r3, [pc, #200]	; (807e4 <SystemCoreClockUpdate+0x104>)
   8071a:	601a      	str	r2, [r3, #0]
   8071c:	e046      	b.n	807ac <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8071e:	4a33      	ldr	r2, [pc, #204]	; (807ec <SystemCoreClockUpdate+0x10c>)
   80720:	4b30      	ldr	r3, [pc, #192]	; (807e4 <SystemCoreClockUpdate+0x104>)
   80722:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80724:	4b2d      	ldr	r3, [pc, #180]	; (807dc <SystemCoreClockUpdate+0xfc>)
   80726:	6a1b      	ldr	r3, [r3, #32]
   80728:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8072c:	2b10      	cmp	r3, #16
   8072e:	d002      	beq.n	80736 <SystemCoreClockUpdate+0x56>
   80730:	2b20      	cmp	r3, #32
   80732:	d004      	beq.n	8073e <SystemCoreClockUpdate+0x5e>
   80734:	e03a      	b.n	807ac <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80736:	4a2e      	ldr	r2, [pc, #184]	; (807f0 <SystemCoreClockUpdate+0x110>)
   80738:	4b2a      	ldr	r3, [pc, #168]	; (807e4 <SystemCoreClockUpdate+0x104>)
   8073a:	601a      	str	r2, [r3, #0]
				break;
   8073c:	e036      	b.n	807ac <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   8073e:	4a2a      	ldr	r2, [pc, #168]	; (807e8 <SystemCoreClockUpdate+0x108>)
   80740:	4b28      	ldr	r3, [pc, #160]	; (807e4 <SystemCoreClockUpdate+0x104>)
   80742:	601a      	str	r2, [r3, #0]
				break;
   80744:	e032      	b.n	807ac <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80746:	4b25      	ldr	r3, [pc, #148]	; (807dc <SystemCoreClockUpdate+0xfc>)
   80748:	6a1b      	ldr	r3, [r3, #32]
   8074a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8074e:	d003      	beq.n	80758 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80750:	4a25      	ldr	r2, [pc, #148]	; (807e8 <SystemCoreClockUpdate+0x108>)
   80752:	4b24      	ldr	r3, [pc, #144]	; (807e4 <SystemCoreClockUpdate+0x104>)
   80754:	601a      	str	r2, [r3, #0]
   80756:	e012      	b.n	8077e <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80758:	4a24      	ldr	r2, [pc, #144]	; (807ec <SystemCoreClockUpdate+0x10c>)
   8075a:	4b22      	ldr	r3, [pc, #136]	; (807e4 <SystemCoreClockUpdate+0x104>)
   8075c:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8075e:	4b1f      	ldr	r3, [pc, #124]	; (807dc <SystemCoreClockUpdate+0xfc>)
   80760:	6a1b      	ldr	r3, [r3, #32]
   80762:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80766:	2b10      	cmp	r3, #16
   80768:	d002      	beq.n	80770 <SystemCoreClockUpdate+0x90>
   8076a:	2b20      	cmp	r3, #32
   8076c:	d004      	beq.n	80778 <SystemCoreClockUpdate+0x98>
   8076e:	e006      	b.n	8077e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80770:	4a1f      	ldr	r2, [pc, #124]	; (807f0 <SystemCoreClockUpdate+0x110>)
   80772:	4b1c      	ldr	r3, [pc, #112]	; (807e4 <SystemCoreClockUpdate+0x104>)
   80774:	601a      	str	r2, [r3, #0]
				break;
   80776:	e002      	b.n	8077e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80778:	4a1b      	ldr	r2, [pc, #108]	; (807e8 <SystemCoreClockUpdate+0x108>)
   8077a:	4b1a      	ldr	r3, [pc, #104]	; (807e4 <SystemCoreClockUpdate+0x104>)
   8077c:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   8077e:	4b17      	ldr	r3, [pc, #92]	; (807dc <SystemCoreClockUpdate+0xfc>)
   80780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80782:	f003 0303 	and.w	r3, r3, #3
   80786:	2b02      	cmp	r3, #2
   80788:	d10d      	bne.n	807a6 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8078a:	4b14      	ldr	r3, [pc, #80]	; (807dc <SystemCoreClockUpdate+0xfc>)
   8078c:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8078e:	6a99      	ldr	r1, [r3, #40]	; 0x28
   80790:	4b14      	ldr	r3, [pc, #80]	; (807e4 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80792:	f3c0 400a 	ubfx	r0, r0, #16, #11
   80796:	681a      	ldr	r2, [r3, #0]
   80798:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8079c:	b2c9      	uxtb	r1, r1
   8079e:	fbb2 f2f1 	udiv	r2, r2, r1
   807a2:	601a      	str	r2, [r3, #0]
   807a4:	e002      	b.n	807ac <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   807a6:	4a13      	ldr	r2, [pc, #76]	; (807f4 <SystemCoreClockUpdate+0x114>)
   807a8:	4b0e      	ldr	r3, [pc, #56]	; (807e4 <SystemCoreClockUpdate+0x104>)
   807aa:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   807ac:	4b0b      	ldr	r3, [pc, #44]	; (807dc <SystemCoreClockUpdate+0xfc>)
   807ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   807b0:	f003 0370 	and.w	r3, r3, #112	; 0x70
   807b4:	2b70      	cmp	r3, #112	; 0x70
   807b6:	d107      	bne.n	807c8 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   807b8:	4b0a      	ldr	r3, [pc, #40]	; (807e4 <SystemCoreClockUpdate+0x104>)
   807ba:	681a      	ldr	r2, [r3, #0]
   807bc:	490e      	ldr	r1, [pc, #56]	; (807f8 <SystemCoreClockUpdate+0x118>)
   807be:	fba1 0202 	umull	r0, r2, r1, r2
   807c2:	0852      	lsrs	r2, r2, #1
   807c4:	601a      	str	r2, [r3, #0]
   807c6:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   807c8:	4b04      	ldr	r3, [pc, #16]	; (807dc <SystemCoreClockUpdate+0xfc>)
   807ca:	6b19      	ldr	r1, [r3, #48]	; 0x30
   807cc:	4b05      	ldr	r3, [pc, #20]	; (807e4 <SystemCoreClockUpdate+0x104>)
   807ce:	f3c1 1102 	ubfx	r1, r1, #4, #3
   807d2:	681a      	ldr	r2, [r3, #0]
   807d4:	40ca      	lsrs	r2, r1
   807d6:	601a      	str	r2, [r3, #0]
   807d8:	4770      	bx	lr
   807da:	bf00      	nop
   807dc:	400e0600 	.word	0x400e0600
   807e0:	400e1a10 	.word	0x400e1a10
   807e4:	20070138 	.word	0x20070138
   807e8:	00b71b00 	.word	0x00b71b00
   807ec:	003d0900 	.word	0x003d0900
   807f0:	007a1200 	.word	0x007a1200
   807f4:	0e4e1c00 	.word	0x0e4e1c00
   807f8:	aaaaaaab 	.word	0xaaaaaaab
   807fc:	00000000 	.word	0x00000000

00080800 <main>:
* Full reverse: 1.0 ms
* Neutral (off): 1.5 ms
* Full forward: 2.0 ms
*/
int main (void)
{
   80800:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
   80804:	4b5e      	ldr	r3, [pc, #376]	; (80980 <main+0x180>)
   80806:	4798      	blx	r3
	board_init();
   80808:	4b5e      	ldr	r3, [pc, #376]	; (80984 <main+0x184>)
   8080a:	4798      	blx	r3
	
	delay_ms(3000);
   8080c:	485e      	ldr	r0, [pc, #376]	; (80988 <main+0x188>)
   8080e:	4b5f      	ldr	r3, [pc, #380]	; (8098c <main+0x18c>)
   80810:	4798      	blx	r3
	
	/* Insert application code here, after the board has been initialized. */
	*p_PIOB_PER |= (1<<26);
   80812:	4b5f      	ldr	r3, [pc, #380]	; (80990 <main+0x190>)
   80814:	681a      	ldr	r2, [r3, #0]
   80816:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
   8081a:	601a      	str	r2, [r3, #0]
	*p_PIOB_OER |= (1<<26);
   8081c:	3310      	adds	r3, #16
   8081e:	681a      	ldr	r2, [r3, #0]
   80820:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
   80824:	601a      	str	r2, [r3, #0]
	
	while (1)
	{
		for (uint32_t i = 1000; i<=1500;i++)
   80826:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
   8082a:	e02c      	b.n	80886 <main+0x86>
		{
			/* Send pulse to first motor controller */
			*p_PIOB_SODR |= (1<<26);
   8082c:	f8df 8174 	ldr.w	r8, [pc, #372]	; 809a4 <main+0x1a4>
   80830:	f8d8 3000 	ldr.w	r3, [r8]
   80834:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   80838:	f8c8 3000 	str.w	r3, [r8]
			delay_us(i);
   8083c:	4b55      	ldr	r3, [pc, #340]	; (80994 <main+0x194>)
   8083e:	a148      	add	r1, pc, #288	; (adr r1, 80960 <main+0x160>)
   80840:	e9d1 0100 	ldrd	r0, r1, [r1]
   80844:	fbe3 0106 	umlal	r0, r1, r3, r6
   80848:	4a53      	ldr	r2, [pc, #332]	; (80998 <main+0x198>)
   8084a:	2300      	movs	r3, #0
   8084c:	4c53      	ldr	r4, [pc, #332]	; (8099c <main+0x19c>)
   8084e:	47a0      	blx	r4
   80850:	4604      	mov	r4, r0
   80852:	4d4e      	ldr	r5, [pc, #312]	; (8098c <main+0x18c>)
   80854:	47a8      	blx	r5
			*p_PIOB_CODR |= (1<<26);
   80856:	4f52      	ldr	r7, [pc, #328]	; (809a0 <main+0x1a0>)
   80858:	683b      	ldr	r3, [r7, #0]
   8085a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   8085e:	603b      	str	r3, [r7, #0]
			
			/* Mode 2 */
			delay_us(1100);
   80860:	f641 10c8 	movw	r0, #6600	; 0x19c8
   80864:	47a8      	blx	r5
			
			/* Send pulse to second motor controller */
			*p_PIOB_SODR |= (1<<26);
   80866:	f8d8 3000 	ldr.w	r3, [r8]
   8086a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   8086e:	f8c8 3000 	str.w	r3, [r8]
			delay_us(i);
   80872:	4620      	mov	r0, r4
   80874:	47a8      	blx	r5
			*p_PIOB_CODR |= (1<<26);
   80876:	683b      	ldr	r3, [r7, #0]
   80878:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   8087c:	603b      	str	r3, [r7, #0]
			
			delay_us(5250);
   8087e:	f647 300c 	movw	r0, #31500	; 0x7b0c
   80882:	47a8      	blx	r5
	*p_PIOB_PER |= (1<<26);
	*p_PIOB_OER |= (1<<26);
	
	while (1)
	{
		for (uint32_t i = 1000; i<=1500;i++)
   80884:	3601      	adds	r6, #1
   80886:	f240 53dc 	movw	r3, #1500	; 0x5dc
   8088a:	429e      	cmp	r6, r3
   8088c:	d9ce      	bls.n	8082c <main+0x2c>
			
			delay_us(5250);
		}
		
		
		delay_s(3);
   8088e:	483e      	ldr	r0, [pc, #248]	; (80988 <main+0x188>)
   80890:	4b3e      	ldr	r3, [pc, #248]	; (8098c <main+0x18c>)
   80892:	4798      	blx	r3
   80894:	a534      	add	r5, pc, #208	; (adr r5, 80968 <main+0x168>)
   80896:	e9d5 4500 	ldrd	r4, r5, [r5]
		
		for (uint32_t i = 1500; i<=2000;i++)
		{
			/* Send pulse to first motor controller */
			*p_PIOB_SODR |= (1<<26);
   8089a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 809a4 <main+0x1a4>
			delay_us(i);
   8089e:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 80998 <main+0x198>
   808a2:	f04f 0b00 	mov.w	fp, #0
			*p_PIOB_CODR |= (1<<26);
   808a6:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 809a0 <main+0x1a0>
   808aa:	4626      	mov	r6, r4
   808ac:	462f      	mov	r7, r5
		delay_s(3);
		
		for (uint32_t i = 1500; i<=2000;i++)
		{
			/* Send pulse to first motor controller */
			*p_PIOB_SODR |= (1<<26);
   808ae:	f8d9 3000 	ldr.w	r3, [r9]
   808b2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   808b6:	f8c9 3000 	str.w	r3, [r9]
			delay_us(i);
   808ba:	4630      	mov	r0, r6
   808bc:	4639      	mov	r1, r7
   808be:	4652      	mov	r2, sl
   808c0:	465b      	mov	r3, fp
   808c2:	4c36      	ldr	r4, [pc, #216]	; (8099c <main+0x19c>)
   808c4:	47a0      	blx	r4
   808c6:	4604      	mov	r4, r0
   808c8:	4d30      	ldr	r5, [pc, #192]	; (8098c <main+0x18c>)
   808ca:	47a8      	blx	r5
			*p_PIOB_CODR |= (1<<26);
   808cc:	f8d8 3000 	ldr.w	r3, [r8]
   808d0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   808d4:	f8c8 3000 	str.w	r3, [r8]
			
			/* Mode 2 */
			delay_us(1100);
   808d8:	f641 10c8 	movw	r0, #6600	; 0x19c8
   808dc:	47a8      	blx	r5
			
			/* Send pulse to second motor controller */
			*p_PIOB_SODR |= (1<<26);
   808de:	f8d9 3000 	ldr.w	r3, [r9]
   808e2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   808e6:	f8c9 3000 	str.w	r3, [r9]
			delay_us(i);
   808ea:	4620      	mov	r0, r4
   808ec:	47a8      	blx	r5
			*p_PIOB_CODR |= (1<<26);
   808ee:	f8d8 3000 	ldr.w	r3, [r8]
   808f2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   808f6:	f8c8 3000 	str.w	r3, [r8]
			
			delay_us(5250);
   808fa:	f647 300c 	movw	r0, #31500	; 0x7b0c
   808fe:	47a8      	blx	r5
   80900:	a31b      	add	r3, pc, #108	; (adr r3, 80970 <main+0x170>)
   80902:	e9d3 2300 	ldrd	r2, r3, [r3]
   80906:	18b6      	adds	r6, r6, r2
   80908:	eb47 0703 	adc.w	r7, r7, r3
		}
		
		
		delay_s(3);
		
		for (uint32_t i = 1500; i<=2000;i++)
   8090c:	a31a      	add	r3, pc, #104	; (adr r3, 80978 <main+0x178>)
   8090e:	e9d3 2300 	ldrd	r2, r3, [r3]
   80912:	429f      	cmp	r7, r3
   80914:	bf08      	it	eq
   80916:	4296      	cmpeq	r6, r2
   80918:	d1c9      	bne.n	808ae <main+0xae>
			
			delay_us(5250);
		}
		
		/* Send pulse to first motor controller */
		*p_PIOB_SODR |= (1<<26);
   8091a:	4e22      	ldr	r6, [pc, #136]	; (809a4 <main+0x1a4>)
   8091c:	6833      	ldr	r3, [r6, #0]
   8091e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   80922:	6033      	str	r3, [r6, #0]
		delay_us(1500);
   80924:	f242 3028 	movw	r0, #9000	; 0x2328
   80928:	462c      	mov	r4, r5
   8092a:	47a8      	blx	r5
		*p_PIOB_CODR |= (1<<26);
   8092c:	4d1c      	ldr	r5, [pc, #112]	; (809a0 <main+0x1a0>)
   8092e:	682b      	ldr	r3, [r5, #0]
   80930:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   80934:	602b      	str	r3, [r5, #0]
		
		/* Mode 2 */
		delay_us(1100);
   80936:	f641 10c8 	movw	r0, #6600	; 0x19c8
   8093a:	47a0      	blx	r4
		
		/* Send pulse to second motor controller */
		*p_PIOB_SODR |= (1<<26);
   8093c:	6833      	ldr	r3, [r6, #0]
   8093e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   80942:	6033      	str	r3, [r6, #0]
		delay_us(1500);
   80944:	f242 3028 	movw	r0, #9000	; 0x2328
   80948:	47a0      	blx	r4
		*p_PIOB_CODR |= (1<<26);
   8094a:	682b      	ldr	r3, [r5, #0]
   8094c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   80950:	602b      	str	r3, [r5, #0]
		
		delay_s(3);
   80952:	480d      	ldr	r0, [pc, #52]	; (80988 <main+0x188>)
   80954:	47a0      	blx	r4
	*p_PIOB_PER |= (1<<26);
	*p_PIOB_OER |= (1<<26);
	
	while (1)
	{
		for (uint32_t i = 1000; i<=1500;i++)
   80956:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
		*p_PIOB_SODR |= (1<<26);
		delay_us(1500);
		*p_PIOB_CODR |= (1<<26);
		
		delay_s(3);
	}
   8095a:	e794      	b.n	80886 <main+0x86>
   8095c:	f3af 8000 	nop.w
   80960:	00d59f7f 	.word	0x00d59f7f
   80964:	00000000 	.word	0x00000000
   80968:	57050b7f 	.word	0x57050b7f
   8096c:	0000001d 	.word	0x0000001d
   80970:	0501bd00 	.word	0x0501bd00
   80974:	00000000 	.word	0x00000000
   80978:	236bec7f 	.word	0x236bec7f
   8097c:	00000027 	.word	0x00000027
   80980:	00080149 	.word	0x00080149
   80984:	000801ad 	.word	0x000801ad
   80988:	0112a880 	.word	0x0112a880
   8098c:	20070001 	.word	0x20070001
   80990:	400e1000 	.word	0x400e1000
   80994:	0501bd00 	.word	0x0501bd00
   80998:	00d59f80 	.word	0x00d59f80
   8099c:	000809a9 	.word	0x000809a9
   809a0:	400e1034 	.word	0x400e1034
   809a4:	400e1030 	.word	0x400e1030

000809a8 <__aeabi_uldivmod>:
   809a8:	b94b      	cbnz	r3, 809be <__aeabi_uldivmod+0x16>
   809aa:	b942      	cbnz	r2, 809be <__aeabi_uldivmod+0x16>
   809ac:	2900      	cmp	r1, #0
   809ae:	bf08      	it	eq
   809b0:	2800      	cmpeq	r0, #0
   809b2:	d002      	beq.n	809ba <__aeabi_uldivmod+0x12>
   809b4:	f04f 31ff 	mov.w	r1, #4294967295
   809b8:	4608      	mov	r0, r1
   809ba:	f000 b83b 	b.w	80a34 <__aeabi_idiv0>
   809be:	b082      	sub	sp, #8
   809c0:	46ec      	mov	ip, sp
   809c2:	e92d 5000 	stmdb	sp!, {ip, lr}
   809c6:	f000 f81d 	bl	80a04 <__gnu_uldivmod_helper>
   809ca:	f8dd e004 	ldr.w	lr, [sp, #4]
   809ce:	b002      	add	sp, #8
   809d0:	bc0c      	pop	{r2, r3}
   809d2:	4770      	bx	lr

000809d4 <__gnu_ldivmod_helper>:
   809d4:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   809d8:	9e08      	ldr	r6, [sp, #32]
   809da:	4614      	mov	r4, r2
   809dc:	461d      	mov	r5, r3
   809de:	4680      	mov	r8, r0
   809e0:	4689      	mov	r9, r1
   809e2:	f000 f829 	bl	80a38 <__divdi3>
   809e6:	fb04 f301 	mul.w	r3, r4, r1
   809ea:	fba4 ab00 	umull	sl, fp, r4, r0
   809ee:	fb00 3205 	mla	r2, r0, r5, r3
   809f2:	4493      	add	fp, r2
   809f4:	ebb8 080a 	subs.w	r8, r8, sl
   809f8:	eb69 090b 	sbc.w	r9, r9, fp
   809fc:	e9c6 8900 	strd	r8, r9, [r6]
   80a00:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00080a04 <__gnu_uldivmod_helper>:
   80a04:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   80a08:	9e08      	ldr	r6, [sp, #32]
   80a0a:	4614      	mov	r4, r2
   80a0c:	461d      	mov	r5, r3
   80a0e:	4680      	mov	r8, r0
   80a10:	4689      	mov	r9, r1
   80a12:	f000 f961 	bl	80cd8 <__udivdi3>
   80a16:	fb00 f505 	mul.w	r5, r0, r5
   80a1a:	fba0 ab04 	umull	sl, fp, r0, r4
   80a1e:	fb04 5401 	mla	r4, r4, r1, r5
   80a22:	44a3      	add	fp, r4
   80a24:	ebb8 080a 	subs.w	r8, r8, sl
   80a28:	eb69 090b 	sbc.w	r9, r9, fp
   80a2c:	e9c6 8900 	strd	r8, r9, [r6]
   80a30:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00080a34 <__aeabi_idiv0>:
   80a34:	4770      	bx	lr
   80a36:	bf00      	nop

00080a38 <__divdi3>:
   80a38:	2900      	cmp	r1, #0
   80a3a:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80a3e:	f2c0 80a1 	blt.w	80b84 <__divdi3+0x14c>
   80a42:	2400      	movs	r4, #0
   80a44:	2b00      	cmp	r3, #0
   80a46:	f2c0 8098 	blt.w	80b7a <__divdi3+0x142>
   80a4a:	4615      	mov	r5, r2
   80a4c:	4606      	mov	r6, r0
   80a4e:	460f      	mov	r7, r1
   80a50:	2b00      	cmp	r3, #0
   80a52:	d13f      	bne.n	80ad4 <__divdi3+0x9c>
   80a54:	428a      	cmp	r2, r1
   80a56:	d958      	bls.n	80b0a <__divdi3+0xd2>
   80a58:	fab2 f382 	clz	r3, r2
   80a5c:	b14b      	cbz	r3, 80a72 <__divdi3+0x3a>
   80a5e:	f1c3 0220 	rsb	r2, r3, #32
   80a62:	fa01 f703 	lsl.w	r7, r1, r3
   80a66:	fa20 f202 	lsr.w	r2, r0, r2
   80a6a:	409d      	lsls	r5, r3
   80a6c:	fa00 f603 	lsl.w	r6, r0, r3
   80a70:	4317      	orrs	r7, r2
   80a72:	0c29      	lsrs	r1, r5, #16
   80a74:	fbb7 f2f1 	udiv	r2, r7, r1
   80a78:	fb01 7712 	mls	r7, r1, r2, r7
   80a7c:	b2a8      	uxth	r0, r5
   80a7e:	fb00 f302 	mul.w	r3, r0, r2
   80a82:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   80a86:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   80a8a:	42bb      	cmp	r3, r7
   80a8c:	d909      	bls.n	80aa2 <__divdi3+0x6a>
   80a8e:	197f      	adds	r7, r7, r5
   80a90:	f102 3cff 	add.w	ip, r2, #4294967295
   80a94:	f080 8105 	bcs.w	80ca2 <__divdi3+0x26a>
   80a98:	42bb      	cmp	r3, r7
   80a9a:	f240 8102 	bls.w	80ca2 <__divdi3+0x26a>
   80a9e:	3a02      	subs	r2, #2
   80aa0:	442f      	add	r7, r5
   80aa2:	1aff      	subs	r7, r7, r3
   80aa4:	fbb7 f3f1 	udiv	r3, r7, r1
   80aa8:	fb01 7113 	mls	r1, r1, r3, r7
   80aac:	fb00 f003 	mul.w	r0, r0, r3
   80ab0:	b2b6      	uxth	r6, r6
   80ab2:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   80ab6:	4288      	cmp	r0, r1
   80ab8:	d908      	bls.n	80acc <__divdi3+0x94>
   80aba:	1949      	adds	r1, r1, r5
   80abc:	f103 37ff 	add.w	r7, r3, #4294967295
   80ac0:	f080 80f1 	bcs.w	80ca6 <__divdi3+0x26e>
   80ac4:	4288      	cmp	r0, r1
   80ac6:	f240 80ee 	bls.w	80ca6 <__divdi3+0x26e>
   80aca:	3b02      	subs	r3, #2
   80acc:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   80ad0:	2300      	movs	r3, #0
   80ad2:	e003      	b.n	80adc <__divdi3+0xa4>
   80ad4:	428b      	cmp	r3, r1
   80ad6:	d90a      	bls.n	80aee <__divdi3+0xb6>
   80ad8:	2300      	movs	r3, #0
   80ada:	461a      	mov	r2, r3
   80adc:	4610      	mov	r0, r2
   80ade:	4619      	mov	r1, r3
   80ae0:	b114      	cbz	r4, 80ae8 <__divdi3+0xb0>
   80ae2:	4240      	negs	r0, r0
   80ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80ae8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80aec:	4770      	bx	lr
   80aee:	fab3 f883 	clz	r8, r3
   80af2:	f1b8 0f00 	cmp.w	r8, #0
   80af6:	f040 8088 	bne.w	80c0a <__divdi3+0x1d2>
   80afa:	428b      	cmp	r3, r1
   80afc:	d302      	bcc.n	80b04 <__divdi3+0xcc>
   80afe:	4282      	cmp	r2, r0
   80b00:	f200 80e2 	bhi.w	80cc8 <__divdi3+0x290>
   80b04:	2300      	movs	r3, #0
   80b06:	2201      	movs	r2, #1
   80b08:	e7e8      	b.n	80adc <__divdi3+0xa4>
   80b0a:	b912      	cbnz	r2, 80b12 <__divdi3+0xda>
   80b0c:	2301      	movs	r3, #1
   80b0e:	fbb3 f5f2 	udiv	r5, r3, r2
   80b12:	fab5 f285 	clz	r2, r5
   80b16:	2a00      	cmp	r2, #0
   80b18:	d13a      	bne.n	80b90 <__divdi3+0x158>
   80b1a:	1b7f      	subs	r7, r7, r5
   80b1c:	0c28      	lsrs	r0, r5, #16
   80b1e:	fa1f fc85 	uxth.w	ip, r5
   80b22:	2301      	movs	r3, #1
   80b24:	fbb7 f1f0 	udiv	r1, r7, r0
   80b28:	fb00 7711 	mls	r7, r0, r1, r7
   80b2c:	fb0c f201 	mul.w	r2, ip, r1
   80b30:	ea4f 4816 	mov.w	r8, r6, lsr #16
   80b34:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   80b38:	42ba      	cmp	r2, r7
   80b3a:	d907      	bls.n	80b4c <__divdi3+0x114>
   80b3c:	197f      	adds	r7, r7, r5
   80b3e:	f101 38ff 	add.w	r8, r1, #4294967295
   80b42:	d202      	bcs.n	80b4a <__divdi3+0x112>
   80b44:	42ba      	cmp	r2, r7
   80b46:	f200 80c4 	bhi.w	80cd2 <__divdi3+0x29a>
   80b4a:	4641      	mov	r1, r8
   80b4c:	1abf      	subs	r7, r7, r2
   80b4e:	fbb7 f2f0 	udiv	r2, r7, r0
   80b52:	fb00 7012 	mls	r0, r0, r2, r7
   80b56:	fb0c fc02 	mul.w	ip, ip, r2
   80b5a:	b2b6      	uxth	r6, r6
   80b5c:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   80b60:	4584      	cmp	ip, r0
   80b62:	d907      	bls.n	80b74 <__divdi3+0x13c>
   80b64:	1940      	adds	r0, r0, r5
   80b66:	f102 37ff 	add.w	r7, r2, #4294967295
   80b6a:	d202      	bcs.n	80b72 <__divdi3+0x13a>
   80b6c:	4584      	cmp	ip, r0
   80b6e:	f200 80ae 	bhi.w	80cce <__divdi3+0x296>
   80b72:	463a      	mov	r2, r7
   80b74:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   80b78:	e7b0      	b.n	80adc <__divdi3+0xa4>
   80b7a:	43e4      	mvns	r4, r4
   80b7c:	4252      	negs	r2, r2
   80b7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   80b82:	e762      	b.n	80a4a <__divdi3+0x12>
   80b84:	4240      	negs	r0, r0
   80b86:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80b8a:	f04f 34ff 	mov.w	r4, #4294967295
   80b8e:	e759      	b.n	80a44 <__divdi3+0xc>
   80b90:	4095      	lsls	r5, r2
   80b92:	f1c2 0920 	rsb	r9, r2, #32
   80b96:	fa27 f109 	lsr.w	r1, r7, r9
   80b9a:	fa26 f909 	lsr.w	r9, r6, r9
   80b9e:	4097      	lsls	r7, r2
   80ba0:	0c28      	lsrs	r0, r5, #16
   80ba2:	fbb1 f8f0 	udiv	r8, r1, r0
   80ba6:	fb00 1118 	mls	r1, r0, r8, r1
   80baa:	fa1f fc85 	uxth.w	ip, r5
   80bae:	fb0c f308 	mul.w	r3, ip, r8
   80bb2:	ea49 0907 	orr.w	r9, r9, r7
   80bb6:	ea4f 4719 	mov.w	r7, r9, lsr #16
   80bba:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   80bbe:	428b      	cmp	r3, r1
   80bc0:	fa06 f602 	lsl.w	r6, r6, r2
   80bc4:	d908      	bls.n	80bd8 <__divdi3+0x1a0>
   80bc6:	1949      	adds	r1, r1, r5
   80bc8:	f108 32ff 	add.w	r2, r8, #4294967295
   80bcc:	d27a      	bcs.n	80cc4 <__divdi3+0x28c>
   80bce:	428b      	cmp	r3, r1
   80bd0:	d978      	bls.n	80cc4 <__divdi3+0x28c>
   80bd2:	f1a8 0802 	sub.w	r8, r8, #2
   80bd6:	4429      	add	r1, r5
   80bd8:	1ac9      	subs	r1, r1, r3
   80bda:	fbb1 f3f0 	udiv	r3, r1, r0
   80bde:	fb00 1713 	mls	r7, r0, r3, r1
   80be2:	fb0c f203 	mul.w	r2, ip, r3
   80be6:	fa1f f989 	uxth.w	r9, r9
   80bea:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   80bee:	42ba      	cmp	r2, r7
   80bf0:	d907      	bls.n	80c02 <__divdi3+0x1ca>
   80bf2:	197f      	adds	r7, r7, r5
   80bf4:	f103 31ff 	add.w	r1, r3, #4294967295
   80bf8:	d260      	bcs.n	80cbc <__divdi3+0x284>
   80bfa:	42ba      	cmp	r2, r7
   80bfc:	d95e      	bls.n	80cbc <__divdi3+0x284>
   80bfe:	3b02      	subs	r3, #2
   80c00:	442f      	add	r7, r5
   80c02:	1abf      	subs	r7, r7, r2
   80c04:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   80c08:	e78c      	b.n	80b24 <__divdi3+0xec>
   80c0a:	f1c8 0220 	rsb	r2, r8, #32
   80c0e:	fa25 f102 	lsr.w	r1, r5, r2
   80c12:	fa03 fc08 	lsl.w	ip, r3, r8
   80c16:	fa27 f302 	lsr.w	r3, r7, r2
   80c1a:	fa20 f202 	lsr.w	r2, r0, r2
   80c1e:	fa07 f708 	lsl.w	r7, r7, r8
   80c22:	ea41 0c0c 	orr.w	ip, r1, ip
   80c26:	ea4f 491c 	mov.w	r9, ip, lsr #16
   80c2a:	fbb3 f1f9 	udiv	r1, r3, r9
   80c2e:	fb09 3311 	mls	r3, r9, r1, r3
   80c32:	fa1f fa8c 	uxth.w	sl, ip
   80c36:	fb0a fb01 	mul.w	fp, sl, r1
   80c3a:	4317      	orrs	r7, r2
   80c3c:	0c3a      	lsrs	r2, r7, #16
   80c3e:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   80c42:	459b      	cmp	fp, r3
   80c44:	fa05 f008 	lsl.w	r0, r5, r8
   80c48:	d908      	bls.n	80c5c <__divdi3+0x224>
   80c4a:	eb13 030c 	adds.w	r3, r3, ip
   80c4e:	f101 32ff 	add.w	r2, r1, #4294967295
   80c52:	d235      	bcs.n	80cc0 <__divdi3+0x288>
   80c54:	459b      	cmp	fp, r3
   80c56:	d933      	bls.n	80cc0 <__divdi3+0x288>
   80c58:	3902      	subs	r1, #2
   80c5a:	4463      	add	r3, ip
   80c5c:	ebcb 0303 	rsb	r3, fp, r3
   80c60:	fbb3 f2f9 	udiv	r2, r3, r9
   80c64:	fb09 3312 	mls	r3, r9, r2, r3
   80c68:	fb0a fa02 	mul.w	sl, sl, r2
   80c6c:	b2bf      	uxth	r7, r7
   80c6e:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   80c72:	45ba      	cmp	sl, r7
   80c74:	d908      	bls.n	80c88 <__divdi3+0x250>
   80c76:	eb17 070c 	adds.w	r7, r7, ip
   80c7a:	f102 33ff 	add.w	r3, r2, #4294967295
   80c7e:	d21b      	bcs.n	80cb8 <__divdi3+0x280>
   80c80:	45ba      	cmp	sl, r7
   80c82:	d919      	bls.n	80cb8 <__divdi3+0x280>
   80c84:	3a02      	subs	r2, #2
   80c86:	4467      	add	r7, ip
   80c88:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   80c8c:	fba5 0100 	umull	r0, r1, r5, r0
   80c90:	ebca 0707 	rsb	r7, sl, r7
   80c94:	428f      	cmp	r7, r1
   80c96:	f04f 0300 	mov.w	r3, #0
   80c9a:	d30a      	bcc.n	80cb2 <__divdi3+0x27a>
   80c9c:	d005      	beq.n	80caa <__divdi3+0x272>
   80c9e:	462a      	mov	r2, r5
   80ca0:	e71c      	b.n	80adc <__divdi3+0xa4>
   80ca2:	4662      	mov	r2, ip
   80ca4:	e6fd      	b.n	80aa2 <__divdi3+0x6a>
   80ca6:	463b      	mov	r3, r7
   80ca8:	e710      	b.n	80acc <__divdi3+0x94>
   80caa:	fa06 f608 	lsl.w	r6, r6, r8
   80cae:	4286      	cmp	r6, r0
   80cb0:	d2f5      	bcs.n	80c9e <__divdi3+0x266>
   80cb2:	1e6a      	subs	r2, r5, #1
   80cb4:	2300      	movs	r3, #0
   80cb6:	e711      	b.n	80adc <__divdi3+0xa4>
   80cb8:	461a      	mov	r2, r3
   80cba:	e7e5      	b.n	80c88 <__divdi3+0x250>
   80cbc:	460b      	mov	r3, r1
   80cbe:	e7a0      	b.n	80c02 <__divdi3+0x1ca>
   80cc0:	4611      	mov	r1, r2
   80cc2:	e7cb      	b.n	80c5c <__divdi3+0x224>
   80cc4:	4690      	mov	r8, r2
   80cc6:	e787      	b.n	80bd8 <__divdi3+0x1a0>
   80cc8:	4643      	mov	r3, r8
   80cca:	4642      	mov	r2, r8
   80ccc:	e706      	b.n	80adc <__divdi3+0xa4>
   80cce:	3a02      	subs	r2, #2
   80cd0:	e750      	b.n	80b74 <__divdi3+0x13c>
   80cd2:	3902      	subs	r1, #2
   80cd4:	442f      	add	r7, r5
   80cd6:	e739      	b.n	80b4c <__divdi3+0x114>

00080cd8 <__udivdi3>:
   80cd8:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80cdc:	4614      	mov	r4, r2
   80cde:	4605      	mov	r5, r0
   80ce0:	460e      	mov	r6, r1
   80ce2:	2b00      	cmp	r3, #0
   80ce4:	d143      	bne.n	80d6e <__udivdi3+0x96>
   80ce6:	428a      	cmp	r2, r1
   80ce8:	d953      	bls.n	80d92 <__udivdi3+0xba>
   80cea:	fab2 f782 	clz	r7, r2
   80cee:	b157      	cbz	r7, 80d06 <__udivdi3+0x2e>
   80cf0:	f1c7 0620 	rsb	r6, r7, #32
   80cf4:	fa20 f606 	lsr.w	r6, r0, r6
   80cf8:	fa01 f307 	lsl.w	r3, r1, r7
   80cfc:	fa02 f407 	lsl.w	r4, r2, r7
   80d00:	fa00 f507 	lsl.w	r5, r0, r7
   80d04:	431e      	orrs	r6, r3
   80d06:	0c21      	lsrs	r1, r4, #16
   80d08:	fbb6 f2f1 	udiv	r2, r6, r1
   80d0c:	fb01 6612 	mls	r6, r1, r2, r6
   80d10:	b2a0      	uxth	r0, r4
   80d12:	fb00 f302 	mul.w	r3, r0, r2
   80d16:	0c2f      	lsrs	r7, r5, #16
   80d18:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   80d1c:	42b3      	cmp	r3, r6
   80d1e:	d909      	bls.n	80d34 <__udivdi3+0x5c>
   80d20:	1936      	adds	r6, r6, r4
   80d22:	f102 37ff 	add.w	r7, r2, #4294967295
   80d26:	f080 80fd 	bcs.w	80f24 <__udivdi3+0x24c>
   80d2a:	42b3      	cmp	r3, r6
   80d2c:	f240 80fa 	bls.w	80f24 <__udivdi3+0x24c>
   80d30:	3a02      	subs	r2, #2
   80d32:	4426      	add	r6, r4
   80d34:	1af6      	subs	r6, r6, r3
   80d36:	fbb6 f3f1 	udiv	r3, r6, r1
   80d3a:	fb01 6113 	mls	r1, r1, r3, r6
   80d3e:	fb00 f003 	mul.w	r0, r0, r3
   80d42:	b2ad      	uxth	r5, r5
   80d44:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   80d48:	4288      	cmp	r0, r1
   80d4a:	d908      	bls.n	80d5e <__udivdi3+0x86>
   80d4c:	1909      	adds	r1, r1, r4
   80d4e:	f103 36ff 	add.w	r6, r3, #4294967295
   80d52:	f080 80e9 	bcs.w	80f28 <__udivdi3+0x250>
   80d56:	4288      	cmp	r0, r1
   80d58:	f240 80e6 	bls.w	80f28 <__udivdi3+0x250>
   80d5c:	3b02      	subs	r3, #2
   80d5e:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   80d62:	2300      	movs	r3, #0
   80d64:	4610      	mov	r0, r2
   80d66:	4619      	mov	r1, r3
   80d68:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80d6c:	4770      	bx	lr
   80d6e:	428b      	cmp	r3, r1
   80d70:	d84c      	bhi.n	80e0c <__udivdi3+0x134>
   80d72:	fab3 f683 	clz	r6, r3
   80d76:	2e00      	cmp	r6, #0
   80d78:	d14f      	bne.n	80e1a <__udivdi3+0x142>
   80d7a:	428b      	cmp	r3, r1
   80d7c:	d302      	bcc.n	80d84 <__udivdi3+0xac>
   80d7e:	4282      	cmp	r2, r0
   80d80:	f200 80dd 	bhi.w	80f3e <__udivdi3+0x266>
   80d84:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80d88:	2300      	movs	r3, #0
   80d8a:	2201      	movs	r2, #1
   80d8c:	4610      	mov	r0, r2
   80d8e:	4619      	mov	r1, r3
   80d90:	4770      	bx	lr
   80d92:	b912      	cbnz	r2, 80d9a <__udivdi3+0xc2>
   80d94:	2401      	movs	r4, #1
   80d96:	fbb4 f4f2 	udiv	r4, r4, r2
   80d9a:	fab4 f284 	clz	r2, r4
   80d9e:	2a00      	cmp	r2, #0
   80da0:	f040 8082 	bne.w	80ea8 <__udivdi3+0x1d0>
   80da4:	1b09      	subs	r1, r1, r4
   80da6:	0c26      	lsrs	r6, r4, #16
   80da8:	b2a7      	uxth	r7, r4
   80daa:	2301      	movs	r3, #1
   80dac:	fbb1 f0f6 	udiv	r0, r1, r6
   80db0:	fb06 1110 	mls	r1, r6, r0, r1
   80db4:	fb07 f200 	mul.w	r2, r7, r0
   80db8:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   80dbc:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   80dc0:	428a      	cmp	r2, r1
   80dc2:	d907      	bls.n	80dd4 <__udivdi3+0xfc>
   80dc4:	1909      	adds	r1, r1, r4
   80dc6:	f100 3cff 	add.w	ip, r0, #4294967295
   80dca:	d202      	bcs.n	80dd2 <__udivdi3+0xfa>
   80dcc:	428a      	cmp	r2, r1
   80dce:	f200 80c8 	bhi.w	80f62 <__udivdi3+0x28a>
   80dd2:	4660      	mov	r0, ip
   80dd4:	1a89      	subs	r1, r1, r2
   80dd6:	fbb1 f2f6 	udiv	r2, r1, r6
   80dda:	fb06 1112 	mls	r1, r6, r2, r1
   80dde:	fb07 f702 	mul.w	r7, r7, r2
   80de2:	b2ad      	uxth	r5, r5
   80de4:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   80de8:	42af      	cmp	r7, r5
   80dea:	d908      	bls.n	80dfe <__udivdi3+0x126>
   80dec:	192c      	adds	r4, r5, r4
   80dee:	f102 31ff 	add.w	r1, r2, #4294967295
   80df2:	f080 809b 	bcs.w	80f2c <__udivdi3+0x254>
   80df6:	42a7      	cmp	r7, r4
   80df8:	f240 8098 	bls.w	80f2c <__udivdi3+0x254>
   80dfc:	3a02      	subs	r2, #2
   80dfe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   80e02:	4610      	mov	r0, r2
   80e04:	4619      	mov	r1, r3
   80e06:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80e0a:	4770      	bx	lr
   80e0c:	2300      	movs	r3, #0
   80e0e:	461a      	mov	r2, r3
   80e10:	4610      	mov	r0, r2
   80e12:	4619      	mov	r1, r3
   80e14:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80e18:	4770      	bx	lr
   80e1a:	f1c6 0520 	rsb	r5, r6, #32
   80e1e:	fa22 f705 	lsr.w	r7, r2, r5
   80e22:	fa03 f406 	lsl.w	r4, r3, r6
   80e26:	fa21 f305 	lsr.w	r3, r1, r5
   80e2a:	fa01 fb06 	lsl.w	fp, r1, r6
   80e2e:	fa20 f505 	lsr.w	r5, r0, r5
   80e32:	433c      	orrs	r4, r7
   80e34:	ea4f 4814 	mov.w	r8, r4, lsr #16
   80e38:	fbb3 fcf8 	udiv	ip, r3, r8
   80e3c:	fb08 331c 	mls	r3, r8, ip, r3
   80e40:	fa1f f984 	uxth.w	r9, r4
   80e44:	fb09 fa0c 	mul.w	sl, r9, ip
   80e48:	ea45 0b0b 	orr.w	fp, r5, fp
   80e4c:	ea4f 451b 	mov.w	r5, fp, lsr #16
   80e50:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   80e54:	459a      	cmp	sl, r3
   80e56:	fa02 f206 	lsl.w	r2, r2, r6
   80e5a:	d904      	bls.n	80e66 <__udivdi3+0x18e>
   80e5c:	191b      	adds	r3, r3, r4
   80e5e:	f10c 35ff 	add.w	r5, ip, #4294967295
   80e62:	d36f      	bcc.n	80f44 <__udivdi3+0x26c>
   80e64:	46ac      	mov	ip, r5
   80e66:	ebca 0303 	rsb	r3, sl, r3
   80e6a:	fbb3 f5f8 	udiv	r5, r3, r8
   80e6e:	fb08 3315 	mls	r3, r8, r5, r3
   80e72:	fb09 f905 	mul.w	r9, r9, r5
   80e76:	fa1f fb8b 	uxth.w	fp, fp
   80e7a:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   80e7e:	45b9      	cmp	r9, r7
   80e80:	d904      	bls.n	80e8c <__udivdi3+0x1b4>
   80e82:	193f      	adds	r7, r7, r4
   80e84:	f105 33ff 	add.w	r3, r5, #4294967295
   80e88:	d362      	bcc.n	80f50 <__udivdi3+0x278>
   80e8a:	461d      	mov	r5, r3
   80e8c:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   80e90:	fbac 2302 	umull	r2, r3, ip, r2
   80e94:	ebc9 0707 	rsb	r7, r9, r7
   80e98:	429f      	cmp	r7, r3
   80e9a:	f04f 0500 	mov.w	r5, #0
   80e9e:	d34a      	bcc.n	80f36 <__udivdi3+0x25e>
   80ea0:	d046      	beq.n	80f30 <__udivdi3+0x258>
   80ea2:	4662      	mov	r2, ip
   80ea4:	462b      	mov	r3, r5
   80ea6:	e75d      	b.n	80d64 <__udivdi3+0x8c>
   80ea8:	4094      	lsls	r4, r2
   80eaa:	f1c2 0920 	rsb	r9, r2, #32
   80eae:	fa21 fc09 	lsr.w	ip, r1, r9
   80eb2:	4091      	lsls	r1, r2
   80eb4:	fa20 f909 	lsr.w	r9, r0, r9
   80eb8:	0c26      	lsrs	r6, r4, #16
   80eba:	fbbc f8f6 	udiv	r8, ip, r6
   80ebe:	fb06 cc18 	mls	ip, r6, r8, ip
   80ec2:	b2a7      	uxth	r7, r4
   80ec4:	fb07 f308 	mul.w	r3, r7, r8
   80ec8:	ea49 0901 	orr.w	r9, r9, r1
   80ecc:	ea4f 4119 	mov.w	r1, r9, lsr #16
   80ed0:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   80ed4:	4563      	cmp	r3, ip
   80ed6:	fa00 f502 	lsl.w	r5, r0, r2
   80eda:	d909      	bls.n	80ef0 <__udivdi3+0x218>
   80edc:	eb1c 0c04 	adds.w	ip, ip, r4
   80ee0:	f108 32ff 	add.w	r2, r8, #4294967295
   80ee4:	d23b      	bcs.n	80f5e <__udivdi3+0x286>
   80ee6:	4563      	cmp	r3, ip
   80ee8:	d939      	bls.n	80f5e <__udivdi3+0x286>
   80eea:	f1a8 0802 	sub.w	r8, r8, #2
   80eee:	44a4      	add	ip, r4
   80ef0:	ebc3 0c0c 	rsb	ip, r3, ip
   80ef4:	fbbc f3f6 	udiv	r3, ip, r6
   80ef8:	fb06 c113 	mls	r1, r6, r3, ip
   80efc:	fb07 f203 	mul.w	r2, r7, r3
   80f00:	fa1f f989 	uxth.w	r9, r9
   80f04:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   80f08:	428a      	cmp	r2, r1
   80f0a:	d907      	bls.n	80f1c <__udivdi3+0x244>
   80f0c:	1909      	adds	r1, r1, r4
   80f0e:	f103 30ff 	add.w	r0, r3, #4294967295
   80f12:	d222      	bcs.n	80f5a <__udivdi3+0x282>
   80f14:	428a      	cmp	r2, r1
   80f16:	d920      	bls.n	80f5a <__udivdi3+0x282>
   80f18:	3b02      	subs	r3, #2
   80f1a:	4421      	add	r1, r4
   80f1c:	1a89      	subs	r1, r1, r2
   80f1e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   80f22:	e743      	b.n	80dac <__udivdi3+0xd4>
   80f24:	463a      	mov	r2, r7
   80f26:	e705      	b.n	80d34 <__udivdi3+0x5c>
   80f28:	4633      	mov	r3, r6
   80f2a:	e718      	b.n	80d5e <__udivdi3+0x86>
   80f2c:	460a      	mov	r2, r1
   80f2e:	e766      	b.n	80dfe <__udivdi3+0x126>
   80f30:	40b0      	lsls	r0, r6
   80f32:	4290      	cmp	r0, r2
   80f34:	d2b5      	bcs.n	80ea2 <__udivdi3+0x1ca>
   80f36:	f10c 32ff 	add.w	r2, ip, #4294967295
   80f3a:	2300      	movs	r3, #0
   80f3c:	e712      	b.n	80d64 <__udivdi3+0x8c>
   80f3e:	4633      	mov	r3, r6
   80f40:	4632      	mov	r2, r6
   80f42:	e70f      	b.n	80d64 <__udivdi3+0x8c>
   80f44:	459a      	cmp	sl, r3
   80f46:	d98d      	bls.n	80e64 <__udivdi3+0x18c>
   80f48:	f1ac 0c02 	sub.w	ip, ip, #2
   80f4c:	4423      	add	r3, r4
   80f4e:	e78a      	b.n	80e66 <__udivdi3+0x18e>
   80f50:	45b9      	cmp	r9, r7
   80f52:	d99a      	bls.n	80e8a <__udivdi3+0x1b2>
   80f54:	3d02      	subs	r5, #2
   80f56:	4427      	add	r7, r4
   80f58:	e798      	b.n	80e8c <__udivdi3+0x1b4>
   80f5a:	4603      	mov	r3, r0
   80f5c:	e7de      	b.n	80f1c <__udivdi3+0x244>
   80f5e:	4690      	mov	r8, r2
   80f60:	e7c6      	b.n	80ef0 <__udivdi3+0x218>
   80f62:	3802      	subs	r0, #2
   80f64:	4421      	add	r1, r4
   80f66:	e735      	b.n	80dd4 <__udivdi3+0xfc>

00080f68 <__libc_init_array>:
   80f68:	b570      	push	{r4, r5, r6, lr}
   80f6a:	4e0f      	ldr	r6, [pc, #60]	; (80fa8 <__libc_init_array+0x40>)
   80f6c:	4d0f      	ldr	r5, [pc, #60]	; (80fac <__libc_init_array+0x44>)
   80f6e:	1b76      	subs	r6, r6, r5
   80f70:	10b6      	asrs	r6, r6, #2
   80f72:	d007      	beq.n	80f84 <__libc_init_array+0x1c>
   80f74:	3d04      	subs	r5, #4
   80f76:	2400      	movs	r4, #0
   80f78:	3401      	adds	r4, #1
   80f7a:	f855 3f04 	ldr.w	r3, [r5, #4]!
   80f7e:	4798      	blx	r3
   80f80:	42a6      	cmp	r6, r4
   80f82:	d1f9      	bne.n	80f78 <__libc_init_array+0x10>
   80f84:	4e0a      	ldr	r6, [pc, #40]	; (80fb0 <__libc_init_array+0x48>)
   80f86:	4d0b      	ldr	r5, [pc, #44]	; (80fb4 <__libc_init_array+0x4c>)
   80f88:	f000 f896 	bl	810b8 <_init>
   80f8c:	1b76      	subs	r6, r6, r5
   80f8e:	10b6      	asrs	r6, r6, #2
   80f90:	d008      	beq.n	80fa4 <__libc_init_array+0x3c>
   80f92:	3d04      	subs	r5, #4
   80f94:	2400      	movs	r4, #0
   80f96:	3401      	adds	r4, #1
   80f98:	f855 3f04 	ldr.w	r3, [r5, #4]!
   80f9c:	4798      	blx	r3
   80f9e:	42a6      	cmp	r6, r4
   80fa0:	d1f9      	bne.n	80f96 <__libc_init_array+0x2e>
   80fa2:	bd70      	pop	{r4, r5, r6, pc}
   80fa4:	bd70      	pop	{r4, r5, r6, pc}
   80fa6:	bf00      	nop
   80fa8:	000810c4 	.word	0x000810c4
   80fac:	000810c4 	.word	0x000810c4
   80fb0:	000810cc 	.word	0x000810cc
   80fb4:	000810c4 	.word	0x000810c4

00080fb8 <register_fini>:
   80fb8:	4b02      	ldr	r3, [pc, #8]	; (80fc4 <register_fini+0xc>)
   80fba:	b113      	cbz	r3, 80fc2 <register_fini+0xa>
   80fbc:	4802      	ldr	r0, [pc, #8]	; (80fc8 <register_fini+0x10>)
   80fbe:	f000 b805 	b.w	80fcc <atexit>
   80fc2:	4770      	bx	lr
   80fc4:	00000000 	.word	0x00000000
   80fc8:	00080fd9 	.word	0x00080fd9

00080fcc <atexit>:
   80fcc:	4601      	mov	r1, r0
   80fce:	2000      	movs	r0, #0
   80fd0:	4602      	mov	r2, r0
   80fd2:	4603      	mov	r3, r0
   80fd4:	f000 b818 	b.w	81008 <__register_exitproc>

00080fd8 <__libc_fini_array>:
   80fd8:	b538      	push	{r3, r4, r5, lr}
   80fda:	4d09      	ldr	r5, [pc, #36]	; (81000 <__libc_fini_array+0x28>)
   80fdc:	4c09      	ldr	r4, [pc, #36]	; (81004 <__libc_fini_array+0x2c>)
   80fde:	1b64      	subs	r4, r4, r5
   80fe0:	10a4      	asrs	r4, r4, #2
   80fe2:	bf18      	it	ne
   80fe4:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   80fe8:	d005      	beq.n	80ff6 <__libc_fini_array+0x1e>
   80fea:	3c01      	subs	r4, #1
   80fec:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   80ff0:	4798      	blx	r3
   80ff2:	2c00      	cmp	r4, #0
   80ff4:	d1f9      	bne.n	80fea <__libc_fini_array+0x12>
   80ff6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   80ffa:	f000 b867 	b.w	810cc <_fini>
   80ffe:	bf00      	nop
   81000:	000810d8 	.word	0x000810d8
   81004:	000810dc 	.word	0x000810dc

00081008 <__register_exitproc>:
   81008:	b5f0      	push	{r4, r5, r6, r7, lr}
   8100a:	4c27      	ldr	r4, [pc, #156]	; (810a8 <__register_exitproc+0xa0>)
   8100c:	b085      	sub	sp, #20
   8100e:	6826      	ldr	r6, [r4, #0]
   81010:	4607      	mov	r7, r0
   81012:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   81016:	2c00      	cmp	r4, #0
   81018:	d040      	beq.n	8109c <__register_exitproc+0x94>
   8101a:	6865      	ldr	r5, [r4, #4]
   8101c:	2d1f      	cmp	r5, #31
   8101e:	dd1e      	ble.n	8105e <__register_exitproc+0x56>
   81020:	4822      	ldr	r0, [pc, #136]	; (810ac <__register_exitproc+0xa4>)
   81022:	b918      	cbnz	r0, 8102c <__register_exitproc+0x24>
   81024:	f04f 30ff 	mov.w	r0, #4294967295
   81028:	b005      	add	sp, #20
   8102a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8102c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   81030:	9103      	str	r1, [sp, #12]
   81032:	9202      	str	r2, [sp, #8]
   81034:	9301      	str	r3, [sp, #4]
   81036:	f3af 8000 	nop.w
   8103a:	9903      	ldr	r1, [sp, #12]
   8103c:	4604      	mov	r4, r0
   8103e:	9a02      	ldr	r2, [sp, #8]
   81040:	9b01      	ldr	r3, [sp, #4]
   81042:	2800      	cmp	r0, #0
   81044:	d0ee      	beq.n	81024 <__register_exitproc+0x1c>
   81046:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   8104a:	2000      	movs	r0, #0
   8104c:	6025      	str	r5, [r4, #0]
   8104e:	6060      	str	r0, [r4, #4]
   81050:	4605      	mov	r5, r0
   81052:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   81056:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   8105a:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   8105e:	b93f      	cbnz	r7, 81070 <__register_exitproc+0x68>
   81060:	1c6b      	adds	r3, r5, #1
   81062:	2000      	movs	r0, #0
   81064:	3502      	adds	r5, #2
   81066:	6063      	str	r3, [r4, #4]
   81068:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   8106c:	b005      	add	sp, #20
   8106e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81070:	2601      	movs	r6, #1
   81072:	40ae      	lsls	r6, r5
   81074:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   81078:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   8107c:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   81080:	2f02      	cmp	r7, #2
   81082:	ea42 0206 	orr.w	r2, r2, r6
   81086:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   8108a:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   8108e:	d1e7      	bne.n	81060 <__register_exitproc+0x58>
   81090:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   81094:	431e      	orrs	r6, r3
   81096:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   8109a:	e7e1      	b.n	81060 <__register_exitproc+0x58>
   8109c:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   810a0:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   810a4:	e7b9      	b.n	8101a <__register_exitproc+0x12>
   810a6:	bf00      	nop
   810a8:	000810b4 	.word	0x000810b4
   810ac:	00000000 	.word	0x00000000
   810b0:	00000043 	.word	0x00000043

000810b4 <_global_impure_ptr>:
   810b4:	20070140                                @.. 

000810b8 <_init>:
   810b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   810ba:	bf00      	nop
   810bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   810be:	bc08      	pop	{r3}
   810c0:	469e      	mov	lr, r3
   810c2:	4770      	bx	lr

000810c4 <__init_array_start>:
   810c4:	00080fb9 	.word	0x00080fb9

000810c8 <__frame_dummy_init_array_entry>:
   810c8:	00080119                                ....

000810cc <_fini>:
   810cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   810ce:	bf00      	nop
   810d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   810d2:	bc08      	pop	{r3}
   810d4:	469e      	mov	lr, r3
   810d6:	4770      	bx	lr

000810d8 <__fini_array_start>:
   810d8:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070138 	.word	0x20070138

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <SystemCoreClock>:
20070138:	003d0900 00000000                       ..=.....

20070140 <impure_data>:
20070140:	00000000 2007042c 20070494 200704fc     ....,.. ... ... 
	...
20070174:	000810b0 00000000 00000000 00000000     ................
	...
200701e8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f8:	0005deec 0000000b 00000000 00000000     ................
	...
