// Seed: 3955638352
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output tri id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_2;
  logic id_9;
  assign id_8 = 1;
  wire id_10, id_11;
endmodule
module module_1 #(
    parameter id_1 = 32'd96
) (
    _id_1,
    id_2[1 : 1]
);
  inout logic [7:0] id_2;
  xor primCall (id_2, id_3, id_4, id_5);
  input wire _id_1;
  wire [-1 : id_1] id_3, id_4, id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_3,
      id_4,
      id_6
  );
  wire id_7;
  ;
  wire id_8, id_9, id_10;
endmodule
