// Seed: 2777503909
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7 = id_6;
  wire id_8 = id_2;
endmodule
module module_1 (
    input  tri0 id_0,
    inout  wor  id_1,
    output tri1 id_2,
    input  wand id_3
    , id_6 = 1'd0,
    input  wire id_4
);
  wire id_7;
  module_0(
      id_7, id_6, id_7, id_6, id_6
  );
endmodule
module module_2 (
    input wor id_0,
    input wire id_1,
    input tri0 id_2,
    input wor id_3,
    input tri1 id_4,
    output tri0 id_5,
    output supply1 id_6,
    input wand id_7
);
endmodule
module module_3 (
    input tri1 id_0,
    input uwire id_1,
    input wor id_2,
    output wor id_3,
    inout supply0 id_4,
    output wand id_5,
    output tri0 id_6,
    input wor id_7,
    input tri0 id_8,
    input wor id_9,
    input uwire id_10,
    input uwire id_11,
    input wire id_12,
    input uwire id_13,
    output tri0 id_14,
    input tri1 id_15,
    input tri0 id_16,
    output uwire id_17,
    output tri0 id_18,
    output uwire id_19,
    input tri id_20,
    output tri0 id_21,
    output wand id_22,
    input wire id_23
);
  always $display(1, {1 != (1) {id_8}} + $display(id_20), 1);
  module_2(
      id_2, id_4, id_13, id_13, id_16, id_19, id_18, id_23
  );
endmodule
