blk_mem_RAM.v,verilog,xil_defaultlib,../../../../semestrak_rev.gen/sources_1/ip/blk_mem_RAM/sim/blk_mem_RAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
