\documentclass[letter,10pt]{article}
\usepackage{TLCresume}
\begin{document}

\definecolor{sectiondivide}{RGB}{170, 170, 170}

%====================
% EXPERIENCE A
%====================
\subsection{{Supercomputer Hardware Engineering Intern \hfill 07/2021 --- 01/2022}}
\subtext{Tesla \hfill California}
\begin{zitemize}
\item Lead design and integration of daughter card architecture for complexity offloading and improve fault tolerance
\item Developed safety systems and hot-swap circuitry for extremely-high power density applications of 200kW+
%\item Suppressed 100,000 Amp transient by designing dual hot-swap and constant current to constant voltage buck converter
%\item Managed mechanical, harness, and system integration for custom control architecture, analyzing tradeoffs off different implementations
\item Took ownership of multiple boards, bringing up, validating and integrating manaing mechnical and system integration
%\item Designed FPGA RTL to pull data from I2C bus and memory map data to PCIe link with Verilog
\item Designed and implemented FPGA RTL for I2C peripheral to pull telemetry data from VRMs
%\item Delivered hardware designs while brought up, validated and revised documentation under intense Tesla engineering deadlines
\end{zitemize}
{\color{sectiondivide} \vspace{-0.75em}\hrulefill}

%====================
% EXPERIENCE B
%====================
\subsection{{Autopilot Hardware Engineering Intern \hfill 01/2021 --- 04/2021}}
\subtext{Tesla \hfill California}
\begin{zitemize}
\item Wrote hardware validation testing suites for the team including Ethernet Switch, GPS, VRM bringup in Python to reduce repetitive tasks and build software infrastructure
\item Discovered, root caused and implemented solution to reliability issues on AutoPilot board in temperature varying environments
\item Performed time-domain reflectometry on SGMII and 1000Base-T1 signal paths to verify signal integrity and performed eye-diagram analysis for intersymbol distortion
\item Validated multi-phase buck converter load transient step response and open-loop phase response; meeting requirements
\end{zitemize}
{\color{sectiondivide} \vspace{-0.75em}\hrulefill}

%====================
% EXPERIENCE C
%====================
\subsection{{Electronics Designer and Innovator Intern \hfill 08/2019 --- 04/2020}}
\subtext{Kazoo Technology \hfill Hong Kong}
\begin{zitemize}
\item Reversed engineered capacitive touch screen stylus hardware to adapt technology to special usecase
\item Design discrete and integrated analog amplifier and digitally controlled filters using LTSpice simulations and built and tested prototypes
\item Design and packaged manufacturable products for consumer use
\item Designed 200MSP/s ADC with FPGA dev-board in Altium including touch screen protocol detection and spoofing for touch screen stylus testing
\end{zitemize}
{\color{sectiondivide} \vspace{-0.75em}\hrulefill}

%====================
% EXPERIENCE D
%====================
\subsection{{Systems Engineering Intern \hfill 08/2017 --- 04/2018}}
\subtext{Evertz Microsystems \hfill Toronto}
\begin{zitemize}
\item Developed FPGA firmware for capturing and replaying 10GB/s fiber optic IP packets with realtime hardware timestamping
\item Improved SDRAM data packing density by 50\% using intelligent circular buffering and memory pre-caching
\item Debugged hardware short on high density PCB and designed improved active fusing system
\end{zitemize}

\end{document}