

================================================================
== Vitis HLS Report for 'smm_Pipeline_VITIS_LOOP_15_1'
================================================================
* Date:           Sun Jun 23 03:43:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparseMatrixPower
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.893 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      205|      205|  1.025 us|  1.025 us|  205|  205|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |      203|      203|         6|          2|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     126|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|      165|      49|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      91|    -|
|Register             |        -|     -|      226|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      391|     266|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   3|  165|  49|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   3|  165|  49|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_123_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln16_1_fu_166_p2  |         +|   0|  0|  15|           8|           7|
    |add_ln16_2_fu_177_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln16_3_fu_153_p2  |         +|   0|  0|  21|          14|           7|
    |add_ln16_fu_137_p2    |         +|   0|  0|  21|          14|          14|
    |icmp_ln15_fu_117_p2   |      icmp|   0|  0|  14|           7|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 126|          83|          69|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  14|          3|    1|          3|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1           |   9|          2|    7|         14|
    |ap_sig_allocacmp_phi_mul_load  |   9|          2|   14|         28|
    |data_address0                  |  14|          3|    8|         24|
    |i_fu_48                        |   9|          2|    7|         14|
    |phi_mul_fu_44                  |   9|          2|   14|         28|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  91|         20|   54|        117|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln16_2_reg_244                 |  32|   0|   32|          0|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |data_addr_1_reg_229                |   8|   0|    8|          0|
    |data_addr_1_reg_229_pp0_iter2_reg  |   8|   0|    8|          0|
    |data_load_1_reg_239                |  32|   0|   32|          0|
    |data_load_reg_224                  |  32|   0|   32|          0|
    |i_1_reg_195                        |   7|   0|    7|          0|
    |i_fu_48                            |   7|   0|    7|          0|
    |icmp_ln15_reg_200                  |   1|   0|    1|          0|
    |mul_ln16_reg_234                   |  32|   0|   32|          0|
    |phi_mul_fu_44                      |  14|   0|   14|          0|
    |phi_mul_load_reg_204               |  14|   0|   14|          0|
    |w_load_reg_219                     |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 226|   0|  226|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------+-----+-----+------------+------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  smm_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  smm_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  smm_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  smm_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  smm_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  smm_Pipeline_VITIS_LOOP_15_1|  return value|
|zext_ln15_1    |   in|    7|     ap_none|                   zext_ln15_1|        scalar|
|w_address0     |  out|   14|   ap_memory|                             w|         array|
|w_ce0          |  out|    1|   ap_memory|                             w|         array|
|w_q0           |   in|   32|   ap_memory|                             w|         array|
|data_address0  |  out|    8|   ap_memory|                          data|         array|
|data_ce0       |  out|    1|   ap_memory|                          data|         array|
|data_we0       |  out|    1|   ap_memory|                          data|         array|
|data_d0        |  out|   32|   ap_memory|                          data|         array|
|data_q0        |   in|   32|   ap_memory|                          data|         array|
|data_address1  |  out|    8|   ap_memory|                          data|         array|
|data_ce1       |  out|    1|   ap_memory|                          data|         array|
|data_q1        |   in|   32|   ap_memory|                          data|         array|
+---------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.81>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 9 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:14->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln15_1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln15_1"   --->   Operation 11 'read' 'zext_ln15_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln15_1_cast = zext i7 %zext_ln15_1_read"   --->   Operation 12 'zext' 'zext_ln15_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln14 = store i7 0, i7 %i" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:14->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 15 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i14 0, i14 %phi_mul"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:15->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln15 = icmp_eq  i7 %i_1, i7 100" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:15->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 19 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.85ns)   --->   "%add_ln15 = add i7 %i_1, i7 1" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:15->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 20 'add' 'add_ln15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.i.split, void %for.inc.loopexit.exitStub" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:15->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 21 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%phi_mul_load = load i14 %phi_mul" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 22 'load' 'phi_mul_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i7 %i_1" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:15->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 23 'zext' 'zext_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.05ns)   --->   "%add_ln16 = add i14 %phi_mul_load, i14 %zext_ln15_1_cast" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 24 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i14 %add_ln16" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 25 'zext' 'zext_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln16" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 26 'getelementptr' 'w_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.29ns)   --->   "%w_load = load i14 %w_addr" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 27 'load' 'w_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln15" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 28 'getelementptr' 'data_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.29ns)   --->   "%data_load = load i8 %data_addr" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 29 'load' 'data_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln14 = store i7 %add_ln15, i7 %i" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:14->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 30 'store' 'store_ln14' <Predicate = (!icmp_ln15)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 31 [1/1] (1.05ns)   --->   "%add_ln16_3 = add i14 %phi_mul_load, i14 100" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 31 'add' 'add_ln16_3' <Predicate = (!icmp_ln15)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/2] (1.29ns)   --->   "%w_load = load i14 %w_addr" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 32 'load' 'w_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 33 [1/2] (1.29ns)   --->   "%data_load = load i8 %data_addr" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 33 'load' 'data_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_2 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln16 = store i14 %add_ln16_3, i14 %phi_mul" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 34 'store' 'store_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i7 %i_1" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:15->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 35 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (2.89ns)   --->   "%mul_ln16 = mul i32 %data_load, i32 %w_load" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 36 'mul' 'mul_ln16' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.87ns)   --->   "%add_ln16_1 = add i8 %zext_ln15_2, i8 100" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 37 'add' 'add_ln16_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i8 %add_ln16_1" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 38 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr i32 %data, i64 0, i64 %zext_ln16_1" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 39 'getelementptr' 'data_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (1.29ns)   --->   "%data_load_1 = load i8 %data_addr_1" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 40 'load' 'data_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 41 [1/2] (2.89ns)   --->   "%mul_ln16 = mul i32 %data_load, i32 %w_load" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 41 'mul' 'mul_ln16' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/2] (1.29ns)   --->   "%data_load_1 = load i8 %data_addr_1" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 42 'load' 'data_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.14>
ST_5 : Operation 43 [1/1] (1.14ns)   --->   "%add_ln16_2 = add i32 %data_load_1, i32 %mul_ln16" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 43 'add' 'add_ln16_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:14->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 44 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:14->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:15->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 46 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (1.29ns)   --->   "%store_ln16 = store i32 %add_ln16_2, i8 %data_addr_1" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 47 'store' 'store_ln16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc.i" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:15->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 48 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln15_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                (alloca           ) [ 0110000]
i                      (alloca           ) [ 0100000]
zext_ln15_1_read       (read             ) [ 0000000]
zext_ln15_1_cast       (zext             ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
store_ln14             (store            ) [ 0000000]
store_ln0              (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
i_1                    (load             ) [ 0111000]
icmp_ln15              (icmp             ) [ 0111100]
add_ln15               (add              ) [ 0000000]
br_ln15                (br               ) [ 0000000]
phi_mul_load           (load             ) [ 0010000]
zext_ln15              (zext             ) [ 0000000]
add_ln16               (add              ) [ 0000000]
zext_ln16              (zext             ) [ 0000000]
w_addr                 (getelementptr    ) [ 0010000]
data_addr              (getelementptr    ) [ 0010000]
store_ln14             (store            ) [ 0000000]
add_ln16_3             (add              ) [ 0000000]
w_load                 (load             ) [ 0111100]
data_load              (load             ) [ 0111100]
store_ln16             (store            ) [ 0000000]
zext_ln15_2            (zext             ) [ 0000000]
add_ln16_1             (add              ) [ 0000000]
zext_ln16_1            (zext             ) [ 0000000]
data_addr_1            (getelementptr    ) [ 0110111]
mul_ln16               (mul              ) [ 0100010]
data_load_1            (load             ) [ 0100010]
add_ln16_2             (add              ) [ 0010001]
specpipeline_ln14      (specpipeline     ) [ 0000000]
speclooptripcount_ln14 (speclooptripcount) [ 0000000]
specloopname_ln15      (specloopname     ) [ 0000000]
store_ln16             (store            ) [ 0000000]
br_ln15                (br               ) [ 0000000]
ret_ln0                (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln15_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="phi_mul_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="zext_ln15_1_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="7" slack="0"/>
<pin id="54" dir="0" index="1" bw="7" slack="0"/>
<pin id="55" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln15_1_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="w_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="14" slack="0"/>
<pin id="62" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="14" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="data_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="7" slack="0"/>
<pin id="75" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="1"/>
<pin id="81" dir="0" index="2" bw="0" slack="0"/>
<pin id="83" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="84" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="1"/>
<pin id="86" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data_load/1 data_load_1/3 store_ln16/6 "/>
</bind>
</comp>

<comp id="88" class="1004" name="data_addr_1_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_1/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="0" index="1" bw="32" slack="1"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln15_1_cast_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1_cast/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln14_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="7" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln0_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="14" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_1_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln15_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="0" index="1" bw="7" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln15_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="phi_mul_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="14" slack="0"/>
<pin id="131" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln15_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln16_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="14" slack="0"/>
<pin id="139" dir="0" index="1" bw="7" slack="0"/>
<pin id="140" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln16_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="14" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln14_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="0" index="1" bw="7" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln16_3_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="14" slack="1"/>
<pin id="155" dir="0" index="1" bw="8" slack="0"/>
<pin id="156" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_3/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln16_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="0"/>
<pin id="160" dir="0" index="1" bw="14" slack="1"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln15_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="2"/>
<pin id="165" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln16_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln16_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln16_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="0" index="1" bw="32" slack="1"/>
<pin id="180" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_2/5 "/>
</bind>
</comp>

<comp id="181" class="1005" name="phi_mul_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="14" slack="0"/>
<pin id="183" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="188" class="1005" name="i_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="195" class="1005" name="i_1_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="2"/>
<pin id="197" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="200" class="1005" name="icmp_ln15_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="204" class="1005" name="phi_mul_load_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="14" slack="1"/>
<pin id="206" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul_load "/>
</bind>
</comp>

<comp id="209" class="1005" name="w_addr_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="14" slack="1"/>
<pin id="211" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="214" class="1005" name="data_addr_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="1"/>
<pin id="216" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="219" class="1005" name="w_load_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_load "/>
</bind>
</comp>

<comp id="224" class="1005" name="data_load_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_load "/>
</bind>
</comp>

<comp id="229" class="1005" name="data_addr_1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="1"/>
<pin id="231" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_1 "/>
</bind>
</comp>

<comp id="234" class="1005" name="mul_ln16_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16 "/>
</bind>
</comp>

<comp id="239" class="1005" name="data_load_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_load_1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="add_ln16_2_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="28" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="87"><net_src comp="71" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="88" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="103"><net_src comp="52" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="114" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="114" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="141"><net_src comp="129" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="100" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="137" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="152"><net_src comp="123" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="153" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="163" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="184"><net_src comp="44" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="191"><net_src comp="48" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="198"><net_src comp="114" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="203"><net_src comp="117" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="129" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="212"><net_src comp="58" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="217"><net_src comp="71" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="222"><net_src comp="65" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="227"><net_src comp="78" pin="7"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="232"><net_src comp="88" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="237"><net_src comp="96" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="242"><net_src comp="78" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="247"><net_src comp="177" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="78" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w | {}
	Port: data | {6 }
 - Input state : 
	Port: smm_Pipeline_VITIS_LOOP_15_1 : zext_ln15_1 | {1 }
	Port: smm_Pipeline_VITIS_LOOP_15_1 : w | {1 2 }
	Port: smm_Pipeline_VITIS_LOOP_15_1 : data | {1 2 3 4 }
  - Chain level:
	State 1
		store_ln14 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln15 : 2
		add_ln15 : 2
		br_ln15 : 3
		phi_mul_load : 1
		zext_ln15 : 2
		add_ln16 : 1
		zext_ln16 : 2
		w_addr : 3
		w_load : 4
		data_addr : 3
		data_load : 4
		store_ln14 : 3
	State 2
		store_ln16 : 1
	State 3
		add_ln16_1 : 1
		zext_ln16_1 : 2
		data_addr_1 : 3
		data_load_1 : 4
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_96          |    3    |   165   |    49   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln15_fu_123       |    0    |    0    |    14   |
|          |       add_ln16_fu_137       |    0    |    0    |    21   |
|    add   |      add_ln16_3_fu_153      |    0    |    0    |    21   |
|          |      add_ln16_1_fu_166      |    0    |    0    |    15   |
|          |      add_ln16_2_fu_177      |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln15_fu_117      |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|   read   | zext_ln15_1_read_read_fu_52 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   zext_ln15_1_cast_fu_100   |    0    |    0    |    0    |
|          |       zext_ln15_fu_132      |    0    |    0    |    0    |
|   zext   |       zext_ln16_fu_143      |    0    |    0    |    0    |
|          |      zext_ln15_2_fu_163     |    0    |    0    |    0    |
|          |      zext_ln16_1_fu_172     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    3    |   165   |   173   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln16_2_reg_244 |   32   |
| data_addr_1_reg_229|    8   |
|  data_addr_reg_214 |    8   |
| data_load_1_reg_239|   32   |
|  data_load_reg_224 |   32   |
|     i_1_reg_195    |    7   |
|      i_reg_188     |    7   |
|  icmp_ln15_reg_200 |    1   |
|  mul_ln16_reg_234  |   32   |
|phi_mul_load_reg_204|   14   |
|   phi_mul_reg_181  |   14   |
|   w_addr_reg_209   |   14   |
|   w_load_reg_219   |   32   |
+--------------------+--------+
|        Total       |   233  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_78 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_78 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   44   ||   1.38  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   165  |   173  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   233  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   398  |   200  |
+-----------+--------+--------+--------+--------+
