
sim_servo.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000013e  00800100  000027d0  00002864  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000027d0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000006a  0080023e  0080023e  000029a2  2**0
                  ALLOC
  3 .stab         00000c84  00000000  00000000  000029a4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000001b6  00000000  00000000  00003628  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000388  00000000  00000000  000037e0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000040bf  00000000  00000000  00003b68  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001d6f  00000000  00000000  00007c27  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000019bb  00000000  00000000  00009996  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000007c0  00000000  00000000  0000b354  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000008c5  00000000  00000000  0000bb14  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000211b  00000000  00000000  0000c3d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a8  00000000  00000000  0000e4f4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
       8:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
       c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      10:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      14:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      18:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      1c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      20:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      24:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      28:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      2c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      30:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      34:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      38:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      3c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      40:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      44:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__vector_17>
      48:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      4c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      50:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      54:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      58:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      5c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      60:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      64:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__vector_25>
      68:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      6c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      70:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      74:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      78:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      7c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      80:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      84:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      88:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      8c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      90:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	12 e0       	ldi	r17, 0x02	; 2
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e0 ed       	ldi	r30, 0xD0	; 208
      a8:	f7 e2       	ldi	r31, 0x27	; 39
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	ae 33       	cpi	r26, 0x3E	; 62
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>

000000ba <__do_clear_bss>:
      ba:	12 e0       	ldi	r17, 0x02	; 2
      bc:	ae e3       	ldi	r26, 0x3E	; 62
      be:	b2 e0       	ldi	r27, 0x02	; 2
      c0:	01 c0       	rjmp	.+2      	; 0xc4 <.do_clear_bss_start>

000000c2 <.do_clear_bss_loop>:
      c2:	1d 92       	st	X+, r1

000000c4 <.do_clear_bss_start>:
      c4:	a8 3a       	cpi	r26, 0xA8	; 168
      c6:	b1 07       	cpc	r27, r17
      c8:	e1 f7       	brne	.-8      	; 0xc2 <.do_clear_bss_loop>
      ca:	0e 94 82 0f 	call	0x1f04	; 0x1f04 <main>
      ce:	0c 94 e6 13 	jmp	0x27cc	; 0x27cc <_exit>

000000d2 <__bad_interrupt>:
      d2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d6 <__vector_17>:
int err[] = {DO,RE,MI,EOS};

#define F_CPU 16000000UL

ISR(TIMER0_OVF_vect)
{
      d6:	1f 92       	push	r1
      d8:	0f 92       	push	r0
      da:	0f b6       	in	r0, 0x3f	; 63
      dc:	0f 92       	push	r0
      de:	0b b6       	in	r0, 0x3b	; 59
      e0:	0f 92       	push	r0
      e2:	11 24       	eor	r1, r1
      e4:	8f 93       	push	r24
      e6:	9f 93       	push	r25
      e8:	ef 93       	push	r30
      ea:	ff 93       	push	r31
	if(state == OFF)
      ec:	80 91 49 02 	lds	r24, 0x0249
      f0:	90 91 4a 02 	lds	r25, 0x024A
      f4:	81 30       	cpi	r24, 0x01	; 1
      f6:	91 05       	cpc	r25, r1
      f8:	31 f4       	brne	.+12     	; 0x106 <__vector_17+0x30>
	{
	PORTE |= 1;
      fa:	70 9a       	sbi	0x0e, 0	; 14
	state = ON;
      fc:	10 92 4a 02 	sts	0x024A, r1
     100:	10 92 49 02 	sts	0x0249, r1
     104:	07 c0       	rjmp	.+14     	; 0x114 <__vector_17+0x3e>
	}
	else
	{
	PORTE &= ~1;
     106:	70 98       	cbi	0x0e, 0	; 14
	state = OFF;
     108:	81 e0       	ldi	r24, 0x01	; 1
     10a:	90 e0       	ldi	r25, 0x00	; 0
     10c:	90 93 4a 02 	sts	0x024A, r25
     110:	80 93 49 02 	sts	0x0249, r24
	}
	TCNT0 = f_table[tone];
     114:	e0 91 43 02 	lds	r30, 0x0243
     118:	f0 91 44 02 	lds	r31, 0x0244
     11c:	e4 5d       	subi	r30, 0xD4	; 212
     11e:	fe 4f       	sbci	r31, 0xFE	; 254
     120:	80 81       	ld	r24, Z
     122:	86 bd       	out	0x26, r24	; 38
}
     124:	ff 91       	pop	r31
     126:	ef 91       	pop	r30
     128:	9f 91       	pop	r25
     12a:	8f 91       	pop	r24
     12c:	0f 90       	pop	r0
     12e:	0b be       	out	0x3b, r0	; 59
     130:	0f 90       	pop	r0
     132:	0f be       	out	0x3f, r0	; 63
     134:	0f 90       	pop	r0
     136:	1f 90       	pop	r1
     138:	18 95       	reti

0000013a <rt_OneStep>:
void rt_OneStep(void);
void rt_OneStep(void)
{
  static boolean_T OverrunFlag = 0;

  if (OverrunFlag) {
     13a:	80 91 40 02 	lds	r24, 0x0240
     13e:	88 23       	and	r24, r24
     140:	49 f0       	breq	.+18     	; 0x154 <rt_OneStep+0x1a>
    rtmSetErrorStatus(servo_M, "Overrun");
     142:	e0 91 34 01 	lds	r30, 0x0134
     146:	f0 91 35 01 	lds	r31, 0x0135
     14a:	80 e0       	ldi	r24, 0x00	; 0
     14c:	91 e0       	ldi	r25, 0x01	; 1
     14e:	91 83       	std	Z+1, r25	; 0x01
     150:	80 83       	st	Z, r24
    return;
     152:	08 95       	ret
  }

  OverrunFlag = TRUE;
     154:	81 e0       	ldi	r24, 0x01	; 1
     156:	80 93 40 02 	sts	0x0240, r24

  servo_U.current_mode = current_mode;
     15a:	60 91 47 02 	lds	r22, 0x0247
     15e:	70 91 48 02 	lds	r23, 0x0248
     162:	80 e0       	ldi	r24, 0x00	; 0
     164:	90 e0       	ldi	r25, 0x00	; 0
     166:	0e 94 15 0d 	call	0x1a2a	; 0x1a2a <__floatunsisf>
     16a:	dc 01       	movw	r26, r24
     16c:	cb 01       	movw	r24, r22
     16e:	80 93 76 02 	sts	0x0276, r24
     172:	90 93 77 02 	sts	0x0277, r25
     176:	a0 93 78 02 	sts	0x0278, r26
     17a:	b0 93 79 02 	sts	0x0279, r27
  servo_U.current_speed = current_speed;
     17e:	60 91 5a 02 	lds	r22, 0x025A
     182:	70 91 5b 02 	lds	r23, 0x025B
     186:	80 e0       	ldi	r24, 0x00	; 0
     188:	90 e0       	ldi	r25, 0x00	; 0
     18a:	0e 94 15 0d 	call	0x1a2a	; 0x1a2a <__floatunsisf>
     18e:	dc 01       	movw	r26, r24
     190:	cb 01       	movw	r24, r22
     192:	80 93 7a 02 	sts	0x027A, r24
     196:	90 93 7b 02 	sts	0x027B, r25
     19a:	a0 93 7c 02 	sts	0x027C, r26
     19e:	b0 93 7d 02 	sts	0x027D, r27
  servo_U.ting = ting;
     1a2:	80 91 41 02 	lds	r24, 0x0241
     1a6:	90 91 42 02 	lds	r25, 0x0242
     1aa:	90 93 83 02 	sts	0x0283, r25
     1ae:	80 93 82 02 	sts	0x0282, r24
  servo_U.ADdata = ADdata;
     1b2:	60 91 45 02 	lds	r22, 0x0245
     1b6:	70 91 46 02 	lds	r23, 0x0246
     1ba:	80 e0       	ldi	r24, 0x00	; 0
     1bc:	90 e0       	ldi	r25, 0x00	; 0
     1be:	0e 94 15 0d 	call	0x1a2a	; 0x1a2a <__floatunsisf>
     1c2:	dc 01       	movw	r26, r24
     1c4:	cb 01       	movw	r24, r22
     1c6:	80 93 7e 02 	sts	0x027E, r24
     1ca:	90 93 7f 02 	sts	0x027F, r25
     1ce:	a0 93 80 02 	sts	0x0280, r26
     1d2:	b0 93 81 02 	sts	0x0281, r27


  servo_step();
     1d6:	0e 94 ce 05 	call	0xb9c	; 0xb9c <servo_step>

  warn_stop = servo_Y.warn_stop;
     1da:	60 91 60 02 	lds	r22, 0x0260
     1de:	70 91 61 02 	lds	r23, 0x0261
     1e2:	80 91 62 02 	lds	r24, 0x0262
     1e6:	90 91 63 02 	lds	r25, 0x0263
     1ea:	0e 94 6a 08 	call	0x10d4	; 0x10d4 <__fixunssfsi>
     1ee:	dc 01       	movw	r26, r24
     1f0:	cb 01       	movw	r24, r22
     1f2:	90 93 5f 02 	sts	0x025F, r25
     1f6:	80 93 5e 02 	sts	0x025E, r24
  angle = (int)servo_Y.angle;
     1fa:	60 91 64 02 	lds	r22, 0x0264
     1fe:	70 91 65 02 	lds	r23, 0x0265
     202:	80 91 66 02 	lds	r24, 0x0266
     206:	90 91 67 02 	lds	r25, 0x0267
     20a:	0e 94 c4 0c 	call	0x1988	; 0x1988 <__fixsfsi>
     20e:	dc 01       	movw	r26, r24
     210:	cb 01       	movw	r24, r22
     212:	90 93 5d 02 	sts	0x025D, r25
     216:	80 93 5c 02 	sts	0x025C, r24
  cds = (int)servo_Y.cds;
     21a:	60 91 68 02 	lds	r22, 0x0268
     21e:	70 91 69 02 	lds	r23, 0x0269
     222:	80 91 6a 02 	lds	r24, 0x026A
     226:	90 91 6b 02 	lds	r25, 0x026B
     22a:	0e 94 c4 0c 	call	0x1988	; 0x1988 <__fixsfsi>
     22e:	dc 01       	movw	r26, r24
     230:	cb 01       	movw	r24, r22
     232:	90 93 3f 02 	sts	0x023F, r25
     236:	80 93 3e 02 	sts	0x023E, r24
  OCR3C = servo_Y.ocr3c;
     23a:	80 91 6c 02 	lds	r24, 0x026C
     23e:	90 91 6d 02 	lds	r25, 0x026D
     242:	90 93 9d 00 	sts	0x009D, r25
     246:	80 93 9c 00 	sts	0x009C, r24
  PORTE= servo_Y.porte;
     24a:	60 91 6e 02 	lds	r22, 0x026E
     24e:	70 91 6f 02 	lds	r23, 0x026F
     252:	80 91 70 02 	lds	r24, 0x0270
     256:	90 91 71 02 	lds	r25, 0x0271
     25a:	0e 94 6a 08 	call	0x10d4	; 0x10d4 <__fixunssfsi>
     25e:	6e b9       	out	0x0e, r22	; 14

  OverrunFlag = FALSE;
     260:	10 92 40 02 	sts	0x0240, r1
     264:	08 95       	ret

00000266 <initAdc>:
}


void initAdc(void)
{
	ADMUX = 0x40 ;   // 기준전압; 외부 캐퍼시터 가진 AVcc(AREF 핀)
     266:	80 e4       	ldi	r24, 0x40	; 64
     268:	80 93 7c 00 	sts	0x007C, r24
				// AD변환 데이터 정렬; 오른쪽 정렬 
				// AD변환 채널 선택; PortF 0 핀	 
	DDRF = 0xf0;	// PortF[3..0] 입력으로 설정, PortF[7..4] 출력으로 설정 
     26c:	80 ef       	ldi	r24, 0xF0	; 240
     26e:	80 bb       	out	0x10, r24	; 16
	DIDR0 = 0x0f;	// 디지털 입력 불가 PortF[3..0]
     270:	8f e0       	ldi	r24, 0x0F	; 15
     272:	80 93 7e 00 	sts	0x007E, r24
	ADCSRA = 0xc8;  	// ADC 인에이블, ADC 변환 시작, ADC인터럽트 인에이블 
     276:	88 ec       	ldi	r24, 0xC8	; 200
     278:	80 93 7a 00 	sts	0x007A, r24
					// ADC 클럭 설정; XTAL의1/2(8MHz) //11001000
}
     27c:	08 95       	ret

0000027e <__vector_25>:

SIGNAL(ADC_vect)
{
     27e:	1f 92       	push	r1
     280:	0f 92       	push	r0
     282:	0f b6       	in	r0, 0x3f	; 63
     284:	0f 92       	push	r0
     286:	11 24       	eor	r1, r1
     288:	8f 93       	push	r24
     28a:	9f 93       	push	r25
	ADdata= ADC;				// AD변환 데이터를 ADdata 에 저장 ( Register에 있는값을 전역변수 ADdata에 옮겨 사용하기 쉽게 이용한다. )
     28c:	80 91 78 00 	lds	r24, 0x0078
     290:	90 91 79 00 	lds	r25, 0x0079
     294:	90 93 46 02 	sts	0x0246, r25
     298:	80 93 45 02 	sts	0x0245, r24
   	ADCSRA= 0b11001000;  	    // ADC 인에이블, ADC 변환 시작, ADC인터럽트 인에이블 
     29c:	88 ec       	ldi	r24, 0xC8	; 200
     29e:	80 93 7a 00 	sts	0x007A, r24
								// ADC 클럭 설정; XTAL의1/2(8MHz)
}
     2a2:	9f 91       	pop	r25
     2a4:	8f 91       	pop	r24
     2a6:	0f 90       	pop	r0
     2a8:	0f be       	out	0x3f, r0	; 63
     2aa:	0f 90       	pop	r0
     2ac:	1f 90       	pop	r1
     2ae:	18 95       	reti

000002b0 <initPort>:

void initPort(void)
{
   DDRC  = 0xff;   // LCD 데이터 및 명령 
     2b0:	8f ef       	ldi	r24, 0xFF	; 255
     2b2:	87 b9       	out	0x07, r24	; 7
   PORTC = 0x00;
     2b4:	18 b8       	out	0x08, r1	; 8
   DDRG  = 0x0f;   // LCD 제어 출력 (RS, RW, E)
     2b6:	9f e0       	ldi	r25, 0x0F	; 15
     2b8:	93 bb       	out	0x13, r25	; 19

   DDRE  = 0xff;   // Motor를 이용하기 위한 포트. 필요한 핀 출력 설정
     2ba:	8d b9       	out	0x0d, r24	; 13
   DDRB |= 0b10000000;//module 내 led 제어
     2bc:	27 9a       	sbi	0x04, 7	; 4

///////+cds control+///////
   DDRF  = 0x00;	
     2be:	10 ba       	out	0x10, r1	; 16
///////////////////////////


}
     2c0:	08 95       	ret

000002c2 <initMotor>:

// 모터 초기화
void initMotor(void)
{
   TCCR3A=   0b10001010;   // COM3A[1:0]=10,  비교일치시 클리어 WGM3[3:0]: Phase correct PWM mode 
     2c2:	8a e8       	ldi	r24, 0x8A	; 138
     2c4:	80 93 90 00 	sts	0x0090, r24
   TCCR3B=   0b11010011;   // 64 분주 
     2c8:	83 ed       	ldi	r24, 0xD3	; 211
     2ca:	80 93 91 00 	sts	0x0091, r24

   ICR3 = FREQ_CLKIO/2/PRESCALE/1000*RC_SERVO_PERIOD; // 최고값(Top)3125, 40Hz(25msec) 
     2ce:	85 e3       	ldi	r24, 0x35	; 53
     2d0:	9c e0       	ldi	r25, 0x0C	; 12
     2d2:	90 93 97 00 	sts	0x0097, r25
     2d6:	80 93 96 00 	sts	0x0096, r24
   OCR3C= 70;   
     2da:	86 e4       	ldi	r24, 0x46	; 70
     2dc:	90 e0       	ldi	r25, 0x00	; 0
     2de:	90 93 9d 00 	sts	0x009D, r25
     2e2:	80 93 9c 00 	sts	0x009C, r24
}
     2e6:	08 95       	ret

000002e8 <E_Pulse>:
#define EN_0      (PORTG &= 0xFB)

//LCD Functions =================================================
void E_Pulse(void)
{
	EN_1;
     2e8:	a2 9a       	sbi	0x14, 2	; 20

	us_delay(100);
     2ea:	84 e6       	ldi	r24, 0x64	; 100
     2ec:	90 e0       	ldi	r25, 0x00	; 0
     2ee:	0e 94 4b 05 	call	0xa96	; 0xa96 <us_delay>

	EN_0;
     2f2:	a2 98       	cbi	0x14, 2	; 20
}
     2f4:	08 95       	ret

000002f6 <LCD_init>:

void LCD_init(void)
{
	ms_delay(40);
     2f6:	88 e2       	ldi	r24, 0x28	; 40
     2f8:	90 e0       	ldi	r25, 0x00	; 0
     2fa:	0e 94 5a 05 	call	0xab4	; 0xab4 <ms_delay>

	PORTC = 0x38;	// Function Set
     2fe:	88 e3       	ldi	r24, 0x38	; 56
     300:	88 b9       	out	0x08, r24	; 8
	E_Pulse();
     302:	0e 94 74 01 	call	0x2e8	; 0x2e8 <E_Pulse>
    us_delay(40);
     306:	88 e2       	ldi	r24, 0x28	; 40
     308:	90 e0       	ldi	r25, 0x00	; 0
     30a:	0e 94 4b 05 	call	0xa96	; 0xa96 <us_delay>

	PORTC = 0x0c; // DisPlay ON/OFF Control
     30e:	8c e0       	ldi	r24, 0x0C	; 12
     310:	88 b9       	out	0x08, r24	; 8
	us_delay(40);
     312:	88 e2       	ldi	r24, 0x28	; 40
     314:	90 e0       	ldi	r25, 0x00	; 0
     316:	0e 94 4b 05 	call	0xa96	; 0xa96 <us_delay>
	E_Pulse();
     31a:	0e 94 74 01 	call	0x2e8	; 0x2e8 <E_Pulse>
	
	PORTC = 0x01; // Display Clear
     31e:	81 e0       	ldi	r24, 0x01	; 1
     320:	88 b9       	out	0x08, r24	; 8
	ms_delay(2);
     322:	82 e0       	ldi	r24, 0x02	; 2
     324:	90 e0       	ldi	r25, 0x00	; 0
     326:	0e 94 5a 05 	call	0xab4	; 0xab4 <ms_delay>
	E_Pulse();
     32a:	0e 94 74 01 	call	0x2e8	; 0x2e8 <E_Pulse>

	PORTC = 0x06; // Entry Mode Set
     32e:	86 e0       	ldi	r24, 0x06	; 6
     330:	88 b9       	out	0x08, r24	; 8
	E_Pulse();
     332:	0e 94 74 01 	call	0x2e8	; 0x2e8 <E_Pulse>
}
     336:	08 95       	ret

00000338 <LCD_cmd>:

void LCD_cmd(unsigned char cmd)
{
	LCD_RS_0;
     338:	a0 98       	cbi	0x14, 0	; 20
	LCD_RW_0;
     33a:	a1 98       	cbi	0x14, 1	; 20
	PORTC=cmd;
     33c:	88 b9       	out	0x08, r24	; 8
	E_Pulse();
     33e:	0e 94 74 01 	call	0x2e8	; 0x2e8 <E_Pulse>
}	
     342:	08 95       	ret

00000344 <Write_Char>:

void Write_Char(unsigned char buf)
{
	LCD_RS_1;
     344:	a0 9a       	sbi	0x14, 0	; 20
	LCD_RW_0;
     346:	a1 98       	cbi	0x14, 1	; 20
	PORTC=buf;
     348:	88 b9       	out	0x08, r24	; 8
	E_Pulse();
     34a:	0e 94 74 01 	call	0x2e8	; 0x2e8 <E_Pulse>
}	
     34e:	08 95       	ret

00000350 <LCD_Disp>:

void LCD_Disp(char x,char y)
{
	LCD_RS_0;
     350:	a0 98       	cbi	0x14, 0	; 20
	LCD_RW_0;
     352:	a1 98       	cbi	0x14, 1	; 20

	if(y==0) PORTC = x + 0x80;
     354:	66 23       	and	r22, r22
     356:	11 f4       	brne	.+4      	; 0x35c <LCD_Disp+0xc>
     358:	80 58       	subi	r24, 0x80	; 128
     35a:	03 c0       	rjmp	.+6      	; 0x362 <LCD_Disp+0x12>
	else if(y==1) PORTC = x + 0xc0;
     35c:	61 30       	cpi	r22, 0x01	; 1
     35e:	11 f4       	brne	.+4      	; 0x364 <LCD_Disp+0x14>
     360:	80 54       	subi	r24, 0x40	; 64
     362:	88 b9       	out	0x08, r24	; 8
	E_Pulse();
     364:	0e 94 74 01 	call	0x2e8	; 0x2e8 <E_Pulse>
}
     368:	08 95       	ret

0000036a <LCD_Write>:
 
void LCD_Write(char x, char y,char *str)
{
     36a:	0f 93       	push	r16
     36c:	1f 93       	push	r17
     36e:	cf 93       	push	r28
     370:	df 93       	push	r29
     372:	00 d0       	rcall	.+0      	; 0x374 <LCD_Write+0xa>
     374:	cd b7       	in	r28, 0x3d	; 61
     376:	de b7       	in	r29, 0x3e	; 62
	LCD_Disp(x,y);
     378:	49 83       	std	Y+1, r20	; 0x01
     37a:	5a 83       	std	Y+2, r21	; 0x02
     37c:	0e 94 a8 01 	call	0x350	; 0x350 <LCD_Disp>
     380:	49 81       	ldd	r20, Y+1	; 0x01
     382:	04 2f       	mov	r16, r20
     384:	5a 81       	ldd	r21, Y+2	; 0x02
     386:	15 2f       	mov	r17, r21
	while(*str)
     388:	02 c0       	rjmp	.+4      	; 0x38e <LCD_Write+0x24>
	Write_Char(*str++);
     38a:	0e 94 a2 01 	call	0x344	; 0x344 <Write_Char>
}
 
void LCD_Write(char x, char y,char *str)
{
	LCD_Disp(x,y);
	while(*str)
     38e:	f8 01       	movw	r30, r16
     390:	81 91       	ld	r24, Z+
     392:	8f 01       	movw	r16, r30
     394:	88 23       	and	r24, r24
     396:	c9 f7       	brne	.-14     	; 0x38a <LCD_Write+0x20>
	Write_Char(*str++);
}
     398:	0f 90       	pop	r0
     39a:	0f 90       	pop	r0
     39c:	df 91       	pop	r29
     39e:	cf 91       	pop	r28
     3a0:	1f 91       	pop	r17
     3a2:	0f 91       	pop	r16
     3a4:	08 95       	ret

000003a6 <LCD_Write_char>:

void LCD_Write_char(char x, char y, unsigned char ch)
{
     3a6:	cf 93       	push	r28
     3a8:	df 93       	push	r29
     3aa:	0f 92       	push	r0
     3ac:	cd b7       	in	r28, 0x3d	; 61
     3ae:	de b7       	in	r29, 0x3e	; 62
	LCD_Disp(x,y);
     3b0:	49 83       	std	Y+1, r20	; 0x01
     3b2:	0e 94 a8 01 	call	0x350	; 0x350 <LCD_Disp>
	Write_Char(ch);
     3b6:	49 81       	ldd	r20, Y+1	; 0x01
     3b8:	84 2f       	mov	r24, r20
     3ba:	0e 94 a2 01 	call	0x344	; 0x344 <Write_Char>
}
     3be:	0f 90       	pop	r0
     3c0:	df 91       	pop	r29
     3c2:	cf 91       	pop	r28
     3c4:	08 95       	ret

000003c6 <can_init>:
//***************************************************************
void can_init (char baudRate)	// CAN초기화 
{
	unsigned char i, j;
	
	CANGCON |= (1<<SWRES);	// CAN 제어기 리셋
     3c6:	90 91 d8 00 	lds	r25, 0x00D8
     3ca:	91 60       	ori	r25, 0x01	; 1
     3cc:	90 93 d8 00 	sts	0x00D8, r25
							// CAN General Control Register
  							
	//보레이트 설정 ==============================================
	switch(baudRate){
     3d0:	83 30       	cpi	r24, 0x03	; 3
     3d2:	89 f0       	breq	.+34     	; 0x3f6 <can_init+0x30>
     3d4:	84 30       	cpi	r24, 0x04	; 4
     3d6:	28 f4       	brcc	.+10     	; 0x3e2 <can_init+0x1c>
     3d8:	81 30       	cpi	r24, 0x01	; 1
     3da:	51 f0       	breq	.+20     	; 0x3f0 <can_init+0x2a>
     3dc:	82 30       	cpi	r24, 0x02	; 2
     3de:	d1 f4       	brne	.+52     	; 0x414 <can_init+0x4e>
     3e0:	11 c0       	rjmp	.+34     	; 0x404 <can_init+0x3e>
     3e2:	85 30       	cpi	r24, 0x05	; 5
     3e4:	61 f0       	breq	.+24     	; 0x3fe <can_init+0x38>
     3e6:	85 30       	cpi	r24, 0x05	; 5
     3e8:	40 f0       	brcs	.+16     	; 0x3fa <can_init+0x34>
     3ea:	86 30       	cpi	r24, 0x06	; 6
     3ec:	99 f4       	brne	.+38     	; 0x414 <can_init+0x4e>
     3ee:	09 c0       	rjmp	.+18     	; 0x402 <can_init+0x3c>
		case b1M:
			CANBT1= 0x00;
     3f0:	10 92 e2 00 	sts	0x00E2, r1
     3f4:	09 c0       	rjmp	.+18     	; 0x408 <can_init+0x42>
			CANBT1= 0x02;
			CANBT2= 0x0c;
			CANBT3= 0x37;			
			break;
		case b250k:
			CANBT1= 0x06;	// CAN보레이트 설정 
     3f6:	86 e0       	ldi	r24, 0x06	; 6
     3f8:	05 c0       	rjmp	.+10     	; 0x404 <can_init+0x3e>
			CANBT2= 0x0c;	// bit timing: datasheet 264 (check table)
			CANBT3= 0x37;	// 250kbps, 16 MHz CPU Clock(0.250usec)
			break;
		case b200k:
			CANBT1= 0x08;
     3fa:	88 e0       	ldi	r24, 0x08	; 8
     3fc:	03 c0       	rjmp	.+6      	; 0x404 <can_init+0x3e>
			CANBT2= 0x0c;
			CANBT3= 0x37;
			break;
		case b125k:
			CANBT1= 0x0E;
     3fe:	8e e0       	ldi	r24, 0x0E	; 14
     400:	01 c0       	rjmp	.+2      	; 0x404 <can_init+0x3e>
			CANBT2= 0x0c;
			CANBT3= 0x37;
			break;

		case b100k:
			CANBT1= 0x12;
     402:	82 e1       	ldi	r24, 0x12	; 18
     404:	80 93 e2 00 	sts	0x00E2, r24
			CANBT2= 0x0c;
     408:	8c e0       	ldi	r24, 0x0C	; 12
     40a:	80 93 e3 00 	sts	0x00E3, r24
			CANBT3= 0x37;													
     40e:	87 e3       	ldi	r24, 0x37	; 55
     410:	80 93 e4 00 	sts	0x00E4, r24
// 6. CAN MOb 인터럽트 클리어(CAN MOb 인터럽트 사용하지 않음)
// 7. CAN 제어기 인에이블 모드 설정 
// 8. CAN 제어기 동작 확인 후 초기화 완료  									
//***************************************************************
void can_init (char baudRate)	// CAN초기화 
{
     414:	80 e0       	ldi	r24, 0x00	; 0
			break;
	}
	
	for(i=0; i<15; i++)		// Reset all MObs
	{
		CANPAGE = (i<<4);	// MOBNB3~0
     416:	98 2f       	mov	r25, r24
     418:	92 95       	swap	r25
     41a:	90 7f       	andi	r25, 0xF0	; 240
     41c:	90 93 ed 00 	sts	0x00ED, r25
							// MOb Number Select(0~14)
		CANCDMOB = 0;		// ALL Disable MOb
     420:	10 92 ef 00 	sts	0x00EF, r1
		CANSTMOB = 0;		// Clear status
     424:	10 92 ee 00 	sts	0x00EE, r1
		CANIDT1 = 0;		// Clear ID
     428:	10 92 f3 00 	sts	0x00F3, r1
		CANIDT2 = 0;		// Clear ID
     42c:	10 92 f2 00 	sts	0x00F2, r1
		CANIDT3 = 0;		// Clear ID
     430:	10 92 f1 00 	sts	0x00F1, r1
		CANIDT4 = 0;		// Clear ID
     434:	10 92 f0 00 	sts	0x00F0, r1
		CANIDM1 = 0;		// Clear mask
     438:	10 92 f7 00 	sts	0x00F7, r1
		CANIDM2 = 0;		// Clear mask
     43c:	10 92 f6 00 	sts	0x00F6, r1
		CANIDM3 = 0;		// Clear mask
     440:	10 92 f5 00 	sts	0x00F5, r1
		CANIDM4 = 0;		// Clear mask
     444:	10 92 f4 00 	sts	0x00F4, r1

		for(j=0; j<8; j++)
			CANMSG = 0;		// CAN Data Message Register
     448:	10 92 fa 00 	sts	0x00FA, r1
     44c:	10 92 fa 00 	sts	0x00FA, r1
     450:	10 92 fa 00 	sts	0x00FA, r1
     454:	10 92 fa 00 	sts	0x00FA, r1
     458:	10 92 fa 00 	sts	0x00FA, r1
     45c:	10 92 fa 00 	sts	0x00FA, r1
     460:	10 92 fa 00 	sts	0x00FA, r1
     464:	10 92 fa 00 	sts	0x00FA, r1
			CANBT2= 0x0c;
			CANBT3= 0x37;													
			break;
	}
	
	for(i=0; i<15; i++)		// Reset all MObs
     468:	8f 5f       	subi	r24, 0xFF	; 255
     46a:	8f 30       	cpi	r24, 0x0F	; 15
     46c:	a1 f6       	brne	.-88     	; 0x416 <can_init+0x50>
			CANMSG = 0;		// CAN Data Message Register
							// Clear data
	}
							
							// Clear CAN interrupt registers
	CANGIE = 0;				// CAN General Interrupt Enable Register 
     46e:	10 92 db 00 	sts	0x00DB, r1
							// None Interrupts
	CANIE1 = 0;				// CAN Enable INT MOb Registers 1
     472:	10 92 df 00 	sts	0x00DF, r1
							// None Interrupts on MObs
	CANIE2 = 0;				// CAN Enable INT MOb Registers 2
     476:	10 92 de 00 	sts	0x00DE, r1
							// None Interrupts on MObs
	CANSIT1 = 0;			// CAN Status INT MOb Registers 1
     47a:	10 92 e1 00 	sts	0x00E1, r1
							// None Interrupts on MObs
	CANSIT2 = 0;			// CAN Status INT MOb Registers 2
     47e:	10 92 e0 00 	sts	0x00E0, r1
							// None Interrupts on MObs

	//CANGCON = (1<<TTC );	// TTC mode *******************************************
	
	CANGCON |= (1<<ENASTB);	// CAN General Control Register 
     482:	80 91 d8 00 	lds	r24, 0x00D8
     486:	82 60       	ori	r24, 0x02	; 2
     488:	80 93 d8 00 	sts	0x00D8, r24
							// Enable Mode (11 Recessive Bits has Been read)
							// Start CAN interface

	while (!(CANGSTA & (1<<ENFG))); // CAN General Status Register (Enable Flag)
     48c:	80 91 d9 00 	lds	r24, 0x00D9
     490:	82 ff       	sbrs	r24, 2
     492:	fc cf       	rjmp	.-8      	; 0x48c <can_init+0xc6>
									// Wait until module ready
}
     494:	08 95       	ret

00000496 <can_init_8Mhz>:
//***************************************************************
void can_init_8Mhz(char baudRate)	// CAN초기화 
{
	unsigned char i, j;
	
	CANGCON |= (1<<SWRES);	// CAN 제어기 리셋
     496:	90 91 d8 00 	lds	r25, 0x00D8
     49a:	91 60       	ori	r25, 0x01	; 1
     49c:	90 93 d8 00 	sts	0x00D8, r25
							// CAN General Control Register
  							
	//보레이트 설정 ==============================================
	switch(baudRate){
     4a0:	83 30       	cpi	r24, 0x03	; 3
     4a2:	c1 f0       	breq	.+48     	; 0x4d4 <can_init_8Mhz+0x3e>
     4a4:	84 30       	cpi	r24, 0x04	; 4
     4a6:	28 f4       	brcc	.+10     	; 0x4b2 <can_init_8Mhz+0x1c>
     4a8:	81 30       	cpi	r24, 0x01	; 1
     4aa:	51 f0       	breq	.+20     	; 0x4c0 <can_init_8Mhz+0x2a>
     4ac:	82 30       	cpi	r24, 0x02	; 2
     4ae:	39 f5       	brne	.+78     	; 0x4fe <can_init_8Mhz+0x68>
     4b0:	0e c0       	rjmp	.+28     	; 0x4ce <can_init_8Mhz+0x38>
     4b2:	85 30       	cpi	r24, 0x05	; 5
     4b4:	c9 f0       	breq	.+50     	; 0x4e8 <can_init_8Mhz+0x52>
     4b6:	85 30       	cpi	r24, 0x05	; 5
     4b8:	78 f0       	brcs	.+30     	; 0x4d8 <can_init_8Mhz+0x42>
     4ba:	86 30       	cpi	r24, 0x06	; 6
     4bc:	01 f5       	brne	.+64     	; 0x4fe <can_init_8Mhz+0x68>
     4be:	16 c0       	rjmp	.+44     	; 0x4ec <can_init_8Mhz+0x56>
		case b1M:
			CANBT1= 0x00;
     4c0:	10 92 e2 00 	sts	0x00E2, r1
			CANBT2= 0x04;
     4c4:	84 e0       	ldi	r24, 0x04	; 4
     4c6:	80 93 e3 00 	sts	0x00E3, r24
			CANBT3= 0x13;
     4ca:	83 e1       	ldi	r24, 0x13	; 19
     4cc:	16 c0       	rjmp	.+44     	; 0x4fa <can_init_8Mhz+0x64>
			break;
		case b500k:
			CANBT1= 0x00;
     4ce:	10 92 e2 00 	sts	0x00E2, r1
     4d2:	0f c0       	rjmp	.+30     	; 0x4f2 <can_init_8Mhz+0x5c>
			CANBT2= 0x0c;
			CANBT3= 0x37;			
			break;
		case b250k:
			CANBT1= 0x02;	// CAN baud rate set
     4d4:	82 e0       	ldi	r24, 0x02	; 2
     4d6:	0b c0       	rjmp	.+22     	; 0x4ee <can_init_8Mhz+0x58>
			CANBT2= 0x0c;	// bit timing: datasheet 264 (check table)
			CANBT3= 0x37;	// 250kbps 8 MHz CPU Clock(0.250usec)
			break;
		case b200k:
			CANBT1= 0x02;
     4d8:	82 e0       	ldi	r24, 0x02	; 2
     4da:	80 93 e2 00 	sts	0x00E2, r24
			CANBT2= 0x0e;
     4de:	8e e0       	ldi	r24, 0x0E	; 14
     4e0:	80 93 e3 00 	sts	0x00E3, r24
			CANBT3= 0x4b;
     4e4:	8b e4       	ldi	r24, 0x4B	; 75
     4e6:	09 c0       	rjmp	.+18     	; 0x4fa <can_init_8Mhz+0x64>
			break;
		case b125k:
			CANBT1= 0x06;
     4e8:	86 e0       	ldi	r24, 0x06	; 6
     4ea:	01 c0       	rjmp	.+2      	; 0x4ee <can_init_8Mhz+0x58>
			CANBT2= 0x0c;
			CANBT3= 0x37;
			break;
		case b100k:
			CANBT1= 0x08;
     4ec:	88 e0       	ldi	r24, 0x08	; 8
     4ee:	80 93 e2 00 	sts	0x00E2, r24
			CANBT2= 0x0c;
     4f2:	8c e0       	ldi	r24, 0x0C	; 12
     4f4:	80 93 e3 00 	sts	0x00E3, r24
			CANBT3= 0x37;													
     4f8:	87 e3       	ldi	r24, 0x37	; 55
     4fa:	80 93 e4 00 	sts	0x00E4, r24
// 6. CAN MOb 인터럽트 클리어(CAN MOb 인터럽트 사용하지 않음)
// 7. CAN 제어기 인에이블 모드 설정 
// 8. CAN 제어기 동작 확인 후 초기화 완료  									
//***************************************************************
void can_init_8Mhz(char baudRate)	// CAN초기화 
{
     4fe:	80 e0       	ldi	r24, 0x00	; 0
			break;
	}
	
	for(i=0; i<15; i++)		// Reset all MObs
	{
		CANPAGE = (i<<4);	// MOBNB3~0
     500:	98 2f       	mov	r25, r24
     502:	92 95       	swap	r25
     504:	90 7f       	andi	r25, 0xF0	; 240
     506:	90 93 ed 00 	sts	0x00ED, r25
							// MOb Number Select(0~14)
		CANCDMOB = 0;		// ALL Disable MOb
     50a:	10 92 ef 00 	sts	0x00EF, r1
		CANSTMOB = 0;		// Clear status
     50e:	10 92 ee 00 	sts	0x00EE, r1
		CANIDT1 = 0;		// Clear ID
     512:	10 92 f3 00 	sts	0x00F3, r1
		CANIDT2 = 0;		// Clear ID
     516:	10 92 f2 00 	sts	0x00F2, r1
		CANIDT3 = 0;		// Clear ID
     51a:	10 92 f1 00 	sts	0x00F1, r1
		CANIDT4 = 0;		// Clear ID
     51e:	10 92 f0 00 	sts	0x00F0, r1
		CANIDM1 = 0;		// Clear mask
     522:	10 92 f7 00 	sts	0x00F7, r1
		CANIDM2 = 0;		// Clear mask
     526:	10 92 f6 00 	sts	0x00F6, r1
		CANIDM3 = 0;		// Clear mask
     52a:	10 92 f5 00 	sts	0x00F5, r1
		CANIDM4 = 0;		// Clear mask
     52e:	10 92 f4 00 	sts	0x00F4, r1

		for(j=0; j<8; j++)
			CANMSG = 0;		// CAN Data Message Register
     532:	10 92 fa 00 	sts	0x00FA, r1
     536:	10 92 fa 00 	sts	0x00FA, r1
     53a:	10 92 fa 00 	sts	0x00FA, r1
     53e:	10 92 fa 00 	sts	0x00FA, r1
     542:	10 92 fa 00 	sts	0x00FA, r1
     546:	10 92 fa 00 	sts	0x00FA, r1
     54a:	10 92 fa 00 	sts	0x00FA, r1
     54e:	10 92 fa 00 	sts	0x00FA, r1
			CANBT2= 0x0c;
			CANBT3= 0x37;													
			break;
	}
	
	for(i=0; i<15; i++)		// Reset all MObs
     552:	8f 5f       	subi	r24, 0xFF	; 255
     554:	8f 30       	cpi	r24, 0x0F	; 15
     556:	a1 f6       	brne	.-88     	; 0x500 <can_init_8Mhz+0x6a>
			CANMSG = 0;		// CAN Data Message Register
							// Clear data
	}
							
							// Clear CAN interrupt registers
	CANGIE = 0;				// CAN General Interrupt Enable Register 
     558:	10 92 db 00 	sts	0x00DB, r1
							// None Interrupts
	CANIE1 = 0;				// CAN Enable INT MOb Registers 1
     55c:	10 92 df 00 	sts	0x00DF, r1
							// None Interrupts on MObs
	CANIE2 = 0;				// CAN Enable INT MOb Registers 2
     560:	10 92 de 00 	sts	0x00DE, r1
							// None Interrupts on MObs
	CANSIT1 = 0;			// CAN Status INT MOb Registers 1
     564:	10 92 e1 00 	sts	0x00E1, r1
							// None Interrupts on MObs
	CANSIT2 = 0;			// CAN Status INT MOb Registers 2
     568:	10 92 e0 00 	sts	0x00E0, r1
							// None Interrupts on MObs

	CANGCON = (1<<TTC );	// TTC mode *******************************************
     56c:	80 e2       	ldi	r24, 0x20	; 32
     56e:	80 93 d8 00 	sts	0x00D8, r24
	
	CANGCON |= (1<<ENASTB);	// CAN General Control Register 
     572:	80 91 d8 00 	lds	r24, 0x00D8
     576:	82 60       	ori	r24, 0x02	; 2
     578:	80 93 d8 00 	sts	0x00D8, r24
							// Enable Mode (11 Recessive Bits has Been read)
							// Start CAN interface

	while (!(CANGSTA & (1<<ENFG))); // CAN General Status Register (Enable Flag)
     57c:	80 91 d9 00 	lds	r24, 0x00D9
     580:	82 ff       	sbrs	r24, 2
     582:	fc cf       	rjmp	.-8      	; 0x57c <can_init_8Mhz+0xe6>
									// Wait until module ready
}
     584:	08 95       	ret

00000586 <can_tx>:
//		obj; MOb 번호 
//		msg; 메시지 구조체 
//		rtr; RTR r결정(0; 데이터 프레임, 1; 리모트 프레임)	
//***************************************************************
char can_tx (unsigned char obj, struct MOb *msg, char rtr)	// CAN transmission
{
     586:	0f 93       	push	r16
     588:	1f 93       	push	r17
     58a:	fb 01       	movw	r30, r22
	//usart1_transmit_string("\rCAn loop in\n");

	char send_result = _SEND_FAIL;
	unsigned char i;	
	unsigned long can_id= msg->id;
     58c:	00 81       	ld	r16, Z
     58e:	11 81       	ldd	r17, Z+1	; 0x01
     590:	22 81       	ldd	r18, Z+2	; 0x02
     592:	33 81       	ldd	r19, Z+3	; 0x03
	
								// Enable MOb1, auto increment index, start with index = 0
	CANPAGE = (obj<<4);			// CAN Page MOb Register
     594:	82 95       	swap	r24
     596:	80 7f       	andi	r24, 0xF0	; 240
     598:	80 93 ed 00 	sts	0x00ED, r24
								// MOb Number Select

	//usart1_transmit_string("\rPAGE Clear\n");

	CANSTMOB = 0x00;
     59c:	10 92 ee 00 	sts	0x00EE, r1
	CANCDMOB = 0x00;
     5a0:	10 92 ef 00 	sts	0x00EF, r1
	
	//usart1_transmit_string("\rMOb Clear\n");

	if(msg->ide== 0x00)	// standard
     5a4:	85 81       	ldd	r24, Z+5	; 0x05
     5a6:	88 23       	and	r24, r24
     5a8:	a1 f4       	brne	.+40     	; 0x5d2 <can_tx+0x4c>
	{
		CANIDT1= (unsigned char)(can_id>>3);
     5aa:	d9 01       	movw	r26, r18
     5ac:	c8 01       	movw	r24, r16
     5ae:	53 e0       	ldi	r21, 0x03	; 3
     5b0:	b6 95       	lsr	r27
     5b2:	a7 95       	ror	r26
     5b4:	97 95       	ror	r25
     5b6:	87 95       	ror	r24
     5b8:	5a 95       	dec	r21
     5ba:	d1 f7       	brne	.-12     	; 0x5b0 <can_tx+0x2a>
     5bc:	80 93 f3 00 	sts	0x00F3, r24
		CANIDT2= (unsigned char)(can_id<<5);
     5c0:	02 95       	swap	r16
     5c2:	00 0f       	add	r16, r16
     5c4:	00 7e       	andi	r16, 0xE0	; 224
     5c6:	00 93 f2 00 	sts	0x00F2, r16

		CANCDMOB &= ~0x10;		// Set IDE bit 2.0A 11bits
     5ca:	80 91 ef 00 	lds	r24, 0x00EF
     5ce:	8f 7e       	andi	r24, 0xEF	; 239
     5d0:	29 c0       	rjmp	.+82     	; 0x624 <can_tx+0x9e>
		//usart1_transmit_string("\rstandard\n");
	}
	else	// extended
	{
		CANIDT1= (unsigned char)(can_id>>21);
     5d2:	d9 01       	movw	r26, r18
     5d4:	c8 01       	movw	r24, r16
     5d6:	55 e1       	ldi	r21, 0x15	; 21
     5d8:	b6 95       	lsr	r27
     5da:	a7 95       	ror	r26
     5dc:	97 95       	ror	r25
     5de:	87 95       	ror	r24
     5e0:	5a 95       	dec	r21
     5e2:	d1 f7       	brne	.-12     	; 0x5d8 <can_tx+0x52>
     5e4:	80 93 f3 00 	sts	0x00F3, r24
		CANIDT2= (unsigned char)(can_id>>13);
     5e8:	d9 01       	movw	r26, r18
     5ea:	c8 01       	movw	r24, r16
     5ec:	6d e0       	ldi	r22, 0x0D	; 13
     5ee:	b6 95       	lsr	r27
     5f0:	a7 95       	ror	r26
     5f2:	97 95       	ror	r25
     5f4:	87 95       	ror	r24
     5f6:	6a 95       	dec	r22
     5f8:	d1 f7       	brne	.-12     	; 0x5ee <can_tx+0x68>
     5fa:	80 93 f2 00 	sts	0x00F2, r24
		CANIDT3= (unsigned char)(can_id>>5);
     5fe:	d9 01       	movw	r26, r18
     600:	c8 01       	movw	r24, r16
     602:	75 e0       	ldi	r23, 0x05	; 5
     604:	b6 95       	lsr	r27
     606:	a7 95       	ror	r26
     608:	97 95       	ror	r25
     60a:	87 95       	ror	r24
     60c:	7a 95       	dec	r23
     60e:	d1 f7       	brne	.-12     	; 0x604 <can_tx+0x7e>
     610:	80 93 f1 00 	sts	0x00F1, r24
		CANIDT4= (unsigned char)(can_id<<3);
     614:	00 0f       	add	r16, r16
     616:	00 0f       	add	r16, r16
     618:	00 0f       	add	r16, r16
     61a:	00 93 f0 00 	sts	0x00F0, r16

		CANCDMOB |= 0x10;		// Set IDE bit 2.0B 29bits
     61e:	80 91 ef 00 	lds	r24, 0x00EF
     622:	80 61       	ori	r24, 0x10	; 16
     624:	80 93 ef 00 	sts	0x00EF, r24
	//	usart1_transmit_string("\rExtended\n");
	}

	CANCDMOB |= (msg->dlc<<DLC0);	// set data length
     628:	80 91 ef 00 	lds	r24, 0x00EF
     62c:	96 81       	ldd	r25, Z+6	; 0x06
     62e:	89 2b       	or	r24, r25
     630:	80 93 ef 00 	sts	0x00EF, r24

	//usart1_transmit_string("\rDLC Clear\n");	

	CANIDT4 |= (rtr & 0x04);     // RTRTAG 설정;
     634:	80 91 f0 00 	lds	r24, 0x00F0
     638:	44 70       	andi	r20, 0x04	; 4
     63a:	48 2b       	or	r20, r24
     63c:	40 93 f0 00 	sts	0x00F0, r20

	CANIDT4 &= ~0x02;		   // RB1TAG=0;
     640:	80 91 f0 00 	lds	r24, 0x00F0
     644:	8d 7f       	andi	r24, 0xFD	; 253
     646:	80 93 f0 00 	sts	0x00F0, r24
	CANIDT4 &= ~0x01;		   // RB0TAG=1;
     64a:	80 91 f0 00 	lds	r24, 0x00F0
     64e:	8e 7f       	andi	r24, 0xFE	; 254
     650:	80 93 f0 00 	sts	0x00F0, r24

	//usart1_transmit_string("\rRTR Clear\n");	

	//put data in mailbox
	for(i=0; i<msg->dlc; i++)
     654:	80 e0       	ldi	r24, 0x00	; 0
     656:	09 c0       	rjmp	.+18     	; 0x66a <can_tx+0xe4>
		CANMSG = msg->data[i];	// full message 
     658:	df 01       	movw	r26, r30
     65a:	a8 0f       	add	r26, r24
     65c:	b1 1d       	adc	r27, r1
     65e:	17 96       	adiw	r26, 0x07	; 7
     660:	9c 91       	ld	r25, X
     662:	17 97       	sbiw	r26, 0x07	; 7
     664:	90 93 fa 00 	sts	0x00FA, r25
	CANIDT4 &= ~0x01;		   // RB0TAG=1;

	//usart1_transmit_string("\rRTR Clear\n");	

	//put data in mailbox
	for(i=0; i<msg->dlc; i++)
     668:	8f 5f       	subi	r24, 0xFF	; 255
     66a:	96 81       	ldd	r25, Z+6	; 0x06
     66c:	89 17       	cp	r24, r25
     66e:	a0 f3       	brcs	.-24     	; 0x658 <can_tx+0xd2>
		CANMSG = msg->data[i];	// full message 

	//usart1_transmit_string("\rMSG Clear\n");	

	//enable transmission		
	CANCDMOB |= (1<<CONMOB0);
     670:	80 91 ef 00 	lds	r24, 0x00EF
     674:	80 64       	ori	r24, 0x40	; 64
     676:	80 93 ef 00 	sts	0x00EF, r24

	//usart1_transmit_string("\renable transmissionr\n");	

	while (!(CANSTMOB & (1<<TXOK)));	// check tx ok
     67a:	80 91 ee 00 	lds	r24, 0x00EE
     67e:	86 ff       	sbrs	r24, 6
     680:	fc cf       	rjmp	.-8      	; 0x67a <can_tx+0xf4>

	// monitoring with serial com
	//usart1_transmit_string("\rTXOK\n");

	//reset flag
	CANSTMOB &= ~(1<<TXOK);
     682:	80 91 ee 00 	lds	r24, 0x00EE
     686:	8f 7b       	andi	r24, 0xBF	; 191
     688:	80 93 ee 00 	sts	0x00EE, r24

	return(send_result);
}
     68c:	81 e0       	ldi	r24, 0x01	; 1
     68e:	1f 91       	pop	r17
     690:	0f 91       	pop	r16
     692:	08 95       	ret

00000694 <can_rx>:
// 5. IDE 수신 처리 
// 6. DLC 수신 처리 
// 7. Data 수신 처리 
//***************************************************************
char can_rx(unsigned char obj, struct MOb *msg)		
{
     694:	cf 92       	push	r12
     696:	df 92       	push	r13
     698:	ef 92       	push	r14
     69a:	ff 92       	push	r15
     69c:	0f 93       	push	r16
     69e:	1f 93       	push	r17
     6a0:	fb 01       	movw	r30, r22
	char rece_result = _RECE_FAIL;
	unsigned char i;	
	unsigned long can_id= 0;
	
	CANPAGE = (obj<<4);				// 수신 MOb 선택 
     6a2:	82 95       	swap	r24
     6a4:	80 7f       	andi	r24, 0xF0	; 240
     6a6:	80 93 ed 00 	sts	0x00ED, r24
	//usart1_transmit_string("\rRX MOb #");
	//usart1_transmit(obj+0x30);
	//usart1_transmit_string("\r\n");

	// 수신 완료될 때까지 대기함 
	while(!(CANSTMOB&(1<<RXOK)));
     6aa:	80 91 ee 00 	lds	r24, 0x00EE
     6ae:	85 ff       	sbrs	r24, 5
     6b0:	fc cf       	rjmp	.-8      	; 0x6aa <can_rx+0x16>
	// get CANIDT and CANCDMOB and CANMSg
	//usart1_transmit_string("\rRXOK\n");
	rece_result = _RECE_OK;

	// 표준 혹은 확장 포맷에 맞추어 ID, IDE 결정 
	if((CANCDMOB & 0x10) == 0x00){			// IDE standard ?
     6b2:	80 91 ef 00 	lds	r24, 0x00EF
     6b6:	84 fd       	sbrc	r24, 4
     6b8:	1b c0       	rjmp	.+54     	; 0x6f0 <can_rx+0x5c>
		msg->ide= STD;
     6ba:	15 82       	std	Z+5, r1	; 0x05
		can_id  = ((unsigned long)CANIDT1)<<8;
     6bc:	80 91 f3 00 	lds	r24, 0x00F3
     6c0:	90 e0       	ldi	r25, 0x00	; 0
     6c2:	a0 e0       	ldi	r26, 0x00	; 0
     6c4:	b0 e0       	ldi	r27, 0x00	; 0
     6c6:	ba 2f       	mov	r27, r26
     6c8:	a9 2f       	mov	r26, r25
     6ca:	98 2f       	mov	r25, r24
     6cc:	88 27       	eor	r24, r24
		can_id |= ((unsigned long)CANIDT2);
     6ce:	40 91 f2 00 	lds	r20, 0x00F2
     6d2:	50 e0       	ldi	r21, 0x00	; 0
     6d4:	60 e0       	ldi	r22, 0x00	; 0
     6d6:	70 e0       	ldi	r23, 0x00	; 0
     6d8:	84 2b       	or	r24, r20
     6da:	95 2b       	or	r25, r21
     6dc:	a6 2b       	or	r26, r22
     6de:	b7 2b       	or	r27, r23
		can_id>>=5;
     6e0:	35 e0       	ldi	r19, 0x05	; 5
     6e2:	b6 95       	lsr	r27
     6e4:	a7 95       	ror	r26
     6e6:	97 95       	ror	r25
     6e8:	87 95       	ror	r24
     6ea:	3a 95       	dec	r19
     6ec:	d1 f7       	brne	.-12     	; 0x6e2 <can_rx+0x4e>
     6ee:	35 c0       	rjmp	.+106    	; 0x75a <can_rx+0xc6>
		//usart1_transmit_string("\rRx Standard\n");
	}
	else{
		msg->ide= EXT;
     6f0:	81 e0       	ldi	r24, 0x01	; 1
     6f2:	85 83       	std	Z+5, r24	; 0x05
		can_id  = ((unsigned long)CANIDT1)<<24;
     6f4:	80 91 f3 00 	lds	r24, 0x00F3
     6f8:	90 e0       	ldi	r25, 0x00	; 0
     6fa:	a0 e0       	ldi	r26, 0x00	; 0
     6fc:	b0 e0       	ldi	r27, 0x00	; 0
     6fe:	b8 2f       	mov	r27, r24
     700:	aa 27       	eor	r26, r26
     702:	99 27       	eor	r25, r25
     704:	88 27       	eor	r24, r24
		can_id |= ((unsigned long)CANIDT2)<<16;
     706:	c0 90 f2 00 	lds	r12, 0x00F2
		can_id |= ((unsigned long)CANIDT3)<<8;
     70a:	40 91 f1 00 	lds	r20, 0x00F1
		can_id |= ((unsigned long)CANIDT4);
     70e:	00 91 f0 00 	lds	r16, 0x00F0
		//usart1_transmit_string("\rRx Standard\n");
	}
	else{
		msg->ide= EXT;
		can_id  = ((unsigned long)CANIDT1)<<24;
		can_id |= ((unsigned long)CANIDT2)<<16;
     712:	dd 24       	eor	r13, r13
     714:	ee 24       	eor	r14, r14
     716:	ff 24       	eor	r15, r15
     718:	76 01       	movw	r14, r12
     71a:	dd 24       	eor	r13, r13
     71c:	cc 24       	eor	r12, r12
     71e:	8c 29       	or	r24, r12
     720:	9d 29       	or	r25, r13
     722:	ae 29       	or	r26, r14
     724:	bf 29       	or	r27, r15
		can_id |= ((unsigned long)CANIDT3)<<8;
		can_id |= ((unsigned long)CANIDT4);
     726:	10 e0       	ldi	r17, 0x00	; 0
     728:	20 e0       	ldi	r18, 0x00	; 0
     72a:	30 e0       	ldi	r19, 0x00	; 0
	}
	else{
		msg->ide= EXT;
		can_id  = ((unsigned long)CANIDT1)<<24;
		can_id |= ((unsigned long)CANIDT2)<<16;
		can_id |= ((unsigned long)CANIDT3)<<8;
     72c:	80 2b       	or	r24, r16
     72e:	91 2b       	or	r25, r17
     730:	a2 2b       	or	r26, r18
     732:	b3 2b       	or	r27, r19
     734:	50 e0       	ldi	r21, 0x00	; 0
     736:	60 e0       	ldi	r22, 0x00	; 0
     738:	70 e0       	ldi	r23, 0x00	; 0
     73a:	76 2f       	mov	r23, r22
     73c:	65 2f       	mov	r22, r21
     73e:	54 2f       	mov	r21, r20
     740:	44 27       	eor	r20, r20
		can_id |= ((unsigned long)CANIDT4);
     742:	84 2b       	or	r24, r20
     744:	95 2b       	or	r25, r21
     746:	a6 2b       	or	r26, r22
     748:	b7 2b       	or	r27, r23
		can_id>>=3;
     74a:	68 94       	set
     74c:	12 f8       	bld	r1, 2
     74e:	b6 95       	lsr	r27
     750:	a7 95       	ror	r26
     752:	97 95       	ror	r25
     754:	87 95       	ror	r24
     756:	16 94       	lsr	r1
     758:	d1 f7       	brne	.-12     	; 0x74e <can_rx+0xba>
		//usart1_transmit_string("\rRx Extended\n");
	}
	msg->id= can_id;			// 구조체 변수로 CANID 대입 
     75a:	80 83       	st	Z, r24
     75c:	91 83       	std	Z+1, r25	; 0x01
     75e:	a2 83       	std	Z+2, r26	; 0x02
     760:	b3 83       	std	Z+3, r27	; 0x03

	msg->rtr= CANIDT4 & 0x04;   
     762:	80 91 f0 00 	lds	r24, 0x00F0
     766:	84 70       	andi	r24, 0x04	; 4
     768:	84 83       	std	Z+4, r24	; 0x04

	msg->dlc= CANCDMOB & 0x0f;	// 수신 메시지 길이 구조체 변수에 대입 
     76a:	80 91 ef 00 	lds	r24, 0x00EF
     76e:	8f 70       	andi	r24, 0x0F	; 15
     770:	86 83       	std	Z+6, r24	; 0x06

	// get data
	for(i=0; i<(CANCDMOB&0xf); i++){
     772:	40 e0       	ldi	r20, 0x00	; 0
     774:	09 c0       	rjmp	.+18     	; 0x788 <can_rx+0xf4>
		msg->data[i] = CANMSG;	// 메시지 데이터 배열에 저장 
     776:	80 91 fa 00 	lds	r24, 0x00FA
     77a:	2e 0f       	add	r18, r30
     77c:	3f 1f       	adc	r19, r31
     77e:	d9 01       	movw	r26, r18
     780:	17 96       	adiw	r26, 0x07	; 7
     782:	8c 93       	st	X, r24
     784:	17 97       	sbiw	r26, 0x07	; 7
	msg->rtr= CANIDT4 & 0x04;   

	msg->dlc= CANCDMOB & 0x0f;	// 수신 메시지 길이 구조체 변수에 대입 

	// get data
	for(i=0; i<(CANCDMOB&0xf); i++){
     786:	4f 5f       	subi	r20, 0xFF	; 255
     788:	24 2f       	mov	r18, r20
     78a:	30 e0       	ldi	r19, 0x00	; 0
     78c:	80 91 ef 00 	lds	r24, 0x00EF
     790:	90 e0       	ldi	r25, 0x00	; 0
     792:	8f 70       	andi	r24, 0x0F	; 15
     794:	90 70       	andi	r25, 0x00	; 0
     796:	28 17       	cp	r18, r24
     798:	39 07       	cpc	r19, r25
     79a:	6c f3       	brlt	.-38     	; 0x776 <can_rx+0xe2>
		msg->data[i] = CANMSG;	// 메시지 데이터 배열에 저장 
	}

	// rx init 
	CANSTMOB = 0x00;			// 상태 초기 화 
     79c:	10 92 ee 00 	sts	0x00EE, r1

	// enable reception mode and ide set
	CANCDMOB |= (1<<CONMOB1); 	// 수신 IDE 유지하고 수신 모드 설정
     7a0:	80 91 ef 00 	lds	r24, 0x00EF
     7a4:	80 68       	ori	r24, 0x80	; 128
     7a6:	80 93 ef 00 	sts	0x00EF, r24

	// reset flag
	CANSTMOB &= ~(1<<RXOK);		// 수신대기 
     7aa:	80 91 ee 00 	lds	r24, 0x00EE
     7ae:	8f 7d       	andi	r24, 0xDF	; 223
     7b0:	80 93 ee 00 	sts	0x00EE, r24

	return(rece_result);
}
     7b4:	81 e0       	ldi	r24, 0x01	; 1
     7b6:	1f 91       	pop	r17
     7b8:	0f 91       	pop	r16
     7ba:	ff 90       	pop	r15
     7bc:	ef 90       	pop	r14
     7be:	df 90       	pop	r13
     7c0:	cf 90       	pop	r12
     7c2:	08 95       	ret

000007c4 <can_rx_set>:
//		idmask; CAN ID 수신 마스크 
//		rtrIdemask; RTR 비트와 IDE 마스크 			
//****************************************************************/
void can_rx_set(char obj, unsigned long id, char ide, unsigned char dlc, 
				unsigned long idmask, unsigned char rtrIdemask)
{
     7c4:	af 92       	push	r10
     7c6:	cf 92       	push	r12
     7c8:	df 92       	push	r13
     7ca:	ef 92       	push	r14
     7cc:	ff 92       	push	r15
     7ce:	0f 93       	push	r16
	CANPAGE = obj<<4;		// set MOb number
     7d0:	82 95       	swap	r24
     7d2:	80 7f       	andi	r24, 0xF0	; 240
     7d4:	80 93 ed 00 	sts	0x00ED, r24

	CANSTMOB = 0x00;		// clear status
     7d8:	10 92 ee 00 	sts	0x00EE, r1

	if(ide== STD)			// standard
	{
		CANIDT1= (unsigned char)(id>>3);
     7dc:	db 01       	movw	r26, r22
     7de:	ca 01       	movw	r24, r20
{
	CANPAGE = obj<<4;		// set MOb number

	CANSTMOB = 0x00;		// clear status

	if(ide== STD)			// standard
     7e0:	22 23       	and	r18, r18
     7e2:	29 f5       	brne	.+74     	; 0x82e <can_rx_set+0x6a>
	{
		CANIDT1= (unsigned char)(id>>3);
     7e4:	f3 e0       	ldi	r31, 0x03	; 3
     7e6:	b6 95       	lsr	r27
     7e8:	a7 95       	ror	r26
     7ea:	97 95       	ror	r25
     7ec:	87 95       	ror	r24
     7ee:	fa 95       	dec	r31
     7f0:	d1 f7       	brne	.-12     	; 0x7e6 <can_rx_set+0x22>
     7f2:	80 93 f3 00 	sts	0x00F3, r24
		CANIDT2= (unsigned char)(id<<5);
     7f6:	42 95       	swap	r20
     7f8:	44 0f       	add	r20, r20
     7fa:	40 7e       	andi	r20, 0xE0	; 224
     7fc:	40 93 f2 00 	sts	0x00F2, r20

		CANIDM1= (unsigned char)(idmask>>3);
     800:	d7 01       	movw	r26, r14
     802:	c6 01       	movw	r24, r12
     804:	23 e0       	ldi	r18, 0x03	; 3
     806:	b6 95       	lsr	r27
     808:	a7 95       	ror	r26
     80a:	97 95       	ror	r25
     80c:	87 95       	ror	r24
     80e:	2a 95       	dec	r18
     810:	d1 f7       	brne	.-12     	; 0x806 <can_rx_set+0x42>
     812:	80 93 f7 00 	sts	0x00F7, r24
		CANIDM2= (unsigned char)(idmask<<5);
     816:	c2 94       	swap	r12
     818:	cc 0c       	add	r12, r12
     81a:	30 ee       	ldi	r19, 0xE0	; 224
     81c:	c3 22       	and	r12, r19
     81e:	c0 92 f6 00 	sts	0x00F6, r12
		CANIDM4=0;
     822:	10 92 f4 00 	sts	0x00F4, r1

		CANCDMOB &= ~0x10;	// clear IDE =0, standard 11 bits
     826:	80 91 ef 00 	lds	r24, 0x00EF
     82a:	8f 7e       	andi	r24, 0xEF	; 239
     82c:	4d c0       	rjmp	.+154    	; 0x8c8 <can_rx_set+0x104>

		//usart1_transmit_string("\rRx Standard Set\n");
	}
	else					// extended
	{
		CANIDT1= (unsigned char)(id>>21);
     82e:	e5 e1       	ldi	r30, 0x15	; 21
     830:	b6 95       	lsr	r27
     832:	a7 95       	ror	r26
     834:	97 95       	ror	r25
     836:	87 95       	ror	r24
     838:	ea 95       	dec	r30
     83a:	d1 f7       	brne	.-12     	; 0x830 <can_rx_set+0x6c>
     83c:	80 93 f3 00 	sts	0x00F3, r24
		CANIDT2= (unsigned char)(id>>13);
     840:	db 01       	movw	r26, r22
     842:	ca 01       	movw	r24, r20
     844:	fd e0       	ldi	r31, 0x0D	; 13
     846:	b6 95       	lsr	r27
     848:	a7 95       	ror	r26
     84a:	97 95       	ror	r25
     84c:	87 95       	ror	r24
     84e:	fa 95       	dec	r31
     850:	d1 f7       	brne	.-12     	; 0x846 <can_rx_set+0x82>
     852:	80 93 f2 00 	sts	0x00F2, r24
		CANIDT3= (unsigned char)(id>>5);
     856:	db 01       	movw	r26, r22
     858:	ca 01       	movw	r24, r20
     85a:	25 e0       	ldi	r18, 0x05	; 5
     85c:	b6 95       	lsr	r27
     85e:	a7 95       	ror	r26
     860:	97 95       	ror	r25
     862:	87 95       	ror	r24
     864:	2a 95       	dec	r18
     866:	d1 f7       	brne	.-12     	; 0x85c <can_rx_set+0x98>
     868:	80 93 f1 00 	sts	0x00F1, r24
		CANIDT4= (unsigned char)(id<<3);
     86c:	44 0f       	add	r20, r20
     86e:	44 0f       	add	r20, r20
     870:	44 0f       	add	r20, r20
     872:	40 93 f0 00 	sts	0x00F0, r20

		CANIDM1= (unsigned char)(idmask>>21);
     876:	d7 01       	movw	r26, r14
     878:	c6 01       	movw	r24, r12
     87a:	35 e1       	ldi	r19, 0x15	; 21
     87c:	b6 95       	lsr	r27
     87e:	a7 95       	ror	r26
     880:	97 95       	ror	r25
     882:	87 95       	ror	r24
     884:	3a 95       	dec	r19
     886:	d1 f7       	brne	.-12     	; 0x87c <can_rx_set+0xb8>
     888:	80 93 f7 00 	sts	0x00F7, r24
		CANIDM2= (unsigned char)(idmask>>13);
     88c:	d7 01       	movw	r26, r14
     88e:	c6 01       	movw	r24, r12
     890:	4d e0       	ldi	r20, 0x0D	; 13
     892:	b6 95       	lsr	r27
     894:	a7 95       	ror	r26
     896:	97 95       	ror	r25
     898:	87 95       	ror	r24
     89a:	4a 95       	dec	r20
     89c:	d1 f7       	brne	.-12     	; 0x892 <can_rx_set+0xce>
     89e:	80 93 f6 00 	sts	0x00F6, r24
		CANIDM3= (unsigned char)(idmask>>5);
     8a2:	d7 01       	movw	r26, r14
     8a4:	c6 01       	movw	r24, r12
     8a6:	e5 e0       	ldi	r30, 0x05	; 5
     8a8:	b6 95       	lsr	r27
     8aa:	a7 95       	ror	r26
     8ac:	97 95       	ror	r25
     8ae:	87 95       	ror	r24
     8b0:	ea 95       	dec	r30
     8b2:	d1 f7       	brne	.-12     	; 0x8a8 <can_rx_set+0xe4>
     8b4:	80 93 f5 00 	sts	0x00F5, r24
		CANIDM4= (unsigned char)(idmask<<3);
     8b8:	cc 0c       	add	r12, r12
     8ba:	cc 0c       	add	r12, r12
     8bc:	cc 0c       	add	r12, r12
     8be:	c0 92 f4 00 	sts	0x00F4, r12

		CANCDMOB |= 0x10;	// set IDE =1, extended 29 bits
     8c2:	80 91 ef 00 	lds	r24, 0x00EF
     8c6:	80 61       	ori	r24, 0x10	; 16
     8c8:	80 93 ef 00 	sts	0x00EF, r24

		//usart1_transmit_string("\rRx Extended Set\n");
	}
	CANCDMOB |= (dlc & 0x0f);		// set data length
     8cc:	80 91 ef 00 	lds	r24, 0x00EF
     8d0:	0f 70       	andi	r16, 0x0F	; 15
     8d2:	08 2b       	or	r16, r24
     8d4:	00 93 ef 00 	sts	0x00EF, r16

	CANIDM4 |= (unsigned char)(rtrIdemask & 0x07);
     8d8:	90 91 f4 00 	lds	r25, 0x00F4
     8dc:	8a 2d       	mov	r24, r10
     8de:	87 70       	andi	r24, 0x07	; 7
     8e0:	89 2b       	or	r24, r25
     8e2:	80 93 f4 00 	sts	0x00F4, r24
//	CANIDM4 &= ~0x04;		// RTRMSK= 1/0 enable comparison (Data receive)
//	CANIDM4 &= ~0x02;		// recommended
	CANIDM4 &= ~0x01;		// IDEMSK= 1/0 enable comparison (IDE receive)
     8e6:	80 91 f4 00 	lds	r24, 0x00F4
     8ea:	8e 7f       	andi	r24, 0xFE	; 254
     8ec:	80 93 f4 00 	sts	0x00F4, r24

	CANCDMOB |= 0x80;		// receive enable 
     8f0:	80 91 ef 00 	lds	r24, 0x00EF
     8f4:	80 68       	ori	r24, 0x80	; 128
     8f6:	80 93 ef 00 	sts	0x00EF, r24
}
     8fa:	0f 91       	pop	r16
     8fc:	ff 90       	pop	r15
     8fe:	ef 90       	pop	r14
     900:	df 90       	pop	r13
     902:	cf 90       	pop	r12
     904:	af 90       	pop	r10
     906:	08 95       	ret

00000908 <can_int_rx_set>:
//  7. 수신 모드 설정 
//****************************************************************/
void can_int_rx_set(char obj, unsigned long id, char rplvIde, 
					unsigned char dlc, unsigned long idmask, 
					unsigned char rtrIdemask)
{
     908:	af 92       	push	r10
     90a:	cf 92       	push	r12
     90c:	df 92       	push	r13
     90e:	ef 92       	push	r14
     910:	ff 92       	push	r15
     912:	0f 93       	push	r16
     914:	38 2f       	mov	r19, r24
	CANPAGE = obj<<4;		// set MOb number
     916:	82 95       	swap	r24
     918:	80 7f       	andi	r24, 0xF0	; 240
     91a:	80 93 ed 00 	sts	0x00ED, r24

	CANSTMOB = 0x00;		// clear status
     91e:	10 92 ee 00 	sts	0x00EE, r1

	if(rplvIde & 0x02)	
		CANCDMOB |= 0x20;			// RPLV set, 자동 응답 모드 설정 
     922:	80 91 ef 00 	lds	r24, 0x00EF
{
	CANPAGE = obj<<4;		// set MOb number

	CANSTMOB = 0x00;		// clear status

	if(rplvIde & 0x02)	
     926:	21 ff       	sbrs	r18, 1
     928:	02 c0       	rjmp	.+4      	; 0x92e <can_int_rx_set+0x26>
		CANCDMOB |= 0x20;			// RPLV set, 자동 응답 모드 설정 
     92a:	80 62       	ori	r24, 0x20	; 32
     92c:	01 c0       	rjmp	.+2      	; 0x930 <can_int_rx_set+0x28>
	else
		CANCDMOB &= ~0x20;			// RPLV clear
     92e:	8f 7d       	andi	r24, 0xDF	; 223
     930:	80 93 ef 00 	sts	0x00EF, r24

	if(( rplvIde & 0x01) == STD)			// standard
	{
		CANIDT1= (unsigned char)(id>>3);
     934:	db 01       	movw	r26, r22
     936:	ca 01       	movw	r24, r20
	if(rplvIde & 0x02)	
		CANCDMOB |= 0x20;			// RPLV set, 자동 응답 모드 설정 
	else
		CANCDMOB &= ~0x20;			// RPLV clear

	if(( rplvIde & 0x01) == STD)			// standard
     938:	20 fd       	sbrc	r18, 0
     93a:	25 c0       	rjmp	.+74     	; 0x986 <can_int_rx_set+0x7e>
	{
		CANIDT1= (unsigned char)(id>>3);
     93c:	23 e0       	ldi	r18, 0x03	; 3
     93e:	b6 95       	lsr	r27
     940:	a7 95       	ror	r26
     942:	97 95       	ror	r25
     944:	87 95       	ror	r24
     946:	2a 95       	dec	r18
     948:	d1 f7       	brne	.-12     	; 0x93e <can_int_rx_set+0x36>
     94a:	80 93 f3 00 	sts	0x00F3, r24
		CANIDT2= (unsigned char)(id<<5);
     94e:	42 95       	swap	r20
     950:	44 0f       	add	r20, r20
     952:	40 7e       	andi	r20, 0xE0	; 224
     954:	40 93 f2 00 	sts	0x00F2, r20

		CANIDM1= (unsigned char)(idmask>>3);
     958:	d7 01       	movw	r26, r14
     95a:	c6 01       	movw	r24, r12
     95c:	43 e0       	ldi	r20, 0x03	; 3
     95e:	b6 95       	lsr	r27
     960:	a7 95       	ror	r26
     962:	97 95       	ror	r25
     964:	87 95       	ror	r24
     966:	4a 95       	dec	r20
     968:	d1 f7       	brne	.-12     	; 0x95e <can_int_rx_set+0x56>
     96a:	80 93 f7 00 	sts	0x00F7, r24
		CANIDM2= (unsigned char)(idmask<<5);
     96e:	c2 94       	swap	r12
     970:	cc 0c       	add	r12, r12
     972:	50 ee       	ldi	r21, 0xE0	; 224
     974:	c5 22       	and	r12, r21
     976:	c0 92 f6 00 	sts	0x00F6, r12
		CANIDM4=0;
     97a:	10 92 f4 00 	sts	0x00F4, r1

		CANCDMOB &= ~0x10;	// clear IDE =0, standard 11 bits
     97e:	80 91 ef 00 	lds	r24, 0x00EF
     982:	8f 7e       	andi	r24, 0xEF	; 239
     984:	4d c0       	rjmp	.+154    	; 0xa20 <can_int_rx_set+0x118>

		//usart1_transmit_string("\rRx Standard Set\n");
	}
	else					// extended
	{
		CANIDT1= (unsigned char)(id>>21);
     986:	e5 e1       	ldi	r30, 0x15	; 21
     988:	b6 95       	lsr	r27
     98a:	a7 95       	ror	r26
     98c:	97 95       	ror	r25
     98e:	87 95       	ror	r24
     990:	ea 95       	dec	r30
     992:	d1 f7       	brne	.-12     	; 0x988 <can_int_rx_set+0x80>
     994:	80 93 f3 00 	sts	0x00F3, r24
		CANIDT2= (unsigned char)(id>>13);
     998:	db 01       	movw	r26, r22
     99a:	ca 01       	movw	r24, r20
     99c:	fd e0       	ldi	r31, 0x0D	; 13
     99e:	b6 95       	lsr	r27
     9a0:	a7 95       	ror	r26
     9a2:	97 95       	ror	r25
     9a4:	87 95       	ror	r24
     9a6:	fa 95       	dec	r31
     9a8:	d1 f7       	brne	.-12     	; 0x99e <can_int_rx_set+0x96>
     9aa:	80 93 f2 00 	sts	0x00F2, r24
		CANIDT3= (unsigned char)(id>>5);
     9ae:	db 01       	movw	r26, r22
     9b0:	ca 01       	movw	r24, r20
     9b2:	25 e0       	ldi	r18, 0x05	; 5
     9b4:	b6 95       	lsr	r27
     9b6:	a7 95       	ror	r26
     9b8:	97 95       	ror	r25
     9ba:	87 95       	ror	r24
     9bc:	2a 95       	dec	r18
     9be:	d1 f7       	brne	.-12     	; 0x9b4 <can_int_rx_set+0xac>
     9c0:	80 93 f1 00 	sts	0x00F1, r24
		CANIDT4= (unsigned char)(id<<3);
     9c4:	44 0f       	add	r20, r20
     9c6:	44 0f       	add	r20, r20
     9c8:	44 0f       	add	r20, r20
     9ca:	40 93 f0 00 	sts	0x00F0, r20

		CANIDM1= (unsigned char)(idmask>>21);
     9ce:	d7 01       	movw	r26, r14
     9d0:	c6 01       	movw	r24, r12
     9d2:	45 e1       	ldi	r20, 0x15	; 21
     9d4:	b6 95       	lsr	r27
     9d6:	a7 95       	ror	r26
     9d8:	97 95       	ror	r25
     9da:	87 95       	ror	r24
     9dc:	4a 95       	dec	r20
     9de:	d1 f7       	brne	.-12     	; 0x9d4 <can_int_rx_set+0xcc>
     9e0:	80 93 f7 00 	sts	0x00F7, r24
		CANIDM2= (unsigned char)(idmask>>13);
     9e4:	d7 01       	movw	r26, r14
     9e6:	c6 01       	movw	r24, r12
     9e8:	ed e0       	ldi	r30, 0x0D	; 13
     9ea:	b6 95       	lsr	r27
     9ec:	a7 95       	ror	r26
     9ee:	97 95       	ror	r25
     9f0:	87 95       	ror	r24
     9f2:	ea 95       	dec	r30
     9f4:	d1 f7       	brne	.-12     	; 0x9ea <can_int_rx_set+0xe2>
     9f6:	80 93 f6 00 	sts	0x00F6, r24
		CANIDM3= (unsigned char)(idmask>>5);
     9fa:	d7 01       	movw	r26, r14
     9fc:	c6 01       	movw	r24, r12
     9fe:	f5 e0       	ldi	r31, 0x05	; 5
     a00:	b6 95       	lsr	r27
     a02:	a7 95       	ror	r26
     a04:	97 95       	ror	r25
     a06:	87 95       	ror	r24
     a08:	fa 95       	dec	r31
     a0a:	d1 f7       	brne	.-12     	; 0xa00 <can_int_rx_set+0xf8>
     a0c:	80 93 f5 00 	sts	0x00F5, r24
		CANIDM4= (unsigned char)(idmask<<3);
     a10:	cc 0c       	add	r12, r12
     a12:	cc 0c       	add	r12, r12
     a14:	cc 0c       	add	r12, r12
     a16:	c0 92 f4 00 	sts	0x00F4, r12

		CANCDMOB |= 0x10;	// set IDE =1, extended 29 bits
     a1a:	80 91 ef 00 	lds	r24, 0x00EF
     a1e:	80 61       	ori	r24, 0x10	; 16
     a20:	80 93 ef 00 	sts	0x00EF, r24

		//usart1_transmit_string("\rRx Extended Set\n");
	}
	CANCDMOB |= (dlc & 0x0f);		// set data length
     a24:	80 91 ef 00 	lds	r24, 0x00EF
     a28:	0f 70       	andi	r16, 0x0F	; 15
     a2a:	08 2b       	or	r16, r24
     a2c:	00 93 ef 00 	sts	0x00EF, r16

	CANIDM4 |= (unsigned char)(rtrIdemask & 0x07);
     a30:	90 91 f4 00 	lds	r25, 0x00F4
     a34:	8a 2d       	mov	r24, r10
     a36:	87 70       	andi	r24, 0x07	; 7
     a38:	89 2b       	or	r24, r25
     a3a:	80 93 f4 00 	sts	0x00F4, r24
//	CANIDM4 &= ~0x02;		// recommended
//	CANIDM4 &= ~0x01;		// IDEMSK= 1/0 enable comparison (IDE receive)


//  인터럽트 인에이블(인터럽트 설정)
	CANGIE |= 0xa0; 		// Enable all interrupt and Enable Rx interrupt
     a3e:	80 91 db 00 	lds	r24, 0x00DB
     a42:	80 6a       	ori	r24, 0xA0	; 160
     a44:	80 93 db 00 	sts	0x00DB, r24

	if(obj<8) 
     a48:	38 30       	cpi	r19, 0x08	; 8
     a4a:	50 f4       	brcc	.+20     	; 0xa60 <can_int_rx_set+0x158>
		CANIE2 = (1<<obj);		// 해당 MOb의 인터럽트를 인에이블 시킴 
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	90 e0       	ldi	r25, 0x00	; 0
     a50:	02 c0       	rjmp	.+4      	; 0xa56 <can_int_rx_set+0x14e>
     a52:	88 0f       	add	r24, r24
     a54:	99 1f       	adc	r25, r25
     a56:	3a 95       	dec	r19
     a58:	e2 f7       	brpl	.-8      	; 0xa52 <can_int_rx_set+0x14a>
     a5a:	80 93 de 00 	sts	0x00DE, r24
     a5e:	0d c0       	rjmp	.+26     	; 0xa7a <can_int_rx_set+0x172>
	else        
		CANIE1 = (1<<(obj-8));	// 
     a60:	23 2f       	mov	r18, r19
     a62:	30 e0       	ldi	r19, 0x00	; 0
     a64:	28 50       	subi	r18, 0x08	; 8
     a66:	30 40       	sbci	r19, 0x00	; 0
     a68:	81 e0       	ldi	r24, 0x01	; 1
     a6a:	90 e0       	ldi	r25, 0x00	; 0
     a6c:	02 c0       	rjmp	.+4      	; 0xa72 <can_int_rx_set+0x16a>
     a6e:	88 0f       	add	r24, r24
     a70:	99 1f       	adc	r25, r25
     a72:	2a 95       	dec	r18
     a74:	e2 f7       	brpl	.-8      	; 0xa6e <can_int_rx_set+0x166>
     a76:	80 93 df 00 	sts	0x00DF, r24

	CANCDMOB |= 0x80;			// 수신 인에이블 
     a7a:	80 91 ef 00 	lds	r24, 0x00EF
     a7e:	80 68       	ori	r24, 0x80	; 128
     a80:	80 93 ef 00 	sts	0x00EF, r24
	sei();
     a84:	78 94       	sei
}
     a86:	0f 91       	pop	r16
     a88:	ff 90       	pop	r15
     a8a:	ef 90       	pop	r14
     a8c:	df 90       	pop	r13
     a8e:	cf 90       	pop	r12
     a90:	af 90       	pop	r10
     a92:	08 95       	ret

00000a94 <delay>:
void delay(unsigned int k)
{
    unsigned int i;

	for(i=0;i<k;i++); 
}
     a94:	08 95       	ret

00000a96 <us_delay>:

void us_delay(unsigned int us_time)
{
	unsigned int i;

	for(i=0; i<us_time; i++) // 4 cycle +
     a96:	20 e0       	ldi	r18, 0x00	; 0
     a98:	30 e0       	ldi	r19, 0x00	; 0
     a9a:	08 c0       	rjmp	.+16     	; 0xaac <us_delay+0x16>
	{
		asm("PUSH R0"); 	// 2 cycle +
     a9c:	0f 92       	push	r0
		asm("POP R0"); 		// 2 cycle +
     a9e:	0f 90       	pop	r0
		asm("PUSH R0"); 	// 2 cycle +
     aa0:	0f 92       	push	r0
		asm("POP R0"); 		// 2 cycle + =12 cycle for 11.0592MHZ
     aa2:	0f 90       	pop	r0
		asm("PUSH R0"); 	// 2 cycle +
     aa4:	0f 92       	push	r0
		asm("POP R0"); 		// 2 cycle = 16 cycle = 1us for 16MHz
     aa6:	0f 90       	pop	r0

void us_delay(unsigned int us_time)
{
	unsigned int i;

	for(i=0; i<us_time; i++) // 4 cycle +
     aa8:	2f 5f       	subi	r18, 0xFF	; 255
     aaa:	3f 4f       	sbci	r19, 0xFF	; 255
     aac:	28 17       	cp	r18, r24
     aae:	39 07       	cpc	r19, r25
     ab0:	a9 f7       	brne	.-22     	; 0xa9c <us_delay+0x6>
		asm("PUSH R0"); 	// 2 cycle +
		asm("POP R0"); 		// 2 cycle + =12 cycle for 11.0592MHZ
		asm("PUSH R0"); 	// 2 cycle +
		asm("POP R0"); 		// 2 cycle = 16 cycle = 1us for 16MHz
	}
}
     ab2:	08 95       	ret

00000ab4 <ms_delay>:

void ms_delay(unsigned int ms_time)
{
     ab4:	0f 93       	push	r16
     ab6:	1f 93       	push	r17
     ab8:	cf 93       	push	r28
     aba:	df 93       	push	r29
     abc:	8c 01       	movw	r16, r24
    unsigned int i;
    
    for(i=0; i<ms_time;i++)
     abe:	c0 e0       	ldi	r28, 0x00	; 0
     ac0:	d0 e0       	ldi	r29, 0x00	; 0
     ac2:	05 c0       	rjmp	.+10     	; 0xace <ms_delay+0x1a>
        us_delay(1000);
     ac4:	88 ee       	ldi	r24, 0xE8	; 232
     ac6:	93 e0       	ldi	r25, 0x03	; 3
     ac8:	0e 94 4b 05 	call	0xa96	; 0xa96 <us_delay>

void ms_delay(unsigned int ms_time)
{
    unsigned int i;
    
    for(i=0; i<ms_time;i++)
     acc:	21 96       	adiw	r28, 0x01	; 1
     ace:	c0 17       	cp	r28, r16
     ad0:	d1 07       	cpc	r29, r17
     ad2:	c1 f7       	brne	.-16     	; 0xac4 <ms_delay+0x10>
        us_delay(1000);
}
     ad4:	df 91       	pop	r29
     ad6:	cf 91       	pop	r28
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	08 95       	ret

00000ade <servo_enter_internal_jodo_0to90>:
/* Forward declaration for local functions */
static void servo_enter_internal_jodo_0to90(void);

/* Function for Stateflow: '<Root>/Chart' */
static void servo_enter_internal_jodo_0to90(void)
{
     ade:	cf 92       	push	r12
     ae0:	df 92       	push	r13
     ae2:	ef 92       	push	r14
     ae4:	ff 92       	push	r15
  /* Transition: '<S1>:83' */
  if (servo_U.ADdata > 900.0) {
     ae6:	c0 90 7e 02 	lds	r12, 0x027E
     aea:	d0 90 7f 02 	lds	r13, 0x027F
     aee:	e0 90 80 02 	lds	r14, 0x0280
     af2:	f0 90 81 02 	lds	r15, 0x0281
     af6:	c7 01       	movw	r24, r14
     af8:	b6 01       	movw	r22, r12
     afa:	20 e0       	ldi	r18, 0x00	; 0
     afc:	30 e0       	ldi	r19, 0x00	; 0
     afe:	41 e6       	ldi	r20, 0x61	; 97
     b00:	54 e4       	ldi	r21, 0x44	; 68
     b02:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__gtsf2>
     b06:	18 16       	cp	r1, r24
     b08:	44 f4       	brge	.+16     	; 0xb1a <servo_enter_internal_jodo_0to90+0x3c>
    /* Transition: '<S1>:84' */
    /* Entry 'bright1': '<S1>:76' */
    servo_DWork.is_jodo_0to90 = servo_IN_bright1;
     b0a:	81 e0       	ldi	r24, 0x01	; 1
     b0c:	80 93 a2 02 	sts	0x02A2, r24
    servo_B.cds = 90.0;
     b10:	80 e0       	ldi	r24, 0x00	; 0
     b12:	90 e0       	ldi	r25, 0x00	; 0
     b14:	a4 eb       	ldi	r26, 0xB4	; 180
     b16:	b2 e4       	ldi	r27, 0x42	; 66
     b18:	34 c0       	rjmp	.+104    	; 0xb82 <servo_enter_internal_jodo_0to90+0xa4>
  } else if (servo_U.ADdata > 800.0) {
     b1a:	c7 01       	movw	r24, r14
     b1c:	b6 01       	movw	r22, r12
     b1e:	20 e0       	ldi	r18, 0x00	; 0
     b20:	30 e0       	ldi	r19, 0x00	; 0
     b22:	48 e4       	ldi	r20, 0x48	; 72
     b24:	54 e4       	ldi	r21, 0x44	; 68
     b26:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__gtsf2>
     b2a:	18 16       	cp	r1, r24
     b2c:	44 f4       	brge	.+16     	; 0xb3e <servo_enter_internal_jodo_0to90+0x60>
    /* Transition: '<S1>:85' */
    /* Entry 'bright2': '<S1>:79' */
    servo_DWork.is_jodo_0to90 = servo_IN_bright2;
     b2e:	82 e0       	ldi	r24, 0x02	; 2
     b30:	80 93 a2 02 	sts	0x02A2, r24
    servo_B.cds = 80.0;
     b34:	80 e0       	ldi	r24, 0x00	; 0
     b36:	90 e0       	ldi	r25, 0x00	; 0
     b38:	a0 ea       	ldi	r26, 0xA0	; 160
     b3a:	b2 e4       	ldi	r27, 0x42	; 66
     b3c:	22 c0       	rjmp	.+68     	; 0xb82 <servo_enter_internal_jodo_0to90+0xa4>
  } else if (servo_U.ADdata > 700.0) {
     b3e:	c7 01       	movw	r24, r14
     b40:	b6 01       	movw	r22, r12
     b42:	20 e0       	ldi	r18, 0x00	; 0
     b44:	30 e0       	ldi	r19, 0x00	; 0
     b46:	4f e2       	ldi	r20, 0x2F	; 47
     b48:	54 e4       	ldi	r21, 0x44	; 68
     b4a:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__gtsf2>
     b4e:	18 16       	cp	r1, r24
     b50:	44 f4       	brge	.+16     	; 0xb62 <servo_enter_internal_jodo_0to90+0x84>
    /* Transition: '<S1>:123' */
    /* Entry 'bright3': '<S1>:119' */
    servo_DWork.is_jodo_0to90 = servo_IN_bright3;
     b52:	83 e0       	ldi	r24, 0x03	; 3
     b54:	80 93 a2 02 	sts	0x02A2, r24
    servo_B.cds = 10.0;
     b58:	80 e0       	ldi	r24, 0x00	; 0
     b5a:	90 e0       	ldi	r25, 0x00	; 0
     b5c:	a0 e2       	ldi	r26, 0x20	; 32
     b5e:	b1 e4       	ldi	r27, 0x41	; 65
     b60:	10 c0       	rjmp	.+32     	; 0xb82 <servo_enter_internal_jodo_0to90+0xa4>
  } else {
    if (servo_U.ADdata <= 600.0) {
     b62:	c7 01       	movw	r24, r14
     b64:	b6 01       	movw	r22, r12
     b66:	20 e0       	ldi	r18, 0x00	; 0
     b68:	30 e0       	ldi	r19, 0x00	; 0
     b6a:	46 e1       	ldi	r20, 0x16	; 22
     b6c:	54 e4       	ldi	r21, 0x44	; 68
     b6e:	0e 94 1c 0c 	call	0x1838	; 0x1838 <__lesf2>
     b72:	18 16       	cp	r1, r24
     b74:	74 f0       	brlt	.+28     	; 0xb92 <servo_enter_internal_jodo_0to90+0xb4>
      /* Transition: '<S1>:124' */
      /* Entry 'bright4': '<S1>:120' */
      servo_DWork.is_jodo_0to90 = servo_IN_bright4;
     b76:	84 e0       	ldi	r24, 0x04	; 4
     b78:	80 93 a2 02 	sts	0x02A2, r24
      servo_B.cds = 0.0;
     b7c:	80 e0       	ldi	r24, 0x00	; 0
     b7e:	90 e0       	ldi	r25, 0x00	; 0
     b80:	dc 01       	movw	r26, r24
     b82:	80 93 8e 02 	sts	0x028E, r24
     b86:	90 93 8f 02 	sts	0x028F, r25
     b8a:	a0 93 90 02 	sts	0x0290, r26
     b8e:	b0 93 91 02 	sts	0x0291, r27
    }
  }
}
     b92:	ff 90       	pop	r15
     b94:	ef 90       	pop	r14
     b96:	df 90       	pop	r13
     b98:	cf 90       	pop	r12
     b9a:	08 95       	ret

00000b9c <servo_step>:

/* Model step function */
void servo_step(void)
{
     b9c:	8f 92       	push	r8
     b9e:	9f 92       	push	r9
     ba0:	af 92       	push	r10
     ba2:	bf 92       	push	r11
     ba4:	cf 92       	push	r12
     ba6:	df 92       	push	r13
     ba8:	ef 92       	push	r14
     baa:	ff 92       	push	r15
     bac:	cf 93       	push	r28
   *  Inport: '<Root>/current_speed'
   *  Inport: '<Root>/ting'
   */
  /* Gateway: Chart */
  /* During: Chart */
  if (servo_DWork.is_active_c1_servo == 0) {
     bae:	80 91 9d 02 	lds	r24, 0x029D
     bb2:	88 23       	and	r24, r24
     bb4:	21 f4       	brne	.+8      	; 0xbbe <servo_step+0x22>
    /* Entry: Chart */
    servo_DWork.is_active_c1_servo = 1U;
     bb6:	81 e0       	ldi	r24, 0x01	; 1
     bb8:	80 93 9d 02 	sts	0x029D, r24
     bbc:	03 c2       	rjmp	.+1030   	; 0xfc4 <servo_step+0x428>

    /* Transition: '<S1>:129' */
    /* Entry 'node3_init_or_move_biking': '<S1>:8' */
    servo_DWork.is_c1_servo = se_IN_node3_init_or_move_biking;
  } else {
    switch (servo_DWork.is_c1_servo) {
     bbe:	c0 91 9e 02 	lds	r28, 0x029E
     bc2:	c1 30       	cpi	r28, 0x01	; 1
     bc4:	21 f0       	breq	.+8      	; 0xbce <servo_step+0x32>
     bc6:	c2 30       	cpi	r28, 0x02	; 2
     bc8:	09 f0       	breq	.+2      	; 0xbcc <servo_step+0x30>
     bca:	fb c1       	rjmp	.+1014   	; 0xfc2 <servo_step+0x426>
     bcc:	4b c0       	rjmp	.+150    	; 0xc64 <servo_step+0xc8>
     case se_IN_node3_init_or_move_biking:
      /* During 'node3_init_or_move_biking': '<S1>:8' */
      if ((servo_U.current_mode == 0.0) && (servo_U.current_speed == 0.0)) {
     bce:	60 91 76 02 	lds	r22, 0x0276
     bd2:	70 91 77 02 	lds	r23, 0x0277
     bd6:	80 91 78 02 	lds	r24, 0x0278
     bda:	90 91 79 02 	lds	r25, 0x0279
     bde:	20 e0       	ldi	r18, 0x00	; 0
     be0:	30 e0       	ldi	r19, 0x00	; 0
     be2:	a9 01       	movw	r20, r18
     be4:	0e 94 58 0b 	call	0x16b0	; 0x16b0 <__eqsf2>
     be8:	88 23       	and	r24, r24
     bea:	09 f0       	breq	.+2      	; 0xbee <servo_step+0x52>
     bec:	ed c1       	rjmp	.+986    	; 0xfc8 <servo_step+0x42c>
     bee:	60 91 7a 02 	lds	r22, 0x027A
     bf2:	70 91 7b 02 	lds	r23, 0x027B
     bf6:	80 91 7c 02 	lds	r24, 0x027C
     bfa:	90 91 7d 02 	lds	r25, 0x027D
     bfe:	20 e0       	ldi	r18, 0x00	; 0
     c00:	30 e0       	ldi	r19, 0x00	; 0
     c02:	a9 01       	movw	r20, r18
     c04:	0e 94 58 0b 	call	0x16b0	; 0x16b0 <__eqsf2>
     c08:	88 23       	and	r24, r24
     c0a:	09 f0       	breq	.+2      	; 0xc0e <servo_step+0x72>
     c0c:	dd c1       	rjmp	.+954    	; 0xfc8 <servo_step+0x42c>
        /* Transition: '<S1>:43' */
        /* Exit 'node3_init_or_move_biking': '<S1>:8' */
        /* Entry 'servo_jodo': '<S1>:9' */
        servo_DWork.is_c1_servo = servo_IN_servo_jodo;
     c0e:	82 e0       	ldi	r24, 0x02	; 2
     c10:	80 93 9e 02 	sts	0x029E, r24

        /* Entry 'jodo_0to90': '<S1>:125' */
        servo_DWork.is_active_jodo_0to90 = 1U;
     c14:	c0 93 a1 02 	sts	0x02A1, r28
        servo_enter_internal_jodo_0to90();
     c18:	0e 94 6f 05 	call	0xade	; 0xade <servo_enter_internal_jodo_0to90>

        /* Entry 'control_bar': '<S1>:69' */
        servo_DWork.is_active_control_bar = 1U;
     c1c:	c0 93 a3 02 	sts	0x02A3, r28
        if (servo_U.ting != 0) {
     c20:	80 91 82 02 	lds	r24, 0x0282
     c24:	90 91 83 02 	lds	r25, 0x0283
     c28:	00 97       	sbiw	r24, 0x00	; 0
     c2a:	71 f0       	breq	.+28     	; 0xc48 <servo_step+0xac>
          /* Transition: '<S1>:130' */
          /* Entry 'move_bar': '<S1>:45' */
          servo_DWork.is_control_bar = servo_IN_move_bar;
     c2c:	c0 93 a4 02 	sts	0x02A4, r28
          servo_B.porte = 252.0;
     c30:	80 e0       	ldi	r24, 0x00	; 0
     c32:	90 e0       	ldi	r25, 0x00	; 0
     c34:	ac e7       	ldi	r26, 0x7C	; 124
     c36:	b3 e4       	ldi	r27, 0x43	; 67
     c38:	80 93 92 02 	sts	0x0292, r24
     c3c:	90 93 93 02 	sts	0x0293, r25
     c40:	a0 93 94 02 	sts	0x0294, r26
     c44:	b0 93 95 02 	sts	0x0295, r27
        }

        /* Entry 'warn_check': '<S1>:21' */
        servo_DWork.is_active_warn_check = 1U;
     c48:	81 e0       	ldi	r24, 0x01	; 1
     c4a:	80 93 9f 02 	sts	0x029F, r24

        /* Transition: '<S1>:41' */
        /* Entry 'jodo_low': '<S1>:23' */
        servo_DWork.is_warn_check = servo_IN_jodo_low;
     c4e:	92 e0       	ldi	r25, 0x02	; 2
     c50:	90 93 a0 02 	sts	0x02A0, r25
        servo_DWork.warn = 0;
     c54:	ec e9       	ldi	r30, 0x9C	; 156
     c56:	f2 e0       	ldi	r31, 0x02	; 2
     c58:	10 92 9c 02 	sts	0x029C, r1

        /* Entry 'bar_check': '<S1>:191' */
        servo_DWork.is_active_bar_check = 1U;
     c5c:	81 87       	std	Z+9, r24	; 0x09

        /* Transition: '<S1>:197' */
        /* Entry 'closed': '<S1>:193' */
        servo_DWork.is_bar_check = servo_IN_closed;
     c5e:	82 87       	std	Z+10, r24	; 0x0a
        servo_DWork.open = FALSE;
     c60:	13 86       	std	Z+11, r1	; 0x0b
     c62:	b2 c1       	rjmp	.+868    	; 0xfc8 <servo_step+0x42c>
      }
      break;

     case servo_IN_servo_jodo:
      /* During 'servo_jodo': '<S1>:9' */
      if ((servo_U.current_mode != 0.0) || (servo_U.current_speed != 0.0)) {
     c64:	60 91 76 02 	lds	r22, 0x0276
     c68:	70 91 77 02 	lds	r23, 0x0277
     c6c:	80 91 78 02 	lds	r24, 0x0278
     c70:	90 91 79 02 	lds	r25, 0x0279
     c74:	20 e0       	ldi	r18, 0x00	; 0
     c76:	30 e0       	ldi	r19, 0x00	; 0
     c78:	a9 01       	movw	r20, r18
     c7a:	0e 94 89 0b 	call	0x1712	; 0x1712 <__nesf2>
     c7e:	88 23       	and	r24, r24
     c80:	79 f4       	brne	.+30     	; 0xca0 <servo_step+0x104>
     c82:	60 91 7a 02 	lds	r22, 0x027A
     c86:	70 91 7b 02 	lds	r23, 0x027B
     c8a:	80 91 7c 02 	lds	r24, 0x027C
     c8e:	90 91 7d 02 	lds	r25, 0x027D
     c92:	20 e0       	ldi	r18, 0x00	; 0
     c94:	30 e0       	ldi	r19, 0x00	; 0
     c96:	a9 01       	movw	r20, r18
     c98:	0e 94 89 0b 	call	0x1712	; 0x1712 <__nesf2>
     c9c:	88 23       	and	r24, r24
     c9e:	01 f1       	breq	.+64     	; 0xce0 <servo_step+0x144>
        /* Transition: '<S1>:174' */
        /* Exit 'closed': '<S1>:193' */
        servo_DWork.is_bar_check = (uint8_T)servo_IN_NO_ACTIVE_CHILD;
     ca0:	10 92 a6 02 	sts	0x02A6, r1

        /* Exit 'open': '<S1>:192' */
        /* Exit 'bar_check': '<S1>:191' */
        servo_DWork.is_active_bar_check = 0U;
     ca4:	10 92 a5 02 	sts	0x02A5, r1

        /* Exit 'jodo_high': '<S1>:10' */
        servo_DWork.is_warn_check = (uint8_T)servo_IN_NO_ACTIVE_CHILD;
     ca8:	10 92 a0 02 	sts	0x02A0, r1

        /* Exit 'jodo_low': '<S1>:23' */
        /* Exit 'warn_check': '<S1>:21' */
        servo_DWork.is_active_warn_check = 0U;
     cac:	10 92 9f 02 	sts	0x029F, r1
        if (servo_DWork.is_control_bar == servo_IN_warning) {
     cb0:	80 91 a4 02 	lds	r24, 0x02A4
     cb4:	82 30       	cpi	r24, 0x02	; 2
     cb6:	59 f4       	brne	.+22     	; 0xcce <servo_step+0x132>
          /* Exit 'warning': '<S1>:62' */
          servo_B.warn_stop = 0.0;
     cb8:	80 e0       	ldi	r24, 0x00	; 0
     cba:	90 e0       	ldi	r25, 0x00	; 0
     cbc:	dc 01       	movw	r26, r24
     cbe:	80 93 86 02 	sts	0x0286, r24
     cc2:	90 93 87 02 	sts	0x0287, r25
     cc6:	a0 93 88 02 	sts	0x0288, r26
     cca:	b0 93 89 02 	sts	0x0289, r27
          servo_DWork.is_control_bar = (uint8_T)servo_IN_NO_ACTIVE_CHILD;
        } else {
          servo_DWork.is_control_bar = (uint8_T)servo_IN_NO_ACTIVE_CHILD;
     cce:	10 92 a4 02 	sts	0x02A4, r1

          /* Exit 'move_bar': '<S1>:45' */
        }

        /* Exit 'control_bar': '<S1>:69' */
        servo_DWork.is_active_control_bar = 0U;
     cd2:	10 92 a3 02 	sts	0x02A3, r1

        /* Exit 'bright1': '<S1>:76' */
        servo_DWork.is_jodo_0to90 = (uint8_T)servo_IN_NO_ACTIVE_CHILD;
     cd6:	10 92 a2 02 	sts	0x02A2, r1

        /* Exit 'bright2': '<S1>:79' */
        /* Exit 'bright3': '<S1>:119' */
        /* Exit 'bright4': '<S1>:120' */
        /* Exit 'jodo_0to90': '<S1>:125' */
        servo_DWork.is_active_jodo_0to90 = 0U;
     cda:	10 92 a1 02 	sts	0x02A1, r1
     cde:	71 c1       	rjmp	.+738    	; 0xfc2 <servo_step+0x426>
        /* Exit 'servo_jodo': '<S1>:9' */
        /* Entry 'node3_init_or_move_biking': '<S1>:8' */
        servo_DWork.is_c1_servo = se_IN_node3_init_or_move_biking;
      } else {
        /* During 'jodo_0to90': '<S1>:125' */
        switch (servo_DWork.is_jodo_0to90) {
     ce0:	c0 91 a2 02 	lds	r28, 0x02A2
     ce4:	c2 30       	cpi	r28, 0x02	; 2
     ce6:	09 f1       	breq	.+66     	; 0xd2a <servo_step+0x18e>
     ce8:	c3 30       	cpi	r28, 0x03	; 3
     cea:	20 f4       	brcc	.+8      	; 0xcf4 <servo_step+0x158>
     cec:	c1 30       	cpi	r28, 0x01	; 1
     cee:	09 f0       	breq	.+2      	; 0xcf2 <servo_step+0x156>
     cf0:	92 c0       	rjmp	.+292    	; 0xe16 <servo_step+0x27a>
     cf2:	07 c0       	rjmp	.+14     	; 0xd02 <servo_step+0x166>
     cf4:	c3 30       	cpi	r28, 0x03	; 3
     cf6:	09 f4       	brne	.+2      	; 0xcfa <servo_step+0x15e>
     cf8:	47 c0       	rjmp	.+142    	; 0xd88 <servo_step+0x1ec>
     cfa:	c4 30       	cpi	r28, 0x04	; 4
     cfc:	09 f0       	breq	.+2      	; 0xd00 <servo_step+0x164>
     cfe:	8b c0       	rjmp	.+278    	; 0xe16 <servo_step+0x27a>
     d00:	43 c0       	rjmp	.+134    	; 0xd88 <servo_step+0x1ec>
         case servo_IN_bright1:
          /* During 'bright1': '<S1>:76' */
          /* Transition: '<S1>:167' */
          if (servo_U.ADdata > 900.0) {
     d02:	c0 90 7e 02 	lds	r12, 0x027E
     d06:	d0 90 7f 02 	lds	r13, 0x027F
     d0a:	e0 90 80 02 	lds	r14, 0x0280
     d0e:	f0 90 81 02 	lds	r15, 0x0281
     d12:	c7 01       	movw	r24, r14
     d14:	b6 01       	movw	r22, r12
     d16:	20 e0       	ldi	r18, 0x00	; 0
     d18:	30 e0       	ldi	r19, 0x00	; 0
     d1a:	41 e6       	ldi	r20, 0x61	; 97
     d1c:	54 e4       	ldi	r21, 0x44	; 68
     d1e:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__gtsf2>
     d22:	18 16       	cp	r1, r24
     d24:	0c f0       	brlt	.+2      	; 0xd28 <servo_step+0x18c>
     d26:	42 c0       	rjmp	.+132    	; 0xdac <servo_step+0x210>
     d28:	15 c0       	rjmp	.+42     	; 0xd54 <servo_step+0x1b8>
          break;

         case servo_IN_bright2:
          /* During 'bright2': '<S1>:79' */
          /* Transition: '<S1>:168' */
          if (servo_U.ADdata > 900.0) {
     d2a:	c0 90 7e 02 	lds	r12, 0x027E
     d2e:	d0 90 7f 02 	lds	r13, 0x027F
     d32:	e0 90 80 02 	lds	r14, 0x0280
     d36:	f0 90 81 02 	lds	r15, 0x0281
     d3a:	c7 01       	movw	r24, r14
     d3c:	b6 01       	movw	r22, r12
     d3e:	20 e0       	ldi	r18, 0x00	; 0
     d40:	30 e0       	ldi	r19, 0x00	; 0
     d42:	41 e6       	ldi	r20, 0x61	; 97
     d44:	54 e4       	ldi	r21, 0x44	; 68
     d46:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__gtsf2>
     d4a:	18 16       	cp	r1, r24
     d4c:	84 f4       	brge	.+32     	; 0xd6e <servo_step+0x1d2>
            /* Transition: '<S1>:84' */
            /* Exit 'bright2': '<S1>:79' */
            /* Entry 'bright1': '<S1>:76' */
            servo_DWork.is_jodo_0to90 = servo_IN_bright1;
     d4e:	81 e0       	ldi	r24, 0x01	; 1
     d50:	80 93 a2 02 	sts	0x02A2, r24
            servo_B.cds = 90.0;
     d54:	80 e0       	ldi	r24, 0x00	; 0
     d56:	90 e0       	ldi	r25, 0x00	; 0
     d58:	a4 eb       	ldi	r26, 0xB4	; 180
     d5a:	b2 e4       	ldi	r27, 0x42	; 66
     d5c:	80 93 8e 02 	sts	0x028E, r24
     d60:	90 93 8f 02 	sts	0x028F, r25
     d64:	a0 93 90 02 	sts	0x0290, r26
     d68:	b0 93 91 02 	sts	0x0291, r27
     d6c:	56 c0       	rjmp	.+172    	; 0xe1a <servo_step+0x27e>
          } else if (servo_U.ADdata > 800.0) {
     d6e:	c7 01       	movw	r24, r14
     d70:	b6 01       	movw	r22, r12
     d72:	20 e0       	ldi	r18, 0x00	; 0
     d74:	30 e0       	ldi	r19, 0x00	; 0
     d76:	48 e4       	ldi	r20, 0x48	; 72
     d78:	54 e4       	ldi	r21, 0x44	; 68
     d7a:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__gtsf2>
     d7e:	18 16       	cp	r1, r24
     d80:	3c f5       	brge	.+78     	; 0xdd0 <servo_step+0x234>
            /* Transition: '<S1>:85' */
            /* Exit 'bright2': '<S1>:79' */
            /* Entry 'bright2': '<S1>:79' */
            servo_DWork.is_jodo_0to90 = servo_IN_bright2;
     d82:	c0 93 a2 02 	sts	0x02A2, r28
     d86:	1f c0       	rjmp	.+62     	; 0xdc6 <servo_step+0x22a>
          break;

         case servo_IN_bright4:
          /* During 'bright4': '<S1>:120' */
          /* Transition: '<S1>:170' */
          if (servo_U.ADdata > 900.0) {
     d88:	c0 90 7e 02 	lds	r12, 0x027E
     d8c:	d0 90 7f 02 	lds	r13, 0x027F
     d90:	e0 90 80 02 	lds	r14, 0x0280
     d94:	f0 90 81 02 	lds	r15, 0x0281
     d98:	c7 01       	movw	r24, r14
     d9a:	b6 01       	movw	r22, r12
     d9c:	20 e0       	ldi	r18, 0x00	; 0
     d9e:	30 e0       	ldi	r19, 0x00	; 0
     da0:	41 e6       	ldi	r20, 0x61	; 97
     da2:	54 e4       	ldi	r21, 0x44	; 68
     da4:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__gtsf2>
     da8:	18 16       	cp	r1, r24
     daa:	8c f2       	brlt	.-94     	; 0xd4e <servo_step+0x1b2>
            /* Transition: '<S1>:84' */
            /* Exit 'bright4': '<S1>:120' */
            /* Entry 'bright1': '<S1>:76' */
            servo_DWork.is_jodo_0to90 = servo_IN_bright1;
            servo_B.cds = 90.0;
          } else if (servo_U.ADdata > 800.0) {
     dac:	c7 01       	movw	r24, r14
     dae:	b6 01       	movw	r22, r12
     db0:	20 e0       	ldi	r18, 0x00	; 0
     db2:	30 e0       	ldi	r19, 0x00	; 0
     db4:	48 e4       	ldi	r20, 0x48	; 72
     db6:	54 e4       	ldi	r21, 0x44	; 68
     db8:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__gtsf2>
     dbc:	18 16       	cp	r1, r24
     dbe:	44 f4       	brge	.+16     	; 0xdd0 <servo_step+0x234>
            /* Transition: '<S1>:85' */
            /* Exit 'bright4': '<S1>:120' */
            /* Entry 'bright2': '<S1>:79' */
            servo_DWork.is_jodo_0to90 = servo_IN_bright2;
     dc0:	82 e0       	ldi	r24, 0x02	; 2
     dc2:	80 93 a2 02 	sts	0x02A2, r24
            servo_B.cds = 80.0;
     dc6:	80 e0       	ldi	r24, 0x00	; 0
     dc8:	90 e0       	ldi	r25, 0x00	; 0
     dca:	a0 ea       	ldi	r26, 0xA0	; 160
     dcc:	b2 e4       	ldi	r27, 0x42	; 66
     dce:	c6 cf       	rjmp	.-116    	; 0xd5c <servo_step+0x1c0>
          } else if (servo_U.ADdata > 700.0) {
     dd0:	c7 01       	movw	r24, r14
     dd2:	b6 01       	movw	r22, r12
     dd4:	20 e0       	ldi	r18, 0x00	; 0
     dd6:	30 e0       	ldi	r19, 0x00	; 0
     dd8:	4f e2       	ldi	r20, 0x2F	; 47
     dda:	54 e4       	ldi	r21, 0x44	; 68
     ddc:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__gtsf2>
     de0:	18 16       	cp	r1, r24
     de2:	44 f4       	brge	.+16     	; 0xdf4 <servo_step+0x258>
            /* Transition: '<S1>:123' */
            /* Exit 'bright4': '<S1>:120' */
            /* Entry 'bright3': '<S1>:119' */
            servo_DWork.is_jodo_0to90 = servo_IN_bright3;
     de4:	83 e0       	ldi	r24, 0x03	; 3
     de6:	80 93 a2 02 	sts	0x02A2, r24
            servo_B.cds = 10.0;
     dea:	80 e0       	ldi	r24, 0x00	; 0
     dec:	90 e0       	ldi	r25, 0x00	; 0
     dee:	a0 e2       	ldi	r26, 0x20	; 32
     df0:	b1 e4       	ldi	r27, 0x41	; 65
     df2:	b4 cf       	rjmp	.-152    	; 0xd5c <servo_step+0x1c0>
          } else {
            if (servo_U.ADdata <= 600.0) {
     df4:	c7 01       	movw	r24, r14
     df6:	b6 01       	movw	r22, r12
     df8:	20 e0       	ldi	r18, 0x00	; 0
     dfa:	30 e0       	ldi	r19, 0x00	; 0
     dfc:	46 e1       	ldi	r20, 0x16	; 22
     dfe:	54 e4       	ldi	r21, 0x44	; 68
     e00:	0e 94 1c 0c 	call	0x1838	; 0x1838 <__lesf2>
     e04:	18 16       	cp	r1, r24
     e06:	4c f0       	brlt	.+18     	; 0xe1a <servo_step+0x27e>
              /* Transition: '<S1>:124' */
              /* Exit 'bright4': '<S1>:120' */
              /* Entry 'bright4': '<S1>:120' */
              servo_DWork.is_jodo_0to90 = servo_IN_bright4;
     e08:	84 e0       	ldi	r24, 0x04	; 4
     e0a:	80 93 a2 02 	sts	0x02A2, r24
              servo_B.cds = 0.0;
     e0e:	80 e0       	ldi	r24, 0x00	; 0
     e10:	90 e0       	ldi	r25, 0x00	; 0
     e12:	dc 01       	movw	r26, r24
     e14:	a3 cf       	rjmp	.-186    	; 0xd5c <servo_step+0x1c0>
            }
          }
          break;

         default:
          servo_enter_internal_jodo_0to90();
     e16:	0e 94 6f 05 	call	0xade	; 0xade <servo_enter_internal_jodo_0to90>
          break;
        }

        /* During 'control_bar': '<S1>:69' */
        switch (servo_DWork.is_control_bar) {
     e1a:	80 91 a4 02 	lds	r24, 0x02A4
     e1e:	81 30       	cpi	r24, 0x01	; 1
     e20:	21 f0       	breq	.+8      	; 0xe2a <servo_step+0x28e>
     e22:	82 30       	cpi	r24, 0x02	; 2
     e24:	09 f0       	breq	.+2      	; 0xe28 <servo_step+0x28c>
     e26:	64 c0       	rjmp	.+200    	; 0xef0 <servo_step+0x354>
     e28:	4f c0       	rjmp	.+158    	; 0xec8 <servo_step+0x32c>
         case servo_IN_move_bar:
          /* During 'move_bar': '<S1>:45' */
          if (((int16_T)servo_DWork.open == 0) && (servo_DWork.warn == 1)) {
     e2a:	80 91 a7 02 	lds	r24, 0x02A7
     e2e:	88 23       	and	r24, r24
     e30:	a1 f4       	brne	.+40     	; 0xe5a <servo_step+0x2be>
     e32:	80 91 9c 02 	lds	r24, 0x029C
     e36:	81 30       	cpi	r24, 0x01	; 1
     e38:	81 f4       	brne	.+32     	; 0xe5a <servo_step+0x2be>
            /* Transition: '<S1>:198' */
            /* Exit 'move_bar': '<S1>:45' */
            /* Entry 'warning': '<S1>:62' */
            servo_DWork.is_control_bar = servo_IN_warning;
     e3a:	82 e0       	ldi	r24, 0x02	; 2
     e3c:	80 93 a4 02 	sts	0x02A4, r24
            servo_B.warn_stop = 1.0;
     e40:	80 e0       	ldi	r24, 0x00	; 0
     e42:	90 e0       	ldi	r25, 0x00	; 0
     e44:	a0 e8       	ldi	r26, 0x80	; 128
     e46:	bf e3       	ldi	r27, 0x3F	; 63
     e48:	80 93 86 02 	sts	0x0286, r24
     e4c:	90 93 87 02 	sts	0x0287, r25
     e50:	a0 93 88 02 	sts	0x0288, r26
     e54:	b0 93 89 02 	sts	0x0289, r27
     e58:	60 c0       	rjmp	.+192    	; 0xf1a <servo_step+0x37e>
          } else {
            servo_B.ocr3c = (int16_T)(((8.3333333333333328E-004 * (real_T)
     e5a:	60 91 82 02 	lds	r22, 0x0282
     e5e:	70 91 83 02 	lds	r23, 0x0283
     e62:	88 27       	eor	r24, r24
     e64:	77 fd       	sbrc	r23, 7
     e66:	80 95       	com	r24
     e68:	98 2f       	mov	r25, r24
     e6a:	0e 94 4d 0c 	call	0x189a	; 0x189a <__floatsisf>
     e6e:	6b 01       	movw	r12, r22
     e70:	7c 01       	movw	r14, r24
     e72:	2e e0       	ldi	r18, 0x0E	; 14
     e74:	34 e7       	ldi	r19, 0x74	; 116
     e76:	4a e5       	ldi	r20, 0x5A	; 90
     e78:	5a e3       	ldi	r21, 0x3A	; 58
     e7a:	0e 94 57 0a 	call	0x14ae	; 0x14ae <__mulsf3>
              servo_U.ting + 0.6) + 8.8888888888888889E-003 * (real_T)
     e7e:	2a e9       	ldi	r18, 0x9A	; 154
     e80:	39 e9       	ldi	r19, 0x99	; 153
     e82:	49 e1       	ldi	r20, 0x19	; 25
     e84:	5f e3       	ldi	r21, 0x3F	; 63
     e86:	0e 94 eb 09 	call	0x13d6	; 0x13d6 <__addsf3>
     e8a:	4b 01       	movw	r8, r22
     e8c:	5c 01       	movw	r10, r24
     e8e:	c7 01       	movw	r24, r14
     e90:	b6 01       	movw	r22, r12
     e92:	24 eb       	ldi	r18, 0xB4	; 180
     e94:	32 ea       	ldi	r19, 0xA2	; 162
     e96:	41 e1       	ldi	r20, 0x11	; 17
     e98:	5c e3       	ldi	r21, 0x3C	; 60
     e9a:	0e 94 57 0a 	call	0x14ae	; 0x14ae <__mulsf3>
     e9e:	9b 01       	movw	r18, r22
     ea0:	ac 01       	movw	r20, r24
     ea2:	c5 01       	movw	r24, r10
     ea4:	b4 01       	movw	r22, r8
     ea6:	0e 94 eb 09 	call	0x13d6	; 0x13d6 <__addsf3>
              servo_U.ting) * 125.0);
     eaa:	20 e0       	ldi	r18, 0x00	; 0
     eac:	30 e0       	ldi	r19, 0x00	; 0
     eae:	4a ef       	ldi	r20, 0xFA	; 250
     eb0:	52 e4       	ldi	r21, 0x42	; 66
     eb2:	0e 94 57 0a 	call	0x14ae	; 0x14ae <__mulsf3>
            /* Exit 'move_bar': '<S1>:45' */
            /* Entry 'warning': '<S1>:62' */
            servo_DWork.is_control_bar = servo_IN_warning;
            servo_B.warn_stop = 1.0;
          } else {
            servo_B.ocr3c = (int16_T)(((8.3333333333333328E-004 * (real_T)
     eb6:	0e 94 c4 0c 	call	0x1988	; 0x1988 <__fixsfsi>
     eba:	dc 01       	movw	r26, r24
     ebc:	cb 01       	movw	r24, r22
     ebe:	90 93 9b 02 	sts	0x029B, r25
     ec2:	80 93 9a 02 	sts	0x029A, r24
     ec6:	29 c0       	rjmp	.+82     	; 0xf1a <servo_step+0x37e>
          }
          break;

         case servo_IN_warning:
          /* During 'warning': '<S1>:62' */
          if (((int16_T)servo_DWork.open == 1) || (servo_DWork.warn == 0)) {
     ec8:	80 91 a7 02 	lds	r24, 0x02A7
     ecc:	81 30       	cpi	r24, 0x01	; 1
     ece:	21 f0       	breq	.+8      	; 0xed8 <servo_step+0x33c>
     ed0:	80 91 9c 02 	lds	r24, 0x029C
     ed4:	88 23       	and	r24, r24
     ed6:	09 f5       	brne	.+66     	; 0xf1a <servo_step+0x37e>
            /* Transition: '<S1>:172' */
            /* Exit 'warning': '<S1>:62' */
            servo_B.warn_stop = 0.0;
     ed8:	80 e0       	ldi	r24, 0x00	; 0
     eda:	90 e0       	ldi	r25, 0x00	; 0
     edc:	dc 01       	movw	r26, r24
     ede:	80 93 86 02 	sts	0x0286, r24
     ee2:	90 93 87 02 	sts	0x0287, r25
     ee6:	a0 93 88 02 	sts	0x0288, r26
     eea:	b0 93 89 02 	sts	0x0289, r27
     eee:	06 c0       	rjmp	.+12     	; 0xefc <servo_step+0x360>
            servo_B.porte = 252.0;
          }
          break;

         default:
          if (servo_U.ting != 0) {
     ef0:	80 91 82 02 	lds	r24, 0x0282
     ef4:	90 91 83 02 	lds	r25, 0x0283
     ef8:	00 97       	sbiw	r24, 0x00	; 0
     efa:	79 f0       	breq	.+30     	; 0xf1a <servo_step+0x37e>
            /* Transition: '<S1>:130' */
            /* Entry 'move_bar': '<S1>:45' */
            servo_DWork.is_control_bar = servo_IN_move_bar;
     efc:	81 e0       	ldi	r24, 0x01	; 1
     efe:	80 93 a4 02 	sts	0x02A4, r24
            servo_B.porte = 252.0;
     f02:	80 e0       	ldi	r24, 0x00	; 0
     f04:	90 e0       	ldi	r25, 0x00	; 0
     f06:	ac e7       	ldi	r26, 0x7C	; 124
     f08:	b3 e4       	ldi	r27, 0x43	; 67
     f0a:	80 93 92 02 	sts	0x0292, r24
     f0e:	90 93 93 02 	sts	0x0293, r25
     f12:	a0 93 94 02 	sts	0x0294, r26
     f16:	b0 93 95 02 	sts	0x0295, r27
          }
          break;
        }

        /* During 'warn_check': '<S1>:21' */
        switch (servo_DWork.is_warn_check) {
     f1a:	80 91 a0 02 	lds	r24, 0x02A0
     f1e:	81 30       	cpi	r24, 0x01	; 1
     f20:	19 f0       	breq	.+6      	; 0xf28 <servo_step+0x38c>
     f22:	82 30       	cpi	r24, 0x02	; 2
     f24:	41 f5       	brne	.+80     	; 0xf76 <servo_step+0x3da>
     f26:	11 c0       	rjmp	.+34     	; 0xf4a <servo_step+0x3ae>
         case servo_IN_jodo_high:
          /* During 'jodo_high': '<S1>:10' */
          if (servo_U.ADdata <= 800.0) {
     f28:	60 91 7e 02 	lds	r22, 0x027E
     f2c:	70 91 7f 02 	lds	r23, 0x027F
     f30:	80 91 80 02 	lds	r24, 0x0280
     f34:	90 91 81 02 	lds	r25, 0x0281
     f38:	20 e0       	ldi	r18, 0x00	; 0
     f3a:	30 e0       	ldi	r19, 0x00	; 0
     f3c:	48 e4       	ldi	r20, 0x48	; 72
     f3e:	54 e4       	ldi	r21, 0x44	; 68
     f40:	0e 94 1c 0c 	call	0x1838	; 0x1838 <__lesf2>
     f44:	18 16       	cp	r1, r24
     f46:	e4 f0       	brlt	.+56     	; 0xf80 <servo_step+0x3e4>
     f48:	16 c0       	rjmp	.+44     	; 0xf76 <servo_step+0x3da>
          }
          break;

         case servo_IN_jodo_low:
          /* During 'jodo_low': '<S1>:23' */
          if (servo_U.ADdata > 800.0) {
     f4a:	60 91 7e 02 	lds	r22, 0x027E
     f4e:	70 91 7f 02 	lds	r23, 0x027F
     f52:	80 91 80 02 	lds	r24, 0x0280
     f56:	90 91 81 02 	lds	r25, 0x0281
     f5a:	20 e0       	ldi	r18, 0x00	; 0
     f5c:	30 e0       	ldi	r19, 0x00	; 0
     f5e:	48 e4       	ldi	r20, 0x48	; 72
     f60:	54 e4       	ldi	r21, 0x44	; 68
     f62:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__gtsf2>
     f66:	18 16       	cp	r1, r24
     f68:	5c f4       	brge	.+22     	; 0xf80 <servo_step+0x3e4>
            /* Transition: '<S1>:40' */
            /* Exit 'jodo_low': '<S1>:23' */
            /* Entry 'jodo_high': '<S1>:10' */
            servo_DWork.is_warn_check = servo_IN_jodo_high;
     f6a:	81 e0       	ldi	r24, 0x01	; 1
     f6c:	80 93 a0 02 	sts	0x02A0, r24
            servo_DWork.warn = 1;
     f70:	80 93 9c 02 	sts	0x029C, r24
     f74:	05 c0       	rjmp	.+10     	; 0xf80 <servo_step+0x3e4>
          break;

         default:
          /* Transition: '<S1>:41' */
          /* Entry 'jodo_low': '<S1>:23' */
          servo_DWork.is_warn_check = servo_IN_jodo_low;
     f76:	82 e0       	ldi	r24, 0x02	; 2
     f78:	80 93 a0 02 	sts	0x02A0, r24
          servo_DWork.warn = 0;
     f7c:	10 92 9c 02 	sts	0x029C, r1
          break;
        }

        /* During 'bar_check': '<S1>:191' */
        switch (servo_DWork.is_bar_check) {
     f80:	20 91 a6 02 	lds	r18, 0x02A6
     f84:	21 30       	cpi	r18, 0x01	; 1
     f86:	19 f0       	breq	.+6      	; 0xf8e <servo_step+0x3f2>
     f88:	22 30       	cpi	r18, 0x02	; 2
     f8a:	a9 f4       	brne	.+42     	; 0xfb6 <servo_step+0x41a>
     f8c:	0d c0       	rjmp	.+26     	; 0xfa8 <servo_step+0x40c>
         case servo_IN_closed:
          /* During 'closed': '<S1>:193' */
          if (servo_U.ting > 30) {
     f8e:	80 91 82 02 	lds	r24, 0x0282
     f92:	90 91 83 02 	lds	r25, 0x0283
     f96:	8f 31       	cpi	r24, 0x1F	; 31
     f98:	91 05       	cpc	r25, r1
     f9a:	b4 f0       	brlt	.+44     	; 0xfc8 <servo_step+0x42c>
            /* Transition: '<S1>:194' */
            /* Exit 'closed': '<S1>:193' */
            /* Entry 'open': '<S1>:192' */
            servo_DWork.is_bar_check = servo_IN_open;
     f9c:	82 e0       	ldi	r24, 0x02	; 2
     f9e:	80 93 a6 02 	sts	0x02A6, r24
            servo_DWork.open = TRUE;
     fa2:	20 93 a7 02 	sts	0x02A7, r18
     fa6:	10 c0       	rjmp	.+32     	; 0xfc8 <servo_step+0x42c>
          }
          break;

         case servo_IN_open:
          /* During 'open': '<S1>:192' */
          if (servo_U.ting <= 30) {
     fa8:	80 91 82 02 	lds	r24, 0x0282
     fac:	90 91 83 02 	lds	r25, 0x0283
     fb0:	8f 31       	cpi	r24, 0x1F	; 31
     fb2:	91 05       	cpc	r25, r1
     fb4:	4c f4       	brge	.+18     	; 0xfc8 <servo_step+0x42c>
          break;

         default:
          /* Transition: '<S1>:197' */
          /* Entry 'closed': '<S1>:193' */
          servo_DWork.is_bar_check = servo_IN_closed;
     fb6:	81 e0       	ldi	r24, 0x01	; 1
     fb8:	80 93 a6 02 	sts	0x02A6, r24
          servo_DWork.open = FALSE;
     fbc:	10 92 a7 02 	sts	0x02A7, r1
          break;
     fc0:	03 c0       	rjmp	.+6      	; 0xfc8 <servo_step+0x42c>
      break;

     default:
      /* Transition: '<S1>:129' */
      /* Entry 'node3_init_or_move_biking': '<S1>:8' */
      servo_DWork.is_c1_servo = se_IN_node3_init_or_move_biking;
     fc2:	81 e0       	ldi	r24, 0x01	; 1
     fc4:	80 93 9e 02 	sts	0x029E, r24
      break;
    }
  }

  /* Outport: '<Root>/warn_stop' */
  servo_Y.warn_stop = servo_B.warn_stop;
     fc8:	80 91 86 02 	lds	r24, 0x0286
     fcc:	90 91 87 02 	lds	r25, 0x0287
     fd0:	a0 91 88 02 	lds	r26, 0x0288
     fd4:	b0 91 89 02 	lds	r27, 0x0289
     fd8:	80 93 60 02 	sts	0x0260, r24
     fdc:	90 93 61 02 	sts	0x0261, r25
     fe0:	a0 93 62 02 	sts	0x0262, r26
     fe4:	b0 93 63 02 	sts	0x0263, r27

  /* Outport: '<Root>/angle' */
  servo_Y.angle = servo_B.angle;
     fe8:	80 91 8a 02 	lds	r24, 0x028A
     fec:	90 91 8b 02 	lds	r25, 0x028B
     ff0:	a0 91 8c 02 	lds	r26, 0x028C
     ff4:	b0 91 8d 02 	lds	r27, 0x028D
     ff8:	80 93 64 02 	sts	0x0264, r24
     ffc:	90 93 65 02 	sts	0x0265, r25
    1000:	a0 93 66 02 	sts	0x0266, r26
    1004:	b0 93 67 02 	sts	0x0267, r27

  /* Outport: '<Root>/cds' */
  servo_Y.cds = servo_B.cds;
    1008:	80 91 8e 02 	lds	r24, 0x028E
    100c:	90 91 8f 02 	lds	r25, 0x028F
    1010:	a0 91 90 02 	lds	r26, 0x0290
    1014:	b0 91 91 02 	lds	r27, 0x0291
    1018:	80 93 68 02 	sts	0x0268, r24
    101c:	90 93 69 02 	sts	0x0269, r25
    1020:	a0 93 6a 02 	sts	0x026A, r26
    1024:	b0 93 6b 02 	sts	0x026B, r27

  /* Outport: '<Root>/ocr3c' */
  servo_Y.ocr3c = servo_B.ocr3c;
    1028:	80 91 9a 02 	lds	r24, 0x029A
    102c:	90 91 9b 02 	lds	r25, 0x029B
    1030:	90 93 6d 02 	sts	0x026D, r25
    1034:	80 93 6c 02 	sts	0x026C, r24

  /* Outport: '<Root>/porte' */
  servo_Y.porte = servo_B.porte;
    1038:	80 91 92 02 	lds	r24, 0x0292
    103c:	90 91 93 02 	lds	r25, 0x0293
    1040:	a0 91 94 02 	lds	r26, 0x0294
    1044:	b0 91 95 02 	lds	r27, 0x0295
    1048:	80 93 6e 02 	sts	0x026E, r24
    104c:	90 93 6f 02 	sts	0x026F, r25
    1050:	a0 93 70 02 	sts	0x0270, r26
    1054:	b0 93 71 02 	sts	0x0271, r27

  /* Outport: '<Root>/portb' */
  servo_Y.portb = servo_B.portb;
    1058:	80 91 96 02 	lds	r24, 0x0296
    105c:	90 91 97 02 	lds	r25, 0x0297
    1060:	a0 91 98 02 	lds	r26, 0x0298
    1064:	b0 91 99 02 	lds	r27, 0x0299
    1068:	80 93 72 02 	sts	0x0272, r24
    106c:	90 93 73 02 	sts	0x0273, r25
    1070:	a0 93 74 02 	sts	0x0274, r26
    1074:	b0 93 75 02 	sts	0x0275, r27
}
    1078:	cf 91       	pop	r28
    107a:	ff 90       	pop	r15
    107c:	ef 90       	pop	r14
    107e:	df 90       	pop	r13
    1080:	cf 90       	pop	r12
    1082:	bf 90       	pop	r11
    1084:	af 90       	pop	r10
    1086:	9f 90       	pop	r9
    1088:	8f 90       	pop	r8
    108a:	08 95       	ret

0000108c <servo_initialize>:
void servo_initialize(void)
{
  /* Registration code */

  /* initialize error status */
  rtmSetErrorStatus(servo_M, (NULL));
    108c:	e0 91 34 01 	lds	r30, 0x0134
    1090:	f0 91 35 01 	lds	r31, 0x0135
    1094:	11 82       	std	Z+1, r1	; 0x01
    1096:	10 82       	st	Z, r1

  /* block I/O */
  (void) memset(((void *) &servo_B), 0,
    1098:	86 e1       	ldi	r24, 0x16	; 22
    109a:	e6 e8       	ldi	r30, 0x86	; 134
    109c:	f2 e0       	ldi	r31, 0x02	; 2
    109e:	df 01       	movw	r26, r30
    10a0:	98 2f       	mov	r25, r24
    10a2:	1d 92       	st	X+, r1
    10a4:	9a 95       	dec	r25
    10a6:	e9 f7       	brne	.-6      	; 0x10a2 <servo_initialize+0x16>
                sizeof(BlockIO_servo));

  /* states (dwork) */
  (void) memset((void *)&servo_DWork, 0,
    10a8:	9c e0       	ldi	r25, 0x0C	; 12
    10aa:	ec e9       	ldi	r30, 0x9C	; 156
    10ac:	f2 e0       	ldi	r31, 0x02	; 2
    10ae:	df 01       	movw	r26, r30
    10b0:	1d 92       	st	X+, r1
    10b2:	9a 95       	dec	r25
    10b4:	e9 f7       	brne	.-6      	; 0x10b0 <servo_initialize+0x24>
                sizeof(D_Work_servo));

  /* external inputs */
  (void) memset((void *)&servo_U, 0,
    10b6:	9e e0       	ldi	r25, 0x0E	; 14
    10b8:	e6 e7       	ldi	r30, 0x76	; 118
    10ba:	f2 e0       	ldi	r31, 0x02	; 2
    10bc:	df 01       	movw	r26, r30
    10be:	1d 92       	st	X+, r1
    10c0:	9a 95       	dec	r25
    10c2:	e9 f7       	brne	.-6      	; 0x10be <servo_initialize+0x32>
                sizeof(ExternalInputs_servo));

  /* external outputs */
  (void) memset((void *)&servo_Y, 0,
    10c4:	e0 e6       	ldi	r30, 0x60	; 96
    10c6:	f2 e0       	ldi	r31, 0x02	; 2
    10c8:	df 01       	movw	r26, r30
    10ca:	1d 92       	st	X+, r1
    10cc:	8a 95       	dec	r24
    10ce:	e9 f7       	brne	.-6      	; 0x10ca <servo_initialize+0x3e>
  servo_B.angle = 0.0;
  servo_B.cds = 0.0;
  servo_B.ocr3c = 0;
  servo_B.porte = 0.0;
  servo_B.portb = 0.0;
}
    10d0:	08 95       	ret

000010d2 <servo_terminate>:

/* Model terminate function */
void servo_terminate(void)
{
  /* (no terminate code required) */
}
    10d2:	08 95       	ret

000010d4 <__fixunssfsi>:
    10d4:	cf 92       	push	r12
    10d6:	df 92       	push	r13
    10d8:	ef 92       	push	r14
    10da:	ff 92       	push	r15
    10dc:	0f 93       	push	r16
    10de:	1f 93       	push	r17
    10e0:	6b 01       	movw	r12, r22
    10e2:	7c 01       	movw	r14, r24
    10e4:	20 e0       	ldi	r18, 0x00	; 0
    10e6:	30 e0       	ldi	r19, 0x00	; 0
    10e8:	40 e0       	ldi	r20, 0x00	; 0
    10ea:	5f e4       	ldi	r21, 0x4F	; 79
    10ec:	0e 94 eb 0b 	call	0x17d6	; 0x17d6 <__gesf2>
    10f0:	87 fd       	sbrc	r24, 7
    10f2:	11 c0       	rjmp	.+34     	; 0x1116 <__stack+0x17>
    10f4:	c7 01       	movw	r24, r14
    10f6:	b6 01       	movw	r22, r12
    10f8:	20 e0       	ldi	r18, 0x00	; 0
    10fa:	30 e0       	ldi	r19, 0x00	; 0
    10fc:	40 e0       	ldi	r20, 0x00	; 0
    10fe:	5f e4       	ldi	r21, 0x4F	; 79
    1100:	0e 94 1f 0a 	call	0x143e	; 0x143e <__subsf3>
    1104:	0e 94 c4 0c 	call	0x1988	; 0x1988 <__fixsfsi>
    1108:	8b 01       	movw	r16, r22
    110a:	9c 01       	movw	r18, r24
    110c:	00 50       	subi	r16, 0x00	; 0
    110e:	10 40       	sbci	r17, 0x00	; 0
    1110:	20 40       	sbci	r18, 0x00	; 0
    1112:	30 48       	sbci	r19, 0x80	; 128
    1114:	06 c0       	rjmp	.+12     	; 0x1122 <__stack+0x23>
    1116:	c7 01       	movw	r24, r14
    1118:	b6 01       	movw	r22, r12
    111a:	0e 94 c4 0c 	call	0x1988	; 0x1988 <__fixsfsi>
    111e:	8b 01       	movw	r16, r22
    1120:	9c 01       	movw	r18, r24
    1122:	b8 01       	movw	r22, r16
    1124:	c9 01       	movw	r24, r18
    1126:	1f 91       	pop	r17
    1128:	0f 91       	pop	r16
    112a:	ff 90       	pop	r15
    112c:	ef 90       	pop	r14
    112e:	df 90       	pop	r13
    1130:	cf 90       	pop	r12
    1132:	08 95       	ret

00001134 <_fpadd_parts>:
    1134:	a0 e0       	ldi	r26, 0x00	; 0
    1136:	b0 e0       	ldi	r27, 0x00	; 0
    1138:	e0 ea       	ldi	r30, 0xA0	; 160
    113a:	f8 e0       	ldi	r31, 0x08	; 8
    113c:	0c 94 db 10 	jmp	0x21b6	; 0x21b6 <__prologue_saves__+0x4>
    1140:	ec 01       	movw	r28, r24
    1142:	4b 01       	movw	r8, r22
    1144:	fa 01       	movw	r30, r20
    1146:	88 81       	ld	r24, Y
    1148:	82 30       	cpi	r24, 0x02	; 2
    114a:	08 f4       	brcc	.+2      	; 0x114e <_fpadd_parts+0x1a>
    114c:	3e c1       	rjmp	.+636    	; 0x13ca <_fpadd_parts+0x296>
    114e:	db 01       	movw	r26, r22
    1150:	9c 91       	ld	r25, X
    1152:	92 30       	cpi	r25, 0x02	; 2
    1154:	08 f4       	brcc	.+2      	; 0x1158 <_fpadd_parts+0x24>
    1156:	36 c1       	rjmp	.+620    	; 0x13c4 <_fpadd_parts+0x290>
    1158:	84 30       	cpi	r24, 0x04	; 4
    115a:	59 f4       	brne	.+22     	; 0x1172 <_fpadd_parts+0x3e>
    115c:	94 30       	cpi	r25, 0x04	; 4
    115e:	09 f0       	breq	.+2      	; 0x1162 <_fpadd_parts+0x2e>
    1160:	34 c1       	rjmp	.+616    	; 0x13ca <_fpadd_parts+0x296>
    1162:	99 81       	ldd	r25, Y+1	; 0x01
    1164:	11 96       	adiw	r26, 0x01	; 1
    1166:	8c 91       	ld	r24, X
    1168:	11 97       	sbiw	r26, 0x01	; 1
    116a:	98 17       	cp	r25, r24
    116c:	09 f0       	breq	.+2      	; 0x1170 <_fpadd_parts+0x3c>
    116e:	27 c1       	rjmp	.+590    	; 0x13be <_fpadd_parts+0x28a>
    1170:	2c c1       	rjmp	.+600    	; 0x13ca <_fpadd_parts+0x296>
    1172:	94 30       	cpi	r25, 0x04	; 4
    1174:	09 f4       	brne	.+2      	; 0x1178 <_fpadd_parts+0x44>
    1176:	26 c1       	rjmp	.+588    	; 0x13c4 <_fpadd_parts+0x290>
    1178:	92 30       	cpi	r25, 0x02	; 2
    117a:	a9 f4       	brne	.+42     	; 0x11a6 <_fpadd_parts+0x72>
    117c:	82 30       	cpi	r24, 0x02	; 2
    117e:	09 f0       	breq	.+2      	; 0x1182 <_fpadd_parts+0x4e>
    1180:	24 c1       	rjmp	.+584    	; 0x13ca <_fpadd_parts+0x296>
    1182:	ce 01       	movw	r24, r28
    1184:	28 e0       	ldi	r18, 0x08	; 8
    1186:	dc 01       	movw	r26, r24
    1188:	0d 90       	ld	r0, X+
    118a:	cd 01       	movw	r24, r26
    118c:	da 01       	movw	r26, r20
    118e:	0d 92       	st	X+, r0
    1190:	ad 01       	movw	r20, r26
    1192:	21 50       	subi	r18, 0x01	; 1
    1194:	c1 f7       	brne	.-16     	; 0x1186 <_fpadd_parts+0x52>
    1196:	d4 01       	movw	r26, r8
    1198:	11 96       	adiw	r26, 0x01	; 1
    119a:	8c 91       	ld	r24, X
    119c:	11 97       	sbiw	r26, 0x01	; 1
    119e:	99 81       	ldd	r25, Y+1	; 0x01
    11a0:	89 23       	and	r24, r25
    11a2:	81 83       	std	Z+1, r24	; 0x01
    11a4:	11 c1       	rjmp	.+546    	; 0x13c8 <_fpadd_parts+0x294>
    11a6:	82 30       	cpi	r24, 0x02	; 2
    11a8:	09 f4       	brne	.+2      	; 0x11ac <_fpadd_parts+0x78>
    11aa:	0c c1       	rjmp	.+536    	; 0x13c4 <_fpadd_parts+0x290>
    11ac:	aa 80       	ldd	r10, Y+2	; 0x02
    11ae:	bb 80       	ldd	r11, Y+3	; 0x03
    11b0:	db 01       	movw	r26, r22
    11b2:	12 96       	adiw	r26, 0x02	; 2
    11b4:	4d 91       	ld	r20, X+
    11b6:	5c 91       	ld	r21, X
    11b8:	13 97       	sbiw	r26, 0x03	; 3
    11ba:	cc 80       	ldd	r12, Y+4	; 0x04
    11bc:	dd 80       	ldd	r13, Y+5	; 0x05
    11be:	ee 80       	ldd	r14, Y+6	; 0x06
    11c0:	ff 80       	ldd	r15, Y+7	; 0x07
    11c2:	14 96       	adiw	r26, 0x04	; 4
    11c4:	0d 91       	ld	r16, X+
    11c6:	1d 91       	ld	r17, X+
    11c8:	2d 91       	ld	r18, X+
    11ca:	3c 91       	ld	r19, X
    11cc:	17 97       	sbiw	r26, 0x07	; 7
    11ce:	c5 01       	movw	r24, r10
    11d0:	84 1b       	sub	r24, r20
    11d2:	95 0b       	sbc	r25, r21
    11d4:	dc 01       	movw	r26, r24
    11d6:	97 ff       	sbrs	r25, 7
    11d8:	04 c0       	rjmp	.+8      	; 0x11e2 <_fpadd_parts+0xae>
    11da:	aa 27       	eor	r26, r26
    11dc:	bb 27       	eor	r27, r27
    11de:	a8 1b       	sub	r26, r24
    11e0:	b9 0b       	sbc	r27, r25
    11e2:	a0 32       	cpi	r26, 0x20	; 32
    11e4:	b1 05       	cpc	r27, r1
    11e6:	0c f0       	brlt	.+2      	; 0x11ea <_fpadd_parts+0xb6>
    11e8:	67 c0       	rjmp	.+206    	; 0x12b8 <_fpadd_parts+0x184>
    11ea:	18 16       	cp	r1, r24
    11ec:	19 06       	cpc	r1, r25
    11ee:	84 f5       	brge	.+96     	; 0x1250 <_fpadd_parts+0x11c>
    11f0:	28 01       	movw	r4, r16
    11f2:	39 01       	movw	r6, r18
    11f4:	0a 2e       	mov	r0, r26
    11f6:	04 c0       	rjmp	.+8      	; 0x1200 <_fpadd_parts+0xcc>
    11f8:	76 94       	lsr	r7
    11fa:	67 94       	ror	r6
    11fc:	57 94       	ror	r5
    11fe:	47 94       	ror	r4
    1200:	0a 94       	dec	r0
    1202:	d2 f7       	brpl	.-12     	; 0x11f8 <_fpadd_parts+0xc4>
    1204:	41 e0       	ldi	r20, 0x01	; 1
    1206:	50 e0       	ldi	r21, 0x00	; 0
    1208:	60 e0       	ldi	r22, 0x00	; 0
    120a:	70 e0       	ldi	r23, 0x00	; 0
    120c:	04 c0       	rjmp	.+8      	; 0x1216 <_fpadd_parts+0xe2>
    120e:	44 0f       	add	r20, r20
    1210:	55 1f       	adc	r21, r21
    1212:	66 1f       	adc	r22, r22
    1214:	77 1f       	adc	r23, r23
    1216:	aa 95       	dec	r26
    1218:	d2 f7       	brpl	.-12     	; 0x120e <_fpadd_parts+0xda>
    121a:	41 50       	subi	r20, 0x01	; 1
    121c:	50 40       	sbci	r21, 0x00	; 0
    121e:	60 40       	sbci	r22, 0x00	; 0
    1220:	70 40       	sbci	r23, 0x00	; 0
    1222:	40 23       	and	r20, r16
    1224:	51 23       	and	r21, r17
    1226:	62 23       	and	r22, r18
    1228:	73 23       	and	r23, r19
    122a:	81 e0       	ldi	r24, 0x01	; 1
    122c:	90 e0       	ldi	r25, 0x00	; 0
    122e:	a0 e0       	ldi	r26, 0x00	; 0
    1230:	b0 e0       	ldi	r27, 0x00	; 0
    1232:	41 15       	cp	r20, r1
    1234:	51 05       	cpc	r21, r1
    1236:	61 05       	cpc	r22, r1
    1238:	71 05       	cpc	r23, r1
    123a:	19 f4       	brne	.+6      	; 0x1242 <_fpadd_parts+0x10e>
    123c:	80 e0       	ldi	r24, 0x00	; 0
    123e:	90 e0       	ldi	r25, 0x00	; 0
    1240:	dc 01       	movw	r26, r24
    1242:	8c 01       	movw	r16, r24
    1244:	9d 01       	movw	r18, r26
    1246:	04 29       	or	r16, r4
    1248:	15 29       	or	r17, r5
    124a:	26 29       	or	r18, r6
    124c:	37 29       	or	r19, r7
    124e:	3f c0       	rjmp	.+126    	; 0x12ce <_fpadd_parts+0x19a>
    1250:	00 97       	sbiw	r24, 0x00	; 0
    1252:	e9 f1       	breq	.+122    	; 0x12ce <_fpadd_parts+0x19a>
    1254:	aa 0e       	add	r10, r26
    1256:	bb 1e       	adc	r11, r27
    1258:	26 01       	movw	r4, r12
    125a:	37 01       	movw	r6, r14
    125c:	0a 2e       	mov	r0, r26
    125e:	04 c0       	rjmp	.+8      	; 0x1268 <_fpadd_parts+0x134>
    1260:	76 94       	lsr	r7
    1262:	67 94       	ror	r6
    1264:	57 94       	ror	r5
    1266:	47 94       	ror	r4
    1268:	0a 94       	dec	r0
    126a:	d2 f7       	brpl	.-12     	; 0x1260 <_fpadd_parts+0x12c>
    126c:	41 e0       	ldi	r20, 0x01	; 1
    126e:	50 e0       	ldi	r21, 0x00	; 0
    1270:	60 e0       	ldi	r22, 0x00	; 0
    1272:	70 e0       	ldi	r23, 0x00	; 0
    1274:	04 c0       	rjmp	.+8      	; 0x127e <_fpadd_parts+0x14a>
    1276:	44 0f       	add	r20, r20
    1278:	55 1f       	adc	r21, r21
    127a:	66 1f       	adc	r22, r22
    127c:	77 1f       	adc	r23, r23
    127e:	aa 95       	dec	r26
    1280:	d2 f7       	brpl	.-12     	; 0x1276 <_fpadd_parts+0x142>
    1282:	41 50       	subi	r20, 0x01	; 1
    1284:	50 40       	sbci	r21, 0x00	; 0
    1286:	60 40       	sbci	r22, 0x00	; 0
    1288:	70 40       	sbci	r23, 0x00	; 0
    128a:	4c 21       	and	r20, r12
    128c:	5d 21       	and	r21, r13
    128e:	6e 21       	and	r22, r14
    1290:	7f 21       	and	r23, r15
    1292:	81 e0       	ldi	r24, 0x01	; 1
    1294:	90 e0       	ldi	r25, 0x00	; 0
    1296:	a0 e0       	ldi	r26, 0x00	; 0
    1298:	b0 e0       	ldi	r27, 0x00	; 0
    129a:	41 15       	cp	r20, r1
    129c:	51 05       	cpc	r21, r1
    129e:	61 05       	cpc	r22, r1
    12a0:	71 05       	cpc	r23, r1
    12a2:	19 f4       	brne	.+6      	; 0x12aa <_fpadd_parts+0x176>
    12a4:	80 e0       	ldi	r24, 0x00	; 0
    12a6:	90 e0       	ldi	r25, 0x00	; 0
    12a8:	dc 01       	movw	r26, r24
    12aa:	6c 01       	movw	r12, r24
    12ac:	7d 01       	movw	r14, r26
    12ae:	c4 28       	or	r12, r4
    12b0:	d5 28       	or	r13, r5
    12b2:	e6 28       	or	r14, r6
    12b4:	f7 28       	or	r15, r7
    12b6:	0b c0       	rjmp	.+22     	; 0x12ce <_fpadd_parts+0x19a>
    12b8:	4a 15       	cp	r20, r10
    12ba:	5b 05       	cpc	r21, r11
    12bc:	24 f4       	brge	.+8      	; 0x12c6 <_fpadd_parts+0x192>
    12be:	00 e0       	ldi	r16, 0x00	; 0
    12c0:	10 e0       	ldi	r17, 0x00	; 0
    12c2:	98 01       	movw	r18, r16
    12c4:	04 c0       	rjmp	.+8      	; 0x12ce <_fpadd_parts+0x19a>
    12c6:	5a 01       	movw	r10, r20
    12c8:	cc 24       	eor	r12, r12
    12ca:	dd 24       	eor	r13, r13
    12cc:	76 01       	movw	r14, r12
    12ce:	89 81       	ldd	r24, Y+1	; 0x01
    12d0:	d4 01       	movw	r26, r8
    12d2:	11 96       	adiw	r26, 0x01	; 1
    12d4:	9c 91       	ld	r25, X
    12d6:	11 97       	sbiw	r26, 0x01	; 1
    12d8:	89 17       	cp	r24, r25
    12da:	09 f4       	brne	.+2      	; 0x12de <_fpadd_parts+0x1aa>
    12dc:	45 c0       	rjmp	.+138    	; 0x1368 <_fpadd_parts+0x234>
    12de:	88 23       	and	r24, r24
    12e0:	29 f0       	breq	.+10     	; 0x12ec <_fpadd_parts+0x1b8>
    12e2:	0c 19       	sub	r16, r12
    12e4:	1d 09       	sbc	r17, r13
    12e6:	2e 09       	sbc	r18, r14
    12e8:	3f 09       	sbc	r19, r15
    12ea:	08 c0       	rjmp	.+16     	; 0x12fc <_fpadd_parts+0x1c8>
    12ec:	d7 01       	movw	r26, r14
    12ee:	c6 01       	movw	r24, r12
    12f0:	80 1b       	sub	r24, r16
    12f2:	91 0b       	sbc	r25, r17
    12f4:	a2 0b       	sbc	r26, r18
    12f6:	b3 0b       	sbc	r27, r19
    12f8:	8c 01       	movw	r16, r24
    12fa:	9d 01       	movw	r18, r26
    12fc:	37 fd       	sbrc	r19, 7
    12fe:	04 c0       	rjmp	.+8      	; 0x1308 <_fpadd_parts+0x1d4>
    1300:	11 82       	std	Z+1, r1	; 0x01
    1302:	b3 82       	std	Z+3, r11	; 0x03
    1304:	a2 82       	std	Z+2, r10	; 0x02
    1306:	0b c0       	rjmp	.+22     	; 0x131e <_fpadd_parts+0x1ea>
    1308:	81 e0       	ldi	r24, 0x01	; 1
    130a:	81 83       	std	Z+1, r24	; 0x01
    130c:	b3 82       	std	Z+3, r11	; 0x03
    130e:	a2 82       	std	Z+2, r10	; 0x02
    1310:	30 95       	com	r19
    1312:	20 95       	com	r18
    1314:	10 95       	com	r17
    1316:	01 95       	neg	r16
    1318:	1f 4f       	sbci	r17, 0xFF	; 255
    131a:	2f 4f       	sbci	r18, 0xFF	; 255
    131c:	3f 4f       	sbci	r19, 0xFF	; 255
    131e:	04 83       	std	Z+4, r16	; 0x04
    1320:	15 83       	std	Z+5, r17	; 0x05
    1322:	26 83       	std	Z+6, r18	; 0x06
    1324:	37 83       	std	Z+7, r19	; 0x07
    1326:	0d c0       	rjmp	.+26     	; 0x1342 <_fpadd_parts+0x20e>
    1328:	88 0f       	add	r24, r24
    132a:	99 1f       	adc	r25, r25
    132c:	aa 1f       	adc	r26, r26
    132e:	bb 1f       	adc	r27, r27
    1330:	84 83       	std	Z+4, r24	; 0x04
    1332:	95 83       	std	Z+5, r25	; 0x05
    1334:	a6 83       	std	Z+6, r26	; 0x06
    1336:	b7 83       	std	Z+7, r27	; 0x07
    1338:	82 81       	ldd	r24, Z+2	; 0x02
    133a:	93 81       	ldd	r25, Z+3	; 0x03
    133c:	01 97       	sbiw	r24, 0x01	; 1
    133e:	93 83       	std	Z+3, r25	; 0x03
    1340:	82 83       	std	Z+2, r24	; 0x02
    1342:	84 81       	ldd	r24, Z+4	; 0x04
    1344:	95 81       	ldd	r25, Z+5	; 0x05
    1346:	a6 81       	ldd	r26, Z+6	; 0x06
    1348:	b7 81       	ldd	r27, Z+7	; 0x07
    134a:	ac 01       	movw	r20, r24
    134c:	bd 01       	movw	r22, r26
    134e:	41 50       	subi	r20, 0x01	; 1
    1350:	50 40       	sbci	r21, 0x00	; 0
    1352:	60 40       	sbci	r22, 0x00	; 0
    1354:	70 40       	sbci	r23, 0x00	; 0
    1356:	4f 3f       	cpi	r20, 0xFF	; 255
    1358:	2f ef       	ldi	r18, 0xFF	; 255
    135a:	52 07       	cpc	r21, r18
    135c:	2f ef       	ldi	r18, 0xFF	; 255
    135e:	62 07       	cpc	r22, r18
    1360:	2f e3       	ldi	r18, 0x3F	; 63
    1362:	72 07       	cpc	r23, r18
    1364:	08 f3       	brcs	.-62     	; 0x1328 <_fpadd_parts+0x1f4>
    1366:	0b c0       	rjmp	.+22     	; 0x137e <_fpadd_parts+0x24a>
    1368:	81 83       	std	Z+1, r24	; 0x01
    136a:	b3 82       	std	Z+3, r11	; 0x03
    136c:	a2 82       	std	Z+2, r10	; 0x02
    136e:	0c 0d       	add	r16, r12
    1370:	1d 1d       	adc	r17, r13
    1372:	2e 1d       	adc	r18, r14
    1374:	3f 1d       	adc	r19, r15
    1376:	04 83       	std	Z+4, r16	; 0x04
    1378:	15 83       	std	Z+5, r17	; 0x05
    137a:	26 83       	std	Z+6, r18	; 0x06
    137c:	37 83       	std	Z+7, r19	; 0x07
    137e:	83 e0       	ldi	r24, 0x03	; 3
    1380:	80 83       	st	Z, r24
    1382:	44 81       	ldd	r20, Z+4	; 0x04
    1384:	55 81       	ldd	r21, Z+5	; 0x05
    1386:	66 81       	ldd	r22, Z+6	; 0x06
    1388:	77 81       	ldd	r23, Z+7	; 0x07
    138a:	77 ff       	sbrs	r23, 7
    138c:	1d c0       	rjmp	.+58     	; 0x13c8 <_fpadd_parts+0x294>
    138e:	db 01       	movw	r26, r22
    1390:	ca 01       	movw	r24, r20
    1392:	81 70       	andi	r24, 0x01	; 1
    1394:	90 70       	andi	r25, 0x00	; 0
    1396:	a0 70       	andi	r26, 0x00	; 0
    1398:	b0 70       	andi	r27, 0x00	; 0
    139a:	76 95       	lsr	r23
    139c:	67 95       	ror	r22
    139e:	57 95       	ror	r21
    13a0:	47 95       	ror	r20
    13a2:	84 2b       	or	r24, r20
    13a4:	95 2b       	or	r25, r21
    13a6:	a6 2b       	or	r26, r22
    13a8:	b7 2b       	or	r27, r23
    13aa:	84 83       	std	Z+4, r24	; 0x04
    13ac:	95 83       	std	Z+5, r25	; 0x05
    13ae:	a6 83       	std	Z+6, r26	; 0x06
    13b0:	b7 83       	std	Z+7, r27	; 0x07
    13b2:	82 81       	ldd	r24, Z+2	; 0x02
    13b4:	93 81       	ldd	r25, Z+3	; 0x03
    13b6:	01 96       	adiw	r24, 0x01	; 1
    13b8:	93 83       	std	Z+3, r25	; 0x03
    13ba:	82 83       	std	Z+2, r24	; 0x02
    13bc:	05 c0       	rjmp	.+10     	; 0x13c8 <_fpadd_parts+0x294>
    13be:	c6 e3       	ldi	r28, 0x36	; 54
    13c0:	d1 e0       	ldi	r29, 0x01	; 1
    13c2:	03 c0       	rjmp	.+6      	; 0x13ca <_fpadd_parts+0x296>
    13c4:	e4 01       	movw	r28, r8
    13c6:	01 c0       	rjmp	.+2      	; 0x13ca <_fpadd_parts+0x296>
    13c8:	ef 01       	movw	r28, r30
    13ca:	ce 01       	movw	r24, r28
    13cc:	cd b7       	in	r28, 0x3d	; 61
    13ce:	de b7       	in	r29, 0x3e	; 62
    13d0:	e0 e1       	ldi	r30, 0x10	; 16
    13d2:	0c 94 f7 10 	jmp	0x21ee	; 0x21ee <__epilogue_restores__+0x4>

000013d6 <__addsf3>:
    13d6:	a0 e2       	ldi	r26, 0x20	; 32
    13d8:	b0 e0       	ldi	r27, 0x00	; 0
    13da:	e1 ef       	ldi	r30, 0xF1	; 241
    13dc:	f9 e0       	ldi	r31, 0x09	; 9
    13de:	0c 94 e9 10 	jmp	0x21d2	; 0x21d2 <__prologue_saves__+0x20>
    13e2:	dc 01       	movw	r26, r24
    13e4:	cb 01       	movw	r24, r22
    13e6:	8d 83       	std	Y+5, r24	; 0x05
    13e8:	9e 83       	std	Y+6, r25	; 0x06
    13ea:	af 83       	std	Y+7, r26	; 0x07
    13ec:	b8 87       	std	Y+8, r27	; 0x08
    13ee:	29 83       	std	Y+1, r18	; 0x01
    13f0:	3a 83       	std	Y+2, r19	; 0x02
    13f2:	4b 83       	std	Y+3, r20	; 0x03
    13f4:	5c 83       	std	Y+4, r21	; 0x04
    13f6:	ce 01       	movw	r24, r28
    13f8:	05 96       	adiw	r24, 0x05	; 5
    13fa:	be 01       	movw	r22, r28
    13fc:	67 5e       	subi	r22, 0xE7	; 231
    13fe:	7f 4f       	sbci	r23, 0xFF	; 255
    1400:	0e 94 bc 0e 	call	0x1d78	; 0x1d78 <__unpack_f>
    1404:	ce 01       	movw	r24, r28
    1406:	01 96       	adiw	r24, 0x01	; 1
    1408:	be 01       	movw	r22, r28
    140a:	6f 5e       	subi	r22, 0xEF	; 239
    140c:	7f 4f       	sbci	r23, 0xFF	; 255
    140e:	0e 94 bc 0e 	call	0x1d78	; 0x1d78 <__unpack_f>
    1412:	ce 01       	movw	r24, r28
    1414:	49 96       	adiw	r24, 0x19	; 25
    1416:	be 01       	movw	r22, r28
    1418:	6f 5e       	subi	r22, 0xEF	; 239
    141a:	7f 4f       	sbci	r23, 0xFF	; 255
    141c:	ae 01       	movw	r20, r28
    141e:	47 5f       	subi	r20, 0xF7	; 247
    1420:	5f 4f       	sbci	r21, 0xFF	; 255
    1422:	0e 94 9a 08 	call	0x1134	; 0x1134 <_fpadd_parts>
    1426:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <__pack_f>
    142a:	46 2f       	mov	r20, r22
    142c:	57 2f       	mov	r21, r23
    142e:	68 2f       	mov	r22, r24
    1430:	79 2f       	mov	r23, r25
    1432:	cb 01       	movw	r24, r22
    1434:	ba 01       	movw	r22, r20
    1436:	a0 96       	adiw	r28, 0x20	; 32
    1438:	e2 e0       	ldi	r30, 0x02	; 2
    143a:	0c 94 05 11 	jmp	0x220a	; 0x220a <__epilogue_restores__+0x20>

0000143e <__subsf3>:
    143e:	a0 e2       	ldi	r26, 0x20	; 32
    1440:	b0 e0       	ldi	r27, 0x00	; 0
    1442:	e5 e2       	ldi	r30, 0x25	; 37
    1444:	fa e0       	ldi	r31, 0x0A	; 10
    1446:	0c 94 e9 10 	jmp	0x21d2	; 0x21d2 <__prologue_saves__+0x20>
    144a:	dc 01       	movw	r26, r24
    144c:	cb 01       	movw	r24, r22
    144e:	8d 83       	std	Y+5, r24	; 0x05
    1450:	9e 83       	std	Y+6, r25	; 0x06
    1452:	af 83       	std	Y+7, r26	; 0x07
    1454:	b8 87       	std	Y+8, r27	; 0x08
    1456:	29 83       	std	Y+1, r18	; 0x01
    1458:	3a 83       	std	Y+2, r19	; 0x02
    145a:	4b 83       	std	Y+3, r20	; 0x03
    145c:	5c 83       	std	Y+4, r21	; 0x04
    145e:	ce 01       	movw	r24, r28
    1460:	05 96       	adiw	r24, 0x05	; 5
    1462:	be 01       	movw	r22, r28
    1464:	67 5e       	subi	r22, 0xE7	; 231
    1466:	7f 4f       	sbci	r23, 0xFF	; 255
    1468:	0e 94 bc 0e 	call	0x1d78	; 0x1d78 <__unpack_f>
    146c:	ce 01       	movw	r24, r28
    146e:	01 96       	adiw	r24, 0x01	; 1
    1470:	be 01       	movw	r22, r28
    1472:	6f 5e       	subi	r22, 0xEF	; 239
    1474:	7f 4f       	sbci	r23, 0xFF	; 255
    1476:	0e 94 bc 0e 	call	0x1d78	; 0x1d78 <__unpack_f>
    147a:	8a 89       	ldd	r24, Y+18	; 0x12
    147c:	91 e0       	ldi	r25, 0x01	; 1
    147e:	89 27       	eor	r24, r25
    1480:	8a 8b       	std	Y+18, r24	; 0x12
    1482:	ce 01       	movw	r24, r28
    1484:	49 96       	adiw	r24, 0x19	; 25
    1486:	be 01       	movw	r22, r28
    1488:	6f 5e       	subi	r22, 0xEF	; 239
    148a:	7f 4f       	sbci	r23, 0xFF	; 255
    148c:	ae 01       	movw	r20, r28
    148e:	47 5f       	subi	r20, 0xF7	; 247
    1490:	5f 4f       	sbci	r21, 0xFF	; 255
    1492:	0e 94 9a 08 	call	0x1134	; 0x1134 <_fpadd_parts>
    1496:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <__pack_f>
    149a:	46 2f       	mov	r20, r22
    149c:	57 2f       	mov	r21, r23
    149e:	68 2f       	mov	r22, r24
    14a0:	79 2f       	mov	r23, r25
    14a2:	cb 01       	movw	r24, r22
    14a4:	ba 01       	movw	r22, r20
    14a6:	a0 96       	adiw	r28, 0x20	; 32
    14a8:	e2 e0       	ldi	r30, 0x02	; 2
    14aa:	0c 94 05 11 	jmp	0x220a	; 0x220a <__epilogue_restores__+0x20>

000014ae <__mulsf3>:
    14ae:	a0 e2       	ldi	r26, 0x20	; 32
    14b0:	b0 e0       	ldi	r27, 0x00	; 0
    14b2:	ed e5       	ldi	r30, 0x5D	; 93
    14b4:	fa e0       	ldi	r31, 0x0A	; 10
    14b6:	0c 94 db 10 	jmp	0x21b6	; 0x21b6 <__prologue_saves__+0x4>
    14ba:	dc 01       	movw	r26, r24
    14bc:	cb 01       	movw	r24, r22
    14be:	8d 83       	std	Y+5, r24	; 0x05
    14c0:	9e 83       	std	Y+6, r25	; 0x06
    14c2:	af 83       	std	Y+7, r26	; 0x07
    14c4:	b8 87       	std	Y+8, r27	; 0x08
    14c6:	29 83       	std	Y+1, r18	; 0x01
    14c8:	3a 83       	std	Y+2, r19	; 0x02
    14ca:	4b 83       	std	Y+3, r20	; 0x03
    14cc:	5c 83       	std	Y+4, r21	; 0x04
    14ce:	ce 01       	movw	r24, r28
    14d0:	05 96       	adiw	r24, 0x05	; 5
    14d2:	be 01       	movw	r22, r28
    14d4:	67 5e       	subi	r22, 0xE7	; 231
    14d6:	7f 4f       	sbci	r23, 0xFF	; 255
    14d8:	0e 94 bc 0e 	call	0x1d78	; 0x1d78 <__unpack_f>
    14dc:	ce 01       	movw	r24, r28
    14de:	01 96       	adiw	r24, 0x01	; 1
    14e0:	be 01       	movw	r22, r28
    14e2:	6f 5e       	subi	r22, 0xEF	; 239
    14e4:	7f 4f       	sbci	r23, 0xFF	; 255
    14e6:	0e 94 bc 0e 	call	0x1d78	; 0x1d78 <__unpack_f>
    14ea:	99 8d       	ldd	r25, Y+25	; 0x19
    14ec:	92 30       	cpi	r25, 0x02	; 2
    14ee:	78 f0       	brcs	.+30     	; 0x150e <__mulsf3+0x60>
    14f0:	89 89       	ldd	r24, Y+17	; 0x11
    14f2:	82 30       	cpi	r24, 0x02	; 2
    14f4:	c0 f0       	brcs	.+48     	; 0x1526 <__mulsf3+0x78>
    14f6:	94 30       	cpi	r25, 0x04	; 4
    14f8:	19 f4       	brne	.+6      	; 0x1500 <__mulsf3+0x52>
    14fa:	82 30       	cpi	r24, 0x02	; 2
    14fc:	41 f4       	brne	.+16     	; 0x150e <__mulsf3+0x60>
    14fe:	ca c0       	rjmp	.+404    	; 0x1694 <__mulsf3+0x1e6>
    1500:	84 30       	cpi	r24, 0x04	; 4
    1502:	19 f4       	brne	.+6      	; 0x150a <__mulsf3+0x5c>
    1504:	92 30       	cpi	r25, 0x02	; 2
    1506:	79 f4       	brne	.+30     	; 0x1526 <__mulsf3+0x78>
    1508:	c5 c0       	rjmp	.+394    	; 0x1694 <__mulsf3+0x1e6>
    150a:	92 30       	cpi	r25, 0x02	; 2
    150c:	51 f4       	brne	.+20     	; 0x1522 <__mulsf3+0x74>
    150e:	81 e0       	ldi	r24, 0x01	; 1
    1510:	2a 8d       	ldd	r18, Y+26	; 0x1a
    1512:	9a 89       	ldd	r25, Y+18	; 0x12
    1514:	29 17       	cp	r18, r25
    1516:	09 f4       	brne	.+2      	; 0x151a <__mulsf3+0x6c>
    1518:	80 e0       	ldi	r24, 0x00	; 0
    151a:	8a 8f       	std	Y+26, r24	; 0x1a
    151c:	ce 01       	movw	r24, r28
    151e:	49 96       	adiw	r24, 0x19	; 25
    1520:	bb c0       	rjmp	.+374    	; 0x1698 <__mulsf3+0x1ea>
    1522:	82 30       	cpi	r24, 0x02	; 2
    1524:	51 f4       	brne	.+20     	; 0x153a <__mulsf3+0x8c>
    1526:	81 e0       	ldi	r24, 0x01	; 1
    1528:	2a 8d       	ldd	r18, Y+26	; 0x1a
    152a:	9a 89       	ldd	r25, Y+18	; 0x12
    152c:	29 17       	cp	r18, r25
    152e:	09 f4       	brne	.+2      	; 0x1532 <__mulsf3+0x84>
    1530:	80 e0       	ldi	r24, 0x00	; 0
    1532:	8a 8b       	std	Y+18, r24	; 0x12
    1534:	ce 01       	movw	r24, r28
    1536:	41 96       	adiw	r24, 0x11	; 17
    1538:	af c0       	rjmp	.+350    	; 0x1698 <__mulsf3+0x1ea>
    153a:	4d 8c       	ldd	r4, Y+29	; 0x1d
    153c:	5e 8c       	ldd	r5, Y+30	; 0x1e
    153e:	6f 8c       	ldd	r6, Y+31	; 0x1f
    1540:	78 a0       	lds	r23, 0x88
    1542:	0d 89       	ldd	r16, Y+21	; 0x15
    1544:	1e 89       	ldd	r17, Y+22	; 0x16
    1546:	2f 89       	ldd	r18, Y+23	; 0x17
    1548:	38 8d       	ldd	r19, Y+24	; 0x18
    154a:	e0 e2       	ldi	r30, 0x20	; 32
    154c:	f0 e0       	ldi	r31, 0x00	; 0
    154e:	40 e0       	ldi	r20, 0x00	; 0
    1550:	50 e0       	ldi	r21, 0x00	; 0
    1552:	ba 01       	movw	r22, r20
    1554:	88 24       	eor	r8, r8
    1556:	99 24       	eor	r9, r9
    1558:	54 01       	movw	r10, r8
    155a:	cc 24       	eor	r12, r12
    155c:	dd 24       	eor	r13, r13
    155e:	76 01       	movw	r14, r12
    1560:	c2 01       	movw	r24, r4
    1562:	81 70       	andi	r24, 0x01	; 1
    1564:	90 70       	andi	r25, 0x00	; 0
    1566:	00 97       	sbiw	r24, 0x00	; 0
    1568:	d1 f0       	breq	.+52     	; 0x159e <__mulsf3+0xf0>
    156a:	c0 0e       	add	r12, r16
    156c:	d1 1e       	adc	r13, r17
    156e:	e2 1e       	adc	r14, r18
    1570:	f3 1e       	adc	r15, r19
    1572:	db 01       	movw	r26, r22
    1574:	ca 01       	movw	r24, r20
    1576:	88 0d       	add	r24, r8
    1578:	99 1d       	adc	r25, r9
    157a:	aa 1d       	adc	r26, r10
    157c:	bb 1d       	adc	r27, r11
    157e:	41 e0       	ldi	r20, 0x01	; 1
    1580:	50 e0       	ldi	r21, 0x00	; 0
    1582:	60 e0       	ldi	r22, 0x00	; 0
    1584:	70 e0       	ldi	r23, 0x00	; 0
    1586:	c0 16       	cp	r12, r16
    1588:	d1 06       	cpc	r13, r17
    158a:	e2 06       	cpc	r14, r18
    158c:	f3 06       	cpc	r15, r19
    158e:	18 f0       	brcs	.+6      	; 0x1596 <__mulsf3+0xe8>
    1590:	40 e0       	ldi	r20, 0x00	; 0
    1592:	50 e0       	ldi	r21, 0x00	; 0
    1594:	ba 01       	movw	r22, r20
    1596:	48 0f       	add	r20, r24
    1598:	59 1f       	adc	r21, r25
    159a:	6a 1f       	adc	r22, r26
    159c:	7b 1f       	adc	r23, r27
    159e:	88 0c       	add	r8, r8
    15a0:	99 1c       	adc	r9, r9
    15a2:	aa 1c       	adc	r10, r10
    15a4:	bb 1c       	adc	r11, r11
    15a6:	37 ff       	sbrs	r19, 7
    15a8:	08 c0       	rjmp	.+16     	; 0x15ba <__mulsf3+0x10c>
    15aa:	81 e0       	ldi	r24, 0x01	; 1
    15ac:	90 e0       	ldi	r25, 0x00	; 0
    15ae:	a0 e0       	ldi	r26, 0x00	; 0
    15b0:	b0 e0       	ldi	r27, 0x00	; 0
    15b2:	88 2a       	or	r8, r24
    15b4:	99 2a       	or	r9, r25
    15b6:	aa 2a       	or	r10, r26
    15b8:	bb 2a       	or	r11, r27
    15ba:	00 0f       	add	r16, r16
    15bc:	11 1f       	adc	r17, r17
    15be:	22 1f       	adc	r18, r18
    15c0:	33 1f       	adc	r19, r19
    15c2:	76 94       	lsr	r7
    15c4:	67 94       	ror	r6
    15c6:	57 94       	ror	r5
    15c8:	47 94       	ror	r4
    15ca:	31 97       	sbiw	r30, 0x01	; 1
    15cc:	49 f6       	brne	.-110    	; 0x1560 <__mulsf3+0xb2>
    15ce:	8b 8d       	ldd	r24, Y+27	; 0x1b
    15d0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    15d2:	2b 89       	ldd	r18, Y+19	; 0x13
    15d4:	3c 89       	ldd	r19, Y+20	; 0x14
    15d6:	82 0f       	add	r24, r18
    15d8:	93 1f       	adc	r25, r19
    15da:	02 96       	adiw	r24, 0x02	; 2
    15dc:	9c 87       	std	Y+12, r25	; 0x0c
    15de:	8b 87       	std	Y+11, r24	; 0x0b
    15e0:	81 e0       	ldi	r24, 0x01	; 1
    15e2:	2a 8d       	ldd	r18, Y+26	; 0x1a
    15e4:	9a 89       	ldd	r25, Y+18	; 0x12
    15e6:	29 17       	cp	r18, r25
    15e8:	09 f4       	brne	.+2      	; 0x15ec <__mulsf3+0x13e>
    15ea:	80 e0       	ldi	r24, 0x00	; 0
    15ec:	8a 87       	std	Y+10, r24	; 0x0a
    15ee:	2b 85       	ldd	r18, Y+11	; 0x0b
    15f0:	3c 85       	ldd	r19, Y+12	; 0x0c
    15f2:	17 c0       	rjmp	.+46     	; 0x1622 <__mulsf3+0x174>
    15f4:	ca 01       	movw	r24, r20
    15f6:	81 70       	andi	r24, 0x01	; 1
    15f8:	90 70       	andi	r25, 0x00	; 0
    15fa:	00 97       	sbiw	r24, 0x00	; 0
    15fc:	61 f0       	breq	.+24     	; 0x1616 <__mulsf3+0x168>
    15fe:	f6 94       	lsr	r15
    1600:	e7 94       	ror	r14
    1602:	d7 94       	ror	r13
    1604:	c7 94       	ror	r12
    1606:	80 e0       	ldi	r24, 0x00	; 0
    1608:	90 e0       	ldi	r25, 0x00	; 0
    160a:	a0 e0       	ldi	r26, 0x00	; 0
    160c:	b0 e8       	ldi	r27, 0x80	; 128
    160e:	c8 2a       	or	r12, r24
    1610:	d9 2a       	or	r13, r25
    1612:	ea 2a       	or	r14, r26
    1614:	fb 2a       	or	r15, r27
    1616:	76 95       	lsr	r23
    1618:	67 95       	ror	r22
    161a:	57 95       	ror	r21
    161c:	47 95       	ror	r20
    161e:	2f 5f       	subi	r18, 0xFF	; 255
    1620:	3f 4f       	sbci	r19, 0xFF	; 255
    1622:	77 fd       	sbrc	r23, 7
    1624:	e7 cf       	rjmp	.-50     	; 0x15f4 <__mulsf3+0x146>
    1626:	c9 01       	movw	r24, r18
    1628:	0b c0       	rjmp	.+22     	; 0x1640 <__mulsf3+0x192>
    162a:	44 0f       	add	r20, r20
    162c:	55 1f       	adc	r21, r21
    162e:	66 1f       	adc	r22, r22
    1630:	77 1f       	adc	r23, r23
    1632:	f7 fc       	sbrc	r15, 7
    1634:	41 60       	ori	r20, 0x01	; 1
    1636:	cc 0c       	add	r12, r12
    1638:	dd 1c       	adc	r13, r13
    163a:	ee 1c       	adc	r14, r14
    163c:	ff 1c       	adc	r15, r15
    163e:	01 97       	sbiw	r24, 0x01	; 1
    1640:	40 30       	cpi	r20, 0x00	; 0
    1642:	a0 e0       	ldi	r26, 0x00	; 0
    1644:	5a 07       	cpc	r21, r26
    1646:	a0 e0       	ldi	r26, 0x00	; 0
    1648:	6a 07       	cpc	r22, r26
    164a:	a0 e4       	ldi	r26, 0x40	; 64
    164c:	7a 07       	cpc	r23, r26
    164e:	68 f3       	brcs	.-38     	; 0x162a <__mulsf3+0x17c>
    1650:	8b 87       	std	Y+11, r24	; 0x0b
    1652:	9c 87       	std	Y+12, r25	; 0x0c
    1654:	db 01       	movw	r26, r22
    1656:	ca 01       	movw	r24, r20
    1658:	8f 77       	andi	r24, 0x7F	; 127
    165a:	90 70       	andi	r25, 0x00	; 0
    165c:	a0 70       	andi	r26, 0x00	; 0
    165e:	b0 70       	andi	r27, 0x00	; 0
    1660:	80 34       	cpi	r24, 0x40	; 64
    1662:	91 05       	cpc	r25, r1
    1664:	a1 05       	cpc	r26, r1
    1666:	b1 05       	cpc	r27, r1
    1668:	61 f4       	brne	.+24     	; 0x1682 <__mulsf3+0x1d4>
    166a:	47 fd       	sbrc	r20, 7
    166c:	0a c0       	rjmp	.+20     	; 0x1682 <__mulsf3+0x1d4>
    166e:	c1 14       	cp	r12, r1
    1670:	d1 04       	cpc	r13, r1
    1672:	e1 04       	cpc	r14, r1
    1674:	f1 04       	cpc	r15, r1
    1676:	29 f0       	breq	.+10     	; 0x1682 <__mulsf3+0x1d4>
    1678:	40 5c       	subi	r20, 0xC0	; 192
    167a:	5f 4f       	sbci	r21, 0xFF	; 255
    167c:	6f 4f       	sbci	r22, 0xFF	; 255
    167e:	7f 4f       	sbci	r23, 0xFF	; 255
    1680:	40 78       	andi	r20, 0x80	; 128
    1682:	4d 87       	std	Y+13, r20	; 0x0d
    1684:	5e 87       	std	Y+14, r21	; 0x0e
    1686:	6f 87       	std	Y+15, r22	; 0x0f
    1688:	78 8b       	std	Y+16, r23	; 0x10
    168a:	83 e0       	ldi	r24, 0x03	; 3
    168c:	89 87       	std	Y+9, r24	; 0x09
    168e:	ce 01       	movw	r24, r28
    1690:	09 96       	adiw	r24, 0x09	; 9
    1692:	02 c0       	rjmp	.+4      	; 0x1698 <__mulsf3+0x1ea>
    1694:	86 e3       	ldi	r24, 0x36	; 54
    1696:	91 e0       	ldi	r25, 0x01	; 1
    1698:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <__pack_f>
    169c:	46 2f       	mov	r20, r22
    169e:	57 2f       	mov	r21, r23
    16a0:	68 2f       	mov	r22, r24
    16a2:	79 2f       	mov	r23, r25
    16a4:	cb 01       	movw	r24, r22
    16a6:	ba 01       	movw	r22, r20
    16a8:	a0 96       	adiw	r28, 0x20	; 32
    16aa:	e0 e1       	ldi	r30, 0x10	; 16
    16ac:	0c 94 f7 10 	jmp	0x21ee	; 0x21ee <__epilogue_restores__+0x4>

000016b0 <__eqsf2>:
    16b0:	a8 e1       	ldi	r26, 0x18	; 24
    16b2:	b0 e0       	ldi	r27, 0x00	; 0
    16b4:	ee e5       	ldi	r30, 0x5E	; 94
    16b6:	fb e0       	ldi	r31, 0x0B	; 11
    16b8:	0c 94 e9 10 	jmp	0x21d2	; 0x21d2 <__prologue_saves__+0x20>
    16bc:	dc 01       	movw	r26, r24
    16be:	cb 01       	movw	r24, r22
    16c0:	8d 83       	std	Y+5, r24	; 0x05
    16c2:	9e 83       	std	Y+6, r25	; 0x06
    16c4:	af 83       	std	Y+7, r26	; 0x07
    16c6:	b8 87       	std	Y+8, r27	; 0x08
    16c8:	29 83       	std	Y+1, r18	; 0x01
    16ca:	3a 83       	std	Y+2, r19	; 0x02
    16cc:	4b 83       	std	Y+3, r20	; 0x03
    16ce:	5c 83       	std	Y+4, r21	; 0x04
    16d0:	ce 01       	movw	r24, r28
    16d2:	05 96       	adiw	r24, 0x05	; 5
    16d4:	be 01       	movw	r22, r28
    16d6:	6f 5e       	subi	r22, 0xEF	; 239
    16d8:	7f 4f       	sbci	r23, 0xFF	; 255
    16da:	0e 94 bc 0e 	call	0x1d78	; 0x1d78 <__unpack_f>
    16de:	ce 01       	movw	r24, r28
    16e0:	01 96       	adiw	r24, 0x01	; 1
    16e2:	be 01       	movw	r22, r28
    16e4:	67 5f       	subi	r22, 0xF7	; 247
    16e6:	7f 4f       	sbci	r23, 0xFF	; 255
    16e8:	0e 94 bc 0e 	call	0x1d78	; 0x1d78 <__unpack_f>
    16ec:	89 89       	ldd	r24, Y+17	; 0x11
    16ee:	82 30       	cpi	r24, 0x02	; 2
    16f0:	58 f0       	brcs	.+22     	; 0x1708 <__eqsf2+0x58>
    16f2:	89 85       	ldd	r24, Y+9	; 0x09
    16f4:	82 30       	cpi	r24, 0x02	; 2
    16f6:	40 f0       	brcs	.+16     	; 0x1708 <__eqsf2+0x58>
    16f8:	ce 01       	movw	r24, r28
    16fa:	41 96       	adiw	r24, 0x11	; 17
    16fc:	be 01       	movw	r22, r28
    16fe:	67 5f       	subi	r22, 0xF7	; 247
    1700:	7f 4f       	sbci	r23, 0xFF	; 255
    1702:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <__fpcmp_parts_f>
    1706:	01 c0       	rjmp	.+2      	; 0x170a <__eqsf2+0x5a>
    1708:	81 e0       	ldi	r24, 0x01	; 1
    170a:	68 96       	adiw	r28, 0x18	; 24
    170c:	e2 e0       	ldi	r30, 0x02	; 2
    170e:	0c 94 05 11 	jmp	0x220a	; 0x220a <__epilogue_restores__+0x20>

00001712 <__nesf2>:
    1712:	a8 e1       	ldi	r26, 0x18	; 24
    1714:	b0 e0       	ldi	r27, 0x00	; 0
    1716:	ef e8       	ldi	r30, 0x8F	; 143
    1718:	fb e0       	ldi	r31, 0x0B	; 11
    171a:	0c 94 e9 10 	jmp	0x21d2	; 0x21d2 <__prologue_saves__+0x20>
    171e:	dc 01       	movw	r26, r24
    1720:	cb 01       	movw	r24, r22
    1722:	8d 83       	std	Y+5, r24	; 0x05
    1724:	9e 83       	std	Y+6, r25	; 0x06
    1726:	af 83       	std	Y+7, r26	; 0x07
    1728:	b8 87       	std	Y+8, r27	; 0x08
    172a:	29 83       	std	Y+1, r18	; 0x01
    172c:	3a 83       	std	Y+2, r19	; 0x02
    172e:	4b 83       	std	Y+3, r20	; 0x03
    1730:	5c 83       	std	Y+4, r21	; 0x04
    1732:	ce 01       	movw	r24, r28
    1734:	05 96       	adiw	r24, 0x05	; 5
    1736:	be 01       	movw	r22, r28
    1738:	6f 5e       	subi	r22, 0xEF	; 239
    173a:	7f 4f       	sbci	r23, 0xFF	; 255
    173c:	0e 94 bc 0e 	call	0x1d78	; 0x1d78 <__unpack_f>
    1740:	ce 01       	movw	r24, r28
    1742:	01 96       	adiw	r24, 0x01	; 1
    1744:	be 01       	movw	r22, r28
    1746:	67 5f       	subi	r22, 0xF7	; 247
    1748:	7f 4f       	sbci	r23, 0xFF	; 255
    174a:	0e 94 bc 0e 	call	0x1d78	; 0x1d78 <__unpack_f>
    174e:	89 89       	ldd	r24, Y+17	; 0x11
    1750:	82 30       	cpi	r24, 0x02	; 2
    1752:	58 f0       	brcs	.+22     	; 0x176a <__nesf2+0x58>
    1754:	89 85       	ldd	r24, Y+9	; 0x09
    1756:	82 30       	cpi	r24, 0x02	; 2
    1758:	40 f0       	brcs	.+16     	; 0x176a <__nesf2+0x58>
    175a:	ce 01       	movw	r24, r28
    175c:	41 96       	adiw	r24, 0x11	; 17
    175e:	be 01       	movw	r22, r28
    1760:	67 5f       	subi	r22, 0xF7	; 247
    1762:	7f 4f       	sbci	r23, 0xFF	; 255
    1764:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <__fpcmp_parts_f>
    1768:	01 c0       	rjmp	.+2      	; 0x176c <__nesf2+0x5a>
    176a:	81 e0       	ldi	r24, 0x01	; 1
    176c:	68 96       	adiw	r28, 0x18	; 24
    176e:	e2 e0       	ldi	r30, 0x02	; 2
    1770:	0c 94 05 11 	jmp	0x220a	; 0x220a <__epilogue_restores__+0x20>

00001774 <__gtsf2>:
    1774:	a8 e1       	ldi	r26, 0x18	; 24
    1776:	b0 e0       	ldi	r27, 0x00	; 0
    1778:	e0 ec       	ldi	r30, 0xC0	; 192
    177a:	fb e0       	ldi	r31, 0x0B	; 11
    177c:	0c 94 e9 10 	jmp	0x21d2	; 0x21d2 <__prologue_saves__+0x20>
    1780:	dc 01       	movw	r26, r24
    1782:	cb 01       	movw	r24, r22
    1784:	8d 83       	std	Y+5, r24	; 0x05
    1786:	9e 83       	std	Y+6, r25	; 0x06
    1788:	af 83       	std	Y+7, r26	; 0x07
    178a:	b8 87       	std	Y+8, r27	; 0x08
    178c:	29 83       	std	Y+1, r18	; 0x01
    178e:	3a 83       	std	Y+2, r19	; 0x02
    1790:	4b 83       	std	Y+3, r20	; 0x03
    1792:	5c 83       	std	Y+4, r21	; 0x04
    1794:	ce 01       	movw	r24, r28
    1796:	05 96       	adiw	r24, 0x05	; 5
    1798:	be 01       	movw	r22, r28
    179a:	6f 5e       	subi	r22, 0xEF	; 239
    179c:	7f 4f       	sbci	r23, 0xFF	; 255
    179e:	0e 94 bc 0e 	call	0x1d78	; 0x1d78 <__unpack_f>
    17a2:	ce 01       	movw	r24, r28
    17a4:	01 96       	adiw	r24, 0x01	; 1
    17a6:	be 01       	movw	r22, r28
    17a8:	67 5f       	subi	r22, 0xF7	; 247
    17aa:	7f 4f       	sbci	r23, 0xFF	; 255
    17ac:	0e 94 bc 0e 	call	0x1d78	; 0x1d78 <__unpack_f>
    17b0:	89 89       	ldd	r24, Y+17	; 0x11
    17b2:	82 30       	cpi	r24, 0x02	; 2
    17b4:	58 f0       	brcs	.+22     	; 0x17cc <__gtsf2+0x58>
    17b6:	89 85       	ldd	r24, Y+9	; 0x09
    17b8:	82 30       	cpi	r24, 0x02	; 2
    17ba:	40 f0       	brcs	.+16     	; 0x17cc <__gtsf2+0x58>
    17bc:	ce 01       	movw	r24, r28
    17be:	41 96       	adiw	r24, 0x11	; 17
    17c0:	be 01       	movw	r22, r28
    17c2:	67 5f       	subi	r22, 0xF7	; 247
    17c4:	7f 4f       	sbci	r23, 0xFF	; 255
    17c6:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <__fpcmp_parts_f>
    17ca:	01 c0       	rjmp	.+2      	; 0x17ce <__gtsf2+0x5a>
    17cc:	8f ef       	ldi	r24, 0xFF	; 255
    17ce:	68 96       	adiw	r28, 0x18	; 24
    17d0:	e2 e0       	ldi	r30, 0x02	; 2
    17d2:	0c 94 05 11 	jmp	0x220a	; 0x220a <__epilogue_restores__+0x20>

000017d6 <__gesf2>:
    17d6:	a8 e1       	ldi	r26, 0x18	; 24
    17d8:	b0 e0       	ldi	r27, 0x00	; 0
    17da:	e1 ef       	ldi	r30, 0xF1	; 241
    17dc:	fb e0       	ldi	r31, 0x0B	; 11
    17de:	0c 94 e9 10 	jmp	0x21d2	; 0x21d2 <__prologue_saves__+0x20>
    17e2:	dc 01       	movw	r26, r24
    17e4:	cb 01       	movw	r24, r22
    17e6:	8d 83       	std	Y+5, r24	; 0x05
    17e8:	9e 83       	std	Y+6, r25	; 0x06
    17ea:	af 83       	std	Y+7, r26	; 0x07
    17ec:	b8 87       	std	Y+8, r27	; 0x08
    17ee:	29 83       	std	Y+1, r18	; 0x01
    17f0:	3a 83       	std	Y+2, r19	; 0x02
    17f2:	4b 83       	std	Y+3, r20	; 0x03
    17f4:	5c 83       	std	Y+4, r21	; 0x04
    17f6:	ce 01       	movw	r24, r28
    17f8:	05 96       	adiw	r24, 0x05	; 5
    17fa:	be 01       	movw	r22, r28
    17fc:	6f 5e       	subi	r22, 0xEF	; 239
    17fe:	7f 4f       	sbci	r23, 0xFF	; 255
    1800:	0e 94 bc 0e 	call	0x1d78	; 0x1d78 <__unpack_f>
    1804:	ce 01       	movw	r24, r28
    1806:	01 96       	adiw	r24, 0x01	; 1
    1808:	be 01       	movw	r22, r28
    180a:	67 5f       	subi	r22, 0xF7	; 247
    180c:	7f 4f       	sbci	r23, 0xFF	; 255
    180e:	0e 94 bc 0e 	call	0x1d78	; 0x1d78 <__unpack_f>
    1812:	89 89       	ldd	r24, Y+17	; 0x11
    1814:	82 30       	cpi	r24, 0x02	; 2
    1816:	58 f0       	brcs	.+22     	; 0x182e <__gesf2+0x58>
    1818:	89 85       	ldd	r24, Y+9	; 0x09
    181a:	82 30       	cpi	r24, 0x02	; 2
    181c:	40 f0       	brcs	.+16     	; 0x182e <__gesf2+0x58>
    181e:	ce 01       	movw	r24, r28
    1820:	41 96       	adiw	r24, 0x11	; 17
    1822:	be 01       	movw	r22, r28
    1824:	67 5f       	subi	r22, 0xF7	; 247
    1826:	7f 4f       	sbci	r23, 0xFF	; 255
    1828:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <__fpcmp_parts_f>
    182c:	01 c0       	rjmp	.+2      	; 0x1830 <__gesf2+0x5a>
    182e:	8f ef       	ldi	r24, 0xFF	; 255
    1830:	68 96       	adiw	r28, 0x18	; 24
    1832:	e2 e0       	ldi	r30, 0x02	; 2
    1834:	0c 94 05 11 	jmp	0x220a	; 0x220a <__epilogue_restores__+0x20>

00001838 <__lesf2>:
    1838:	a8 e1       	ldi	r26, 0x18	; 24
    183a:	b0 e0       	ldi	r27, 0x00	; 0
    183c:	e2 e2       	ldi	r30, 0x22	; 34
    183e:	fc e0       	ldi	r31, 0x0C	; 12
    1840:	0c 94 e9 10 	jmp	0x21d2	; 0x21d2 <__prologue_saves__+0x20>
    1844:	dc 01       	movw	r26, r24
    1846:	cb 01       	movw	r24, r22
    1848:	8d 83       	std	Y+5, r24	; 0x05
    184a:	9e 83       	std	Y+6, r25	; 0x06
    184c:	af 83       	std	Y+7, r26	; 0x07
    184e:	b8 87       	std	Y+8, r27	; 0x08
    1850:	29 83       	std	Y+1, r18	; 0x01
    1852:	3a 83       	std	Y+2, r19	; 0x02
    1854:	4b 83       	std	Y+3, r20	; 0x03
    1856:	5c 83       	std	Y+4, r21	; 0x04
    1858:	ce 01       	movw	r24, r28
    185a:	05 96       	adiw	r24, 0x05	; 5
    185c:	be 01       	movw	r22, r28
    185e:	6f 5e       	subi	r22, 0xEF	; 239
    1860:	7f 4f       	sbci	r23, 0xFF	; 255
    1862:	0e 94 bc 0e 	call	0x1d78	; 0x1d78 <__unpack_f>
    1866:	ce 01       	movw	r24, r28
    1868:	01 96       	adiw	r24, 0x01	; 1
    186a:	be 01       	movw	r22, r28
    186c:	67 5f       	subi	r22, 0xF7	; 247
    186e:	7f 4f       	sbci	r23, 0xFF	; 255
    1870:	0e 94 bc 0e 	call	0x1d78	; 0x1d78 <__unpack_f>
    1874:	89 89       	ldd	r24, Y+17	; 0x11
    1876:	82 30       	cpi	r24, 0x02	; 2
    1878:	58 f0       	brcs	.+22     	; 0x1890 <__lesf2+0x58>
    187a:	89 85       	ldd	r24, Y+9	; 0x09
    187c:	82 30       	cpi	r24, 0x02	; 2
    187e:	40 f0       	brcs	.+16     	; 0x1890 <__lesf2+0x58>
    1880:	ce 01       	movw	r24, r28
    1882:	41 96       	adiw	r24, 0x11	; 17
    1884:	be 01       	movw	r22, r28
    1886:	67 5f       	subi	r22, 0xF7	; 247
    1888:	7f 4f       	sbci	r23, 0xFF	; 255
    188a:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <__fpcmp_parts_f>
    188e:	01 c0       	rjmp	.+2      	; 0x1892 <__lesf2+0x5a>
    1890:	81 e0       	ldi	r24, 0x01	; 1
    1892:	68 96       	adiw	r28, 0x18	; 24
    1894:	e2 e0       	ldi	r30, 0x02	; 2
    1896:	0c 94 05 11 	jmp	0x220a	; 0x220a <__epilogue_restores__+0x20>

0000189a <__floatsisf>:
    189a:	cf 92       	push	r12
    189c:	df 92       	push	r13
    189e:	ef 92       	push	r14
    18a0:	ff 92       	push	r15
    18a2:	cf 93       	push	r28
    18a4:	df 93       	push	r29
    18a6:	cd b7       	in	r28, 0x3d	; 61
    18a8:	de b7       	in	r29, 0x3e	; 62
    18aa:	28 97       	sbiw	r28, 0x08	; 8
    18ac:	0f b6       	in	r0, 0x3f	; 63
    18ae:	f8 94       	cli
    18b0:	de bf       	out	0x3e, r29	; 62
    18b2:	0f be       	out	0x3f, r0	; 63
    18b4:	cd bf       	out	0x3d, r28	; 61
    18b6:	6b 01       	movw	r12, r22
    18b8:	7c 01       	movw	r14, r24
    18ba:	83 e0       	ldi	r24, 0x03	; 3
    18bc:	89 83       	std	Y+1, r24	; 0x01
    18be:	d7 01       	movw	r26, r14
    18c0:	c6 01       	movw	r24, r12
    18c2:	88 27       	eor	r24, r24
    18c4:	b7 fd       	sbrc	r27, 7
    18c6:	83 95       	inc	r24
    18c8:	99 27       	eor	r25, r25
    18ca:	aa 27       	eor	r26, r26
    18cc:	bb 27       	eor	r27, r27
    18ce:	28 2f       	mov	r18, r24
    18d0:	8a 83       	std	Y+2, r24	; 0x02
    18d2:	c1 14       	cp	r12, r1
    18d4:	d1 04       	cpc	r13, r1
    18d6:	e1 04       	cpc	r14, r1
    18d8:	f1 04       	cpc	r15, r1
    18da:	19 f4       	brne	.+6      	; 0x18e2 <__floatsisf+0x48>
    18dc:	82 e0       	ldi	r24, 0x02	; 2
    18de:	89 83       	std	Y+1, r24	; 0x01
    18e0:	35 c0       	rjmp	.+106    	; 0x194c <__floatsisf+0xb2>
    18e2:	8e e1       	ldi	r24, 0x1E	; 30
    18e4:	90 e0       	ldi	r25, 0x00	; 0
    18e6:	9c 83       	std	Y+4, r25	; 0x04
    18e8:	8b 83       	std	Y+3, r24	; 0x03
    18ea:	22 23       	and	r18, r18
    18ec:	89 f0       	breq	.+34     	; 0x1910 <__floatsisf+0x76>
    18ee:	80 e0       	ldi	r24, 0x00	; 0
    18f0:	c8 16       	cp	r12, r24
    18f2:	80 e0       	ldi	r24, 0x00	; 0
    18f4:	d8 06       	cpc	r13, r24
    18f6:	80 e0       	ldi	r24, 0x00	; 0
    18f8:	e8 06       	cpc	r14, r24
    18fa:	80 e8       	ldi	r24, 0x80	; 128
    18fc:	f8 06       	cpc	r15, r24
    18fe:	59 f1       	breq	.+86     	; 0x1956 <__floatsisf+0xbc>
    1900:	f0 94       	com	r15
    1902:	e0 94       	com	r14
    1904:	d0 94       	com	r13
    1906:	c0 94       	com	r12
    1908:	c1 1c       	adc	r12, r1
    190a:	d1 1c       	adc	r13, r1
    190c:	e1 1c       	adc	r14, r1
    190e:	f1 1c       	adc	r15, r1
    1910:	cd 82       	std	Y+5, r12	; 0x05
    1912:	de 82       	std	Y+6, r13	; 0x06
    1914:	ef 82       	std	Y+7, r14	; 0x07
    1916:	f8 86       	std	Y+8, r15	; 0x08
    1918:	c7 01       	movw	r24, r14
    191a:	b6 01       	movw	r22, r12
    191c:	0e 94 92 0d 	call	0x1b24	; 0x1b24 <__clzsi2>
    1920:	01 97       	sbiw	r24, 0x01	; 1
    1922:	18 16       	cp	r1, r24
    1924:	19 06       	cpc	r1, r25
    1926:	94 f4       	brge	.+36     	; 0x194c <__floatsisf+0xb2>
    1928:	08 2e       	mov	r0, r24
    192a:	04 c0       	rjmp	.+8      	; 0x1934 <__floatsisf+0x9a>
    192c:	cc 0c       	add	r12, r12
    192e:	dd 1c       	adc	r13, r13
    1930:	ee 1c       	adc	r14, r14
    1932:	ff 1c       	adc	r15, r15
    1934:	0a 94       	dec	r0
    1936:	d2 f7       	brpl	.-12     	; 0x192c <__floatsisf+0x92>
    1938:	cd 82       	std	Y+5, r12	; 0x05
    193a:	de 82       	std	Y+6, r13	; 0x06
    193c:	ef 82       	std	Y+7, r14	; 0x07
    193e:	f8 86       	std	Y+8, r15	; 0x08
    1940:	2e e1       	ldi	r18, 0x1E	; 30
    1942:	30 e0       	ldi	r19, 0x00	; 0
    1944:	28 1b       	sub	r18, r24
    1946:	39 0b       	sbc	r19, r25
    1948:	3c 83       	std	Y+4, r19	; 0x04
    194a:	2b 83       	std	Y+3, r18	; 0x03
    194c:	ce 01       	movw	r24, r28
    194e:	01 96       	adiw	r24, 0x01	; 1
    1950:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <__pack_f>
    1954:	04 c0       	rjmp	.+8      	; 0x195e <__floatsisf+0xc4>
    1956:	60 e0       	ldi	r22, 0x00	; 0
    1958:	70 e0       	ldi	r23, 0x00	; 0
    195a:	80 e0       	ldi	r24, 0x00	; 0
    195c:	9f ec       	ldi	r25, 0xCF	; 207
    195e:	38 2f       	mov	r19, r24
    1960:	29 2f       	mov	r18, r25
    1962:	86 2f       	mov	r24, r22
    1964:	97 2f       	mov	r25, r23
    1966:	a3 2f       	mov	r26, r19
    1968:	b2 2f       	mov	r27, r18
    196a:	bc 01       	movw	r22, r24
    196c:	cd 01       	movw	r24, r26
    196e:	28 96       	adiw	r28, 0x08	; 8
    1970:	0f b6       	in	r0, 0x3f	; 63
    1972:	f8 94       	cli
    1974:	de bf       	out	0x3e, r29	; 62
    1976:	0f be       	out	0x3f, r0	; 63
    1978:	cd bf       	out	0x3d, r28	; 61
    197a:	df 91       	pop	r29
    197c:	cf 91       	pop	r28
    197e:	ff 90       	pop	r15
    1980:	ef 90       	pop	r14
    1982:	df 90       	pop	r13
    1984:	cf 90       	pop	r12
    1986:	08 95       	ret

00001988 <__fixsfsi>:
    1988:	ac e0       	ldi	r26, 0x0C	; 12
    198a:	b0 e0       	ldi	r27, 0x00	; 0
    198c:	ea ec       	ldi	r30, 0xCA	; 202
    198e:	fc e0       	ldi	r31, 0x0C	; 12
    1990:	0c 94 e7 10 	jmp	0x21ce	; 0x21ce <__prologue_saves__+0x1c>
    1994:	dc 01       	movw	r26, r24
    1996:	cb 01       	movw	r24, r22
    1998:	89 83       	std	Y+1, r24	; 0x01
    199a:	9a 83       	std	Y+2, r25	; 0x02
    199c:	ab 83       	std	Y+3, r26	; 0x03
    199e:	bc 83       	std	Y+4, r27	; 0x04
    19a0:	ce 01       	movw	r24, r28
    19a2:	01 96       	adiw	r24, 0x01	; 1
    19a4:	be 01       	movw	r22, r28
    19a6:	6b 5f       	subi	r22, 0xFB	; 251
    19a8:	7f 4f       	sbci	r23, 0xFF	; 255
    19aa:	0e 94 bc 0e 	call	0x1d78	; 0x1d78 <__unpack_f>
    19ae:	8d 81       	ldd	r24, Y+5	; 0x05
    19b0:	82 30       	cpi	r24, 0x02	; 2
    19b2:	69 f1       	breq	.+90     	; 0x1a0e <__fixsfsi+0x86>
    19b4:	82 30       	cpi	r24, 0x02	; 2
    19b6:	58 f1       	brcs	.+86     	; 0x1a0e <__fixsfsi+0x86>
    19b8:	84 30       	cpi	r24, 0x04	; 4
    19ba:	39 f0       	breq	.+14     	; 0x19ca <__fixsfsi+0x42>
    19bc:	2f 81       	ldd	r18, Y+7	; 0x07
    19be:	38 85       	ldd	r19, Y+8	; 0x08
    19c0:	37 fd       	sbrc	r19, 7
    19c2:	25 c0       	rjmp	.+74     	; 0x1a0e <__fixsfsi+0x86>
    19c4:	2f 31       	cpi	r18, 0x1F	; 31
    19c6:	31 05       	cpc	r19, r1
    19c8:	44 f0       	brlt	.+16     	; 0x19da <__fixsfsi+0x52>
    19ca:	8e 81       	ldd	r24, Y+6	; 0x06
    19cc:	88 23       	and	r24, r24
    19ce:	19 f1       	breq	.+70     	; 0x1a16 <__fixsfsi+0x8e>
    19d0:	00 e0       	ldi	r16, 0x00	; 0
    19d2:	10 e0       	ldi	r17, 0x00	; 0
    19d4:	20 e0       	ldi	r18, 0x00	; 0
    19d6:	30 e8       	ldi	r19, 0x80	; 128
    19d8:	22 c0       	rjmp	.+68     	; 0x1a1e <__fixsfsi+0x96>
    19da:	8e e1       	ldi	r24, 0x1E	; 30
    19dc:	90 e0       	ldi	r25, 0x00	; 0
    19de:	82 1b       	sub	r24, r18
    19e0:	93 0b       	sbc	r25, r19
    19e2:	09 85       	ldd	r16, Y+9	; 0x09
    19e4:	1a 85       	ldd	r17, Y+10	; 0x0a
    19e6:	2b 85       	ldd	r18, Y+11	; 0x0b
    19e8:	3c 85       	ldd	r19, Y+12	; 0x0c
    19ea:	04 c0       	rjmp	.+8      	; 0x19f4 <__fixsfsi+0x6c>
    19ec:	36 95       	lsr	r19
    19ee:	27 95       	ror	r18
    19f0:	17 95       	ror	r17
    19f2:	07 95       	ror	r16
    19f4:	8a 95       	dec	r24
    19f6:	d2 f7       	brpl	.-12     	; 0x19ec <__fixsfsi+0x64>
    19f8:	8e 81       	ldd	r24, Y+6	; 0x06
    19fa:	88 23       	and	r24, r24
    19fc:	81 f0       	breq	.+32     	; 0x1a1e <__fixsfsi+0x96>
    19fe:	30 95       	com	r19
    1a00:	20 95       	com	r18
    1a02:	10 95       	com	r17
    1a04:	01 95       	neg	r16
    1a06:	1f 4f       	sbci	r17, 0xFF	; 255
    1a08:	2f 4f       	sbci	r18, 0xFF	; 255
    1a0a:	3f 4f       	sbci	r19, 0xFF	; 255
    1a0c:	08 c0       	rjmp	.+16     	; 0x1a1e <__fixsfsi+0x96>
    1a0e:	00 e0       	ldi	r16, 0x00	; 0
    1a10:	10 e0       	ldi	r17, 0x00	; 0
    1a12:	98 01       	movw	r18, r16
    1a14:	04 c0       	rjmp	.+8      	; 0x1a1e <__fixsfsi+0x96>
    1a16:	0f ef       	ldi	r16, 0xFF	; 255
    1a18:	1f ef       	ldi	r17, 0xFF	; 255
    1a1a:	2f ef       	ldi	r18, 0xFF	; 255
    1a1c:	3f e7       	ldi	r19, 0x7F	; 127
    1a1e:	b8 01       	movw	r22, r16
    1a20:	c9 01       	movw	r24, r18
    1a22:	2c 96       	adiw	r28, 0x0c	; 12
    1a24:	e4 e0       	ldi	r30, 0x04	; 4
    1a26:	0c 94 03 11 	jmp	0x2206	; 0x2206 <__epilogue_restores__+0x1c>

00001a2a <__floatunsisf>:
    1a2a:	a8 e0       	ldi	r26, 0x08	; 8
    1a2c:	b0 e0       	ldi	r27, 0x00	; 0
    1a2e:	eb e1       	ldi	r30, 0x1B	; 27
    1a30:	fd e0       	ldi	r31, 0x0D	; 13
    1a32:	0c 94 e3 10 	jmp	0x21c6	; 0x21c6 <__prologue_saves__+0x14>
    1a36:	6b 01       	movw	r12, r22
    1a38:	7c 01       	movw	r14, r24
    1a3a:	1a 82       	std	Y+2, r1	; 0x02
    1a3c:	61 15       	cp	r22, r1
    1a3e:	71 05       	cpc	r23, r1
    1a40:	81 05       	cpc	r24, r1
    1a42:	91 05       	cpc	r25, r1
    1a44:	19 f4       	brne	.+6      	; 0x1a4c <__floatunsisf+0x22>
    1a46:	82 e0       	ldi	r24, 0x02	; 2
    1a48:	89 83       	std	Y+1, r24	; 0x01
    1a4a:	5e c0       	rjmp	.+188    	; 0x1b08 <__floatunsisf+0xde>
    1a4c:	83 e0       	ldi	r24, 0x03	; 3
    1a4e:	89 83       	std	Y+1, r24	; 0x01
    1a50:	0e e1       	ldi	r16, 0x1E	; 30
    1a52:	10 e0       	ldi	r17, 0x00	; 0
    1a54:	1c 83       	std	Y+4, r17	; 0x04
    1a56:	0b 83       	std	Y+3, r16	; 0x03
    1a58:	cd 82       	std	Y+5, r12	; 0x05
    1a5a:	de 82       	std	Y+6, r13	; 0x06
    1a5c:	ef 82       	std	Y+7, r14	; 0x07
    1a5e:	f8 86       	std	Y+8, r15	; 0x08
    1a60:	c7 01       	movw	r24, r14
    1a62:	b6 01       	movw	r22, r12
    1a64:	0e 94 92 0d 	call	0x1b24	; 0x1b24 <__clzsi2>
    1a68:	9c 01       	movw	r18, r24
    1a6a:	21 50       	subi	r18, 0x01	; 1
    1a6c:	30 40       	sbci	r19, 0x00	; 0
    1a6e:	37 ff       	sbrs	r19, 7
    1a70:	38 c0       	rjmp	.+112    	; 0x1ae2 <__floatunsisf+0xb8>
    1a72:	ee 27       	eor	r30, r30
    1a74:	ff 27       	eor	r31, r31
    1a76:	e2 1b       	sub	r30, r18
    1a78:	f3 0b       	sbc	r31, r19
    1a7a:	81 e0       	ldi	r24, 0x01	; 1
    1a7c:	90 e0       	ldi	r25, 0x00	; 0
    1a7e:	a0 e0       	ldi	r26, 0x00	; 0
    1a80:	b0 e0       	ldi	r27, 0x00	; 0
    1a82:	0e 2e       	mov	r0, r30
    1a84:	04 c0       	rjmp	.+8      	; 0x1a8e <__floatunsisf+0x64>
    1a86:	88 0f       	add	r24, r24
    1a88:	99 1f       	adc	r25, r25
    1a8a:	aa 1f       	adc	r26, r26
    1a8c:	bb 1f       	adc	r27, r27
    1a8e:	0a 94       	dec	r0
    1a90:	d2 f7       	brpl	.-12     	; 0x1a86 <__floatunsisf+0x5c>
    1a92:	01 97       	sbiw	r24, 0x01	; 1
    1a94:	a1 09       	sbc	r26, r1
    1a96:	b1 09       	sbc	r27, r1
    1a98:	8c 21       	and	r24, r12
    1a9a:	9d 21       	and	r25, r13
    1a9c:	ae 21       	and	r26, r14
    1a9e:	bf 21       	and	r27, r15
    1aa0:	41 e0       	ldi	r20, 0x01	; 1
    1aa2:	50 e0       	ldi	r21, 0x00	; 0
    1aa4:	60 e0       	ldi	r22, 0x00	; 0
    1aa6:	70 e0       	ldi	r23, 0x00	; 0
    1aa8:	00 97       	sbiw	r24, 0x00	; 0
    1aaa:	a1 05       	cpc	r26, r1
    1aac:	b1 05       	cpc	r27, r1
    1aae:	19 f4       	brne	.+6      	; 0x1ab6 <__floatunsisf+0x8c>
    1ab0:	40 e0       	ldi	r20, 0x00	; 0
    1ab2:	50 e0       	ldi	r21, 0x00	; 0
    1ab4:	ba 01       	movw	r22, r20
    1ab6:	04 c0       	rjmp	.+8      	; 0x1ac0 <__floatunsisf+0x96>
    1ab8:	f6 94       	lsr	r15
    1aba:	e7 94       	ror	r14
    1abc:	d7 94       	ror	r13
    1abe:	c7 94       	ror	r12
    1ac0:	ea 95       	dec	r30
    1ac2:	d2 f7       	brpl	.-12     	; 0x1ab8 <__floatunsisf+0x8e>
    1ac4:	c4 2a       	or	r12, r20
    1ac6:	d5 2a       	or	r13, r21
    1ac8:	e6 2a       	or	r14, r22
    1aca:	f7 2a       	or	r15, r23
    1acc:	cd 82       	std	Y+5, r12	; 0x05
    1ace:	de 82       	std	Y+6, r13	; 0x06
    1ad0:	ef 82       	std	Y+7, r14	; 0x07
    1ad2:	f8 86       	std	Y+8, r15	; 0x08
    1ad4:	8e e1       	ldi	r24, 0x1E	; 30
    1ad6:	90 e0       	ldi	r25, 0x00	; 0
    1ad8:	82 1b       	sub	r24, r18
    1ada:	93 0b       	sbc	r25, r19
    1adc:	9c 83       	std	Y+4, r25	; 0x04
    1ade:	8b 83       	std	Y+3, r24	; 0x03
    1ae0:	13 c0       	rjmp	.+38     	; 0x1b08 <__floatunsisf+0xde>
    1ae2:	21 15       	cp	r18, r1
    1ae4:	31 05       	cpc	r19, r1
    1ae6:	81 f0       	breq	.+32     	; 0x1b08 <__floatunsisf+0xde>
    1ae8:	02 2e       	mov	r0, r18
    1aea:	04 c0       	rjmp	.+8      	; 0x1af4 <__floatunsisf+0xca>
    1aec:	cc 0c       	add	r12, r12
    1aee:	dd 1c       	adc	r13, r13
    1af0:	ee 1c       	adc	r14, r14
    1af2:	ff 1c       	adc	r15, r15
    1af4:	0a 94       	dec	r0
    1af6:	d2 f7       	brpl	.-12     	; 0x1aec <__floatunsisf+0xc2>
    1af8:	cd 82       	std	Y+5, r12	; 0x05
    1afa:	de 82       	std	Y+6, r13	; 0x06
    1afc:	ef 82       	std	Y+7, r14	; 0x07
    1afe:	f8 86       	std	Y+8, r15	; 0x08
    1b00:	02 1b       	sub	r16, r18
    1b02:	13 0b       	sbc	r17, r19
    1b04:	1c 83       	std	Y+4, r17	; 0x04
    1b06:	0b 83       	std	Y+3, r16	; 0x03
    1b08:	ce 01       	movw	r24, r28
    1b0a:	01 96       	adiw	r24, 0x01	; 1
    1b0c:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <__pack_f>
    1b10:	46 2f       	mov	r20, r22
    1b12:	57 2f       	mov	r21, r23
    1b14:	68 2f       	mov	r22, r24
    1b16:	79 2f       	mov	r23, r25
    1b18:	cb 01       	movw	r24, r22
    1b1a:	ba 01       	movw	r22, r20
    1b1c:	28 96       	adiw	r28, 0x08	; 8
    1b1e:	e8 e0       	ldi	r30, 0x08	; 8
    1b20:	0c 94 ff 10 	jmp	0x21fe	; 0x21fe <__epilogue_restores__+0x14>

00001b24 <__clzsi2>:
    1b24:	cf 92       	push	r12
    1b26:	df 92       	push	r13
    1b28:	ef 92       	push	r14
    1b2a:	ff 92       	push	r15
    1b2c:	0f 93       	push	r16
    1b2e:	1f 93       	push	r17
    1b30:	8b 01       	movw	r16, r22
    1b32:	9c 01       	movw	r18, r24
    1b34:	00 30       	cpi	r16, 0x00	; 0
    1b36:	80 e0       	ldi	r24, 0x00	; 0
    1b38:	18 07       	cpc	r17, r24
    1b3a:	81 e0       	ldi	r24, 0x01	; 1
    1b3c:	28 07       	cpc	r18, r24
    1b3e:	80 e0       	ldi	r24, 0x00	; 0
    1b40:	38 07       	cpc	r19, r24
    1b42:	50 f4       	brcc	.+20     	; 0x1b58 <__clzsi2+0x34>
    1b44:	0f 3f       	cpi	r16, 0xFF	; 255
    1b46:	11 05       	cpc	r17, r1
    1b48:	21 05       	cpc	r18, r1
    1b4a:	31 05       	cpc	r19, r1
    1b4c:	09 f0       	breq	.+2      	; 0x1b50 <__clzsi2+0x2c>
    1b4e:	88 f4       	brcc	.+34     	; 0x1b72 <__clzsi2+0x4e>
    1b50:	80 e0       	ldi	r24, 0x00	; 0
    1b52:	90 e0       	ldi	r25, 0x00	; 0
    1b54:	dc 01       	movw	r26, r24
    1b56:	16 c0       	rjmp	.+44     	; 0x1b84 <__clzsi2+0x60>
    1b58:	00 30       	cpi	r16, 0x00	; 0
    1b5a:	e0 e0       	ldi	r30, 0x00	; 0
    1b5c:	1e 07       	cpc	r17, r30
    1b5e:	e0 e0       	ldi	r30, 0x00	; 0
    1b60:	2e 07       	cpc	r18, r30
    1b62:	e1 e0       	ldi	r30, 0x01	; 1
    1b64:	3e 07       	cpc	r19, r30
    1b66:	50 f4       	brcc	.+20     	; 0x1b7c <__clzsi2+0x58>
    1b68:	80 e1       	ldi	r24, 0x10	; 16
    1b6a:	90 e0       	ldi	r25, 0x00	; 0
    1b6c:	a0 e0       	ldi	r26, 0x00	; 0
    1b6e:	b0 e0       	ldi	r27, 0x00	; 0
    1b70:	09 c0       	rjmp	.+18     	; 0x1b84 <__clzsi2+0x60>
    1b72:	88 e0       	ldi	r24, 0x08	; 8
    1b74:	90 e0       	ldi	r25, 0x00	; 0
    1b76:	a0 e0       	ldi	r26, 0x00	; 0
    1b78:	b0 e0       	ldi	r27, 0x00	; 0
    1b7a:	04 c0       	rjmp	.+8      	; 0x1b84 <__clzsi2+0x60>
    1b7c:	88 e1       	ldi	r24, 0x18	; 24
    1b7e:	90 e0       	ldi	r25, 0x00	; 0
    1b80:	a0 e0       	ldi	r26, 0x00	; 0
    1b82:	b0 e0       	ldi	r27, 0x00	; 0
    1b84:	40 e2       	ldi	r20, 0x20	; 32
    1b86:	50 e0       	ldi	r21, 0x00	; 0
    1b88:	60 e0       	ldi	r22, 0x00	; 0
    1b8a:	70 e0       	ldi	r23, 0x00	; 0
    1b8c:	48 1b       	sub	r20, r24
    1b8e:	59 0b       	sbc	r21, r25
    1b90:	6a 0b       	sbc	r22, r26
    1b92:	7b 0b       	sbc	r23, r27
    1b94:	68 01       	movw	r12, r16
    1b96:	79 01       	movw	r14, r18
    1b98:	04 c0       	rjmp	.+8      	; 0x1ba2 <__clzsi2+0x7e>
    1b9a:	f6 94       	lsr	r15
    1b9c:	e7 94       	ror	r14
    1b9e:	d7 94       	ror	r13
    1ba0:	c7 94       	ror	r12
    1ba2:	8a 95       	dec	r24
    1ba4:	d2 f7       	brpl	.-12     	; 0x1b9a <__clzsi2+0x76>
    1ba6:	d7 01       	movw	r26, r14
    1ba8:	c6 01       	movw	r24, r12
    1baa:	82 5c       	subi	r24, 0xC2	; 194
    1bac:	9e 4f       	sbci	r25, 0xFE	; 254
    1bae:	fc 01       	movw	r30, r24
    1bb0:	80 81       	ld	r24, Z
    1bb2:	48 1b       	sub	r20, r24
    1bb4:	51 09       	sbc	r21, r1
    1bb6:	61 09       	sbc	r22, r1
    1bb8:	71 09       	sbc	r23, r1
    1bba:	ca 01       	movw	r24, r20
    1bbc:	1f 91       	pop	r17
    1bbe:	0f 91       	pop	r16
    1bc0:	ff 90       	pop	r15
    1bc2:	ef 90       	pop	r14
    1bc4:	df 90       	pop	r13
    1bc6:	cf 90       	pop	r12
    1bc8:	08 95       	ret

00001bca <__pack_f>:
    1bca:	cf 92       	push	r12
    1bcc:	df 92       	push	r13
    1bce:	ef 92       	push	r14
    1bd0:	ff 92       	push	r15
    1bd2:	0f 93       	push	r16
    1bd4:	1f 93       	push	r17
    1bd6:	dc 01       	movw	r26, r24
    1bd8:	14 96       	adiw	r26, 0x04	; 4
    1bda:	4d 91       	ld	r20, X+
    1bdc:	5d 91       	ld	r21, X+
    1bde:	6d 91       	ld	r22, X+
    1be0:	7c 91       	ld	r23, X
    1be2:	17 97       	sbiw	r26, 0x07	; 7
    1be4:	11 96       	adiw	r26, 0x01	; 1
    1be6:	ec 91       	ld	r30, X
    1be8:	11 97       	sbiw	r26, 0x01	; 1
    1bea:	8c 91       	ld	r24, X
    1bec:	82 30       	cpi	r24, 0x02	; 2
    1bee:	20 f4       	brcc	.+8      	; 0x1bf8 <__pack_f+0x2e>
    1bf0:	60 61       	ori	r22, 0x10	; 16
    1bf2:	8f ef       	ldi	r24, 0xFF	; 255
    1bf4:	90 e0       	ldi	r25, 0x00	; 0
    1bf6:	a5 c0       	rjmp	.+330    	; 0x1d42 <__pack_f+0x178>
    1bf8:	84 30       	cpi	r24, 0x04	; 4
    1bfa:	09 f4       	brne	.+2      	; 0x1bfe <__pack_f+0x34>
    1bfc:	9d c0       	rjmp	.+314    	; 0x1d38 <__pack_f+0x16e>
    1bfe:	82 30       	cpi	r24, 0x02	; 2
    1c00:	09 f4       	brne	.+2      	; 0x1c04 <__pack_f+0x3a>
    1c02:	94 c0       	rjmp	.+296    	; 0x1d2c <__pack_f+0x162>
    1c04:	41 15       	cp	r20, r1
    1c06:	51 05       	cpc	r21, r1
    1c08:	61 05       	cpc	r22, r1
    1c0a:	71 05       	cpc	r23, r1
    1c0c:	09 f4       	brne	.+2      	; 0x1c10 <__pack_f+0x46>
    1c0e:	91 c0       	rjmp	.+290    	; 0x1d32 <__pack_f+0x168>
    1c10:	12 96       	adiw	r26, 0x02	; 2
    1c12:	8d 91       	ld	r24, X+
    1c14:	9c 91       	ld	r25, X
    1c16:	13 97       	sbiw	r26, 0x03	; 3
    1c18:	2f ef       	ldi	r18, 0xFF	; 255
    1c1a:	82 38       	cpi	r24, 0x82	; 130
    1c1c:	92 07       	cpc	r25, r18
    1c1e:	0c f0       	brlt	.+2      	; 0x1c22 <__pack_f+0x58>
    1c20:	59 c0       	rjmp	.+178    	; 0x1cd4 <__pack_f+0x10a>
    1c22:	22 e8       	ldi	r18, 0x82	; 130
    1c24:	3f ef       	ldi	r19, 0xFF	; 255
    1c26:	28 1b       	sub	r18, r24
    1c28:	39 0b       	sbc	r19, r25
    1c2a:	2a 31       	cpi	r18, 0x1A	; 26
    1c2c:	31 05       	cpc	r19, r1
    1c2e:	64 f5       	brge	.+88     	; 0x1c88 <__pack_f+0xbe>
    1c30:	6a 01       	movw	r12, r20
    1c32:	7b 01       	movw	r14, r22
    1c34:	02 2e       	mov	r0, r18
    1c36:	04 c0       	rjmp	.+8      	; 0x1c40 <__pack_f+0x76>
    1c38:	f6 94       	lsr	r15
    1c3a:	e7 94       	ror	r14
    1c3c:	d7 94       	ror	r13
    1c3e:	c7 94       	ror	r12
    1c40:	0a 94       	dec	r0
    1c42:	d2 f7       	brpl	.-12     	; 0x1c38 <__pack_f+0x6e>
    1c44:	81 e0       	ldi	r24, 0x01	; 1
    1c46:	90 e0       	ldi	r25, 0x00	; 0
    1c48:	a0 e0       	ldi	r26, 0x00	; 0
    1c4a:	b0 e0       	ldi	r27, 0x00	; 0
    1c4c:	04 c0       	rjmp	.+8      	; 0x1c56 <__pack_f+0x8c>
    1c4e:	88 0f       	add	r24, r24
    1c50:	99 1f       	adc	r25, r25
    1c52:	aa 1f       	adc	r26, r26
    1c54:	bb 1f       	adc	r27, r27
    1c56:	2a 95       	dec	r18
    1c58:	d2 f7       	brpl	.-12     	; 0x1c4e <__pack_f+0x84>
    1c5a:	01 97       	sbiw	r24, 0x01	; 1
    1c5c:	a1 09       	sbc	r26, r1
    1c5e:	b1 09       	sbc	r27, r1
    1c60:	84 23       	and	r24, r20
    1c62:	95 23       	and	r25, r21
    1c64:	a6 23       	and	r26, r22
    1c66:	b7 23       	and	r27, r23
    1c68:	41 e0       	ldi	r20, 0x01	; 1
    1c6a:	50 e0       	ldi	r21, 0x00	; 0
    1c6c:	60 e0       	ldi	r22, 0x00	; 0
    1c6e:	70 e0       	ldi	r23, 0x00	; 0
    1c70:	00 97       	sbiw	r24, 0x00	; 0
    1c72:	a1 05       	cpc	r26, r1
    1c74:	b1 05       	cpc	r27, r1
    1c76:	19 f4       	brne	.+6      	; 0x1c7e <__pack_f+0xb4>
    1c78:	40 e0       	ldi	r20, 0x00	; 0
    1c7a:	50 e0       	ldi	r21, 0x00	; 0
    1c7c:	ba 01       	movw	r22, r20
    1c7e:	4c 29       	or	r20, r12
    1c80:	5d 29       	or	r21, r13
    1c82:	6e 29       	or	r22, r14
    1c84:	7f 29       	or	r23, r15
    1c86:	03 c0       	rjmp	.+6      	; 0x1c8e <__pack_f+0xc4>
    1c88:	40 e0       	ldi	r20, 0x00	; 0
    1c8a:	50 e0       	ldi	r21, 0x00	; 0
    1c8c:	ba 01       	movw	r22, r20
    1c8e:	db 01       	movw	r26, r22
    1c90:	ca 01       	movw	r24, r20
    1c92:	8f 77       	andi	r24, 0x7F	; 127
    1c94:	90 70       	andi	r25, 0x00	; 0
    1c96:	a0 70       	andi	r26, 0x00	; 0
    1c98:	b0 70       	andi	r27, 0x00	; 0
    1c9a:	80 34       	cpi	r24, 0x40	; 64
    1c9c:	91 05       	cpc	r25, r1
    1c9e:	a1 05       	cpc	r26, r1
    1ca0:	b1 05       	cpc	r27, r1
    1ca2:	39 f4       	brne	.+14     	; 0x1cb2 <__pack_f+0xe8>
    1ca4:	47 ff       	sbrs	r20, 7
    1ca6:	09 c0       	rjmp	.+18     	; 0x1cba <__pack_f+0xf0>
    1ca8:	40 5c       	subi	r20, 0xC0	; 192
    1caa:	5f 4f       	sbci	r21, 0xFF	; 255
    1cac:	6f 4f       	sbci	r22, 0xFF	; 255
    1cae:	7f 4f       	sbci	r23, 0xFF	; 255
    1cb0:	04 c0       	rjmp	.+8      	; 0x1cba <__pack_f+0xf0>
    1cb2:	41 5c       	subi	r20, 0xC1	; 193
    1cb4:	5f 4f       	sbci	r21, 0xFF	; 255
    1cb6:	6f 4f       	sbci	r22, 0xFF	; 255
    1cb8:	7f 4f       	sbci	r23, 0xFF	; 255
    1cba:	81 e0       	ldi	r24, 0x01	; 1
    1cbc:	90 e0       	ldi	r25, 0x00	; 0
    1cbe:	40 30       	cpi	r20, 0x00	; 0
    1cc0:	20 e0       	ldi	r18, 0x00	; 0
    1cc2:	52 07       	cpc	r21, r18
    1cc4:	20 e0       	ldi	r18, 0x00	; 0
    1cc6:	62 07       	cpc	r22, r18
    1cc8:	20 e4       	ldi	r18, 0x40	; 64
    1cca:	72 07       	cpc	r23, r18
    1ccc:	38 f5       	brcc	.+78     	; 0x1d1c <__pack_f+0x152>
    1cce:	80 e0       	ldi	r24, 0x00	; 0
    1cd0:	90 e0       	ldi	r25, 0x00	; 0
    1cd2:	24 c0       	rjmp	.+72     	; 0x1d1c <__pack_f+0x152>
    1cd4:	80 38       	cpi	r24, 0x80	; 128
    1cd6:	91 05       	cpc	r25, r1
    1cd8:	7c f5       	brge	.+94     	; 0x1d38 <__pack_f+0x16e>
    1cda:	8a 01       	movw	r16, r20
    1cdc:	9b 01       	movw	r18, r22
    1cde:	0f 77       	andi	r16, 0x7F	; 127
    1ce0:	10 70       	andi	r17, 0x00	; 0
    1ce2:	20 70       	andi	r18, 0x00	; 0
    1ce4:	30 70       	andi	r19, 0x00	; 0
    1ce6:	00 34       	cpi	r16, 0x40	; 64
    1ce8:	11 05       	cpc	r17, r1
    1cea:	21 05       	cpc	r18, r1
    1cec:	31 05       	cpc	r19, r1
    1cee:	39 f4       	brne	.+14     	; 0x1cfe <__pack_f+0x134>
    1cf0:	47 ff       	sbrs	r20, 7
    1cf2:	09 c0       	rjmp	.+18     	; 0x1d06 <__pack_f+0x13c>
    1cf4:	40 5c       	subi	r20, 0xC0	; 192
    1cf6:	5f 4f       	sbci	r21, 0xFF	; 255
    1cf8:	6f 4f       	sbci	r22, 0xFF	; 255
    1cfa:	7f 4f       	sbci	r23, 0xFF	; 255
    1cfc:	04 c0       	rjmp	.+8      	; 0x1d06 <__pack_f+0x13c>
    1cfe:	41 5c       	subi	r20, 0xC1	; 193
    1d00:	5f 4f       	sbci	r21, 0xFF	; 255
    1d02:	6f 4f       	sbci	r22, 0xFF	; 255
    1d04:	7f 4f       	sbci	r23, 0xFF	; 255
    1d06:	77 fd       	sbrc	r23, 7
    1d08:	03 c0       	rjmp	.+6      	; 0x1d10 <__pack_f+0x146>
    1d0a:	81 58       	subi	r24, 0x81	; 129
    1d0c:	9f 4f       	sbci	r25, 0xFF	; 255
    1d0e:	06 c0       	rjmp	.+12     	; 0x1d1c <__pack_f+0x152>
    1d10:	76 95       	lsr	r23
    1d12:	67 95       	ror	r22
    1d14:	57 95       	ror	r21
    1d16:	47 95       	ror	r20
    1d18:	80 58       	subi	r24, 0x80	; 128
    1d1a:	9f 4f       	sbci	r25, 0xFF	; 255
    1d1c:	97 e0       	ldi	r25, 0x07	; 7
    1d1e:	76 95       	lsr	r23
    1d20:	67 95       	ror	r22
    1d22:	57 95       	ror	r21
    1d24:	47 95       	ror	r20
    1d26:	9a 95       	dec	r25
    1d28:	d1 f7       	brne	.-12     	; 0x1d1e <__pack_f+0x154>
    1d2a:	0b c0       	rjmp	.+22     	; 0x1d42 <__pack_f+0x178>
    1d2c:	80 e0       	ldi	r24, 0x00	; 0
    1d2e:	90 e0       	ldi	r25, 0x00	; 0
    1d30:	05 c0       	rjmp	.+10     	; 0x1d3c <__pack_f+0x172>
    1d32:	80 e0       	ldi	r24, 0x00	; 0
    1d34:	90 e0       	ldi	r25, 0x00	; 0
    1d36:	05 c0       	rjmp	.+10     	; 0x1d42 <__pack_f+0x178>
    1d38:	8f ef       	ldi	r24, 0xFF	; 255
    1d3a:	90 e0       	ldi	r25, 0x00	; 0
    1d3c:	40 e0       	ldi	r20, 0x00	; 0
    1d3e:	50 e0       	ldi	r21, 0x00	; 0
    1d40:	ba 01       	movw	r22, r20
    1d42:	98 2f       	mov	r25, r24
    1d44:	97 95       	ror	r25
    1d46:	99 27       	eor	r25, r25
    1d48:	97 95       	ror	r25
    1d4a:	a6 2f       	mov	r26, r22
    1d4c:	af 77       	andi	r26, 0x7F	; 127
    1d4e:	e7 95       	ror	r30
    1d50:	ee 27       	eor	r30, r30
    1d52:	e7 95       	ror	r30
    1d54:	86 95       	lsr	r24
    1d56:	3a 2f       	mov	r19, r26
    1d58:	39 2b       	or	r19, r25
    1d5a:	28 2f       	mov	r18, r24
    1d5c:	2e 2b       	or	r18, r30
    1d5e:	84 2f       	mov	r24, r20
    1d60:	95 2f       	mov	r25, r21
    1d62:	a3 2f       	mov	r26, r19
    1d64:	b2 2f       	mov	r27, r18
    1d66:	bc 01       	movw	r22, r24
    1d68:	cd 01       	movw	r24, r26
    1d6a:	1f 91       	pop	r17
    1d6c:	0f 91       	pop	r16
    1d6e:	ff 90       	pop	r15
    1d70:	ef 90       	pop	r14
    1d72:	df 90       	pop	r13
    1d74:	cf 90       	pop	r12
    1d76:	08 95       	ret

00001d78 <__unpack_f>:
    1d78:	dc 01       	movw	r26, r24
    1d7a:	fb 01       	movw	r30, r22
    1d7c:	4c 91       	ld	r20, X
    1d7e:	11 96       	adiw	r26, 0x01	; 1
    1d80:	5c 91       	ld	r21, X
    1d82:	11 97       	sbiw	r26, 0x01	; 1
    1d84:	12 96       	adiw	r26, 0x02	; 2
    1d86:	8c 91       	ld	r24, X
    1d88:	12 97       	sbiw	r26, 0x02	; 2
    1d8a:	68 2f       	mov	r22, r24
    1d8c:	6f 77       	andi	r22, 0x7F	; 127
    1d8e:	70 e0       	ldi	r23, 0x00	; 0
    1d90:	98 2f       	mov	r25, r24
    1d92:	99 1f       	adc	r25, r25
    1d94:	99 27       	eor	r25, r25
    1d96:	99 1f       	adc	r25, r25
    1d98:	13 96       	adiw	r26, 0x03	; 3
    1d9a:	2c 91       	ld	r18, X
    1d9c:	13 97       	sbiw	r26, 0x03	; 3
    1d9e:	82 2f       	mov	r24, r18
    1da0:	88 0f       	add	r24, r24
    1da2:	89 2b       	or	r24, r25
    1da4:	90 e0       	ldi	r25, 0x00	; 0
    1da6:	22 1f       	adc	r18, r18
    1da8:	22 27       	eor	r18, r18
    1daa:	22 1f       	adc	r18, r18
    1dac:	21 83       	std	Z+1, r18	; 0x01
    1dae:	00 97       	sbiw	r24, 0x00	; 0
    1db0:	39 f5       	brne	.+78     	; 0x1e00 <__unpack_f+0x88>
    1db2:	41 15       	cp	r20, r1
    1db4:	51 05       	cpc	r21, r1
    1db6:	61 05       	cpc	r22, r1
    1db8:	71 05       	cpc	r23, r1
    1dba:	11 f4       	brne	.+4      	; 0x1dc0 <__unpack_f+0x48>
    1dbc:	82 e0       	ldi	r24, 0x02	; 2
    1dbe:	29 c0       	rjmp	.+82     	; 0x1e12 <__unpack_f+0x9a>
    1dc0:	82 e8       	ldi	r24, 0x82	; 130
    1dc2:	9f ef       	ldi	r25, 0xFF	; 255
    1dc4:	93 83       	std	Z+3, r25	; 0x03
    1dc6:	82 83       	std	Z+2, r24	; 0x02
    1dc8:	27 e0       	ldi	r18, 0x07	; 7
    1dca:	44 0f       	add	r20, r20
    1dcc:	55 1f       	adc	r21, r21
    1dce:	66 1f       	adc	r22, r22
    1dd0:	77 1f       	adc	r23, r23
    1dd2:	2a 95       	dec	r18
    1dd4:	d1 f7       	brne	.-12     	; 0x1dca <__unpack_f+0x52>
    1dd6:	83 e0       	ldi	r24, 0x03	; 3
    1dd8:	80 83       	st	Z, r24
    1dda:	09 c0       	rjmp	.+18     	; 0x1dee <__unpack_f+0x76>
    1ddc:	44 0f       	add	r20, r20
    1dde:	55 1f       	adc	r21, r21
    1de0:	66 1f       	adc	r22, r22
    1de2:	77 1f       	adc	r23, r23
    1de4:	82 81       	ldd	r24, Z+2	; 0x02
    1de6:	93 81       	ldd	r25, Z+3	; 0x03
    1de8:	01 97       	sbiw	r24, 0x01	; 1
    1dea:	93 83       	std	Z+3, r25	; 0x03
    1dec:	82 83       	std	Z+2, r24	; 0x02
    1dee:	40 30       	cpi	r20, 0x00	; 0
    1df0:	80 e0       	ldi	r24, 0x00	; 0
    1df2:	58 07       	cpc	r21, r24
    1df4:	80 e0       	ldi	r24, 0x00	; 0
    1df6:	68 07       	cpc	r22, r24
    1df8:	80 e4       	ldi	r24, 0x40	; 64
    1dfa:	78 07       	cpc	r23, r24
    1dfc:	78 f3       	brcs	.-34     	; 0x1ddc <__unpack_f+0x64>
    1dfe:	20 c0       	rjmp	.+64     	; 0x1e40 <__unpack_f+0xc8>
    1e00:	8f 3f       	cpi	r24, 0xFF	; 255
    1e02:	91 05       	cpc	r25, r1
    1e04:	79 f4       	brne	.+30     	; 0x1e24 <__unpack_f+0xac>
    1e06:	41 15       	cp	r20, r1
    1e08:	51 05       	cpc	r21, r1
    1e0a:	61 05       	cpc	r22, r1
    1e0c:	71 05       	cpc	r23, r1
    1e0e:	19 f4       	brne	.+6      	; 0x1e16 <__unpack_f+0x9e>
    1e10:	84 e0       	ldi	r24, 0x04	; 4
    1e12:	80 83       	st	Z, r24
    1e14:	08 95       	ret
    1e16:	64 ff       	sbrs	r22, 4
    1e18:	03 c0       	rjmp	.+6      	; 0x1e20 <__unpack_f+0xa8>
    1e1a:	81 e0       	ldi	r24, 0x01	; 1
    1e1c:	80 83       	st	Z, r24
    1e1e:	10 c0       	rjmp	.+32     	; 0x1e40 <__unpack_f+0xc8>
    1e20:	10 82       	st	Z, r1
    1e22:	0e c0       	rjmp	.+28     	; 0x1e40 <__unpack_f+0xc8>
    1e24:	8f 57       	subi	r24, 0x7F	; 127
    1e26:	90 40       	sbci	r25, 0x00	; 0
    1e28:	93 83       	std	Z+3, r25	; 0x03
    1e2a:	82 83       	std	Z+2, r24	; 0x02
    1e2c:	83 e0       	ldi	r24, 0x03	; 3
    1e2e:	80 83       	st	Z, r24
    1e30:	87 e0       	ldi	r24, 0x07	; 7
    1e32:	44 0f       	add	r20, r20
    1e34:	55 1f       	adc	r21, r21
    1e36:	66 1f       	adc	r22, r22
    1e38:	77 1f       	adc	r23, r23
    1e3a:	8a 95       	dec	r24
    1e3c:	d1 f7       	brne	.-12     	; 0x1e32 <__unpack_f+0xba>
    1e3e:	70 64       	ori	r23, 0x40	; 64
    1e40:	44 83       	std	Z+4, r20	; 0x04
    1e42:	55 83       	std	Z+5, r21	; 0x05
    1e44:	66 83       	std	Z+6, r22	; 0x06
    1e46:	77 83       	std	Z+7, r23	; 0x07
    1e48:	08 95       	ret

00001e4a <__fpcmp_parts_f>:
    1e4a:	cf 93       	push	r28
    1e4c:	fc 01       	movw	r30, r24
    1e4e:	db 01       	movw	r26, r22
    1e50:	90 81       	ld	r25, Z
    1e52:	92 30       	cpi	r25, 0x02	; 2
    1e54:	08 f4       	brcc	.+2      	; 0x1e58 <__fpcmp_parts_f+0xe>
    1e56:	4c c0       	rjmp	.+152    	; 0x1ef0 <__fpcmp_parts_f+0xa6>
    1e58:	8c 91       	ld	r24, X
    1e5a:	82 30       	cpi	r24, 0x02	; 2
    1e5c:	08 f4       	brcc	.+2      	; 0x1e60 <__fpcmp_parts_f+0x16>
    1e5e:	48 c0       	rjmp	.+144    	; 0x1ef0 <__fpcmp_parts_f+0xa6>
    1e60:	94 30       	cpi	r25, 0x04	; 4
    1e62:	69 f4       	brne	.+26     	; 0x1e7e <__fpcmp_parts_f+0x34>
    1e64:	21 81       	ldd	r18, Z+1	; 0x01
    1e66:	84 30       	cpi	r24, 0x04	; 4
    1e68:	39 f4       	brne	.+14     	; 0x1e78 <__fpcmp_parts_f+0x2e>
    1e6a:	11 96       	adiw	r26, 0x01	; 1
    1e6c:	8c 91       	ld	r24, X
    1e6e:	11 97       	sbiw	r26, 0x01	; 1
    1e70:	90 e0       	ldi	r25, 0x00	; 0
    1e72:	82 1b       	sub	r24, r18
    1e74:	91 09       	sbc	r25, r1
    1e76:	44 c0       	rjmp	.+136    	; 0x1f00 <__fpcmp_parts_f+0xb6>
    1e78:	22 23       	and	r18, r18
    1e7a:	d1 f1       	breq	.+116    	; 0x1ef0 <__fpcmp_parts_f+0xa6>
    1e7c:	3f c0       	rjmp	.+126    	; 0x1efc <__fpcmp_parts_f+0xb2>
    1e7e:	84 30       	cpi	r24, 0x04	; 4
    1e80:	21 f0       	breq	.+8      	; 0x1e8a <__fpcmp_parts_f+0x40>
    1e82:	92 30       	cpi	r25, 0x02	; 2
    1e84:	41 f4       	brne	.+16     	; 0x1e96 <__fpcmp_parts_f+0x4c>
    1e86:	82 30       	cpi	r24, 0x02	; 2
    1e88:	b1 f1       	breq	.+108    	; 0x1ef6 <__fpcmp_parts_f+0xac>
    1e8a:	11 96       	adiw	r26, 0x01	; 1
    1e8c:	8c 91       	ld	r24, X
    1e8e:	11 97       	sbiw	r26, 0x01	; 1
    1e90:	88 23       	and	r24, r24
    1e92:	a1 f1       	breq	.+104    	; 0x1efc <__fpcmp_parts_f+0xb2>
    1e94:	2d c0       	rjmp	.+90     	; 0x1ef0 <__fpcmp_parts_f+0xa6>
    1e96:	c1 81       	ldd	r28, Z+1	; 0x01
    1e98:	82 30       	cpi	r24, 0x02	; 2
    1e9a:	01 f1       	breq	.+64     	; 0x1edc <__fpcmp_parts_f+0x92>
    1e9c:	11 96       	adiw	r26, 0x01	; 1
    1e9e:	8c 91       	ld	r24, X
    1ea0:	11 97       	sbiw	r26, 0x01	; 1
    1ea2:	c8 17       	cp	r28, r24
    1ea4:	d9 f4       	brne	.+54     	; 0x1edc <__fpcmp_parts_f+0x92>
    1ea6:	82 81       	ldd	r24, Z+2	; 0x02
    1ea8:	93 81       	ldd	r25, Z+3	; 0x03
    1eaa:	12 96       	adiw	r26, 0x02	; 2
    1eac:	2d 91       	ld	r18, X+
    1eae:	3c 91       	ld	r19, X
    1eb0:	13 97       	sbiw	r26, 0x03	; 3
    1eb2:	28 17       	cp	r18, r24
    1eb4:	39 07       	cpc	r19, r25
    1eb6:	94 f0       	brlt	.+36     	; 0x1edc <__fpcmp_parts_f+0x92>
    1eb8:	82 17       	cp	r24, r18
    1eba:	93 07       	cpc	r25, r19
    1ebc:	bc f0       	brlt	.+46     	; 0x1eec <__fpcmp_parts_f+0xa2>
    1ebe:	44 81       	ldd	r20, Z+4	; 0x04
    1ec0:	55 81       	ldd	r21, Z+5	; 0x05
    1ec2:	66 81       	ldd	r22, Z+6	; 0x06
    1ec4:	77 81       	ldd	r23, Z+7	; 0x07
    1ec6:	14 96       	adiw	r26, 0x04	; 4
    1ec8:	8d 91       	ld	r24, X+
    1eca:	9d 91       	ld	r25, X+
    1ecc:	0d 90       	ld	r0, X+
    1ece:	bc 91       	ld	r27, X
    1ed0:	a0 2d       	mov	r26, r0
    1ed2:	84 17       	cp	r24, r20
    1ed4:	95 07       	cpc	r25, r21
    1ed6:	a6 07       	cpc	r26, r22
    1ed8:	b7 07       	cpc	r27, r23
    1eda:	18 f4       	brcc	.+6      	; 0x1ee2 <__fpcmp_parts_f+0x98>
    1edc:	cc 23       	and	r28, r28
    1ede:	41 f0       	breq	.+16     	; 0x1ef0 <__fpcmp_parts_f+0xa6>
    1ee0:	0d c0       	rjmp	.+26     	; 0x1efc <__fpcmp_parts_f+0xb2>
    1ee2:	48 17       	cp	r20, r24
    1ee4:	59 07       	cpc	r21, r25
    1ee6:	6a 07       	cpc	r22, r26
    1ee8:	7b 07       	cpc	r23, r27
    1eea:	28 f4       	brcc	.+10     	; 0x1ef6 <__fpcmp_parts_f+0xac>
    1eec:	cc 23       	and	r28, r28
    1eee:	31 f0       	breq	.+12     	; 0x1efc <__fpcmp_parts_f+0xb2>
    1ef0:	81 e0       	ldi	r24, 0x01	; 1
    1ef2:	90 e0       	ldi	r25, 0x00	; 0
    1ef4:	05 c0       	rjmp	.+10     	; 0x1f00 <__fpcmp_parts_f+0xb6>
    1ef6:	80 e0       	ldi	r24, 0x00	; 0
    1ef8:	90 e0       	ldi	r25, 0x00	; 0
    1efa:	02 c0       	rjmp	.+4      	; 0x1f00 <__fpcmp_parts_f+0xb6>
    1efc:	8f ef       	ldi	r24, 0xFF	; 255
    1efe:	9f ef       	ldi	r25, 0xFF	; 255
    1f00:	cf 91       	pop	r28
    1f02:	08 95       	ret

00001f04 <main>:

int main(void)
{
    1f04:	cf 93       	push	r28
    1f06:	df 93       	push	r29
    1f08:	cd b7       	in	r28, 0x3d	; 61
    1f0a:	de b7       	in	r29, 0x3e	; 62
    1f0c:	2f 97       	sbiw	r28, 0x0f	; 15
    1f0e:	0f b6       	in	r0, 0x3f	; 63
    1f10:	f8 94       	cli
    1f12:	de bf       	out	0x3e, r29	; 62
    1f14:	0f be       	out	0x3f, r0	; 63
    1f16:	cd bf       	out	0x3d, r28	; 61
   initPort();      // 입출력 포트 초기화
    1f18:	0e 94 58 01 	call	0x2b0	; 0x2b0 <initPort>
   LCD_init();     // LCD 초기화
    1f1c:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <LCD_init>
   initMotor();   // 스텝모터 제어를 위한 타이머/카운터 초기화 
    1f20:	0e 94 61 01 	call	0x2c2	; 0x2c2 <initMotor>

//cds control
   initAdc();		// AD 변환 초기화   
    1f24:	0e 94 33 01 	call	0x266	; 0x266 <initAdc>
   sei();           // INT 인에이블 
    1f28:	78 94       	sei


//화면 초기화
    LCD_cmd(0x01);	 
    1f2a:	81 e0       	ldi	r24, 0x01	; 1
    1f2c:	0e 94 9c 01 	call	0x338	; 0x338 <LCD_cmd>
	ms_delay(50);	 
    1f30:	82 e3       	ldi	r24, 0x32	; 50
    1f32:	90 e0       	ldi	r25, 0x00	; 0
    1f34:	0e 94 5a 05 	call	0xab4	; 0xab4 <ms_delay>

	LCD_Write(0,0, "bar");	
    1f38:	80 e0       	ldi	r24, 0x00	; 0
    1f3a:	60 e0       	ldi	r22, 0x00	; 0
    1f3c:	48 e0       	ldi	r20, 0x08	; 8
    1f3e:	51 e0       	ldi	r21, 0x01	; 1
    1f40:	0e 94 b5 01 	call	0x36a	; 0x36a <LCD_Write>
	ms_delay(20);
    1f44:	84 e1       	ldi	r24, 0x14	; 20
    1f46:	90 e0       	ldi	r25, 0x00	; 0
    1f48:	0e 94 5a 05 	call	0xab4	; 0xab4 <ms_delay>

    can_init(5); 		
    1f4c:	85 e0       	ldi	r24, 0x05	; 5
    1f4e:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <can_init>
	can_init_8Mhz(5);
    1f52:	85 e0       	ldi	r24, 0x05	; 5
    1f54:	0e 94 4b 02 	call	0x496	; 0x496 <can_init_8Mhz>
	can_rx_set(2, 0x02, EXT, 8, 0x00, 0x05  ); 	
    1f58:	82 e0       	ldi	r24, 0x02	; 2
    1f5a:	42 e0       	ldi	r20, 0x02	; 2
    1f5c:	50 e0       	ldi	r21, 0x00	; 0
    1f5e:	60 e0       	ldi	r22, 0x00	; 0
    1f60:	70 e0       	ldi	r23, 0x00	; 0
    1f62:	21 e0       	ldi	r18, 0x01	; 1
    1f64:	08 e0       	ldi	r16, 0x08	; 8
    1f66:	cc 24       	eor	r12, r12
    1f68:	dd 24       	eor	r13, r13
    1f6a:	76 01       	movw	r14, r12
    1f6c:	35 e0       	ldi	r19, 0x05	; 5
    1f6e:	a3 2e       	mov	r10, r19
    1f70:	0e 94 e2 03 	call	0x7c4	; 0x7c4 <can_rx_set>

   int flag=0;
   int check=1;
    1f74:	e1 e0       	ldi	r30, 0x01	; 1
    1f76:	ee 2e       	mov	r14, r30
    1f78:	f1 2c       	mov	r15, r1

    can_init(5); 		
	can_init_8Mhz(5);
	can_rx_set(2, 0x02, EXT, 8, 0x00, 0x05  ); 	

   int flag=0;
    1f7a:	00 e0       	ldi	r16, 0x00	; 0
    1f7c:	10 e0       	ldi	r17, 0x00	; 0
	  rt_OneStep();
	  

	  if((int)msg2.data[4]>=10){
	  unsigned char tempV[4];
 	  sprintf(tempV, "%d", ting-10); 
    1f7e:	fc e0       	ldi	r31, 0x0C	; 12
    1f80:	8f 2e       	mov	r8, r31
    1f82:	91 2c       	mov	r9, r1
    1f84:	8c 0e       	add	r8, r28
    1f86:	9d 1e       	adc	r9, r29
    1f88:	ac e0       	ldi	r26, 0x0C	; 12
    1f8a:	ca 2e       	mov	r12, r26
    1f8c:	a1 e0       	ldi	r26, 0x01	; 1
    1f8e:	da 2e       	mov	r13, r26
	  LCD_Write(5,0,tempV);
	  }
	  unsigned char tempVV[3];
 	  sprintf(tempVV, "%d", cds); 
    1f90:	5e 01       	movw	r10, r28
    1f92:	08 94       	sec
    1f94:	a1 1c       	adc	r10, r1
    1f96:	b1 1c       	adc	r11, r1
	  LCD_Write(8,0,tempVV);

	  unsigned char tempVVV[4];
 	  sprintf(tempVVV, "%d", ADdata); 
    1f98:	b8 e0       	ldi	r27, 0x08	; 8
    1f9a:	6b 2e       	mov	r6, r27
    1f9c:	71 2c       	mov	r7, r1
    1f9e:	6c 0e       	add	r6, r28
    1fa0:	7d 1e       	adc	r7, r29
	  LCD_Write(8,1,tempVVV);


	  unsigned int temp1[2];
	  sprintf(temp1,"%d", warn_stop);
    1fa2:	84 e0       	ldi	r24, 0x04	; 4
    1fa4:	48 2e       	mov	r4, r24
    1fa6:	51 2c       	mov	r5, r1
    1fa8:	4c 0e       	add	r4, r28
    1faa:	5d 1e       	adc	r5, r29
	   	PORTB=0b00000000;//Module 내 LED On
	  }
	  else {
	  	check=1;
	  	LCD_Write(0,1, "            ");	// 초기 글자 출력
	  	PORTB=0b10000000;
    1fac:	20 e8       	ldi	r18, 0x80	; 128
    1fae:	32 2e       	mov	r3, r18
	  	LCD_Write(0,1, "WARNING");	// 초기 글자 출력
	  
	    //////buzzer////////
        int buz = 0;
		DDRE  |= 0x01;
		TCCR0A = 0x03;
    1fb0:	33 e0       	ldi	r19, 0x03	; 3
    1fb2:	23 2e       	mov	r2, r19
   int start = 1;
   int diff = 0;

   while(1)
   {       
      can_rx(2, &msg2);
    1fb4:	82 e0       	ldi	r24, 0x02	; 2
    1fb6:	6b e4       	ldi	r22, 0x4B	; 75
    1fb8:	72 e0       	ldi	r23, 0x02	; 2
    1fba:	0e 94 4a 03 	call	0x694	; 0x694 <can_rx>
	  current_mode = (int)msg2.data[0];
    1fbe:	80 91 52 02 	lds	r24, 0x0252
    1fc2:	80 93 47 02 	sts	0x0247, r24
    1fc6:	10 92 48 02 	sts	0x0248, r1
	  current_speed = (int)msg2.data[2];
    1fca:	80 91 54 02 	lds	r24, 0x0254
    1fce:	80 93 5a 02 	sts	0x025A, r24
    1fd2:	10 92 5b 02 	sts	0x025B, r1
	  ting = (int)msg2.data[4];
    1fd6:	80 91 56 02 	lds	r24, 0x0256
    1fda:	80 93 41 02 	sts	0x0241, r24
    1fde:	10 92 42 02 	sts	0x0242, r1
	  if((int)msg2.data[4]>=10){ting = (int)msg2.data[4];}
      
	  rt_OneStep();
    1fe2:	0e 94 9d 00 	call	0x13a	; 0x13a <rt_OneStep>
	  

	  if((int)msg2.data[4]>=10){
    1fe6:	80 91 56 02 	lds	r24, 0x0256
    1fea:	8a 30       	cpi	r24, 0x0A	; 10
    1fec:	20 f1       	brcs	.+72     	; 0x2036 <main+0x132>
	  unsigned char tempV[4];
 	  sprintf(tempV, "%d", ting-10); 
    1fee:	00 d0       	rcall	.+0      	; 0x1ff0 <main+0xec>
    1ff0:	00 d0       	rcall	.+0      	; 0x1ff2 <main+0xee>
    1ff2:	00 d0       	rcall	.+0      	; 0x1ff4 <main+0xf0>
    1ff4:	ed b7       	in	r30, 0x3d	; 61
    1ff6:	fe b7       	in	r31, 0x3e	; 62
    1ff8:	31 96       	adiw	r30, 0x01	; 1
    1ffa:	ad b7       	in	r26, 0x3d	; 61
    1ffc:	be b7       	in	r27, 0x3e	; 62
    1ffe:	12 96       	adiw	r26, 0x02	; 2
    2000:	9c 92       	st	X, r9
    2002:	8e 92       	st	-X, r8
    2004:	11 97       	sbiw	r26, 0x01	; 1
    2006:	d3 82       	std	Z+3, r13	; 0x03
    2008:	c2 82       	std	Z+2, r12	; 0x02
    200a:	80 91 41 02 	lds	r24, 0x0241
    200e:	90 91 42 02 	lds	r25, 0x0242
    2012:	0a 97       	sbiw	r24, 0x0a	; 10
    2014:	95 83       	std	Z+5, r25	; 0x05
    2016:	84 83       	std	Z+4, r24	; 0x04
    2018:	0e 94 10 11 	call	0x2220	; 0x2220 <sprintf>
	  LCD_Write(5,0,tempV);
    201c:	ed b7       	in	r30, 0x3d	; 61
    201e:	fe b7       	in	r31, 0x3e	; 62
    2020:	36 96       	adiw	r30, 0x06	; 6
    2022:	0f b6       	in	r0, 0x3f	; 63
    2024:	f8 94       	cli
    2026:	fe bf       	out	0x3e, r31	; 62
    2028:	0f be       	out	0x3f, r0	; 63
    202a:	ed bf       	out	0x3d, r30	; 61
    202c:	85 e0       	ldi	r24, 0x05	; 5
    202e:	60 e0       	ldi	r22, 0x00	; 0
    2030:	a4 01       	movw	r20, r8
    2032:	0e 94 b5 01 	call	0x36a	; 0x36a <LCD_Write>
	  }
	  unsigned char tempVV[3];
 	  sprintf(tempVV, "%d", cds); 
    2036:	00 d0       	rcall	.+0      	; 0x2038 <main+0x134>
    2038:	00 d0       	rcall	.+0      	; 0x203a <main+0x136>
    203a:	00 d0       	rcall	.+0      	; 0x203c <main+0x138>
    203c:	ed b7       	in	r30, 0x3d	; 61
    203e:	fe b7       	in	r31, 0x3e	; 62
    2040:	31 96       	adiw	r30, 0x01	; 1
    2042:	ad b7       	in	r26, 0x3d	; 61
    2044:	be b7       	in	r27, 0x3e	; 62
    2046:	12 96       	adiw	r26, 0x02	; 2
    2048:	bc 92       	st	X, r11
    204a:	ae 92       	st	-X, r10
    204c:	11 97       	sbiw	r26, 0x01	; 1
    204e:	d3 82       	std	Z+3, r13	; 0x03
    2050:	c2 82       	std	Z+2, r12	; 0x02
    2052:	80 91 3e 02 	lds	r24, 0x023E
    2056:	90 91 3f 02 	lds	r25, 0x023F
    205a:	95 83       	std	Z+5, r25	; 0x05
    205c:	84 83       	std	Z+4, r24	; 0x04
    205e:	0e 94 10 11 	call	0x2220	; 0x2220 <sprintf>
	  LCD_Write(8,0,tempVV);
    2062:	ed b7       	in	r30, 0x3d	; 61
    2064:	fe b7       	in	r31, 0x3e	; 62
    2066:	36 96       	adiw	r30, 0x06	; 6
    2068:	0f b6       	in	r0, 0x3f	; 63
    206a:	f8 94       	cli
    206c:	fe bf       	out	0x3e, r31	; 62
    206e:	0f be       	out	0x3f, r0	; 63
    2070:	ed bf       	out	0x3d, r30	; 61
    2072:	88 e0       	ldi	r24, 0x08	; 8
    2074:	60 e0       	ldi	r22, 0x00	; 0
    2076:	a5 01       	movw	r20, r10
    2078:	0e 94 b5 01 	call	0x36a	; 0x36a <LCD_Write>

	  unsigned char tempVVV[4];
 	  sprintf(tempVVV, "%d", ADdata); 
    207c:	00 d0       	rcall	.+0      	; 0x207e <main+0x17a>
    207e:	00 d0       	rcall	.+0      	; 0x2080 <main+0x17c>
    2080:	00 d0       	rcall	.+0      	; 0x2082 <main+0x17e>
    2082:	ed b7       	in	r30, 0x3d	; 61
    2084:	fe b7       	in	r31, 0x3e	; 62
    2086:	31 96       	adiw	r30, 0x01	; 1
    2088:	ad b7       	in	r26, 0x3d	; 61
    208a:	be b7       	in	r27, 0x3e	; 62
    208c:	12 96       	adiw	r26, 0x02	; 2
    208e:	7c 92       	st	X, r7
    2090:	6e 92       	st	-X, r6
    2092:	11 97       	sbiw	r26, 0x01	; 1
    2094:	d3 82       	std	Z+3, r13	; 0x03
    2096:	c2 82       	std	Z+2, r12	; 0x02
    2098:	80 91 45 02 	lds	r24, 0x0245
    209c:	90 91 46 02 	lds	r25, 0x0246
    20a0:	95 83       	std	Z+5, r25	; 0x05
    20a2:	84 83       	std	Z+4, r24	; 0x04
    20a4:	0e 94 10 11 	call	0x2220	; 0x2220 <sprintf>
	  LCD_Write(8,1,tempVVV);
    20a8:	ed b7       	in	r30, 0x3d	; 61
    20aa:	fe b7       	in	r31, 0x3e	; 62
    20ac:	36 96       	adiw	r30, 0x06	; 6
    20ae:	0f b6       	in	r0, 0x3f	; 63
    20b0:	f8 94       	cli
    20b2:	fe bf       	out	0x3e, r31	; 62
    20b4:	0f be       	out	0x3f, r0	; 63
    20b6:	ed bf       	out	0x3d, r30	; 61
    20b8:	88 e0       	ldi	r24, 0x08	; 8
    20ba:	61 e0       	ldi	r22, 0x01	; 1
    20bc:	a3 01       	movw	r20, r6
    20be:	0e 94 b5 01 	call	0x36a	; 0x36a <LCD_Write>


	  unsigned int temp1[2];
	  sprintf(temp1,"%d", warn_stop);
    20c2:	00 d0       	rcall	.+0      	; 0x20c4 <main+0x1c0>
    20c4:	00 d0       	rcall	.+0      	; 0x20c6 <main+0x1c2>
    20c6:	00 d0       	rcall	.+0      	; 0x20c8 <main+0x1c4>
    20c8:	ed b7       	in	r30, 0x3d	; 61
    20ca:	fe b7       	in	r31, 0x3e	; 62
    20cc:	31 96       	adiw	r30, 0x01	; 1
    20ce:	ad b7       	in	r26, 0x3d	; 61
    20d0:	be b7       	in	r27, 0x3e	; 62
    20d2:	12 96       	adiw	r26, 0x02	; 2
    20d4:	5c 92       	st	X, r5
    20d6:	4e 92       	st	-X, r4
    20d8:	11 97       	sbiw	r26, 0x01	; 1
    20da:	d3 82       	std	Z+3, r13	; 0x03
    20dc:	c2 82       	std	Z+2, r12	; 0x02
    20de:	80 91 5e 02 	lds	r24, 0x025E
    20e2:	90 91 5f 02 	lds	r25, 0x025F
    20e6:	95 83       	std	Z+5, r25	; 0x05
    20e8:	84 83       	std	Z+4, r24	; 0x04
    20ea:	0e 94 10 11 	call	0x2220	; 0x2220 <sprintf>
	  LCD_Write(11,0,temp1);
    20ee:	ed b7       	in	r30, 0x3d	; 61
    20f0:	fe b7       	in	r31, 0x3e	; 62
    20f2:	36 96       	adiw	r30, 0x06	; 6
    20f4:	0f b6       	in	r0, 0x3f	; 63
    20f6:	f8 94       	cli
    20f8:	fe bf       	out	0x3e, r31	; 62
    20fa:	0f be       	out	0x3f, r0	; 63
    20fc:	ed bf       	out	0x3d, r30	; 61
    20fe:	8b e0       	ldi	r24, 0x0B	; 11
    2100:	60 e0       	ldi	r22, 0x00	; 0
    2102:	a2 01       	movw	r20, r4
    2104:	0e 94 b5 01 	call	0x36a	; 0x36a <LCD_Write>

	  sei();
    2108:	78 94       	sei

	  if (warn_stop ==1 && flag >0){
    210a:	80 91 5e 02 	lds	r24, 0x025E
    210e:	90 91 5f 02 	lds	r25, 0x025F
    2112:	81 30       	cpi	r24, 0x01	; 1
    2114:	91 05       	cpc	r25, r1
    2116:	09 f0       	breq	.+2      	; 0x211a <main+0x216>
    2118:	41 c0       	rjmp	.+130    	; 0x219c <main+0x298>
    211a:	01 15       	cp	r16, r1
    211c:	11 05       	cpc	r17, r1
    211e:	19 f0       	breq	.+6      	; 0x2126 <main+0x222>
	  	flag--;
    2120:	01 50       	subi	r16, 0x01	; 1
    2122:	10 40       	sbci	r17, 0x00	; 0
    2124:	47 cf       	rjmp	.-370    	; 0x1fb4 <main+0xb0>
	  }
	  else if( warn_stop == 1 && flag ==0 && check == 1) {
    2126:	f1 e0       	ldi	r31, 0x01	; 1
    2128:	ef 16       	cp	r14, r31
    212a:	f1 04       	cpc	r15, r1
    212c:	b9 f5       	brne	.+110    	; 0x219c <main+0x298>
	  	check=0;
	  	flag=50;
	  	LCD_Write(0,1, "WARNING");	// 초기 글자 출력
    212e:	80 e0       	ldi	r24, 0x00	; 0
    2130:	61 e0       	ldi	r22, 0x01	; 1
    2132:	4f e0       	ldi	r20, 0x0F	; 15
    2134:	51 e0       	ldi	r21, 0x01	; 1
    2136:	0e 94 b5 01 	call	0x36a	; 0x36a <LCD_Write>
	  
	    //////buzzer////////
        int buz = 0;
		DDRE  |= 0x01;
    213a:	68 9a       	sbi	0x0d, 0	; 13
		TCCR0A = 0x03;
    213c:	24 bc       	out	0x24, r2	; 36
	    TIMSK0 = 0x01;
    213e:	81 e0       	ldi	r24, 0x01	; 1
    2140:	80 93 6e 00 	sts	0x006E, r24
		TCNT0 = f_table[err[buz]];
    2144:	80 91 24 01 	lds	r24, 0x0124
    2148:	90 91 25 01 	lds	r25, 0x0125
    214c:	fc 01       	movw	r30, r24
    214e:	e4 5d       	subi	r30, 0xD4	; 212
    2150:	fe 4f       	sbci	r31, 0xFE	; 254
    2152:	20 81       	ld	r18, Z
    2154:	26 bd       	out	0x26, r18	; 38
			
		tone = err[buz++];
    2156:	90 93 44 02 	sts	0x0244, r25
    215a:	80 93 43 02 	sts	0x0243, r24
    215e:	06 e2       	ldi	r16, 0x26	; 38
    2160:	11 e0       	ldi	r17, 0x01	; 1
		while(tone != EOS) {
    2162:	0c c0       	rjmp	.+24     	; 0x217c <main+0x278>
			ms_delay(10);
    2164:	8a e0       	ldi	r24, 0x0A	; 10
    2166:	90 e0       	ldi	r25, 0x00	; 0
    2168:	0e 94 5a 05 	call	0xab4	; 0xab4 <ms_delay>
			tone = err[buz++];
    216c:	d8 01       	movw	r26, r16
    216e:	8d 91       	ld	r24, X+
    2170:	9d 91       	ld	r25, X+
    2172:	8d 01       	movw	r16, r26
    2174:	90 93 44 02 	sts	0x0244, r25
    2178:	80 93 43 02 	sts	0x0243, r24
		TCCR0A = 0x03;
	    TIMSK0 = 0x01;
		TCNT0 = f_table[err[buz]];
			
		tone = err[buz++];
		while(tone != EOS) {
    217c:	80 91 43 02 	lds	r24, 0x0243
    2180:	90 91 44 02 	lds	r25, 0x0244
    2184:	bf ef       	ldi	r27, 0xFF	; 255
    2186:	8f 3f       	cpi	r24, 0xFF	; 255
    2188:	9b 07       	cpc	r25, r27
    218a:	61 f7       	brne	.-40     	; 0x2164 <main+0x260>
			ms_delay(10);
			tone = err[buz++];
		}
		DDRE = 0xfe;
    218c:	ee ef       	ldi	r30, 0xFE	; 254
    218e:	ed b9       	out	0x0d, r30	; 13
		//////////////////

	   	PORTB=0b00000000;//Module 내 LED On
    2190:	15 b8       	out	0x05, r1	; 5

	  if (warn_stop ==1 && flag >0){
	  	flag--;
	  }
	  else if( warn_stop == 1 && flag ==0 && check == 1) {
	  	check=0;
    2192:	ee 24       	eor	r14, r14
    2194:	ff 24       	eor	r15, r15
	  	flag=50;
    2196:	02 e3       	ldi	r16, 0x32	; 50
    2198:	10 e0       	ldi	r17, 0x00	; 0
	  sei();

	  if (warn_stop ==1 && flag >0){
	  	flag--;
	  }
	  else if( warn_stop == 1 && flag ==0 && check == 1) {
    219a:	0c cf       	rjmp	.-488    	; 0x1fb4 <main+0xb0>

	   	PORTB=0b00000000;//Module 내 LED On
	  }
	  else {
	  	check=1;
	  	LCD_Write(0,1, "            ");	// 초기 글자 출력
    219c:	80 e0       	ldi	r24, 0x00	; 0
    219e:	61 e0       	ldi	r22, 0x01	; 1
    21a0:	47 e1       	ldi	r20, 0x17	; 23
    21a2:	51 e0       	ldi	r21, 0x01	; 1
    21a4:	0e 94 b5 01 	call	0x36a	; 0x36a <LCD_Write>
	  	PORTB=0b10000000;
    21a8:	35 b8       	out	0x05, r3	; 5
		//////////////////

	   	PORTB=0b00000000;//Module 내 LED On
	  }
	  else {
	  	check=1;
    21aa:	81 e0       	ldi	r24, 0x01	; 1
    21ac:	e8 2e       	mov	r14, r24
    21ae:	f1 2c       	mov	r15, r1
    21b0:	01 cf       	rjmp	.-510    	; 0x1fb4 <main+0xb0>

000021b2 <__prologue_saves__>:
    21b2:	2f 92       	push	r2
    21b4:	3f 92       	push	r3
    21b6:	4f 92       	push	r4
    21b8:	5f 92       	push	r5
    21ba:	6f 92       	push	r6
    21bc:	7f 92       	push	r7
    21be:	8f 92       	push	r8
    21c0:	9f 92       	push	r9
    21c2:	af 92       	push	r10
    21c4:	bf 92       	push	r11
    21c6:	cf 92       	push	r12
    21c8:	df 92       	push	r13
    21ca:	ef 92       	push	r14
    21cc:	ff 92       	push	r15
    21ce:	0f 93       	push	r16
    21d0:	1f 93       	push	r17
    21d2:	cf 93       	push	r28
    21d4:	df 93       	push	r29
    21d6:	cd b7       	in	r28, 0x3d	; 61
    21d8:	de b7       	in	r29, 0x3e	; 62
    21da:	ca 1b       	sub	r28, r26
    21dc:	db 0b       	sbc	r29, r27
    21de:	0f b6       	in	r0, 0x3f	; 63
    21e0:	f8 94       	cli
    21e2:	de bf       	out	0x3e, r29	; 62
    21e4:	0f be       	out	0x3f, r0	; 63
    21e6:	cd bf       	out	0x3d, r28	; 61
    21e8:	09 94       	ijmp

000021ea <__epilogue_restores__>:
    21ea:	2a 88       	ldd	r2, Y+18	; 0x12
    21ec:	39 88       	ldd	r3, Y+17	; 0x11
    21ee:	48 88       	ldd	r4, Y+16	; 0x10
    21f0:	5f 84       	ldd	r5, Y+15	; 0x0f
    21f2:	6e 84       	ldd	r6, Y+14	; 0x0e
    21f4:	7d 84       	ldd	r7, Y+13	; 0x0d
    21f6:	8c 84       	ldd	r8, Y+12	; 0x0c
    21f8:	9b 84       	ldd	r9, Y+11	; 0x0b
    21fa:	aa 84       	ldd	r10, Y+10	; 0x0a
    21fc:	b9 84       	ldd	r11, Y+9	; 0x09
    21fe:	c8 84       	ldd	r12, Y+8	; 0x08
    2200:	df 80       	ldd	r13, Y+7	; 0x07
    2202:	ee 80       	ldd	r14, Y+6	; 0x06
    2204:	fd 80       	ldd	r15, Y+5	; 0x05
    2206:	0c 81       	ldd	r16, Y+4	; 0x04
    2208:	1b 81       	ldd	r17, Y+3	; 0x03
    220a:	aa 81       	ldd	r26, Y+2	; 0x02
    220c:	b9 81       	ldd	r27, Y+1	; 0x01
    220e:	ce 0f       	add	r28, r30
    2210:	d1 1d       	adc	r29, r1
    2212:	0f b6       	in	r0, 0x3f	; 63
    2214:	f8 94       	cli
    2216:	de bf       	out	0x3e, r29	; 62
    2218:	0f be       	out	0x3f, r0	; 63
    221a:	cd bf       	out	0x3d, r28	; 61
    221c:	ed 01       	movw	r28, r26
    221e:	08 95       	ret

00002220 <sprintf>:
    2220:	0f 93       	push	r16
    2222:	1f 93       	push	r17
    2224:	cf 93       	push	r28
    2226:	df 93       	push	r29
    2228:	cd b7       	in	r28, 0x3d	; 61
    222a:	de b7       	in	r29, 0x3e	; 62
    222c:	2e 97       	sbiw	r28, 0x0e	; 14
    222e:	0f b6       	in	r0, 0x3f	; 63
    2230:	f8 94       	cli
    2232:	de bf       	out	0x3e, r29	; 62
    2234:	0f be       	out	0x3f, r0	; 63
    2236:	cd bf       	out	0x3d, r28	; 61
    2238:	0d 89       	ldd	r16, Y+21	; 0x15
    223a:	1e 89       	ldd	r17, Y+22	; 0x16
    223c:	86 e0       	ldi	r24, 0x06	; 6
    223e:	8c 83       	std	Y+4, r24	; 0x04
    2240:	1a 83       	std	Y+2, r17	; 0x02
    2242:	09 83       	std	Y+1, r16	; 0x01
    2244:	8f ef       	ldi	r24, 0xFF	; 255
    2246:	9f e7       	ldi	r25, 0x7F	; 127
    2248:	9e 83       	std	Y+6, r25	; 0x06
    224a:	8d 83       	std	Y+5, r24	; 0x05
    224c:	ae 01       	movw	r20, r28
    224e:	47 5e       	subi	r20, 0xE7	; 231
    2250:	5f 4f       	sbci	r21, 0xFF	; 255
    2252:	ce 01       	movw	r24, r28
    2254:	01 96       	adiw	r24, 0x01	; 1
    2256:	6f 89       	ldd	r22, Y+23	; 0x17
    2258:	78 8d       	ldd	r23, Y+24	; 0x18
    225a:	0e 94 3f 11 	call	0x227e	; 0x227e <vfprintf>
    225e:	ef 81       	ldd	r30, Y+7	; 0x07
    2260:	f8 85       	ldd	r31, Y+8	; 0x08
    2262:	e0 0f       	add	r30, r16
    2264:	f1 1f       	adc	r31, r17
    2266:	10 82       	st	Z, r1
    2268:	2e 96       	adiw	r28, 0x0e	; 14
    226a:	0f b6       	in	r0, 0x3f	; 63
    226c:	f8 94       	cli
    226e:	de bf       	out	0x3e, r29	; 62
    2270:	0f be       	out	0x3f, r0	; 63
    2272:	cd bf       	out	0x3d, r28	; 61
    2274:	df 91       	pop	r29
    2276:	cf 91       	pop	r28
    2278:	1f 91       	pop	r17
    227a:	0f 91       	pop	r16
    227c:	08 95       	ret

0000227e <vfprintf>:
    227e:	2f 92       	push	r2
    2280:	3f 92       	push	r3
    2282:	4f 92       	push	r4
    2284:	5f 92       	push	r5
    2286:	6f 92       	push	r6
    2288:	7f 92       	push	r7
    228a:	8f 92       	push	r8
    228c:	9f 92       	push	r9
    228e:	af 92       	push	r10
    2290:	bf 92       	push	r11
    2292:	cf 92       	push	r12
    2294:	df 92       	push	r13
    2296:	ef 92       	push	r14
    2298:	ff 92       	push	r15
    229a:	0f 93       	push	r16
    229c:	1f 93       	push	r17
    229e:	cf 93       	push	r28
    22a0:	df 93       	push	r29
    22a2:	cd b7       	in	r28, 0x3d	; 61
    22a4:	de b7       	in	r29, 0x3e	; 62
    22a6:	2d 97       	sbiw	r28, 0x0d	; 13
    22a8:	0f b6       	in	r0, 0x3f	; 63
    22aa:	f8 94       	cli
    22ac:	de bf       	out	0x3e, r29	; 62
    22ae:	0f be       	out	0x3f, r0	; 63
    22b0:	cd bf       	out	0x3d, r28	; 61
    22b2:	3c 01       	movw	r6, r24
    22b4:	7d 87       	std	Y+13, r23	; 0x0d
    22b6:	6c 87       	std	Y+12, r22	; 0x0c
    22b8:	5a 01       	movw	r10, r20
    22ba:	fc 01       	movw	r30, r24
    22bc:	17 82       	std	Z+7, r1	; 0x07
    22be:	16 82       	std	Z+6, r1	; 0x06
    22c0:	83 81       	ldd	r24, Z+3	; 0x03
    22c2:	81 ff       	sbrs	r24, 1
    22c4:	c8 c1       	rjmp	.+912    	; 0x2656 <vfprintf+0x3d8>
    22c6:	2e 01       	movw	r4, r28
    22c8:	08 94       	sec
    22ca:	41 1c       	adc	r4, r1
    22cc:	51 1c       	adc	r5, r1
    22ce:	f3 01       	movw	r30, r6
    22d0:	93 81       	ldd	r25, Z+3	; 0x03
    22d2:	ec 85       	ldd	r30, Y+12	; 0x0c
    22d4:	fd 85       	ldd	r31, Y+13	; 0x0d
    22d6:	93 fd       	sbrc	r25, 3
    22d8:	85 91       	lpm	r24, Z+
    22da:	93 ff       	sbrs	r25, 3
    22dc:	81 91       	ld	r24, Z+
    22de:	fd 87       	std	Y+13, r31	; 0x0d
    22e0:	ec 87       	std	Y+12, r30	; 0x0c
    22e2:	88 23       	and	r24, r24
    22e4:	09 f4       	brne	.+2      	; 0x22e8 <vfprintf+0x6a>
    22e6:	b3 c1       	rjmp	.+870    	; 0x264e <vfprintf+0x3d0>
    22e8:	85 32       	cpi	r24, 0x25	; 37
    22ea:	41 f4       	brne	.+16     	; 0x22fc <vfprintf+0x7e>
    22ec:	93 fd       	sbrc	r25, 3
    22ee:	85 91       	lpm	r24, Z+
    22f0:	93 ff       	sbrs	r25, 3
    22f2:	81 91       	ld	r24, Z+
    22f4:	fd 87       	std	Y+13, r31	; 0x0d
    22f6:	ec 87       	std	Y+12, r30	; 0x0c
    22f8:	85 32       	cpi	r24, 0x25	; 37
    22fa:	29 f4       	brne	.+10     	; 0x2306 <vfprintf+0x88>
    22fc:	90 e0       	ldi	r25, 0x00	; 0
    22fe:	b3 01       	movw	r22, r6
    2300:	0e 94 5c 13 	call	0x26b8	; 0x26b8 <fputc>
    2304:	e4 cf       	rjmp	.-56     	; 0x22ce <vfprintf+0x50>
    2306:	ff 24       	eor	r15, r15
    2308:	ee 24       	eor	r14, r14
    230a:	10 e0       	ldi	r17, 0x00	; 0
    230c:	10 32       	cpi	r17, 0x20	; 32
    230e:	b0 f4       	brcc	.+44     	; 0x233c <vfprintf+0xbe>
    2310:	8b 32       	cpi	r24, 0x2B	; 43
    2312:	69 f0       	breq	.+26     	; 0x232e <vfprintf+0xb0>
    2314:	8c 32       	cpi	r24, 0x2C	; 44
    2316:	28 f4       	brcc	.+10     	; 0x2322 <vfprintf+0xa4>
    2318:	80 32       	cpi	r24, 0x20	; 32
    231a:	51 f0       	breq	.+20     	; 0x2330 <vfprintf+0xb2>
    231c:	83 32       	cpi	r24, 0x23	; 35
    231e:	71 f4       	brne	.+28     	; 0x233c <vfprintf+0xbe>
    2320:	0b c0       	rjmp	.+22     	; 0x2338 <vfprintf+0xba>
    2322:	8d 32       	cpi	r24, 0x2D	; 45
    2324:	39 f0       	breq	.+14     	; 0x2334 <vfprintf+0xb6>
    2326:	80 33       	cpi	r24, 0x30	; 48
    2328:	49 f4       	brne	.+18     	; 0x233c <vfprintf+0xbe>
    232a:	11 60       	ori	r17, 0x01	; 1
    232c:	2c c0       	rjmp	.+88     	; 0x2386 <vfprintf+0x108>
    232e:	12 60       	ori	r17, 0x02	; 2
    2330:	14 60       	ori	r17, 0x04	; 4
    2332:	29 c0       	rjmp	.+82     	; 0x2386 <vfprintf+0x108>
    2334:	18 60       	ori	r17, 0x08	; 8
    2336:	27 c0       	rjmp	.+78     	; 0x2386 <vfprintf+0x108>
    2338:	10 61       	ori	r17, 0x10	; 16
    233a:	25 c0       	rjmp	.+74     	; 0x2386 <vfprintf+0x108>
    233c:	17 fd       	sbrc	r17, 7
    233e:	2e c0       	rjmp	.+92     	; 0x239c <vfprintf+0x11e>
    2340:	28 2f       	mov	r18, r24
    2342:	20 53       	subi	r18, 0x30	; 48
    2344:	2a 30       	cpi	r18, 0x0A	; 10
    2346:	98 f4       	brcc	.+38     	; 0x236e <vfprintf+0xf0>
    2348:	16 ff       	sbrs	r17, 6
    234a:	08 c0       	rjmp	.+16     	; 0x235c <vfprintf+0xde>
    234c:	8f 2d       	mov	r24, r15
    234e:	88 0f       	add	r24, r24
    2350:	f8 2e       	mov	r15, r24
    2352:	ff 0c       	add	r15, r15
    2354:	ff 0c       	add	r15, r15
    2356:	f8 0e       	add	r15, r24
    2358:	f2 0e       	add	r15, r18
    235a:	15 c0       	rjmp	.+42     	; 0x2386 <vfprintf+0x108>
    235c:	8e 2d       	mov	r24, r14
    235e:	88 0f       	add	r24, r24
    2360:	e8 2e       	mov	r14, r24
    2362:	ee 0c       	add	r14, r14
    2364:	ee 0c       	add	r14, r14
    2366:	e8 0e       	add	r14, r24
    2368:	e2 0e       	add	r14, r18
    236a:	10 62       	ori	r17, 0x20	; 32
    236c:	0c c0       	rjmp	.+24     	; 0x2386 <vfprintf+0x108>
    236e:	8e 32       	cpi	r24, 0x2E	; 46
    2370:	21 f4       	brne	.+8      	; 0x237a <vfprintf+0xfc>
    2372:	16 fd       	sbrc	r17, 6
    2374:	6c c1       	rjmp	.+728    	; 0x264e <vfprintf+0x3d0>
    2376:	10 64       	ori	r17, 0x40	; 64
    2378:	06 c0       	rjmp	.+12     	; 0x2386 <vfprintf+0x108>
    237a:	8c 36       	cpi	r24, 0x6C	; 108
    237c:	11 f4       	brne	.+4      	; 0x2382 <vfprintf+0x104>
    237e:	10 68       	ori	r17, 0x80	; 128
    2380:	02 c0       	rjmp	.+4      	; 0x2386 <vfprintf+0x108>
    2382:	88 36       	cpi	r24, 0x68	; 104
    2384:	59 f4       	brne	.+22     	; 0x239c <vfprintf+0x11e>
    2386:	ec 85       	ldd	r30, Y+12	; 0x0c
    2388:	fd 85       	ldd	r31, Y+13	; 0x0d
    238a:	93 fd       	sbrc	r25, 3
    238c:	85 91       	lpm	r24, Z+
    238e:	93 ff       	sbrs	r25, 3
    2390:	81 91       	ld	r24, Z+
    2392:	fd 87       	std	Y+13, r31	; 0x0d
    2394:	ec 87       	std	Y+12, r30	; 0x0c
    2396:	88 23       	and	r24, r24
    2398:	09 f0       	breq	.+2      	; 0x239c <vfprintf+0x11e>
    239a:	b8 cf       	rjmp	.-144    	; 0x230c <vfprintf+0x8e>
    239c:	98 2f       	mov	r25, r24
    239e:	95 54       	subi	r25, 0x45	; 69
    23a0:	93 30       	cpi	r25, 0x03	; 3
    23a2:	18 f0       	brcs	.+6      	; 0x23aa <vfprintf+0x12c>
    23a4:	90 52       	subi	r25, 0x20	; 32
    23a6:	93 30       	cpi	r25, 0x03	; 3
    23a8:	38 f4       	brcc	.+14     	; 0x23b8 <vfprintf+0x13a>
    23aa:	24 e0       	ldi	r18, 0x04	; 4
    23ac:	30 e0       	ldi	r19, 0x00	; 0
    23ae:	a2 0e       	add	r10, r18
    23b0:	b3 1e       	adc	r11, r19
    23b2:	3f e3       	ldi	r19, 0x3F	; 63
    23b4:	39 83       	std	Y+1, r19	; 0x01
    23b6:	0f c0       	rjmp	.+30     	; 0x23d6 <vfprintf+0x158>
    23b8:	83 36       	cpi	r24, 0x63	; 99
    23ba:	31 f0       	breq	.+12     	; 0x23c8 <vfprintf+0x14a>
    23bc:	83 37       	cpi	r24, 0x73	; 115
    23be:	81 f0       	breq	.+32     	; 0x23e0 <vfprintf+0x162>
    23c0:	83 35       	cpi	r24, 0x53	; 83
    23c2:	09 f0       	breq	.+2      	; 0x23c6 <vfprintf+0x148>
    23c4:	5a c0       	rjmp	.+180    	; 0x247a <vfprintf+0x1fc>
    23c6:	22 c0       	rjmp	.+68     	; 0x240c <vfprintf+0x18e>
    23c8:	f5 01       	movw	r30, r10
    23ca:	80 81       	ld	r24, Z
    23cc:	89 83       	std	Y+1, r24	; 0x01
    23ce:	22 e0       	ldi	r18, 0x02	; 2
    23d0:	30 e0       	ldi	r19, 0x00	; 0
    23d2:	a2 0e       	add	r10, r18
    23d4:	b3 1e       	adc	r11, r19
    23d6:	21 e0       	ldi	r18, 0x01	; 1
    23d8:	c2 2e       	mov	r12, r18
    23da:	d1 2c       	mov	r13, r1
    23dc:	42 01       	movw	r8, r4
    23de:	14 c0       	rjmp	.+40     	; 0x2408 <vfprintf+0x18a>
    23e0:	92 e0       	ldi	r25, 0x02	; 2
    23e2:	29 2e       	mov	r2, r25
    23e4:	31 2c       	mov	r3, r1
    23e6:	2a 0c       	add	r2, r10
    23e8:	3b 1c       	adc	r3, r11
    23ea:	f5 01       	movw	r30, r10
    23ec:	80 80       	ld	r8, Z
    23ee:	91 80       	ldd	r9, Z+1	; 0x01
    23f0:	16 ff       	sbrs	r17, 6
    23f2:	03 c0       	rjmp	.+6      	; 0x23fa <vfprintf+0x17c>
    23f4:	6f 2d       	mov	r22, r15
    23f6:	70 e0       	ldi	r23, 0x00	; 0
    23f8:	02 c0       	rjmp	.+4      	; 0x23fe <vfprintf+0x180>
    23fa:	6f ef       	ldi	r22, 0xFF	; 255
    23fc:	7f ef       	ldi	r23, 0xFF	; 255
    23fe:	c4 01       	movw	r24, r8
    2400:	0e 94 51 13 	call	0x26a2	; 0x26a2 <strnlen>
    2404:	6c 01       	movw	r12, r24
    2406:	51 01       	movw	r10, r2
    2408:	1f 77       	andi	r17, 0x7F	; 127
    240a:	15 c0       	rjmp	.+42     	; 0x2436 <vfprintf+0x1b8>
    240c:	82 e0       	ldi	r24, 0x02	; 2
    240e:	28 2e       	mov	r2, r24
    2410:	31 2c       	mov	r3, r1
    2412:	2a 0c       	add	r2, r10
    2414:	3b 1c       	adc	r3, r11
    2416:	f5 01       	movw	r30, r10
    2418:	80 80       	ld	r8, Z
    241a:	91 80       	ldd	r9, Z+1	; 0x01
    241c:	16 ff       	sbrs	r17, 6
    241e:	03 c0       	rjmp	.+6      	; 0x2426 <vfprintf+0x1a8>
    2420:	6f 2d       	mov	r22, r15
    2422:	70 e0       	ldi	r23, 0x00	; 0
    2424:	02 c0       	rjmp	.+4      	; 0x242a <vfprintf+0x1ac>
    2426:	6f ef       	ldi	r22, 0xFF	; 255
    2428:	7f ef       	ldi	r23, 0xFF	; 255
    242a:	c4 01       	movw	r24, r8
    242c:	0e 94 46 13 	call	0x268c	; 0x268c <strnlen_P>
    2430:	6c 01       	movw	r12, r24
    2432:	10 68       	ori	r17, 0x80	; 128
    2434:	51 01       	movw	r10, r2
    2436:	13 fd       	sbrc	r17, 3
    2438:	1c c0       	rjmp	.+56     	; 0x2472 <vfprintf+0x1f4>
    243a:	06 c0       	rjmp	.+12     	; 0x2448 <vfprintf+0x1ca>
    243c:	80 e2       	ldi	r24, 0x20	; 32
    243e:	90 e0       	ldi	r25, 0x00	; 0
    2440:	b3 01       	movw	r22, r6
    2442:	0e 94 5c 13 	call	0x26b8	; 0x26b8 <fputc>
    2446:	ea 94       	dec	r14
    2448:	8e 2d       	mov	r24, r14
    244a:	90 e0       	ldi	r25, 0x00	; 0
    244c:	c8 16       	cp	r12, r24
    244e:	d9 06       	cpc	r13, r25
    2450:	a8 f3       	brcs	.-22     	; 0x243c <vfprintf+0x1be>
    2452:	0f c0       	rjmp	.+30     	; 0x2472 <vfprintf+0x1f4>
    2454:	f4 01       	movw	r30, r8
    2456:	17 fd       	sbrc	r17, 7
    2458:	85 91       	lpm	r24, Z+
    245a:	17 ff       	sbrs	r17, 7
    245c:	81 91       	ld	r24, Z+
    245e:	4f 01       	movw	r8, r30
    2460:	90 e0       	ldi	r25, 0x00	; 0
    2462:	b3 01       	movw	r22, r6
    2464:	0e 94 5c 13 	call	0x26b8	; 0x26b8 <fputc>
    2468:	e1 10       	cpse	r14, r1
    246a:	ea 94       	dec	r14
    246c:	08 94       	sec
    246e:	c1 08       	sbc	r12, r1
    2470:	d1 08       	sbc	r13, r1
    2472:	c1 14       	cp	r12, r1
    2474:	d1 04       	cpc	r13, r1
    2476:	71 f7       	brne	.-36     	; 0x2454 <vfprintf+0x1d6>
    2478:	e7 c0       	rjmp	.+462    	; 0x2648 <vfprintf+0x3ca>
    247a:	84 36       	cpi	r24, 0x64	; 100
    247c:	11 f0       	breq	.+4      	; 0x2482 <vfprintf+0x204>
    247e:	89 36       	cpi	r24, 0x69	; 105
    2480:	51 f5       	brne	.+84     	; 0x24d6 <vfprintf+0x258>
    2482:	f5 01       	movw	r30, r10
    2484:	17 ff       	sbrs	r17, 7
    2486:	07 c0       	rjmp	.+14     	; 0x2496 <vfprintf+0x218>
    2488:	80 81       	ld	r24, Z
    248a:	91 81       	ldd	r25, Z+1	; 0x01
    248c:	a2 81       	ldd	r26, Z+2	; 0x02
    248e:	b3 81       	ldd	r27, Z+3	; 0x03
    2490:	24 e0       	ldi	r18, 0x04	; 4
    2492:	30 e0       	ldi	r19, 0x00	; 0
    2494:	08 c0       	rjmp	.+16     	; 0x24a6 <vfprintf+0x228>
    2496:	80 81       	ld	r24, Z
    2498:	91 81       	ldd	r25, Z+1	; 0x01
    249a:	aa 27       	eor	r26, r26
    249c:	97 fd       	sbrc	r25, 7
    249e:	a0 95       	com	r26
    24a0:	ba 2f       	mov	r27, r26
    24a2:	22 e0       	ldi	r18, 0x02	; 2
    24a4:	30 e0       	ldi	r19, 0x00	; 0
    24a6:	a2 0e       	add	r10, r18
    24a8:	b3 1e       	adc	r11, r19
    24aa:	01 2f       	mov	r16, r17
    24ac:	0f 76       	andi	r16, 0x6F	; 111
    24ae:	b7 ff       	sbrs	r27, 7
    24b0:	08 c0       	rjmp	.+16     	; 0x24c2 <vfprintf+0x244>
    24b2:	b0 95       	com	r27
    24b4:	a0 95       	com	r26
    24b6:	90 95       	com	r25
    24b8:	81 95       	neg	r24
    24ba:	9f 4f       	sbci	r25, 0xFF	; 255
    24bc:	af 4f       	sbci	r26, 0xFF	; 255
    24be:	bf 4f       	sbci	r27, 0xFF	; 255
    24c0:	00 68       	ori	r16, 0x80	; 128
    24c2:	bc 01       	movw	r22, r24
    24c4:	cd 01       	movw	r24, r26
    24c6:	a2 01       	movw	r20, r4
    24c8:	2a e0       	ldi	r18, 0x0A	; 10
    24ca:	30 e0       	ldi	r19, 0x00	; 0
    24cc:	0e 94 88 13 	call	0x2710	; 0x2710 <__ultoa_invert>
    24d0:	d8 2e       	mov	r13, r24
    24d2:	d4 18       	sub	r13, r4
    24d4:	3f c0       	rjmp	.+126    	; 0x2554 <vfprintf+0x2d6>
    24d6:	85 37       	cpi	r24, 0x75	; 117
    24d8:	21 f4       	brne	.+8      	; 0x24e2 <vfprintf+0x264>
    24da:	1f 7e       	andi	r17, 0xEF	; 239
    24dc:	2a e0       	ldi	r18, 0x0A	; 10
    24de:	30 e0       	ldi	r19, 0x00	; 0
    24e0:	20 c0       	rjmp	.+64     	; 0x2522 <vfprintf+0x2a4>
    24e2:	19 7f       	andi	r17, 0xF9	; 249
    24e4:	8f 36       	cpi	r24, 0x6F	; 111
    24e6:	a9 f0       	breq	.+42     	; 0x2512 <vfprintf+0x294>
    24e8:	80 37       	cpi	r24, 0x70	; 112
    24ea:	20 f4       	brcc	.+8      	; 0x24f4 <vfprintf+0x276>
    24ec:	88 35       	cpi	r24, 0x58	; 88
    24ee:	09 f0       	breq	.+2      	; 0x24f2 <vfprintf+0x274>
    24f0:	ae c0       	rjmp	.+348    	; 0x264e <vfprintf+0x3d0>
    24f2:	0b c0       	rjmp	.+22     	; 0x250a <vfprintf+0x28c>
    24f4:	80 37       	cpi	r24, 0x70	; 112
    24f6:	21 f0       	breq	.+8      	; 0x2500 <vfprintf+0x282>
    24f8:	88 37       	cpi	r24, 0x78	; 120
    24fa:	09 f0       	breq	.+2      	; 0x24fe <vfprintf+0x280>
    24fc:	a8 c0       	rjmp	.+336    	; 0x264e <vfprintf+0x3d0>
    24fe:	01 c0       	rjmp	.+2      	; 0x2502 <vfprintf+0x284>
    2500:	10 61       	ori	r17, 0x10	; 16
    2502:	14 ff       	sbrs	r17, 4
    2504:	09 c0       	rjmp	.+18     	; 0x2518 <vfprintf+0x29a>
    2506:	14 60       	ori	r17, 0x04	; 4
    2508:	07 c0       	rjmp	.+14     	; 0x2518 <vfprintf+0x29a>
    250a:	14 ff       	sbrs	r17, 4
    250c:	08 c0       	rjmp	.+16     	; 0x251e <vfprintf+0x2a0>
    250e:	16 60       	ori	r17, 0x06	; 6
    2510:	06 c0       	rjmp	.+12     	; 0x251e <vfprintf+0x2a0>
    2512:	28 e0       	ldi	r18, 0x08	; 8
    2514:	30 e0       	ldi	r19, 0x00	; 0
    2516:	05 c0       	rjmp	.+10     	; 0x2522 <vfprintf+0x2a4>
    2518:	20 e1       	ldi	r18, 0x10	; 16
    251a:	30 e0       	ldi	r19, 0x00	; 0
    251c:	02 c0       	rjmp	.+4      	; 0x2522 <vfprintf+0x2a4>
    251e:	20 e1       	ldi	r18, 0x10	; 16
    2520:	32 e0       	ldi	r19, 0x02	; 2
    2522:	f5 01       	movw	r30, r10
    2524:	17 ff       	sbrs	r17, 7
    2526:	07 c0       	rjmp	.+14     	; 0x2536 <vfprintf+0x2b8>
    2528:	60 81       	ld	r22, Z
    252a:	71 81       	ldd	r23, Z+1	; 0x01
    252c:	82 81       	ldd	r24, Z+2	; 0x02
    252e:	93 81       	ldd	r25, Z+3	; 0x03
    2530:	44 e0       	ldi	r20, 0x04	; 4
    2532:	50 e0       	ldi	r21, 0x00	; 0
    2534:	06 c0       	rjmp	.+12     	; 0x2542 <vfprintf+0x2c4>
    2536:	60 81       	ld	r22, Z
    2538:	71 81       	ldd	r23, Z+1	; 0x01
    253a:	80 e0       	ldi	r24, 0x00	; 0
    253c:	90 e0       	ldi	r25, 0x00	; 0
    253e:	42 e0       	ldi	r20, 0x02	; 2
    2540:	50 e0       	ldi	r21, 0x00	; 0
    2542:	a4 0e       	add	r10, r20
    2544:	b5 1e       	adc	r11, r21
    2546:	a2 01       	movw	r20, r4
    2548:	0e 94 88 13 	call	0x2710	; 0x2710 <__ultoa_invert>
    254c:	d8 2e       	mov	r13, r24
    254e:	d4 18       	sub	r13, r4
    2550:	01 2f       	mov	r16, r17
    2552:	0f 77       	andi	r16, 0x7F	; 127
    2554:	06 ff       	sbrs	r16, 6
    2556:	09 c0       	rjmp	.+18     	; 0x256a <vfprintf+0x2ec>
    2558:	0e 7f       	andi	r16, 0xFE	; 254
    255a:	df 14       	cp	r13, r15
    255c:	30 f4       	brcc	.+12     	; 0x256a <vfprintf+0x2ec>
    255e:	04 ff       	sbrs	r16, 4
    2560:	06 c0       	rjmp	.+12     	; 0x256e <vfprintf+0x2f0>
    2562:	02 fd       	sbrc	r16, 2
    2564:	04 c0       	rjmp	.+8      	; 0x256e <vfprintf+0x2f0>
    2566:	0f 7e       	andi	r16, 0xEF	; 239
    2568:	02 c0       	rjmp	.+4      	; 0x256e <vfprintf+0x2f0>
    256a:	1d 2d       	mov	r17, r13
    256c:	01 c0       	rjmp	.+2      	; 0x2570 <vfprintf+0x2f2>
    256e:	1f 2d       	mov	r17, r15
    2570:	80 2f       	mov	r24, r16
    2572:	90 e0       	ldi	r25, 0x00	; 0
    2574:	04 ff       	sbrs	r16, 4
    2576:	0c c0       	rjmp	.+24     	; 0x2590 <vfprintf+0x312>
    2578:	fe 01       	movw	r30, r28
    257a:	ed 0d       	add	r30, r13
    257c:	f1 1d       	adc	r31, r1
    257e:	20 81       	ld	r18, Z
    2580:	20 33       	cpi	r18, 0x30	; 48
    2582:	11 f4       	brne	.+4      	; 0x2588 <vfprintf+0x30a>
    2584:	09 7e       	andi	r16, 0xE9	; 233
    2586:	09 c0       	rjmp	.+18     	; 0x259a <vfprintf+0x31c>
    2588:	02 ff       	sbrs	r16, 2
    258a:	06 c0       	rjmp	.+12     	; 0x2598 <vfprintf+0x31a>
    258c:	1e 5f       	subi	r17, 0xFE	; 254
    258e:	05 c0       	rjmp	.+10     	; 0x259a <vfprintf+0x31c>
    2590:	86 78       	andi	r24, 0x86	; 134
    2592:	90 70       	andi	r25, 0x00	; 0
    2594:	00 97       	sbiw	r24, 0x00	; 0
    2596:	09 f0       	breq	.+2      	; 0x259a <vfprintf+0x31c>
    2598:	1f 5f       	subi	r17, 0xFF	; 255
    259a:	80 2e       	mov	r8, r16
    259c:	99 24       	eor	r9, r9
    259e:	03 fd       	sbrc	r16, 3
    25a0:	12 c0       	rjmp	.+36     	; 0x25c6 <vfprintf+0x348>
    25a2:	00 ff       	sbrs	r16, 0
    25a4:	0d c0       	rjmp	.+26     	; 0x25c0 <vfprintf+0x342>
    25a6:	fd 2c       	mov	r15, r13
    25a8:	1e 15       	cp	r17, r14
    25aa:	50 f4       	brcc	.+20     	; 0x25c0 <vfprintf+0x342>
    25ac:	fe 0c       	add	r15, r14
    25ae:	f1 1a       	sub	r15, r17
    25b0:	1e 2d       	mov	r17, r14
    25b2:	06 c0       	rjmp	.+12     	; 0x25c0 <vfprintf+0x342>
    25b4:	80 e2       	ldi	r24, 0x20	; 32
    25b6:	90 e0       	ldi	r25, 0x00	; 0
    25b8:	b3 01       	movw	r22, r6
    25ba:	0e 94 5c 13 	call	0x26b8	; 0x26b8 <fputc>
    25be:	1f 5f       	subi	r17, 0xFF	; 255
    25c0:	1e 15       	cp	r17, r14
    25c2:	c0 f3       	brcs	.-16     	; 0x25b4 <vfprintf+0x336>
    25c4:	04 c0       	rjmp	.+8      	; 0x25ce <vfprintf+0x350>
    25c6:	1e 15       	cp	r17, r14
    25c8:	10 f4       	brcc	.+4      	; 0x25ce <vfprintf+0x350>
    25ca:	e1 1a       	sub	r14, r17
    25cc:	01 c0       	rjmp	.+2      	; 0x25d0 <vfprintf+0x352>
    25ce:	ee 24       	eor	r14, r14
    25d0:	84 fe       	sbrs	r8, 4
    25d2:	0f c0       	rjmp	.+30     	; 0x25f2 <vfprintf+0x374>
    25d4:	80 e3       	ldi	r24, 0x30	; 48
    25d6:	90 e0       	ldi	r25, 0x00	; 0
    25d8:	b3 01       	movw	r22, r6
    25da:	0e 94 5c 13 	call	0x26b8	; 0x26b8 <fputc>
    25de:	82 fe       	sbrs	r8, 2
    25e0:	1f c0       	rjmp	.+62     	; 0x2620 <vfprintf+0x3a2>
    25e2:	81 fe       	sbrs	r8, 1
    25e4:	03 c0       	rjmp	.+6      	; 0x25ec <vfprintf+0x36e>
    25e6:	88 e5       	ldi	r24, 0x58	; 88
    25e8:	90 e0       	ldi	r25, 0x00	; 0
    25ea:	10 c0       	rjmp	.+32     	; 0x260c <vfprintf+0x38e>
    25ec:	88 e7       	ldi	r24, 0x78	; 120
    25ee:	90 e0       	ldi	r25, 0x00	; 0
    25f0:	0d c0       	rjmp	.+26     	; 0x260c <vfprintf+0x38e>
    25f2:	c4 01       	movw	r24, r8
    25f4:	86 78       	andi	r24, 0x86	; 134
    25f6:	90 70       	andi	r25, 0x00	; 0
    25f8:	00 97       	sbiw	r24, 0x00	; 0
    25fa:	91 f0       	breq	.+36     	; 0x2620 <vfprintf+0x3a2>
    25fc:	81 fc       	sbrc	r8, 1
    25fe:	02 c0       	rjmp	.+4      	; 0x2604 <vfprintf+0x386>
    2600:	80 e2       	ldi	r24, 0x20	; 32
    2602:	01 c0       	rjmp	.+2      	; 0x2606 <vfprintf+0x388>
    2604:	8b e2       	ldi	r24, 0x2B	; 43
    2606:	07 fd       	sbrc	r16, 7
    2608:	8d e2       	ldi	r24, 0x2D	; 45
    260a:	90 e0       	ldi	r25, 0x00	; 0
    260c:	b3 01       	movw	r22, r6
    260e:	0e 94 5c 13 	call	0x26b8	; 0x26b8 <fputc>
    2612:	06 c0       	rjmp	.+12     	; 0x2620 <vfprintf+0x3a2>
    2614:	80 e3       	ldi	r24, 0x30	; 48
    2616:	90 e0       	ldi	r25, 0x00	; 0
    2618:	b3 01       	movw	r22, r6
    261a:	0e 94 5c 13 	call	0x26b8	; 0x26b8 <fputc>
    261e:	fa 94       	dec	r15
    2620:	df 14       	cp	r13, r15
    2622:	c0 f3       	brcs	.-16     	; 0x2614 <vfprintf+0x396>
    2624:	da 94       	dec	r13
    2626:	f2 01       	movw	r30, r4
    2628:	ed 0d       	add	r30, r13
    262a:	f1 1d       	adc	r31, r1
    262c:	80 81       	ld	r24, Z
    262e:	90 e0       	ldi	r25, 0x00	; 0
    2630:	b3 01       	movw	r22, r6
    2632:	0e 94 5c 13 	call	0x26b8	; 0x26b8 <fputc>
    2636:	dd 20       	and	r13, r13
    2638:	a9 f7       	brne	.-22     	; 0x2624 <vfprintf+0x3a6>
    263a:	06 c0       	rjmp	.+12     	; 0x2648 <vfprintf+0x3ca>
    263c:	80 e2       	ldi	r24, 0x20	; 32
    263e:	90 e0       	ldi	r25, 0x00	; 0
    2640:	b3 01       	movw	r22, r6
    2642:	0e 94 5c 13 	call	0x26b8	; 0x26b8 <fputc>
    2646:	ea 94       	dec	r14
    2648:	ee 20       	and	r14, r14
    264a:	c1 f7       	brne	.-16     	; 0x263c <vfprintf+0x3be>
    264c:	40 ce       	rjmp	.-896    	; 0x22ce <vfprintf+0x50>
    264e:	f3 01       	movw	r30, r6
    2650:	86 81       	ldd	r24, Z+6	; 0x06
    2652:	97 81       	ldd	r25, Z+7	; 0x07
    2654:	02 c0       	rjmp	.+4      	; 0x265a <vfprintf+0x3dc>
    2656:	8f ef       	ldi	r24, 0xFF	; 255
    2658:	9f ef       	ldi	r25, 0xFF	; 255
    265a:	2d 96       	adiw	r28, 0x0d	; 13
    265c:	0f b6       	in	r0, 0x3f	; 63
    265e:	f8 94       	cli
    2660:	de bf       	out	0x3e, r29	; 62
    2662:	0f be       	out	0x3f, r0	; 63
    2664:	cd bf       	out	0x3d, r28	; 61
    2666:	df 91       	pop	r29
    2668:	cf 91       	pop	r28
    266a:	1f 91       	pop	r17
    266c:	0f 91       	pop	r16
    266e:	ff 90       	pop	r15
    2670:	ef 90       	pop	r14
    2672:	df 90       	pop	r13
    2674:	cf 90       	pop	r12
    2676:	bf 90       	pop	r11
    2678:	af 90       	pop	r10
    267a:	9f 90       	pop	r9
    267c:	8f 90       	pop	r8
    267e:	7f 90       	pop	r7
    2680:	6f 90       	pop	r6
    2682:	5f 90       	pop	r5
    2684:	4f 90       	pop	r4
    2686:	3f 90       	pop	r3
    2688:	2f 90       	pop	r2
    268a:	08 95       	ret

0000268c <strnlen_P>:
    268c:	fc 01       	movw	r30, r24
    268e:	05 90       	lpm	r0, Z+
    2690:	61 50       	subi	r22, 0x01	; 1
    2692:	70 40       	sbci	r23, 0x00	; 0
    2694:	01 10       	cpse	r0, r1
    2696:	d8 f7       	brcc	.-10     	; 0x268e <strnlen_P+0x2>
    2698:	80 95       	com	r24
    269a:	90 95       	com	r25
    269c:	8e 0f       	add	r24, r30
    269e:	9f 1f       	adc	r25, r31
    26a0:	08 95       	ret

000026a2 <strnlen>:
    26a2:	fc 01       	movw	r30, r24
    26a4:	61 50       	subi	r22, 0x01	; 1
    26a6:	70 40       	sbci	r23, 0x00	; 0
    26a8:	01 90       	ld	r0, Z+
    26aa:	01 10       	cpse	r0, r1
    26ac:	d8 f7       	brcc	.-10     	; 0x26a4 <strnlen+0x2>
    26ae:	80 95       	com	r24
    26b0:	90 95       	com	r25
    26b2:	8e 0f       	add	r24, r30
    26b4:	9f 1f       	adc	r25, r31
    26b6:	08 95       	ret

000026b8 <fputc>:
    26b8:	0f 93       	push	r16
    26ba:	1f 93       	push	r17
    26bc:	cf 93       	push	r28
    26be:	df 93       	push	r29
    26c0:	8c 01       	movw	r16, r24
    26c2:	eb 01       	movw	r28, r22
    26c4:	8b 81       	ldd	r24, Y+3	; 0x03
    26c6:	81 ff       	sbrs	r24, 1
    26c8:	1b c0       	rjmp	.+54     	; 0x2700 <fputc+0x48>
    26ca:	82 ff       	sbrs	r24, 2
    26cc:	0d c0       	rjmp	.+26     	; 0x26e8 <fputc+0x30>
    26ce:	2e 81       	ldd	r18, Y+6	; 0x06
    26d0:	3f 81       	ldd	r19, Y+7	; 0x07
    26d2:	8c 81       	ldd	r24, Y+4	; 0x04
    26d4:	9d 81       	ldd	r25, Y+5	; 0x05
    26d6:	28 17       	cp	r18, r24
    26d8:	39 07       	cpc	r19, r25
    26da:	64 f4       	brge	.+24     	; 0x26f4 <fputc+0x3c>
    26dc:	e8 81       	ld	r30, Y
    26de:	f9 81       	ldd	r31, Y+1	; 0x01
    26e0:	01 93       	st	Z+, r16
    26e2:	f9 83       	std	Y+1, r31	; 0x01
    26e4:	e8 83       	st	Y, r30
    26e6:	06 c0       	rjmp	.+12     	; 0x26f4 <fputc+0x3c>
    26e8:	e8 85       	ldd	r30, Y+8	; 0x08
    26ea:	f9 85       	ldd	r31, Y+9	; 0x09
    26ec:	80 2f       	mov	r24, r16
    26ee:	09 95       	icall
    26f0:	00 97       	sbiw	r24, 0x00	; 0
    26f2:	31 f4       	brne	.+12     	; 0x2700 <fputc+0x48>
    26f4:	8e 81       	ldd	r24, Y+6	; 0x06
    26f6:	9f 81       	ldd	r25, Y+7	; 0x07
    26f8:	01 96       	adiw	r24, 0x01	; 1
    26fa:	9f 83       	std	Y+7, r25	; 0x07
    26fc:	8e 83       	std	Y+6, r24	; 0x06
    26fe:	02 c0       	rjmp	.+4      	; 0x2704 <fputc+0x4c>
    2700:	0f ef       	ldi	r16, 0xFF	; 255
    2702:	1f ef       	ldi	r17, 0xFF	; 255
    2704:	c8 01       	movw	r24, r16
    2706:	df 91       	pop	r29
    2708:	cf 91       	pop	r28
    270a:	1f 91       	pop	r17
    270c:	0f 91       	pop	r16
    270e:	08 95       	ret

00002710 <__ultoa_invert>:
    2710:	fa 01       	movw	r30, r20
    2712:	aa 27       	eor	r26, r26
    2714:	28 30       	cpi	r18, 0x08	; 8
    2716:	51 f1       	breq	.+84     	; 0x276c <__ultoa_invert+0x5c>
    2718:	20 31       	cpi	r18, 0x10	; 16
    271a:	81 f1       	breq	.+96     	; 0x277c <__ultoa_invert+0x6c>
    271c:	e8 94       	clt
    271e:	6f 93       	push	r22
    2720:	6e 7f       	andi	r22, 0xFE	; 254
    2722:	6e 5f       	subi	r22, 0xFE	; 254
    2724:	7f 4f       	sbci	r23, 0xFF	; 255
    2726:	8f 4f       	sbci	r24, 0xFF	; 255
    2728:	9f 4f       	sbci	r25, 0xFF	; 255
    272a:	af 4f       	sbci	r26, 0xFF	; 255
    272c:	b1 e0       	ldi	r27, 0x01	; 1
    272e:	3e d0       	rcall	.+124    	; 0x27ac <__ultoa_invert+0x9c>
    2730:	b4 e0       	ldi	r27, 0x04	; 4
    2732:	3c d0       	rcall	.+120    	; 0x27ac <__ultoa_invert+0x9c>
    2734:	67 0f       	add	r22, r23
    2736:	78 1f       	adc	r23, r24
    2738:	89 1f       	adc	r24, r25
    273a:	9a 1f       	adc	r25, r26
    273c:	a1 1d       	adc	r26, r1
    273e:	68 0f       	add	r22, r24
    2740:	79 1f       	adc	r23, r25
    2742:	8a 1f       	adc	r24, r26
    2744:	91 1d       	adc	r25, r1
    2746:	a1 1d       	adc	r26, r1
    2748:	6a 0f       	add	r22, r26
    274a:	71 1d       	adc	r23, r1
    274c:	81 1d       	adc	r24, r1
    274e:	91 1d       	adc	r25, r1
    2750:	a1 1d       	adc	r26, r1
    2752:	20 d0       	rcall	.+64     	; 0x2794 <__ultoa_invert+0x84>
    2754:	09 f4       	brne	.+2      	; 0x2758 <__ultoa_invert+0x48>
    2756:	68 94       	set
    2758:	3f 91       	pop	r19
    275a:	2a e0       	ldi	r18, 0x0A	; 10
    275c:	26 9f       	mul	r18, r22
    275e:	11 24       	eor	r1, r1
    2760:	30 19       	sub	r19, r0
    2762:	30 5d       	subi	r19, 0xD0	; 208
    2764:	31 93       	st	Z+, r19
    2766:	de f6       	brtc	.-74     	; 0x271e <__ultoa_invert+0xe>
    2768:	cf 01       	movw	r24, r30
    276a:	08 95       	ret
    276c:	46 2f       	mov	r20, r22
    276e:	47 70       	andi	r20, 0x07	; 7
    2770:	40 5d       	subi	r20, 0xD0	; 208
    2772:	41 93       	st	Z+, r20
    2774:	b3 e0       	ldi	r27, 0x03	; 3
    2776:	0f d0       	rcall	.+30     	; 0x2796 <__ultoa_invert+0x86>
    2778:	c9 f7       	brne	.-14     	; 0x276c <__ultoa_invert+0x5c>
    277a:	f6 cf       	rjmp	.-20     	; 0x2768 <__ultoa_invert+0x58>
    277c:	46 2f       	mov	r20, r22
    277e:	4f 70       	andi	r20, 0x0F	; 15
    2780:	40 5d       	subi	r20, 0xD0	; 208
    2782:	4a 33       	cpi	r20, 0x3A	; 58
    2784:	18 f0       	brcs	.+6      	; 0x278c <__ultoa_invert+0x7c>
    2786:	49 5d       	subi	r20, 0xD9	; 217
    2788:	31 fd       	sbrc	r19, 1
    278a:	40 52       	subi	r20, 0x20	; 32
    278c:	41 93       	st	Z+, r20
    278e:	02 d0       	rcall	.+4      	; 0x2794 <__ultoa_invert+0x84>
    2790:	a9 f7       	brne	.-22     	; 0x277c <__ultoa_invert+0x6c>
    2792:	ea cf       	rjmp	.-44     	; 0x2768 <__ultoa_invert+0x58>
    2794:	b4 e0       	ldi	r27, 0x04	; 4
    2796:	a6 95       	lsr	r26
    2798:	97 95       	ror	r25
    279a:	87 95       	ror	r24
    279c:	77 95       	ror	r23
    279e:	67 95       	ror	r22
    27a0:	ba 95       	dec	r27
    27a2:	c9 f7       	brne	.-14     	; 0x2796 <__ultoa_invert+0x86>
    27a4:	00 97       	sbiw	r24, 0x00	; 0
    27a6:	61 05       	cpc	r22, r1
    27a8:	71 05       	cpc	r23, r1
    27aa:	08 95       	ret
    27ac:	9b 01       	movw	r18, r22
    27ae:	ac 01       	movw	r20, r24
    27b0:	0a 2e       	mov	r0, r26
    27b2:	06 94       	lsr	r0
    27b4:	57 95       	ror	r21
    27b6:	47 95       	ror	r20
    27b8:	37 95       	ror	r19
    27ba:	27 95       	ror	r18
    27bc:	ba 95       	dec	r27
    27be:	c9 f7       	brne	.-14     	; 0x27b2 <__ultoa_invert+0xa2>
    27c0:	62 0f       	add	r22, r18
    27c2:	73 1f       	adc	r23, r19
    27c4:	84 1f       	adc	r24, r20
    27c6:	95 1f       	adc	r25, r21
    27c8:	a0 1d       	adc	r26, r0
    27ca:	08 95       	ret

000027cc <_exit>:
    27cc:	f8 94       	cli

000027ce <__stop_program>:
    27ce:	ff cf       	rjmp	.-2      	; 0x27ce <__stop_program>
