// Seed: 3148192062
module module_0;
  initial begin : LABEL_0
    id_1 = 1;
  end
  tri1 id_3 = 1;
  assign module_3.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  not primCall (id_2, id_3);
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  timeunit 1ps;
  assign id_1[1 : 1] = id_2;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
