// Seed: 1004662574
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output logic id_3,
    input id_4,
    input id_5,
    output id_6,
    input logic id_7,
    input id_8,
    input logic id_9,
    output id_10,
    output id_11,
    input id_12
    , id_24,
    input id_13,
    output id_14,
    output id_15,
    output logic id_16,
    input id_17,
    output logic id_18,
    output id_19,
    output logic id_20,
    input logic id_21,
    output logic id_22,
    input id_23
);
  assign id_11[1!==1'd0 : 1] = id_12;
endmodule
