Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Dec 22 17:31:47 2021
| Host         : hpcasa running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file sistema_complessivo_timing_summary_routed.rpt -pb sistema_complessivo_timing_summary_routed.pb -rpx sistema_complessivo_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema_complessivo
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.076     -158.815                     60                 1044        0.059        0.000                      0                 1044        4.500        0.000                       0                   414  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.076     -158.815                     60                 1044        0.059        0.000                      0                 1044        4.500        0.000                       0                   414  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           60  Failing Endpoints,  Worst Slack       -3.076ns,  Total Violation     -158.815ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.076ns  (required time - arrival time)
  Source:                 sis_contatori/cont_minuti/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.972ns  (logic 6.862ns (52.897%)  route 6.110ns (47.103%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.629     5.181    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  sis_contatori/cont_minuti/tmp_reg[1]/Q
                         net (fo=95, routed)          0.958     6.656    sis_contatori/cont_minuti/output_contatori[7]
    SLICE_X5Y33          LUT5 (Prop_lut5_I2_O)        0.124     6.780 r  sis_contatori/cont_minuti/mem[3][17]_i_175/O
                         net (fo=1, routed)           0.000     6.780    sis_contatori/cont_minuti/mem[3][17]_i_175_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.312 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.312    sis_contatori/cont_minuti/mem_reg[3][17]_i_132_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.426    sis_contatori/cont_minuti/mem_reg[3][17]_i_94_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.583 f  sis_contatori/cont_minuti/mem_reg[3][17]_i_59/CO[1]
                         net (fo=72, routed)          0.463     8.046    sis_contatori/cont_minuti/tmp_reg[1]_0[0]
    SLICE_X6Y35          LUT6 (Prop_lut6_I5_O)        0.329     8.375 r  sis_contatori/cont_minuti/mem[3][17]_i_62/O
                         net (fo=1, routed)           0.554     8.929    sis_contatori/cont_minuti/mem[3][17]_i_62_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.455 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.455    sis_contatori/cont_minuti/mem_reg[3][17]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.683 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_37/CO[2]
                         net (fo=6, routed)           0.511    10.194    sis_contatori/cont_minuti/mem[3][17]_i_73[0]
    SLICE_X9Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.963 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.963    sis_contatori/cont_minuti/mem_reg[3][17]_i_193_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.077 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_164/CO[3]
                         net (fo=1, routed)           0.000    11.077    sis_contatori/cont_minuti/mem_reg[3][17]_i_164_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.411 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_126/O[1]
                         net (fo=5, routed)           0.719    12.130    sis_contatori/cont_minuti/mem_reg[3][17]_i_59_1[1]
    SLICE_X5Y41          LUT5 (Prop_lut5_I4_O)        0.303    12.433 r  sis_contatori/cont_minuti/mem[3][17]_i_119/O
                         net (fo=1, routed)           0.554    12.987    sis_contatori/cont_minuti/mem[3][17]_i_119_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.391 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.391    sis_contatori/cont_minuti/mem_reg[3][17]_i_75_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.706 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_39/O[3]
                         net (fo=3, routed)           0.837    14.543    gmodo/mem_reg[3][17]_i_20_1[3]
    SLICE_X7Y42          LUT2 (Prop_lut2_I1_O)        0.307    14.850 r  gmodo/mem[3][17]_i_41/O
                         net (fo=1, routed)           0.000    14.850    gmodo/mem[3][17]_i_41_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.248 r  gmodo/mem_reg[3][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.248    gmodo/mem_reg[3][17]_i_20_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.470 r  gmodo/mem_reg[3][17]_i_7/O[0]
                         net (fo=3, routed)           0.674    16.144    gmodo/mem[3][17]_i_24_1[0]
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.299    16.443 r  gmodo/mem[3][17]_i_30/O
                         net (fo=1, routed)           0.000    16.443    sis_contatori/cont_minuti/mem_reg[3][17]_i_4_1[2]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.823 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.823    sis_contatori/cont_minuti/mem_reg[3][17]_i_9_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.980 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_4/CO[1]
                         net (fo=8, routed)           0.478    17.458    mem/mem_reg[0][20]_0[0]
    SLICE_X5Y43          LUT4 (Prop_lut4_I2_O)        0.332    17.790 r  mem/mem[3][18]_i_1/O
                         net (fo=4, routed)           0.363    18.153    mem/output_value[18]
    SLICE_X3Y43          FDRE                                         r  mem/mem_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.522    14.894    mem/clock_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  mem/mem_reg[2][18]/C
                         clock pessimism              0.259    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X3Y43          FDRE (Setup_fdre_C_D)       -0.040    15.077    mem/mem_reg[2][18]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -18.153    
  -------------------------------------------------------------------
                         slack                                 -3.076    

Slack (VIOLATED) :        -3.058ns  (required time - arrival time)
  Source:                 sis_contatori/cont_minuti/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[3][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.964ns  (logic 6.862ns (52.930%)  route 6.102ns (47.070%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.629     5.181    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  sis_contatori/cont_minuti/tmp_reg[1]/Q
                         net (fo=95, routed)          0.958     6.656    sis_contatori/cont_minuti/output_contatori[7]
    SLICE_X5Y33          LUT5 (Prop_lut5_I2_O)        0.124     6.780 r  sis_contatori/cont_minuti/mem[3][17]_i_175/O
                         net (fo=1, routed)           0.000     6.780    sis_contatori/cont_minuti/mem[3][17]_i_175_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.312 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.312    sis_contatori/cont_minuti/mem_reg[3][17]_i_132_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.426    sis_contatori/cont_minuti/mem_reg[3][17]_i_94_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.583 f  sis_contatori/cont_minuti/mem_reg[3][17]_i_59/CO[1]
                         net (fo=72, routed)          0.463     8.046    sis_contatori/cont_minuti/tmp_reg[1]_0[0]
    SLICE_X6Y35          LUT6 (Prop_lut6_I5_O)        0.329     8.375 r  sis_contatori/cont_minuti/mem[3][17]_i_62/O
                         net (fo=1, routed)           0.554     8.929    sis_contatori/cont_minuti/mem[3][17]_i_62_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.455 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.455    sis_contatori/cont_minuti/mem_reg[3][17]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.683 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_37/CO[2]
                         net (fo=6, routed)           0.511    10.194    sis_contatori/cont_minuti/mem[3][17]_i_73[0]
    SLICE_X9Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.963 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.963    sis_contatori/cont_minuti/mem_reg[3][17]_i_193_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.077 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_164/CO[3]
                         net (fo=1, routed)           0.000    11.077    sis_contatori/cont_minuti/mem_reg[3][17]_i_164_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.411 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_126/O[1]
                         net (fo=5, routed)           0.719    12.130    sis_contatori/cont_minuti/mem_reg[3][17]_i_59_1[1]
    SLICE_X5Y41          LUT5 (Prop_lut5_I4_O)        0.303    12.433 r  sis_contatori/cont_minuti/mem[3][17]_i_119/O
                         net (fo=1, routed)           0.554    12.987    sis_contatori/cont_minuti/mem[3][17]_i_119_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.391 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.391    sis_contatori/cont_minuti/mem_reg[3][17]_i_75_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.706 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_39/O[3]
                         net (fo=3, routed)           0.837    14.543    gmodo/mem_reg[3][17]_i_20_1[3]
    SLICE_X7Y42          LUT2 (Prop_lut2_I1_O)        0.307    14.850 r  gmodo/mem[3][17]_i_41/O
                         net (fo=1, routed)           0.000    14.850    gmodo/mem[3][17]_i_41_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.248 r  gmodo/mem_reg[3][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.248    gmodo/mem_reg[3][17]_i_20_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.470 r  gmodo/mem_reg[3][17]_i_7/O[0]
                         net (fo=3, routed)           0.674    16.144    gmodo/mem[3][17]_i_24_1[0]
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.299    16.443 r  gmodo/mem[3][17]_i_30/O
                         net (fo=1, routed)           0.000    16.443    sis_contatori/cont_minuti/mem_reg[3][17]_i_4_1[2]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.823 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.823    sis_contatori/cont_minuti/mem_reg[3][17]_i_9_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.980 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_4/CO[1]
                         net (fo=8, routed)           0.478    17.458    mem/mem_reg[0][20]_0[0]
    SLICE_X5Y43          LUT4 (Prop_lut4_I2_O)        0.332    17.790 r  mem/mem[3][18]_i_1/O
                         net (fo=4, routed)           0.355    18.145    mem/output_value[18]
    SLICE_X5Y41          FDRE                                         r  mem/mem_reg[3][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.519    14.891    mem/clock_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  mem/mem_reg[3][18]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X5Y41          FDRE (Setup_fdre_C_D)       -0.040    15.087    mem/mem_reg[3][18]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -18.145    
  -------------------------------------------------------------------
                         slack                                 -3.058    

Slack (VIOLATED) :        -3.057ns  (required time - arrival time)
  Source:                 sis_contatori/cont_minuti/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.964ns  (logic 6.862ns (52.931%)  route 6.102ns (47.069%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.629     5.181    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  sis_contatori/cont_minuti/tmp_reg[1]/Q
                         net (fo=95, routed)          0.958     6.656    sis_contatori/cont_minuti/output_contatori[7]
    SLICE_X5Y33          LUT5 (Prop_lut5_I2_O)        0.124     6.780 r  sis_contatori/cont_minuti/mem[3][17]_i_175/O
                         net (fo=1, routed)           0.000     6.780    sis_contatori/cont_minuti/mem[3][17]_i_175_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.312 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.312    sis_contatori/cont_minuti/mem_reg[3][17]_i_132_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.426    sis_contatori/cont_minuti/mem_reg[3][17]_i_94_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.583 f  sis_contatori/cont_minuti/mem_reg[3][17]_i_59/CO[1]
                         net (fo=72, routed)          0.463     8.046    sis_contatori/cont_minuti/tmp_reg[1]_0[0]
    SLICE_X6Y35          LUT6 (Prop_lut6_I5_O)        0.329     8.375 r  sis_contatori/cont_minuti/mem[3][17]_i_62/O
                         net (fo=1, routed)           0.554     8.929    sis_contatori/cont_minuti/mem[3][17]_i_62_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.455 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.455    sis_contatori/cont_minuti/mem_reg[3][17]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.683 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_37/CO[2]
                         net (fo=6, routed)           0.511    10.194    sis_contatori/cont_minuti/mem[3][17]_i_73[0]
    SLICE_X9Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.963 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.963    sis_contatori/cont_minuti/mem_reg[3][17]_i_193_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.077 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_164/CO[3]
                         net (fo=1, routed)           0.000    11.077    sis_contatori/cont_minuti/mem_reg[3][17]_i_164_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.411 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_126/O[1]
                         net (fo=5, routed)           0.719    12.130    sis_contatori/cont_minuti/mem_reg[3][17]_i_59_1[1]
    SLICE_X5Y41          LUT5 (Prop_lut5_I4_O)        0.303    12.433 r  sis_contatori/cont_minuti/mem[3][17]_i_119/O
                         net (fo=1, routed)           0.554    12.987    sis_contatori/cont_minuti/mem[3][17]_i_119_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.391 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.391    sis_contatori/cont_minuti/mem_reg[3][17]_i_75_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.706 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_39/O[3]
                         net (fo=3, routed)           0.837    14.543    gmodo/mem_reg[3][17]_i_20_1[3]
    SLICE_X7Y42          LUT2 (Prop_lut2_I1_O)        0.307    14.850 r  gmodo/mem[3][17]_i_41/O
                         net (fo=1, routed)           0.000    14.850    gmodo/mem[3][17]_i_41_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.248 r  gmodo/mem_reg[3][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.248    gmodo/mem_reg[3][17]_i_20_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.470 r  gmodo/mem_reg[3][17]_i_7/O[0]
                         net (fo=3, routed)           0.674    16.144    gmodo/mem[3][17]_i_24_1[0]
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.299    16.443 r  gmodo/mem[3][17]_i_30/O
                         net (fo=1, routed)           0.000    16.443    sis_contatori/cont_minuti/mem_reg[3][17]_i_4_1[2]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.823 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.823    sis_contatori/cont_minuti/mem_reg[3][17]_i_9_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.980 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_4/CO[1]
                         net (fo=8, routed)           0.478    17.458    mem/mem_reg[0][20]_0[0]
    SLICE_X5Y43          LUT4 (Prop_lut4_I2_O)        0.332    17.790 r  mem/mem[3][18]_i_1/O
                         net (fo=4, routed)           0.355    18.145    mem/output_value[18]
    SLICE_X5Y42          FDRE                                         r  mem/mem_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.519    14.891    mem/clock_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  mem/mem_reg[0][18]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X5Y42          FDRE (Setup_fdre_C_D)       -0.040    15.087    mem/mem_reg[0][18]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -18.145    
  -------------------------------------------------------------------
                         slack                                 -3.057    

Slack (VIOLATED) :        -3.054ns  (required time - arrival time)
  Source:                 sis_contatori/cont_minuti/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[2][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.964ns  (logic 6.862ns (52.930%)  route 6.102ns (47.070%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.629     5.181    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  sis_contatori/cont_minuti/tmp_reg[1]/Q
                         net (fo=95, routed)          0.958     6.656    sis_contatori/cont_minuti/output_contatori[7]
    SLICE_X5Y33          LUT5 (Prop_lut5_I2_O)        0.124     6.780 r  sis_contatori/cont_minuti/mem[3][17]_i_175/O
                         net (fo=1, routed)           0.000     6.780    sis_contatori/cont_minuti/mem[3][17]_i_175_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.312 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.312    sis_contatori/cont_minuti/mem_reg[3][17]_i_132_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.426    sis_contatori/cont_minuti/mem_reg[3][17]_i_94_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.583 f  sis_contatori/cont_minuti/mem_reg[3][17]_i_59/CO[1]
                         net (fo=72, routed)          0.463     8.046    sis_contatori/cont_minuti/tmp_reg[1]_0[0]
    SLICE_X6Y35          LUT6 (Prop_lut6_I5_O)        0.329     8.375 r  sis_contatori/cont_minuti/mem[3][17]_i_62/O
                         net (fo=1, routed)           0.554     8.929    sis_contatori/cont_minuti/mem[3][17]_i_62_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.455 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.455    sis_contatori/cont_minuti/mem_reg[3][17]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.683 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_37/CO[2]
                         net (fo=6, routed)           0.511    10.194    sis_contatori/cont_minuti/mem[3][17]_i_73[0]
    SLICE_X9Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.963 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.963    sis_contatori/cont_minuti/mem_reg[3][17]_i_193_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.077 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_164/CO[3]
                         net (fo=1, routed)           0.000    11.077    sis_contatori/cont_minuti/mem_reg[3][17]_i_164_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.411 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_126/O[1]
                         net (fo=5, routed)           0.719    12.130    sis_contatori/cont_minuti/mem_reg[3][17]_i_59_1[1]
    SLICE_X5Y41          LUT5 (Prop_lut5_I4_O)        0.303    12.433 r  sis_contatori/cont_minuti/mem[3][17]_i_119/O
                         net (fo=1, routed)           0.554    12.987    sis_contatori/cont_minuti/mem[3][17]_i_119_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.391 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.391    sis_contatori/cont_minuti/mem_reg[3][17]_i_75_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.706 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_39/O[3]
                         net (fo=3, routed)           0.837    14.543    gmodo/mem_reg[3][17]_i_20_1[3]
    SLICE_X7Y42          LUT2 (Prop_lut2_I1_O)        0.307    14.850 r  gmodo/mem[3][17]_i_41/O
                         net (fo=1, routed)           0.000    14.850    gmodo/mem[3][17]_i_41_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.248 r  gmodo/mem_reg[3][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.248    gmodo/mem_reg[3][17]_i_20_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.470 r  gmodo/mem_reg[3][17]_i_7/O[0]
                         net (fo=3, routed)           0.674    16.144    gmodo/mem[3][17]_i_24_1[0]
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.299    16.443 r  gmodo/mem[3][17]_i_30/O
                         net (fo=1, routed)           0.000    16.443    sis_contatori/cont_minuti/mem_reg[3][17]_i_4_1[2]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.823 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.823    sis_contatori/cont_minuti/mem_reg[3][17]_i_9_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.980 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_4/CO[1]
                         net (fo=8, routed)           0.363    17.343    mem/mem_reg[0][20]_0[0]
    SLICE_X5Y44          LUT4 (Prop_lut4_I2_O)        0.332    17.675 r  mem/mem[3][19]_i_1/O
                         net (fo=4, routed)           0.470    18.145    mem/output_value[19]
    SLICE_X2Y44          FDRE                                         r  mem/mem_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.522    14.894    mem/clock_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  mem/mem_reg[2][19]/C
                         clock pessimism              0.259    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y44          FDRE (Setup_fdre_C_D)       -0.026    15.091    mem/mem_reg[2][19]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -18.145    
  -------------------------------------------------------------------
                         slack                                 -3.054    

Slack (VIOLATED) :        -3.014ns  (required time - arrival time)
  Source:                 sis_contatori/cont_secondi/tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.933ns  (logic 7.095ns (54.861%)  route 5.838ns (45.139%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.566     5.118    sis_contatori/cont_secondi/clock_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  sis_contatori/cont_secondi/tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  sis_contatori/cont_secondi/tmp_reg[5]/Q
                         net (fo=67, routed)          0.959     6.533    sis_contatori/cont_secondi/Q[1]
    SLICE_X12Y35         LUT5 (Prop_lut5_I0_O)        0.124     6.657 r  sis_contatori/cont_secondi/mem[3][25]_i_175/O
                         net (fo=1, routed)           0.000     6.657    sis_contatori/cont_secondi/mem[3][25]_i_175_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.170 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.170    sis_contatori/cont_secondi/mem_reg[3][25]_i_132_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.287    sis_contatori/cont_secondi/mem_reg[3][25]_i_94_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.444 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_59/CO[1]
                         net (fo=72, routed)          0.451     7.895    sis_contatori/cont_secondi/tmp_reg[1]_0[0]
    SLICE_X13Y37         LUT5 (Prop_lut5_I0_O)        0.332     8.227 r  sis_contatori/cont_secondi/mem[3][27]_i_49/O
                         net (fo=1, routed)           0.546     8.774    sis_contatori/cont_secondi/mem[3][27]_i_49_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.294 r  sis_contatori/cont_secondi/mem_reg[3][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.294    sis_contatori/cont_secondi/mem_reg[3][27]_i_22_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.411    sis_contatori/cont_secondi/mem_reg[3][25]_i_33_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.640 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_37/CO[2]
                         net (fo=6, routed)           0.392    10.032    sis_contatori/cont_secondi/mem[3][25]_i_73[0]
    SLICE_X12Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    10.813 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.813    sis_contatori/cont_secondi/mem_reg[3][25]_i_193_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.930 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_164/CO[3]
                         net (fo=1, routed)           0.000    10.930    sis_contatori/cont_secondi/mem_reg[3][25]_i_164_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.245 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_126/O[3]
                         net (fo=5, routed)           0.512    11.757    sis_contatori/cont_secondi/mem_reg[3][25]_i_59_1[3]
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.307    12.064 r  sis_contatori/cont_secondi/mem[3][25]_i_83/O
                         net (fo=1, routed)           0.630    12.694    sis_contatori/cont_secondi/mem[3][25]_i_83_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.220 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.220    sis_contatori/cont_secondi/mem_reg[3][25]_i_39_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.554 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_21/O[1]
                         net (fo=3, routed)           0.627    14.182    gmodo/mem_reg[3][25]_i_7_1[1]
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.303    14.485 r  gmodo/mem[3][25]_i_24/O
                         net (fo=1, routed)           0.000    14.485    gmodo/mem[3][25]_i_24_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.998 r  gmodo/mem_reg[3][25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.998    mem/mem_reg[0][28]_1[0]
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.217 r  mem/mem_reg[3][25]_i_3/O[0]
                         net (fo=9, routed)           0.610    15.827    gmodo/temp_reg[28]_0[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I1_O)        0.295    16.122 r  gmodo/mem[3][25]_i_10/O
                         net (fo=1, routed)           0.000    16.122    sis_contatori/cont_secondi/mem_reg[0][28]_0[1]
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.613 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_4/CO[1]
                         net (fo=8, routed)           0.449    17.061    mem/mem_reg[0][28]_0[0]
    SLICE_X13Y46         LUT4 (Prop_lut4_I2_O)        0.329    17.390 r  mem/mem[3][27]_i_1/O
                         net (fo=4, routed)           0.660    18.051    mem/output_value[27]
    SLICE_X12Y45         FDRE                                         r  mem/mem_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.453    14.825    mem/clock_IBUF_BUFG
    SLICE_X12Y45         FDRE                                         r  mem/mem_reg[0][27]/C
                         clock pessimism              0.273    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X12Y45         FDRE (Setup_fdre_C_D)       -0.026    15.036    mem/mem_reg[0][27]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -18.051    
  -------------------------------------------------------------------
                         slack                                 -3.014    

Slack (VIOLATED) :        -3.009ns  (required time - arrival time)
  Source:                 sis_contatori/cont_secondi/tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[2][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.866ns  (logic 7.095ns (55.146%)  route 5.771ns (44.854%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.566     5.118    sis_contatori/cont_secondi/clock_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  sis_contatori/cont_secondi/tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  sis_contatori/cont_secondi/tmp_reg[5]/Q
                         net (fo=67, routed)          0.959     6.533    sis_contatori/cont_secondi/Q[1]
    SLICE_X12Y35         LUT5 (Prop_lut5_I0_O)        0.124     6.657 r  sis_contatori/cont_secondi/mem[3][25]_i_175/O
                         net (fo=1, routed)           0.000     6.657    sis_contatori/cont_secondi/mem[3][25]_i_175_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.170 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.170    sis_contatori/cont_secondi/mem_reg[3][25]_i_132_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.287    sis_contatori/cont_secondi/mem_reg[3][25]_i_94_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.444 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_59/CO[1]
                         net (fo=72, routed)          0.451     7.895    sis_contatori/cont_secondi/tmp_reg[1]_0[0]
    SLICE_X13Y37         LUT5 (Prop_lut5_I0_O)        0.332     8.227 r  sis_contatori/cont_secondi/mem[3][27]_i_49/O
                         net (fo=1, routed)           0.546     8.774    sis_contatori/cont_secondi/mem[3][27]_i_49_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.294 r  sis_contatori/cont_secondi/mem_reg[3][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.294    sis_contatori/cont_secondi/mem_reg[3][27]_i_22_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.411    sis_contatori/cont_secondi/mem_reg[3][25]_i_33_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.640 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_37/CO[2]
                         net (fo=6, routed)           0.392    10.032    sis_contatori/cont_secondi/mem[3][25]_i_73[0]
    SLICE_X12Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    10.813 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.813    sis_contatori/cont_secondi/mem_reg[3][25]_i_193_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.930 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_164/CO[3]
                         net (fo=1, routed)           0.000    10.930    sis_contatori/cont_secondi/mem_reg[3][25]_i_164_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.245 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_126/O[3]
                         net (fo=5, routed)           0.512    11.757    sis_contatori/cont_secondi/mem_reg[3][25]_i_59_1[3]
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.307    12.064 r  sis_contatori/cont_secondi/mem[3][25]_i_83/O
                         net (fo=1, routed)           0.630    12.694    sis_contatori/cont_secondi/mem[3][25]_i_83_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.220 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.220    sis_contatori/cont_secondi/mem_reg[3][25]_i_39_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.554 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_21/O[1]
                         net (fo=3, routed)           0.627    14.182    gmodo/mem_reg[3][25]_i_7_1[1]
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.303    14.485 r  gmodo/mem[3][25]_i_24/O
                         net (fo=1, routed)           0.000    14.485    gmodo/mem[3][25]_i_24_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.998 r  gmodo/mem_reg[3][25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.998    mem/mem_reg[0][28]_1[0]
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.217 r  mem/mem_reg[3][25]_i_3/O[0]
                         net (fo=9, routed)           0.610    15.827    gmodo/temp_reg[28]_0[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I1_O)        0.295    16.122 r  gmodo/mem[3][25]_i_10/O
                         net (fo=1, routed)           0.000    16.122    sis_contatori/cont_secondi/mem_reg[0][28]_0[1]
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.613 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_4/CO[1]
                         net (fo=8, routed)           0.449    17.061    mem/mem_reg[0][28]_0[0]
    SLICE_X13Y46         LUT4 (Prop_lut4_I2_O)        0.329    17.390 r  mem/mem[3][27]_i_1/O
                         net (fo=4, routed)           0.594    17.984    mem/output_value[27]
    SLICE_X11Y45         FDRE                                         r  mem/mem_reg[2][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.454    14.826    mem/clock_IBUF_BUFG
    SLICE_X11Y45         FDRE                                         r  mem/mem_reg[2][27]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)       -0.075    14.974    mem/mem_reg[2][27]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -17.984    
  -------------------------------------------------------------------
                         slack                                 -3.009    

Slack (VIOLATED) :        -2.975ns  (required time - arrival time)
  Source:                 sis_contatori/cont_minuti/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.868ns  (logic 6.862ns (53.325%)  route 6.006ns (46.675%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.629     5.181    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  sis_contatori/cont_minuti/tmp_reg[1]/Q
                         net (fo=95, routed)          0.958     6.656    sis_contatori/cont_minuti/output_contatori[7]
    SLICE_X5Y33          LUT5 (Prop_lut5_I2_O)        0.124     6.780 r  sis_contatori/cont_minuti/mem[3][17]_i_175/O
                         net (fo=1, routed)           0.000     6.780    sis_contatori/cont_minuti/mem[3][17]_i_175_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.312 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.312    sis_contatori/cont_minuti/mem_reg[3][17]_i_132_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.426    sis_contatori/cont_minuti/mem_reg[3][17]_i_94_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.583 f  sis_contatori/cont_minuti/mem_reg[3][17]_i_59/CO[1]
                         net (fo=72, routed)          0.463     8.046    sis_contatori/cont_minuti/tmp_reg[1]_0[0]
    SLICE_X6Y35          LUT6 (Prop_lut6_I5_O)        0.329     8.375 r  sis_contatori/cont_minuti/mem[3][17]_i_62/O
                         net (fo=1, routed)           0.554     8.929    sis_contatori/cont_minuti/mem[3][17]_i_62_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.455 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.455    sis_contatori/cont_minuti/mem_reg[3][17]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.683 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_37/CO[2]
                         net (fo=6, routed)           0.511    10.194    sis_contatori/cont_minuti/mem[3][17]_i_73[0]
    SLICE_X9Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.963 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.963    sis_contatori/cont_minuti/mem_reg[3][17]_i_193_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.077 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_164/CO[3]
                         net (fo=1, routed)           0.000    11.077    sis_contatori/cont_minuti/mem_reg[3][17]_i_164_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.411 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_126/O[1]
                         net (fo=5, routed)           0.719    12.130    sis_contatori/cont_minuti/mem_reg[3][17]_i_59_1[1]
    SLICE_X5Y41          LUT5 (Prop_lut5_I4_O)        0.303    12.433 r  sis_contatori/cont_minuti/mem[3][17]_i_119/O
                         net (fo=1, routed)           0.554    12.987    sis_contatori/cont_minuti/mem[3][17]_i_119_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.391 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.391    sis_contatori/cont_minuti/mem_reg[3][17]_i_75_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.706 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_39/O[3]
                         net (fo=3, routed)           0.837    14.543    gmodo/mem_reg[3][17]_i_20_1[3]
    SLICE_X7Y42          LUT2 (Prop_lut2_I1_O)        0.307    14.850 r  gmodo/mem[3][17]_i_41/O
                         net (fo=1, routed)           0.000    14.850    gmodo/mem[3][17]_i_41_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.248 r  gmodo/mem_reg[3][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.248    gmodo/mem_reg[3][17]_i_20_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.470 r  gmodo/mem_reg[3][17]_i_7/O[0]
                         net (fo=3, routed)           0.674    16.144    gmodo/mem[3][17]_i_24_1[0]
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.299    16.443 r  gmodo/mem[3][17]_i_30/O
                         net (fo=1, routed)           0.000    16.443    sis_contatori/cont_minuti/mem_reg[3][17]_i_4_1[2]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.823 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.823    sis_contatori/cont_minuti/mem_reg[3][17]_i_9_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.980 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_4/CO[1]
                         net (fo=8, routed)           0.363    17.343    mem/mem_reg[0][20]_0[0]
    SLICE_X5Y44          LUT4 (Prop_lut4_I2_O)        0.332    17.675 r  mem/mem[3][19]_i_1/O
                         net (fo=4, routed)           0.374    18.049    mem/output_value[19]
    SLICE_X3Y44          FDRE                                         r  mem/mem_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.522    14.894    mem/clock_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  mem/mem_reg[1][19]/C
                         clock pessimism              0.259    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X3Y44          FDRE (Setup_fdre_C_D)       -0.043    15.074    mem/mem_reg[1][19]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -18.049    
  -------------------------------------------------------------------
                         slack                                 -2.975    

Slack (VIOLATED) :        -2.968ns  (required time - arrival time)
  Source:                 sis_contatori/cont_minuti/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[1][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.872ns  (logic 6.862ns (53.308%)  route 6.010ns (46.692%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.629     5.181    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  sis_contatori/cont_minuti/tmp_reg[1]/Q
                         net (fo=95, routed)          0.958     6.656    sis_contatori/cont_minuti/output_contatori[7]
    SLICE_X5Y33          LUT5 (Prop_lut5_I2_O)        0.124     6.780 r  sis_contatori/cont_minuti/mem[3][17]_i_175/O
                         net (fo=1, routed)           0.000     6.780    sis_contatori/cont_minuti/mem[3][17]_i_175_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.312 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.312    sis_contatori/cont_minuti/mem_reg[3][17]_i_132_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.426    sis_contatori/cont_minuti/mem_reg[3][17]_i_94_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.583 f  sis_contatori/cont_minuti/mem_reg[3][17]_i_59/CO[1]
                         net (fo=72, routed)          0.463     8.046    sis_contatori/cont_minuti/tmp_reg[1]_0[0]
    SLICE_X6Y35          LUT6 (Prop_lut6_I5_O)        0.329     8.375 r  sis_contatori/cont_minuti/mem[3][17]_i_62/O
                         net (fo=1, routed)           0.554     8.929    sis_contatori/cont_minuti/mem[3][17]_i_62_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.455 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.455    sis_contatori/cont_minuti/mem_reg[3][17]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.683 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_37/CO[2]
                         net (fo=6, routed)           0.511    10.194    sis_contatori/cont_minuti/mem[3][17]_i_73[0]
    SLICE_X9Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.963 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.963    sis_contatori/cont_minuti/mem_reg[3][17]_i_193_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.077 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_164/CO[3]
                         net (fo=1, routed)           0.000    11.077    sis_contatori/cont_minuti/mem_reg[3][17]_i_164_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.411 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_126/O[1]
                         net (fo=5, routed)           0.719    12.130    sis_contatori/cont_minuti/mem_reg[3][17]_i_59_1[1]
    SLICE_X5Y41          LUT5 (Prop_lut5_I4_O)        0.303    12.433 r  sis_contatori/cont_minuti/mem[3][17]_i_119/O
                         net (fo=1, routed)           0.554    12.987    sis_contatori/cont_minuti/mem[3][17]_i_119_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.391 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.391    sis_contatori/cont_minuti/mem_reg[3][17]_i_75_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.706 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_39/O[3]
                         net (fo=3, routed)           0.837    14.543    gmodo/mem_reg[3][17]_i_20_1[3]
    SLICE_X7Y42          LUT2 (Prop_lut2_I1_O)        0.307    14.850 r  gmodo/mem[3][17]_i_41/O
                         net (fo=1, routed)           0.000    14.850    gmodo/mem[3][17]_i_41_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.248 r  gmodo/mem_reg[3][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.248    gmodo/mem_reg[3][17]_i_20_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.470 r  gmodo/mem_reg[3][17]_i_7/O[0]
                         net (fo=3, routed)           0.674    16.144    gmodo/mem[3][17]_i_24_1[0]
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.299    16.443 r  gmodo/mem[3][17]_i_30/O
                         net (fo=1, routed)           0.000    16.443    sis_contatori/cont_minuti/mem_reg[3][17]_i_4_1[2]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.823 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.823    sis_contatori/cont_minuti/mem_reg[3][17]_i_9_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.980 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_4/CO[1]
                         net (fo=8, routed)           0.384    17.364    mem/mem_reg[0][20]_0[0]
    SLICE_X6Y45          LUT4 (Prop_lut4_I2_O)        0.332    17.696 r  mem/mem[3][17]_i_1/O
                         net (fo=4, routed)           0.357    18.053    mem/output_value[17]
    SLICE_X7Y44          FDRE                                         r  mem/mem_reg[1][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.520    14.892    mem/clock_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  mem/mem_reg[1][17]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X7Y44          FDRE (Setup_fdre_C_D)       -0.043    15.085    mem/mem_reg[1][17]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -18.053    
  -------------------------------------------------------------------
                         slack                                 -2.968    

Slack (VIOLATED) :        -2.967ns  (required time - arrival time)
  Source:                 sis_contatori/cont_minuti/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.875ns  (logic 6.862ns (53.298%)  route 6.013ns (46.702%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.629     5.181    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  sis_contatori/cont_minuti/tmp_reg[1]/Q
                         net (fo=95, routed)          0.958     6.656    sis_contatori/cont_minuti/output_contatori[7]
    SLICE_X5Y33          LUT5 (Prop_lut5_I2_O)        0.124     6.780 r  sis_contatori/cont_minuti/mem[3][17]_i_175/O
                         net (fo=1, routed)           0.000     6.780    sis_contatori/cont_minuti/mem[3][17]_i_175_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.312 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.312    sis_contatori/cont_minuti/mem_reg[3][17]_i_132_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.426    sis_contatori/cont_minuti/mem_reg[3][17]_i_94_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.583 f  sis_contatori/cont_minuti/mem_reg[3][17]_i_59/CO[1]
                         net (fo=72, routed)          0.463     8.046    sis_contatori/cont_minuti/tmp_reg[1]_0[0]
    SLICE_X6Y35          LUT6 (Prop_lut6_I5_O)        0.329     8.375 r  sis_contatori/cont_minuti/mem[3][17]_i_62/O
                         net (fo=1, routed)           0.554     8.929    sis_contatori/cont_minuti/mem[3][17]_i_62_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.455 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.455    sis_contatori/cont_minuti/mem_reg[3][17]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.683 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_37/CO[2]
                         net (fo=6, routed)           0.511    10.194    sis_contatori/cont_minuti/mem[3][17]_i_73[0]
    SLICE_X9Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.963 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.963    sis_contatori/cont_minuti/mem_reg[3][17]_i_193_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.077 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_164/CO[3]
                         net (fo=1, routed)           0.000    11.077    sis_contatori/cont_minuti/mem_reg[3][17]_i_164_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.411 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_126/O[1]
                         net (fo=5, routed)           0.719    12.130    sis_contatori/cont_minuti/mem_reg[3][17]_i_59_1[1]
    SLICE_X5Y41          LUT5 (Prop_lut5_I4_O)        0.303    12.433 r  sis_contatori/cont_minuti/mem[3][17]_i_119/O
                         net (fo=1, routed)           0.554    12.987    sis_contatori/cont_minuti/mem[3][17]_i_119_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.391 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.391    sis_contatori/cont_minuti/mem_reg[3][17]_i_75_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.706 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_39/O[3]
                         net (fo=3, routed)           0.837    14.543    gmodo/mem_reg[3][17]_i_20_1[3]
    SLICE_X7Y42          LUT2 (Prop_lut2_I1_O)        0.307    14.850 r  gmodo/mem[3][17]_i_41/O
                         net (fo=1, routed)           0.000    14.850    gmodo/mem[3][17]_i_41_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.248 r  gmodo/mem_reg[3][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.248    gmodo/mem_reg[3][17]_i_20_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.470 r  gmodo/mem_reg[3][17]_i_7/O[0]
                         net (fo=3, routed)           0.674    16.144    gmodo/mem[3][17]_i_24_1[0]
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.299    16.443 r  gmodo/mem[3][17]_i_30/O
                         net (fo=1, routed)           0.000    16.443    sis_contatori/cont_minuti/mem_reg[3][17]_i_4_1[2]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.823 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.823    sis_contatori/cont_minuti/mem_reg[3][17]_i_9_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.980 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_4/CO[1]
                         net (fo=8, routed)           0.380    17.360    mem/mem_reg[0][20]_0[0]
    SLICE_X6Y45          LUT4 (Prop_lut4_I2_O)        0.332    17.692 r  mem/mem[3][20]_i_1/O
                         net (fo=4, routed)           0.364    18.056    mem/output_value[20]
    SLICE_X7Y44          FDRE                                         r  mem/mem_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.520    14.892    mem/clock_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  mem/mem_reg[1][20]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X7Y44          FDRE (Setup_fdre_C_D)       -0.040    15.088    mem/mem_reg[1][20]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -18.056    
  -------------------------------------------------------------------
                         slack                                 -2.967    

Slack (VIOLATED) :        -2.965ns  (required time - arrival time)
  Source:                 sis_contatori/cont_minuti/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[3][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.873ns  (logic 6.862ns (53.307%)  route 6.011ns (46.693%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.629     5.181    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  sis_contatori/cont_minuti/tmp_reg[1]/Q
                         net (fo=95, routed)          0.958     6.656    sis_contatori/cont_minuti/output_contatori[7]
    SLICE_X5Y33          LUT5 (Prop_lut5_I2_O)        0.124     6.780 r  sis_contatori/cont_minuti/mem[3][17]_i_175/O
                         net (fo=1, routed)           0.000     6.780    sis_contatori/cont_minuti/mem[3][17]_i_175_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.312 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.312    sis_contatori/cont_minuti/mem_reg[3][17]_i_132_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.426    sis_contatori/cont_minuti/mem_reg[3][17]_i_94_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.583 f  sis_contatori/cont_minuti/mem_reg[3][17]_i_59/CO[1]
                         net (fo=72, routed)          0.463     8.046    sis_contatori/cont_minuti/tmp_reg[1]_0[0]
    SLICE_X6Y35          LUT6 (Prop_lut6_I5_O)        0.329     8.375 r  sis_contatori/cont_minuti/mem[3][17]_i_62/O
                         net (fo=1, routed)           0.554     8.929    sis_contatori/cont_minuti/mem[3][17]_i_62_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.455 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.455    sis_contatori/cont_minuti/mem_reg[3][17]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.683 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_37/CO[2]
                         net (fo=6, routed)           0.511    10.194    sis_contatori/cont_minuti/mem[3][17]_i_73[0]
    SLICE_X9Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.963 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.963    sis_contatori/cont_minuti/mem_reg[3][17]_i_193_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.077 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_164/CO[3]
                         net (fo=1, routed)           0.000    11.077    sis_contatori/cont_minuti/mem_reg[3][17]_i_164_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.411 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_126/O[1]
                         net (fo=5, routed)           0.719    12.130    sis_contatori/cont_minuti/mem_reg[3][17]_i_59_1[1]
    SLICE_X5Y41          LUT5 (Prop_lut5_I4_O)        0.303    12.433 r  sis_contatori/cont_minuti/mem[3][17]_i_119/O
                         net (fo=1, routed)           0.554    12.987    sis_contatori/cont_minuti/mem[3][17]_i_119_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.391 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.391    sis_contatori/cont_minuti/mem_reg[3][17]_i_75_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.706 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_39/O[3]
                         net (fo=3, routed)           0.837    14.543    gmodo/mem_reg[3][17]_i_20_1[3]
    SLICE_X7Y42          LUT2 (Prop_lut2_I1_O)        0.307    14.850 r  gmodo/mem[3][17]_i_41/O
                         net (fo=1, routed)           0.000    14.850    gmodo/mem[3][17]_i_41_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.248 r  gmodo/mem_reg[3][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.248    gmodo/mem_reg[3][17]_i_20_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.470 r  gmodo/mem_reg[3][17]_i_7/O[0]
                         net (fo=3, routed)           0.674    16.144    gmodo/mem[3][17]_i_24_1[0]
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.299    16.443 r  gmodo/mem[3][17]_i_30/O
                         net (fo=1, routed)           0.000    16.443    sis_contatori/cont_minuti/mem_reg[3][17]_i_4_1[2]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.823 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.823    sis_contatori/cont_minuti/mem_reg[3][17]_i_9_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.980 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_4/CO[1]
                         net (fo=8, routed)           0.384    17.364    mem/mem_reg[0][20]_0[0]
    SLICE_X6Y45          LUT4 (Prop_lut4_I2_O)        0.332    17.696 r  mem/mem[3][17]_i_1/O
                         net (fo=4, routed)           0.357    18.053    mem/output_value[17]
    SLICE_X7Y46          FDRE                                         r  mem/mem_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.520    14.892    mem/clock_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  mem/mem_reg[3][17]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X7Y46          FDRE (Setup_fdre_C_D)       -0.040    15.088    mem/mem_reg[3][17]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -18.053    
  -------------------------------------------------------------------
                         slack                                 -2.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mem/output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gmodo/temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.786%)  route 0.229ns (55.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.598     1.511    mem/clock_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  mem/output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  mem/output_reg[9]/Q
                         net (fo=1, routed)           0.229     1.882    gmodo/Q[23]
    SLICE_X1Y50          LUT6 (Prop_lut6_I0_O)        0.045     1.927 r  gmodo/temp[9]_i_1/O
                         net (fo=1, routed)           0.000     1.927    gmodo/temp[9]_i_1_n_0
    SLICE_X1Y50          FDRE                                         r  gmodo/temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.863     2.021    gmodo/clock_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  gmodo/temp_reg[9]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.091     1.867    gmodo/temp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 deb_modo/deb.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_modo/deb.count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.569     1.482    deb_modo/clock_IBUF_BUFG
    SLICE_X12Y49         FDRE                                         r  deb_modo/deb.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  deb_modo/deb.count_reg[11]/Q
                         net (fo=2, routed)           0.127     1.773    deb_modo/deb.count_reg_n_0_[11]
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.929 r  deb_modo/deb.count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.930    deb_modo/deb.count_reg[12]_i_1__1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.983 r  deb_modo/deb.count_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.983    deb_modo/deb.count_reg[16]_i_1__1_n_7
    SLICE_X12Y50         FDRE                                         r  deb_modo/deb.count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.833     1.991    deb_modo/clock_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  deb_modo/deb.count_reg[13]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    deb_modo/deb.count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 deb_read/deb.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_read/deb.count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.569     1.482    deb_read/clock_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  deb_read/deb.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  deb_read/deb.count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.744    deb_read/deb.count_reg_n_0_[8]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.904 r  deb_read/deb.count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.904    deb_read/deb.count_reg[8]_i_1__2_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.958 r  deb_read/deb.count_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.958    deb_read/deb.count_reg[12]_i_1__2_n_7
    SLICE_X13Y50         FDRE                                         r  deb_read/deb.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.833     1.991    deb_read/clock_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  deb_read/deb.count_reg[9]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    deb_read/deb.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 deb_modo/deb.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_modo/deb.count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.569     1.482    deb_modo/clock_IBUF_BUFG
    SLICE_X12Y49         FDRE                                         r  deb_modo/deb.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  deb_modo/deb.count_reg[11]/Q
                         net (fo=2, routed)           0.127     1.773    deb_modo/deb.count_reg_n_0_[11]
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.929 r  deb_modo/deb.count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.930    deb_modo/deb.count_reg[12]_i_1__1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.996 r  deb_modo/deb.count_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.996    deb_modo/deb.count_reg[16]_i_1__1_n_5
    SLICE_X12Y50         FDRE                                         r  deb_modo/deb.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.833     1.991    deb_modo/clock_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  deb_modo/deb.count_reg[15]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    deb_modo/deb.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 deb_read/deb.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_read/deb.count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.569     1.482    deb_read/clock_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  deb_read/deb.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  deb_read/deb.count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.744    deb_read/deb.count_reg_n_0_[8]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.904 r  deb_read/deb.count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.904    deb_read/deb.count_reg[8]_i_1__2_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.969 r  deb_read/deb.count_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.969    deb_read/deb.count_reg[12]_i_1__2_n_5
    SLICE_X13Y50         FDRE                                         r  deb_read/deb.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.833     1.991    deb_read/clock_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  deb_read/deb.count_reg[11]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    deb_read/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 deb_read/cleared_button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/memo.countOutput_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.190ns (37.557%)  route 0.316ns (62.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.563     1.476    deb_read/clock_IBUF_BUFG
    SLICE_X15Y51         FDRE                                         r  deb_read/cleared_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  deb_read/cleared_button_reg/Q
                         net (fo=4, routed)           0.316     1.933    mem/read_button
    SLICE_X11Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.982 r  mem/memo.countOutput[1]_i_1/O
                         net (fo=1, routed)           0.000     1.982    mem/memo.countOutput[1]_i_1_n_0
    SLICE_X11Y48         FDRE                                         r  mem/memo.countOutput_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.839     1.997    mem/clock_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  mem/memo.countOutput_reg[1]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.107     1.859    mem/memo.countOutput_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 deb_read/cleared_button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/memo.countOutput_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.059%)  route 0.316ns (62.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.563     1.476    deb_read/clock_IBUF_BUFG
    SLICE_X15Y51         FDRE                                         r  deb_read/cleared_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  deb_read/cleared_button_reg/Q
                         net (fo=4, routed)           0.316     1.933    mem/read_button
    SLICE_X11Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.978 r  mem/memo.countOutput[0]_i_1/O
                         net (fo=1, routed)           0.000     1.978    mem/memo.countOutput[0]_i_1_n_0
    SLICE_X11Y48         FDRE                                         r  mem/memo.countOutput_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.839     1.997    mem/clock_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  mem/memo.countOutput_reg[0]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.092     1.844    mem/memo.countOutput_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 deb_modo/deb.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_modo/deb.count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.569     1.482    deb_modo/clock_IBUF_BUFG
    SLICE_X12Y49         FDRE                                         r  deb_modo/deb.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  deb_modo/deb.count_reg[11]/Q
                         net (fo=2, routed)           0.127     1.773    deb_modo/deb.count_reg_n_0_[11]
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.929 r  deb_modo/deb.count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.930    deb_modo/deb.count_reg[12]_i_1__1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.019 r  deb_modo/deb.count_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.019    deb_modo/deb.count_reg[16]_i_1__1_n_6
    SLICE_X12Y50         FDRE                                         r  deb_modo/deb.count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.833     1.991    deb_modo/clock_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  deb_modo/deb.count_reg[14]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    deb_modo/deb.count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mem/mem_reg[3][21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/output_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.569     1.482    mem/clock_IBUF_BUFG
    SLICE_X15Y47         FDRE                                         r  mem/mem_reg[3][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  mem/mem_reg[3][21]/Q
                         net (fo=1, routed)           0.087     1.710    mem/mem_reg[3][11]
    SLICE_X14Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.755 r  mem/output[21]_i_1/O
                         net (fo=1, routed)           0.000     1.755    mem/output[21]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  mem/output_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.839     1.997    mem/clock_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  mem/output_reg[21]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.120     1.615    mem/output_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mem/output_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gmodo/temp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.568     1.481    mem/clock_IBUF_BUFG
    SLICE_X15Y45         FDRE                                         r  mem/output_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  mem/output_reg[25]/Q
                         net (fo=1, routed)           0.087     1.709    gmodo/Q[7]
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.754 r  gmodo/temp[25]_i_1/O
                         net (fo=1, routed)           0.000     1.754    gmodo/temp[25]_i_1_n_0
    SLICE_X14Y45         FDRE                                         r  gmodo/temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.838     1.996    gmodo/clock_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  gmodo/temp_reg[25]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.120     1.614    gmodo/temp_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y47    deb_modo/button_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y47    deb_modo/cleared_button_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y54    deb_read/deb.count_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y55    deb_read/deb.count_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y48    deb_read/deb.count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y55    deb_read/deb.count_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y55    deb_read/deb.count_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y48    deb_read/deb.count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y48    deb_read/deb.count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     deb_set/deb.count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     deb_set/deb.count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     deb_set/deb.count_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     deb_set/deb.count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y50     deb_write/deb.count_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y50    deb_modo/deb.count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y50    deb_modo/deb.count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y50    deb_modo/deb.count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y50    deb_modo/deb.count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y51    deb_modo/deb.count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y54    deb_read/deb.count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y55    deb_read/deb.count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y55    deb_read/deb.count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y55    deb_read/deb.count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31     deb_set/deb.count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31     deb_set/deb.count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31     deb_set/deb.count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31     deb_set/deb.count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y49     display_ss/clk_filter/clockfx_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y47     gmodo/temp_reg[13]/C



