# ğŸ•’ Static Timing Analysis (STA) â€” Key Notes

---

## âš™ï¸ Core Concepts

Static Timing Analysis (STA) ensures digital circuits meet timing requirements **without** running dynamic simulations.

- **Checks:** Path delays, setup/hold, slack between launch/capture flip-flops.
- **Goal:** All paths meet timing for chip sign-off.

---

## ğŸ§© Timing Path Basics

```mermaid
flowchart LR
    CLK[Clock] --> LFF[Launching Flip-Flop]
    LFF --> LOGIC[Combinational Logic]
    LOGIC --> CFF[Capturing Flip-Flop]
```
*Timing Path: Clock â†’ Launching FF â†’ Logic â†’ Capturing FF*

**Key Metrics:**
- **Arrival Time (AAT):** Actual time signal reaches capturing FF.
- **Required Arrival Time (RAT):** Latest/earliest time signal *should* arrive.
- **Slack:** `Slack = RAT â€“ AAT`
  - ğŸŸ¢ **Positive Slack:** Path meets timing
  - ğŸ”´ **Negative Slack:** Timing violation!

---

## â± Setup & Hold Checks

| Check      | Condition                                       | Violation Effect            |
|------------|-------------------------------------------------|-----------------------------|
| **Setup**  | Data must arrive *before* clock edge (max delay)| Metastability, data error   |
| **Hold**   | Data must remain stable *after* clock edge (min)| Incorrect data capture      |

- **Violations** lead to design failure or unpredictable behavior!

  <p align="center">
   <img src="img1.PNG" alt="GTKWave Counter Output" width="300%">
</p>
  

---

## ğŸ”” Clock Concepts

```mermaid
graph TD
    clkgen["Clock Generator"] -- create_clock --> clk["Clock"]
    clk -- set_clock_latency --> ff1["FF1"]
    clk -- set_clock_latency --> ff2["FF2"]
```
*Clock defined via `create_clock`, `create_generated_clock`, `set_clock_latency`*

 <p align="center">
   <img src="img2.jpg" alt="GTKWave Counter Output" width="300%">
</p>

**Important Parameters:**
- **Jitter:** Random clock edge variation
- **Skew:** Difference in clock arrival at different FFs
- **Clock Path Delay:** Affects setup and hold timing

---

## ğŸ§® Timing Computation

- **Gate Pin â†’ Node Mapping**
- **Core Computations:**
  - **Actual Arrival Time (AAT):** Sum of gate & net delays
  - **Required Arrival Time (RAT):** `Clock period â€“ setup/hold margins`
  - **Slack:** Calculated from AAT & RAT

**Analysis Types:**
- **GBA (Graph-Based Analysis):** Fast, conservative
- **PBA (Path-Based Analysis):** Accurate, per-path optimization

---

## ğŸ“ˆ Library & Device Parameters

| Parameter     | Description                                             | Impact        |
|---------------|--------------------------------------------------------|---------------|
| **Slew**      | Transition rate of a signal                            | Cell delay    |
| **Load**      | Output capacitance                                     | More delay    |
| **Clk-Q Delay**| FF propagation time                                   | Timing margin |
| **Setup/Hold**| Times from transistor-level simulation of FFs          | Reliability   |


 <p align="center">
   <img src="img4.png" alt="GTKWave Counter Output" width="300%">
</p>

---

## âš¡ Variations & OCV

- **OCV (On-Chip Variation):**  
  - Accounts for changes in process, voltage, temperature
  - Separate analyses for setup (max delay) and hold (min delay)
- **Pessimism Removal:**  
  - Prevents double-counting of skew/variation

<p align="center">
   <img src="img5.png" alt="GTKWave Counter Output" width="300%">
</p>
---

## ğŸ“Š Jitter & Eye Diagram

**Eye Diagram Example:**

<p align="center">
   <img src="img6.png" alt="GTKWave Counter Output" width="300%">
</p>
*(Shows overlap of clock/data, used for jitter margin)*

- **Jitter Analysis:** Ensures reliable setup timing even under clock variations

---

## ğŸ“‹ Slack Distribution Graph

*(Example: Insert a histogram using matplotlib/seaborn, or link to a PNG in your repo)*

<p align="center">
   <img src="img7.png" alt="GTKWave Counter Output" width="300%">
</p>

> *Slack distribution across all timing paths. Negative slack (red) indicates violations.*

---

## âœ… Key Takeaways

- **STA = Deterministic, vectorless timing verification**
- Ensure:
  - **Setup Slack â‰¥ 0**
  - **Hold Slack â‰¥ 0**
  - All paths analyzed for timing
- **Focus on:** Clock, data path delay, skew, uncertainty, OCV
- **Foundation for:** Timing closure & sign-off in chip design

---

> **STA is the backbone of robust chip design. Visualize paths, analyze slack, and sign-off with confidence! ğŸŒŸ**

---

### ğŸ“š References

- [OpenSTA GitHub](https://github.com/The-OpenROAD-Project/OpenSTA)
- [Eye Diagram - Wikipedia](https://en.wikipedia.org/wiki/Eye_pattern)
- [STA Concepts - Synopsys](https://www.synopsys.com/glossary/what-is-static-timing-analysis.html)
