<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Wed Aug 31 18:38:30 2016</TD>
  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2015.4 (64-bit)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>1412921</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>174123318_174133242_210623260_204</TD>
  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>virtex7</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7vx485t</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffg1761</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>5375cca58ca3536ea5bbaef507058b58</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>21f5a4ebdaa140f5b000ba55a7440e14</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>3</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Ubuntu</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Ubuntu 14.04.4 LTS</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-3770K CPU @ 3.50GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>1645.000 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>16.000 GB</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>srcsetcount=70</TD>
   <TD>constraintsetcount=1</TD>
   <TD>designmode=RTL</TD>
   <TD>prproject=false</TD>
</TR><TR ALIGN='LEFT'>   <TD>reconfigpartitioncount=0</TD>
   <TD>reconfigmodulecount=0</TD>
   <TD>hdproject=false</TD>
   <TD>partitioncount=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>currentsynthesisrun=synth_1</TD>
   <TD>currentimplrun=impl_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>totalsynthesisruns=1</TD>
   <TD>totalimplruns=1</TD>
   <TD>board=Virtex-7 VC707 Evaluation Platform</TD>
   <TD>core_container=false</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=3</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=4</TD>
    <TD>bufh=2</TD>
    <TD>carry4=343</TD>
    <TD>fdce=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=88</TD>
    <TD>fdre=7082</TD>
    <TD>fdse=601</TD>
    <TD>gnd=123</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=1</TD>
    <TD>ibufds=1</TD>
    <TD>iddr=8</TD>
    <TD>idelayctrl=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelaye2_finedelay=64</TD>
    <TD>in_fifo=8</TD>
    <TD>iobufds_diff_out_dcien=8</TD>
    <TD>iobuf_dcien=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>iserdese2=64</TD>
    <TD>lut1=905</TD>
    <TD>lut2=1068</TD>
    <TD>lut3=2009</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4=1587</TD>
    <TD>lut5=2554</TD>
    <TD>lut6=3541</TD>
    <TD>mmcme2_adv=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7=238</TD>
    <TD>muxf8=6</TD>
    <TD>obuf=34</TD>
    <TD>obufds=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuft=9</TD>
    <TD>oddr=17</TD>
    <TD>oserdese2=105</TD>
    <TD>out_fifo=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_in_phy=8</TD>
    <TD>phaser_out_phy=11</TD>
    <TD>phaser_ref=3</TD>
    <TD>phy_control=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv=1</TD>
    <TD>ram32m=338</TD>
    <TD>ramb18e1=1</TD>
    <TD>srl16e=22</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc=111</TD>
    <TD>xadc=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=4</TD>
    <TD>bufh=2</TD>
    <TD>carry4=343</TD>
    <TD>fdce=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=88</TD>
    <TD>fdre=7082</TD>
    <TD>fdse=601</TD>
    <TD>gnd=123</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=1</TD>
    <TD>ibufds=1</TD>
    <TD>ibufds_ibufdisable_int=16</TD>
    <TD>ibuf_ibufdisable=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>iddr=8</TD>
    <TD>idelayctrl=2</TD>
    <TD>idelaye2_finedelay=64</TD>
    <TD>inv=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>in_fifo=8</TD>
    <TD>iserdese2=64</TD>
    <TD>lut1=905</TD>
    <TD>lut2=1068</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3=2009</TD>
    <TD>lut4=1587</TD>
    <TD>lut5=2554</TD>
    <TD>lut6=3541</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv=2</TD>
    <TD>muxf7=238</TD>
    <TD>muxf8=6</TD>
    <TD>obuf=34</TD>
</TR><TR ALIGN='LEFT'>    <TD>obufds=2</TD>
    <TD>obuft=9</TD>
    <TD>obuftds_dcien=16</TD>
    <TD>obuft_dcien=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>oddr=17</TD>
    <TD>oserdese2=105</TD>
    <TD>out_fifo=11</TD>
    <TD>phaser_in_phy=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_out_phy=11</TD>
    <TD>phaser_ref=3</TD>
    <TD>phy_control=3</TD>
    <TD>plle2_adv=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e1=1</TD>
    <TD>ramd32=2028</TD>
    <TD>rams32=676</TD>
    <TD>srl16e=22</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc=111</TD>
    <TD>xadc=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=7729</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=22</TD>
    <TD>bram_ports_augmented=0</TD>
    <TD>bram_ports_newly_gated=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>bram_ports_total=2</TD>
    <TD>flow_state=default</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-clocks=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-cell_types=default::all</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>mig_7series_v2_3/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>core_container=NA</TD>
    <TD>language=Verilog</TD>
    <TD>synthesis_tool=Vivado</TD>
</TR><TR ALIGN='LEFT'>    <TD>level=CONTROLLER</TD>
    <TD>axi_enable=0</TD>
    <TD>no_of_controllers=1</TD>
    <TD>interface_type=DDR3</TD>
</TR><TR ALIGN='LEFT'>    <TD>axi_enable=0</TD>
    <TD>clk_period=1250</TD>
    <TD>phy_ratio=4</TD>
    <TD>clkin_period=5000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io=2.0V</TD>
    <TD>memory_type=SODIMM</TD>
    <TD>memory_part=mt8ktf51264hz-1g6</TD>
    <TD>dq_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>ecc=OFF</TD>
    <TD>data_mask=1</TD>
    <TD>ordering=NORM</TD>
    <TD>burst_mode=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>burst_type=SEQ</TD>
    <TD>ca_mirror=OFF</TD>
    <TD>output_drv=HIGH</TD>
    <TD>use_cs_port=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_odt_port=1</TD>
    <TD>rtt_nom=40</TD>
    <TD>memory_address_map=BANK_ROW_COLUMN</TD>
    <TD>refclk_freq=200</TD>
</TR><TR ALIGN='LEFT'>    <TD>debug_port=OFF</TD>
    <TD>internal_vref=0</TD>
    <TD>sysclk_type=DIFFERENTIAL</TD>
    <TD>refclk_type=USE_SYSTEM_CLOCK</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_luts_used=10918</TD>
    <TD>slice_luts_fixed=0</TD>
    <TD>slice_luts_available=303600</TD>
    <TD>slice_luts_util_percentage=3.60</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=9544</TD>
    <TD>lut_as_logic_fixed=0</TD>
    <TD>lut_as_logic_available=303600</TD>
    <TD>lut_as_logic_util_percentage=3.14</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=1374</TD>
    <TD>lut_as_memory_fixed=0</TD>
    <TD>lut_as_memory_available=130800</TD>
    <TD>lut_as_memory_util_percentage=1.05</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_used=1352</TD>
    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_shift_register_used=22</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_used=7729</TD>
    <TD>slice_registers_fixed=0</TD>
    <TD>slice_registers_available=607200</TD>
    <TD>slice_registers_util_percentage=1.27</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_used=7729</TD>
    <TD>register_as_flip_flop_fixed=0</TD>
    <TD>register_as_flip_flop_available=607200</TD>
    <TD>register_as_flip_flop_util_percentage=1.27</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_used=0</TD>
    <TD>register_as_latch_fixed=0</TD>
    <TD>register_as_latch_available=607200</TD>
    <TD>register_as_latch_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>f7_muxes_used=238</TD>
    <TD>f7_muxes_fixed=0</TD>
    <TD>f7_muxes_available=151800</TD>
    <TD>f7_muxes_util_percentage=0.16</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_used=6</TD>
    <TD>f8_muxes_fixed=0</TD>
    <TD>f8_muxes_available=75900</TD>
    <TD>f8_muxes_util_percentage=&lt;0.01</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_used=3661</TD>
    <TD>slice_fixed=0</TD>
    <TD>slice_available=75900</TD>
    <TD>slice_util_percentage=4.82</TD>
</TR><TR ALIGN='LEFT'>    <TD>slicel_used=2007</TD>
    <TD>slicel_fixed=0</TD>
    <TD>slicem_used=1654</TD>
    <TD>slicem_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=9544</TD>
    <TD>lut_as_logic_fixed=0</TD>
    <TD>lut_as_logic_available=303600</TD>
    <TD>lut_as_logic_util_percentage=3.14</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=2</TD>
    <TD>using_o5_output_only_fixed=</TD>
    <TD>using_o6_output_only_used=7845</TD>
    <TD>using_o6_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=1697</TD>
    <TD>using_o5_and_o6_fixed=</TD>
    <TD>lut_as_memory_used=1374</TD>
    <TD>lut_as_memory_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_available=130800</TD>
    <TD>lut_as_memory_util_percentage=1.05</TD>
    <TD>lut_as_distributed_ram_used=1352</TD>
    <TD>lut_as_distributed_ram_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o5_output_only_fixed=</TD>
    <TD>using_o6_output_only_used=0</TD>
    <TD>using_o6_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=1352</TD>
    <TD>using_o5_and_o6_fixed=</TD>
    <TD>lut_as_shift_register_used=22</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=13</TD>
    <TD>using_o5_output_only_fixed=</TD>
    <TD>using_o6_output_only_used=9</TD>
    <TD>using_o6_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=0</TD>
    <TD>using_o5_and_o6_fixed=</TD>
    <TD>lut_flip_flop_pairs_used=12298</TD>
    <TD>lut_flip_flop_pairs_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_flip_flop_pairs_available=303600</TD>
    <TD>lut_flip_flop_pairs_util_percentage=4.05</TD>
    <TD>fully_used_lut_ff_pairs_used=4917</TD>
    <TD>fully_used_lut_ff_pairs_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_ff_pairs_with_unused_lut_used=1395</TD>
    <TD>lut_ff_pairs_with_unused_lut_fixed=</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_used=5986</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>unique_control_sets_used=426</TD>
    <TD>minimum_number_of_registers_lost_to_control_set_restriction_used=1159(Lost)</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>block_ram_tile_used=0.5</TD>
    <TD>block_ram_tile_fixed=0</TD>
    <TD>block_ram_tile_available=1030</TD>
    <TD>block_ram_tile_util_percentage=0.05</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36_fifo_used=0</TD>
    <TD>ramb36_fifo_fixed=0</TD>
    <TD>ramb36_fifo_available=1030</TD>
    <TD>ramb36_fifo_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_used=1</TD>
    <TD>ramb18_fixed=0</TD>
    <TD>ramb18_available=2060</TD>
    <TD>ramb18_util_percentage=0.05</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e1_only_used=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsps_used=0</TD>
    <TD>dsps_fixed=0</TD>
    <TD>dsps_available=2800</TD>
    <TD>dsps_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_used=4</TD>
    <TD>bufgctrl_fixed=0</TD>
    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_util_percentage=12.50</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_used=0</TD>
    <TD>bufio_fixed=0</TD>
    <TD>bufio_available=56</TD>
    <TD>bufio_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_used=2</TD>
    <TD>mmcme2_adv_fixed=1</TD>
    <TD>mmcme2_adv_available=14</TD>
    <TD>mmcme2_adv_util_percentage=14.29</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_used=1</TD>
    <TD>plle2_adv_fixed=1</TD>
    <TD>plle2_adv_available=14</TD>
    <TD>plle2_adv_util_percentage=7.14</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_fixed=0</TD>
    <TD>bufmrce_available=28</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_used=1</TD>
    <TD>bufhce_fixed=0</TD>
    <TD>bufhce_available=168</TD>
    <TD>bufhce_util_percentage=0.60</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_used=0</TD>
    <TD>bufr_fixed=0</TD>
    <TD>bufr_available=56</TD>
    <TD>bufr_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_used=0</TD>
    <TD>bscane2_fixed=0</TD>
    <TD>bscane2_available=4</TD>
    <TD>bscane2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_used=0</TD>
    <TD>capturee2_fixed=0</TD>
    <TD>capturee2_available=1</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_used=0</TD>
    <TD>dna_port_fixed=0</TD>
    <TD>dna_port_available=1</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_fixed=0</TD>
    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_fixed=0</TD>
    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_used=0</TD>
    <TD>icape2_fixed=0</TD>
    <TD>icape2_available=2</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1_used=0</TD>
    <TD>pcie_2_1_fixed=0</TD>
    <TD>pcie_2_1_available=4</TD>
    <TD>pcie_2_1_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_used=0</TD>
    <TD>startupe2_fixed=0</TD>
    <TD>startupe2_available=1</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_used=1</TD>
    <TD>xadc_fixed=0</TD>
    <TD>xadc_available=1</TD>
    <TD>xadc_util_percentage=100.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>fdre_used=7036</TD>
    <TD>fdre_functional_category=Flop &amp; Latch</TD>
    <TD>lut6_used=3522</TD>
    <TD>lut6_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5_used=2555</TD>
    <TD>lut5_functional_category=LUT</TD>
    <TD>ramd32_used=2028</TD>
    <TD>ramd32_functional_category=Distributed Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3_used=2009</TD>
    <TD>lut3_functional_category=LUT</TD>
    <TD>lut4_used=1602</TD>
    <TD>lut4_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2_used=1071</TD>
    <TD>lut2_functional_category=LUT</TD>
    <TD>rams32_used=676</TD>
    <TD>rams32_functional_category=Distributed Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse_used=601</TD>
    <TD>fdse_functional_category=Flop &amp; Latch</TD>
    <TD>lut1_used=482</TD>
    <TD>lut1_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry4_used=343</TD>
    <TD>carry4_functional_category=CarryLogic</TD>
    <TD>muxf7_used=238</TD>
    <TD>muxf7_functional_category=MuxFx</TD>
</TR><TR ALIGN='LEFT'>    <TD>oserdese2_used=105</TD>
    <TD>oserdese2_functional_category=IO</TD>
    <TD>fdpe_used=88</TD>
    <TD>fdpe_functional_category=Flop &amp; Latch</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuft_dcien_used=64</TD>
    <TD>obuft_dcien_functional_category=IO</TD>
    <TD>iserdese2_used=64</TD>
    <TD>iserdese2_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelaye2_finedelay_used=64</TD>
    <TD>idelaye2_finedelay_functional_category=IO</TD>
    <TD>ibuf_ibufdisable_used=64</TD>
    <TD>ibuf_ibufdisable_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf_used=34</TD>
    <TD>obuf_functional_category=IO</TD>
    <TD>srl16e_used=22</TD>
    <TD>srl16e_functional_category=Distributed Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>oddr_used=17</TD>
    <TD>oddr_functional_category=IO</TD>
    <TD>obuftds_dcien_used=16</TD>
    <TD>obuftds_dcien_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_ibufdisable_int_used=16</TD>
    <TD>ibufds_ibufdisable_int_functional_category=IO</TD>
    <TD>phaser_out_phy_used=11</TD>
    <TD>phaser_out_phy_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>out_fifo_used=11</TD>
    <TD>out_fifo_functional_category=IO</TD>
    <TD>inv_used=9</TD>
    <TD>inv_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_in_phy_used=8</TD>
    <TD>phaser_in_phy_functional_category=IO</TD>
    <TD>obuft_used=8</TD>
    <TD>obuft_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>in_fifo_used=8</TD>
    <TD>in_fifo_functional_category=IO</TD>
    <TD>iddr_used=8</TD>
    <TD>iddr_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8_used=6</TD>
    <TD>muxf8_functional_category=MuxFx</TD>
    <TD>fdce_used=4</TD>
    <TD>fdce_functional_category=Flop &amp; Latch</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufg_used=4</TD>
    <TD>bufg_functional_category=Clock</TD>
    <TD>phy_control_used=3</TD>
    <TD>phy_control_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_ref_used=3</TD>
    <TD>phaser_ref_functional_category=IO</TD>
    <TD>obufds_used=2</TD>
    <TD>obufds_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_used=2</TD>
    <TD>mmcme2_adv_functional_category=Clock</TD>
    <TD>idelayctrl_used=2</TD>
    <TD>idelayctrl_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_used=1</TD>
    <TD>xadc_functional_category=Others</TD>
    <TD>ramb18e1_used=1</TD>
    <TD>ramb18e1_functional_category=Block Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_used=1</TD>
    <TD>plle2_adv_functional_category=Clock</TD>
    <TD>ibufds_used=1</TD>
    <TD>ibufds_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf_used=1</TD>
    <TD>ibuf_functional_category=IO</TD>
    <TD>bufh_used=1</TD>
    <TD>bufh_functional_category=Clock</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lvds=0</TD>
    <TD>diff_hsul_12_dci=0</TD>
    <TD>diff_sstl12_t_dci=0</TD>
    <TD>diff_sstl12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135_t_dci=0</TD>
    <TD>diff_sstl135_dci=0</TD>
    <TD>diff_sstl15_t_dci=1</TD>
    <TD>diff_sstl15_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii_t_dci=0</TD>
    <TD>diff_sstl18_ii_dci=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
    <TD>diff_hstl_ii_t_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii_dci_18=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
    <TD>diff_hstl_ii_t_dci=0</TD>
    <TD>diff_hstl_ii_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_dci=0</TD>
    <TD>diff_hsul_12=0</TD>
    <TD>diff_sstl12=0</TD>
    <TD>diff_sstl135=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl15=1</TD>
    <TD>diff_sstl18_ii=0</TD>
    <TD>diff_sstl18_i=0</TD>
    <TD>diff_hstl_ii_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_18=0</TD>
    <TD>diff_hstl_ii=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>hslvdci_15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hslvdci_18=0</TD>
    <TD>hstl_ii_t_dci=0</TD>
    <TD>sstl135=0</TD>
    <TD>lvdci_dv2_15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos15=1</TD>
    <TD>lvdci_dv2_18=0</TD>
    <TD>lvcmos18=1</TD>
    <TD>sstl12_t_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i=0</TD>
    <TD>hstl_ii_t_dci_18=0</TD>
    <TD>lvcmos12=0</TD>
    <TD>hstl_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_12=0</TD>
    <TD>hsul_12=0</TD>
    <TD>hstl_i_dci=0</TD>
    <TD>hsul_12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15=1</TD>
    <TD>sstl18_i=0</TD>
    <TD>lvdci_18=0</TD>
    <TD>hstl_ii_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl18_ii=0</TD>
    <TD>lvdci_15=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>hstl_ii_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl12=0</TD>
    <TD>hstl_i_dci_18=0</TD>
    <TD>sstl18_i_dci=0</TD>
    <TD>hstl_ii_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl18_ii_dci=0</TD>
    <TD>sstl18_ii_t_dci=0</TD>
    <TD>sstl15_dci=0</TD>
    <TD>sstl15_t_dci=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl135_dci=0</TD>
    <TD>sstl135_t_dci=0</TD>
    <TD>sstl12_dci=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>router</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=11967</TD>
    <TD>ff=7729</TD>
    <TD>bram36=0</TD>
    <TD>bram18=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ctrls=426</TD>
    <TD>dsp=0</TD>
    <TD>iob=127</TD>
    <TD>bufg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=4</TD>
    <TD>pll=1</TD>
    <TD>bufr=0</TD>
    <TD>nets=25563</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=23040</TD>
    <TD>pins=151933</TD>
    <TD>bogomips=6984</TD>
    <TD>high_fanout_nets=25</TD>
</TR><TR ALIGN='LEFT'>    <TD>effort=2</TD>
    <TD>threads=8</TD>
    <TD>router_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>congestion_level=1</TD>
    <TD>estimated_expansions=22118700</TD>
    <TD>actual_expansions=16990638</TD>
    <TD>router_runtime=39.600000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-part=xc7vx485tffg1761-2</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-top=main</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-generic=default::[not_specified]</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
    <TD>-constrset=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
</TR><TR ALIGN='LEFT'>    <TD>-flatten_hierarchy=default::rebuilt</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-directive=default::default</TD>
    <TD>-rtl=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-link_dcps=default::[not_specified]</TD>
    <TD>-rtl_load_constraints=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-fanout_limit=default::10000</TD>
</TR><TR ALIGN='LEFT'>    <TD>-shreg_min_size=default::3</TD>
    <TD>-mode=default::default</TD>
    <TD>-fsm_extraction=default::auto</TD>
    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-resource_sharing=default::auto</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-control_set_opt_threshold=default::auto</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:02:58s</TD>
    <TD>memory_peak=1901.867MB</TD>
    <TD>memory_gain=983.457MB</TD>
    <TD>hls_ip=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
