T_1 F_1 ( T_2 * V_1 )\r\n{\r\nT_3 * V_2 = V_1 -> V_2 ;\r\nstruct V_3 * V_4 = & V_2 -> V_4 ;\r\nT_4 V_5 = 0 , V_6 = 0 ;\r\nV_1 -> V_7 = 0 ;\r\nV_6 = V_2 -> V_8 -> V_9 ( V_1 ) ;\r\nF_2 ( V_1 , V_4 ) ;\r\nV_5 = V_2 -> V_10 -> V_11 ( V_2 ) ;\r\nif ( F_3 ( V_5 , V_12 , V_1 -> V_13 | V_14 ) ) {\r\nif ( ! V_6 ) {\r\nif ( ( V_4 -> V_15 & V_16 ) == 0 )\r\nF_4 ( V_1 , V_4 , V_5 ) ;\r\nelse\r\nF_5 ( V_1 , V_17 ,\r\nF_6 ( V_4 -> V_18 ) << 9 ) ;\r\nreturn V_19 ;\r\n}\r\nF_7 ( V_20 L_1 ,\r\nV_1 -> V_21 , V_22 , V_6 ) ;\r\n}\r\nreturn F_8 ( V_1 , L_2 , V_5 ) ;\r\n}\r\nint F_9 ( T_2 * V_1 )\r\n{\r\nreturn F_10 ( V_1 -> V_23 , V_24 ) ;\r\n}\r\nstatic int F_11 ( T_2 * V_1 , struct V_3 * V_4 )\r\n{\r\nT_3 * V_2 = V_1 -> V_2 ;\r\nstruct V_25 * V_26 = V_2 -> V_27 ;\r\nint V_28 ;\r\nif ( V_4 -> V_15 & V_29 )\r\nV_4 -> V_30 = V_31 ;\r\nelse\r\nV_4 -> V_30 = V_32 ;\r\nV_28 = F_12 ( V_2 -> V_33 , V_26 , V_4 -> V_34 , V_4 -> V_30 ) ;\r\nif ( V_28 ) {\r\nV_4 -> V_35 = V_4 -> V_34 ;\r\nV_4 -> V_34 = V_28 ;\r\n}\r\nreturn V_28 ;\r\n}\r\nvoid F_2 ( T_2 * V_1 , struct V_3 * V_4 )\r\n{\r\nT_3 * V_2 = V_1 -> V_2 ;\r\nF_13 ( V_2 -> V_33 , V_2 -> V_27 , V_4 -> V_35 ,\r\nV_4 -> V_30 ) ;\r\n}\r\nvoid F_14 ( T_2 * V_1 )\r\n{\r\nV_1 -> V_36 &= ~ V_37 ;\r\nF_15 ( V_1 , 0 ) ;\r\nV_1 -> V_2 -> V_8 -> V_38 ( V_1 , 0 ) ;\r\n}\r\nvoid F_16 ( T_2 * V_1 )\r\n{\r\nF_7 ( V_39 L_3 , V_1 -> V_21 ) ;\r\nF_14 ( V_1 ) ;\r\n}\r\nvoid F_17 ( T_2 * V_1 )\r\n{\r\nV_1 -> V_36 |= V_37 ;\r\nF_15 ( V_1 , 1 ) ;\r\nV_1 -> V_2 -> V_8 -> V_38 ( V_1 , 1 ) ;\r\n}\r\nint F_18 ( T_2 * V_1 )\r\n{\r\nT_5 * V_23 = V_1 -> V_23 ;\r\nint V_40 = F_10 ( V_23 , V_41 ) ;\r\nif ( V_40 ) {\r\nF_7 ( V_42 L_4 ,\r\nV_1 -> V_21 , ( char * ) & V_23 [ V_43 ] ) ;\r\nreturn V_40 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic unsigned int F_19 ( T_2 * V_1 , T_4 V_44 , T_4 V_45 )\r\n{\r\nT_5 * V_23 = V_1 -> V_23 ;\r\nT_3 * V_2 = V_1 -> V_2 ;\r\nconst struct V_46 * V_47 = V_2 -> V_47 ;\r\nunsigned int V_48 = 0 ;\r\nswitch ( V_44 ) {\r\ncase V_49 :\r\nif ( ( V_23 [ V_50 ] & 4 ) == 0 )\r\nbreak;\r\nV_48 = V_23 [ V_51 ] ;\r\nif ( V_47 && V_47 -> V_52 )\r\nV_48 &= V_47 -> V_52 ( V_1 ) ;\r\nelse\r\nV_48 &= V_2 -> V_53 ;\r\nif ( V_45 > V_54 ) {\r\nif ( ( V_48 & 0x78 ) && ( F_20 ( V_1 ) == 0 ) )\r\nV_48 &= 0x07 ;\r\n}\r\nbreak;\r\ncase V_55 :\r\nV_48 = V_23 [ V_56 ] ;\r\nif ( F_21 ( V_23 ) && ( V_23 [ V_57 ] & 0x38 ) ) {\r\nT_4 V_58 = ( ( V_23 [ V_57 ] & 0x38 ) >> 3 ) - 1 ;\r\nV_48 |= ( ( 2 << V_58 ) - 1 ) << 3 ;\r\n}\r\nif ( V_47 && V_47 -> V_59 )\r\nV_48 &= V_47 -> V_59 ( V_1 ) ;\r\nelse\r\nV_48 &= V_2 -> V_60 ;\r\nbreak;\r\ncase V_61 :\r\nV_48 = V_23 [ V_62 ] ;\r\nif ( ! ( V_48 & V_63 ) && ( V_23 [ V_64 ] >> 8 ) ) {\r\nT_4 V_58 = V_23 [ V_64 ] >> 8 ;\r\nif ( V_58 <= 2 )\r\nV_48 = ( 2 << V_58 ) - 1 ;\r\n}\r\nV_48 &= V_2 -> V_65 ;\r\nbreak;\r\ndefault:\r\nF_22 () ;\r\nbreak;\r\n}\r\nreturn V_48 ;\r\n}\r\nT_4 F_23 ( T_2 * V_1 , T_4 V_45 )\r\n{\r\nT_3 * V_2 = V_1 -> V_2 ;\r\nunsigned int V_48 ;\r\nint V_66 , V_28 ;\r\nT_4 V_58 = 0 ;\r\nif ( V_1 -> V_67 != V_68 ) {\r\nif ( V_2 -> V_69 & V_70 )\r\nreturn 0 ;\r\n}\r\nfor ( V_28 = 0 ; V_28 < F_24 ( V_71 ) ; V_28 ++ ) {\r\nif ( V_45 < V_71 [ V_28 ] )\r\ncontinue;\r\nV_48 = F_19 ( V_1 , V_71 [ V_28 ] , V_45 ) ;\r\nV_66 = F_25 ( V_48 ) - 1 ;\r\nif ( V_66 >= 0 ) {\r\nV_58 = V_71 [ V_28 ] + V_66 ;\r\nbreak;\r\n}\r\n}\r\nif ( V_2 -> V_72 == V_73 && V_58 == 0 ) {\r\nif ( F_9 ( V_1 ) &&\r\nV_1 -> V_23 [ V_74 ] < 150 )\r\nV_58 = V_75 ;\r\n}\r\nV_58 = F_26 ( V_58 , V_45 ) ;\r\nF_7 ( V_39 L_5 , V_1 -> V_21 ,\r\nV_58 ? F_27 ( V_58 ) : L_6 ) ;\r\nreturn V_58 ;\r\n}\r\nstatic int F_28 ( T_2 * V_1 )\r\n{\r\nT_3 * V_2 = V_1 -> V_2 ;\r\nT_4 V_76 ;\r\nif ( F_29 ( V_1 -> V_23 ) == 0 ||\r\n( V_1 -> V_36 & V_77 ) )\r\nreturn 0 ;\r\nif ( F_18 ( V_1 ) )\r\nreturn 0 ;\r\nif ( V_2 -> V_69 & V_78 )\r\nreturn F_30 ( V_1 ) ;\r\nV_76 = F_31 ( V_1 ) ;\r\nif ( ! V_76 )\r\nreturn 0 ;\r\nif ( F_32 ( V_1 , V_76 ) )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nstatic int F_33 ( T_2 * V_1 )\r\n{\r\nT_3 * V_2 = V_1 -> V_2 ;\r\nif ( F_28 ( V_1 ) )\r\nreturn 0 ;\r\nif ( V_2 -> V_69 & V_78 )\r\nreturn - 1 ;\r\nF_34 ( V_1 ) ;\r\nreturn - 1 ;\r\n}\r\nint F_35 ( T_2 * V_1 )\r\n{\r\nint V_79 ;\r\nF_14 ( V_1 ) ;\r\nV_79 = F_33 ( V_1 ) ;\r\nif ( V_79 )\r\nreturn V_79 ;\r\nF_17 ( V_1 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_36 ( T_2 * V_1 )\r\n{\r\nT_4 V_58 ;\r\nF_14 ( V_1 ) ;\r\nV_1 -> V_80 = 0 ;\r\nV_58 = V_1 -> V_81 ;\r\nif ( V_58 > V_49 && V_58 <= V_82 )\r\nV_58 -- ;\r\nelse\r\nV_58 = V_83 ;\r\nF_37 ( V_1 , V_58 ) ;\r\nif ( V_1 -> V_81 >= V_61 )\r\nF_17 ( V_1 ) ;\r\n}\r\nvoid F_38 ( T_2 * V_1 )\r\n{\r\nF_7 ( V_20 L_7 , V_1 -> V_21 ) ;\r\n}\r\nT_1 F_39 ( T_2 * V_1 , int error )\r\n{\r\nT_3 * V_2 = V_1 -> V_2 ;\r\nconst struct V_84 * V_8 = V_2 -> V_8 ;\r\nstruct V_3 * V_4 = & V_2 -> V_4 ;\r\nT_1 V_85 = V_19 ;\r\nif ( error < 0 ) {\r\nF_7 ( V_42 L_8 , V_1 -> V_21 ) ;\r\nV_1 -> V_7 = 0 ;\r\n( void ) V_8 -> V_9 ( V_1 ) ;\r\nF_2 ( V_1 , V_4 ) ;\r\nV_85 = F_8 ( V_1 , L_9 ,\r\nV_2 -> V_10 -> V_11 ( V_2 ) ) ;\r\n} else {\r\nF_7 ( V_42 L_10 , V_1 -> V_21 ) ;\r\nif ( V_8 -> V_86 )\r\nV_8 -> V_86 ( V_1 ) ;\r\nF_7 ( V_20 L_11 , V_1 -> V_21 ) ;\r\nif ( V_8 -> V_87 ( V_1 ) == 0 ) {\r\nF_40 ( V_1 , L_12 ,\r\nV_2 -> V_10 -> V_11 ( V_2 ) ) ;\r\nV_1 -> V_7 = 0 ;\r\n( void ) V_8 -> V_9 ( V_1 ) ;\r\nF_2 ( V_1 , V_4 ) ;\r\n}\r\n}\r\nV_1 -> V_36 |= V_88 ;\r\nV_1 -> V_89 ++ ;\r\nF_14 ( V_1 ) ;\r\nif ( V_2 -> V_18 )\r\nF_41 ( V_2 -> V_18 ) -> V_90 = 0 ;\r\nreturn V_85 ;\r\n}\r\nvoid F_42 ( T_3 * V_2 )\r\n{\r\nif ( V_2 -> V_91 ) {\r\nint V_92 = V_2 -> V_93 * V_2 -> V_94 ;\r\nF_43 ( V_2 -> V_33 , V_92 ,\r\nV_2 -> V_91 , V_2 -> V_95 ) ;\r\nV_2 -> V_91 = NULL ;\r\n}\r\n}\r\nint F_44 ( T_3 * V_2 )\r\n{\r\nint V_92 ;\r\nif ( V_2 -> V_93 == 0 )\r\nV_2 -> V_93 = V_96 ;\r\nif ( V_2 -> V_94 == 0 )\r\nV_2 -> V_94 = V_97 ;\r\nV_92 = V_2 -> V_93 * V_2 -> V_94 ;\r\nV_2 -> V_91 = F_45 ( V_2 -> V_33 , V_92 ,\r\n& V_2 -> V_95 ,\r\nV_98 ) ;\r\nif ( V_2 -> V_91 == NULL ) {\r\nF_7 ( V_20 L_13 ,\r\nV_2 -> V_21 ) ;\r\nreturn - V_99 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_46 ( T_2 * V_1 , struct V_3 * V_4 )\r\n{\r\nconst struct V_84 * V_8 = V_1 -> V_2 -> V_8 ;\r\nif ( ( V_1 -> V_36 & V_37 ) == 0 ||\r\n( V_8 -> V_100 && V_8 -> V_100 ( V_1 , V_4 ) ) )\r\ngoto V_101;\r\nF_47 ( V_1 , V_4 ) ;\r\nif ( F_11 ( V_1 , V_4 ) == 0 )\r\ngoto V_102;\r\nif ( V_8 -> V_103 ( V_1 , V_4 ) )\r\ngoto V_104;\r\nV_1 -> V_7 = 1 ;\r\nreturn 0 ;\r\nV_104:\r\nF_2 ( V_1 , V_4 ) ;\r\nV_102:\r\nF_47 ( V_1 , V_4 ) ;\r\nV_101:\r\nreturn 1 ;\r\n}
