// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "09/05/2024 00:53:32"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          ControlUnit
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module ControlUnit_vlg_vec_tst();
// constants                                           
// general purpose registers
reg [5:0] OpCode;
// wires                                               
wire [5:0] AluOP;
wire And;
wire Branch;
wire Immediate;
wire Jal;
wire Jump;
wire JumpReg;
wire MemRead;
wire MemToReg;
wire MemWrite;
wire RegDst;
wire RegWrite;

// assign statements (if any)                          
ControlUnit i1 (
// port map - connection between master ports and signals/registers   
	.AluOP(AluOP),
	.\And (And),
	.Branch(Branch),
	.Immediate(Immediate),
	.Jal(Jal),
	.Jump(Jump),
	.JumpReg(JumpReg),
	.MemRead(MemRead),
	.MemToReg(MemToReg),
	.MemWrite(MemWrite),
	.OpCode(OpCode),
	.RegDst(RegDst),
	.RegWrite(RegWrite)
);
initial 
begin 
#1000000 $finish;
end 
// OpCode[ 5 ]
initial
begin
	OpCode[5] = 1'b0;
end 
// OpCode[ 4 ]
initial
begin
	OpCode[4] = 1'b0;
end 
// OpCode[ 3 ]
initial
begin
	OpCode[3] = 1'b0;
end 
// OpCode[ 2 ]
initial
begin
	OpCode[2] = 1'b1;
end 
// OpCode[ 1 ]
initial
begin
	OpCode[1] = 1'b0;
end 
// OpCode[ 0 ]
initial
begin
	OpCode[0] = 1'b0;
end 
endmodule

