<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>Accumulator</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Accumulator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_c_addsub_12_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>738ba1a0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Accumulator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_c_addsub_12_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>738ba1a0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ef2ab9ad</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>acc_bram_addr_read</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.BRAM_DEPTH&apos;)) - 1)">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>acc_bram_addr_write</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.BRAM_DEPTH&apos;)) - 1)">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>acc_bram_dataout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ACC_BRAM_DATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>acc_bram_datain</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ACC_BRAM_DATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>acc_bram_w_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>result_bram_addr_write</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.BRAM_DEPTH&apos;)) - 1)">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>result_bram_dataout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.RES_BRAM_DATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>result_bram_w_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>accumulate_count</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">95</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">96</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BRAM_DEPTH</spirit:name>
        <spirit:displayName>Bram Depth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BRAM_DEPTH">10</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ACC_BRAM_DATA_WIDTH</spirit:name>
        <spirit:displayName>Acc Bram Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ACC_BRAM_DATA_WIDTH">128</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>RES_BRAM_DATA_WIDTH</spirit:name>
        <spirit:displayName>Res Bram Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RES_BRAM_DATA_WIDTH">64</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_5791f2f2</spirit:name>
      <spirit:enumeration>96</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/c_addsub_0/c_addsub_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Accumulator_v1_0_S00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Accumulator_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b04c93b5</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_c_addsub_12_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="c_addsub" xilinx:version="12.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/c_addsub_0/c_addsub_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Accumulator_v1_0_S00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Accumulator_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_c_addsub_12_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="c_addsub" xilinx:version="12.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Accumulator_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ef2ab9ad</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Accumulator module with Slave AXI Stream and BRAM interfaces</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_5791f2f2" spirit:order="3">96</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Accumulator_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BRAM_DEPTH</spirit:name>
      <spirit:displayName>Bram Depth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BRAM_DEPTH">10</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ACC_BRAM_DATA_WIDTH</spirit:name>
      <spirit:displayName>Acc Bram Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ACC_BRAM_DATA_WIDTH">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>RES_BRAM_DATA_WIDTH</spirit:name>
      <spirit:displayName>Res Bram Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.RES_BRAM_DATA_WIDTH">64</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Accumulator_v1.0</xilinx:displayName>
      <xilinx:coreRevision>29</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-09-16T01:04:12Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57340559_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34746572_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f92e7cb_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44342d28_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c2c9ce_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@107640e4_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c410ffa_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c338dea_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35114237_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c2814e_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df76bc_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6e94d_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359b57a9_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a0e08d_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65827162_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@185a2d1a_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409a9ef_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f50d8ce_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@394b0000_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cdd81cd_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@149faeec_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297a79be_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4698ddd1_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b06a14_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6297b439_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4054c49e_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5d075b_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336ea037_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dcd0bd_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e6bcd_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc60e48_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a30760e_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@794a388_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f17cc6_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62af6b4f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@672e790f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b5915b2_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@627f5c8c_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c87769_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67da1b3f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e037e6_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f03731_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7123e79d_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a558f03_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526bd3f0_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30d0fac6_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6840e060_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ac0fc9_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10975bf3_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13476c22_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f0b606f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ec09d70_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65fccd8_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee3da60_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e46883d_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46a3ed7c_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@656fe59f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e7a0afe_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710af42b_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7da1ab96_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd014e4_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d41c583_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@271eedbf_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7d2ff5_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e20fe2_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4428e8_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3089b7e9_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bcbd6be_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c210493_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2ad436_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@169bbef7_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633eace_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@399439fe_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b001e73_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cbf3558_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49eb57d0_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a6392a_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5fc02a_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a633e4_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10579784_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e7f44ba_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f1330c_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7579ee31_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636a5f61_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca8140b_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6afbdf8a_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c06f670_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6a6fe6_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607b3e30_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd8656f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6303dde8_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751104a1_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ded4042_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da9770b_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef0df5b_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@139fb5f8_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262c1658_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b95b987_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3172ddb7_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30cf7a71_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684a784f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe2f6c8_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682b99b3_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@624599ce_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15480886_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c8945a7_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c00c742_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d9cc555_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a77afc_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1b7dc3_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd72d63_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44216afa_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f934c9_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4091493f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f52b13_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e57b7a_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9bd5a8_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2158644_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f361ea0_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289fc03c_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b873b86_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c266aa_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49d06e2b_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2599f140_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@786f6396_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d247a1_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b749d9f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bea11ae_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2baf5b70_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@685b0fdf_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dccca12_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574f4a6c_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4774bcfd_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755d20e6_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b7ac5a4_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796026fd_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b43a2a_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa79b81_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c68a431_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@794a0c1_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4952dbfa_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4caec7f8_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481644c5_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20780a37_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4564b_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@313e7aaa_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421efcae_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db3df34_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c702c83_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac5669c_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c933a2_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f4cf776_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@586664c7_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f60f675_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d35572f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342cd5ef_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df6512f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@325f28da_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397273fe_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d8f827_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239b9982_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1203db55_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5745c39_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24515c75_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4711f9de_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65677c8d_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a79a1ce_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa5827a_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ceaee3_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bff63be_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf5bf3_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d1ff67d_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520564b2_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a445a46_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bb3ca87_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a222d80_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ac58ea_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513dd421_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25016fdb_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c6f626_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a1aa55_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40027e46_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d313b0_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca1b736_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16d3fea0_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca2b139_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e720fd0_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f75d96_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42a24eac_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f3c664f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@112e1bb6_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d16a2ad_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c066c22_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba3565b_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9a5190_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492a4b5a_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335a52eb_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40df9ef1_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa9092f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a2917c3_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430ce1d7_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a1c3e39_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b88a25d_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@296f8c55_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46540577_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ebebfb1_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@101dbdca_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@652956fd_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f6b292b_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70919915_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26264f72_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@267d6a8b_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc266a8_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61fed60a_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf36163_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d7c6d31_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a1fd4dd_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5027e7a5_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32920dc7_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65bc033e_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53102a86_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa0f844_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d144c9e_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@475f9536_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292a10_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7074ff26_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1e9729_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643bcb69_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f589aa9_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49603020_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f5a813_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e331ff_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2031899f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5013f0ea_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c0197b_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120b6b92_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0abba1_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c7906de_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ddbbc8b_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f210e3f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d5a1b4_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6abe9b40_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b183d4_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3955a402_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75a12c76_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18457ffe_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d2e0af_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d7a237e_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58e2494f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31afb014_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f375e0_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570ec86_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ac58c6_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a8f597d_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18945405_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3183451a_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308a4cab_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e834979_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5086bfe2_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad96d31_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5043f84e_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e906d8_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b07c3f1_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d9f212_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a44a29_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@279e1c8d_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a8a0c4_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7c126c_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56433f15_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10458e04_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab3d9a6_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6134b61f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77813ba5_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec2152a_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@affd9c1_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4881dd11_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a69e615_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd4a6ca_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44375b88_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c5973f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10824fa3_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d34b70_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38ad24a5_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616b8487_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6777651b_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33065355_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd7470b_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@596f75cf_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54102ad4_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f1ce2b8_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aaae654_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46309f4_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ae3b21_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ffd512_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@627a795_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27fdf376_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d9ae1a_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f9e664_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59072243_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d1505a9_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@545cc27d_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@191d343e_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404f51eb_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc3eaaf_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79d7e478_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b9ce7d2_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4340a207_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775629a2_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f6a332e_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1820a952_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd4e46c_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43923020_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773e6aa4_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e6b4aa4_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66eb939c_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e2497e_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4611deb5_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b832781_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9244bd_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607a9a2c_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48526eaf_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb8d210_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc8abc5_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41780d9a_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b21f48_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1018a036_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66955917_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@401c45dd_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@118a12e7_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3915c7a4_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687cea51_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/Accumulator_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="6eb2e0ec"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="cb5de1f2"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="99c0a95d"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="15ececb8"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="0902d981"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
