#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x108cf70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x108d100 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x107e2d0 .functor NOT 1, L_0x10e89a0, C4<0>, C4<0>, C4<0>;
L_0x10e8780 .functor XOR 2, L_0x10e8620, L_0x10e86e0, C4<00>, C4<00>;
L_0x10e8890 .functor XOR 2, L_0x10e8780, L_0x10e87f0, C4<00>, C4<00>;
v0x10e0970_0 .net *"_ivl_10", 1 0, L_0x10e87f0;  1 drivers
v0x10e0a70_0 .net *"_ivl_12", 1 0, L_0x10e8890;  1 drivers
v0x10e0b50_0 .net *"_ivl_2", 1 0, L_0x10e3ce0;  1 drivers
v0x10e0c10_0 .net *"_ivl_4", 1 0, L_0x10e8620;  1 drivers
v0x10e0cf0_0 .net *"_ivl_6", 1 0, L_0x10e86e0;  1 drivers
v0x10e0e20_0 .net *"_ivl_8", 1 0, L_0x10e8780;  1 drivers
v0x10e0f00_0 .net "a", 0 0, v0x10db8d0_0;  1 drivers
v0x10e0fa0_0 .net "b", 0 0, v0x10db970_0;  1 drivers
v0x10e1040_0 .net "c", 0 0, v0x10dba10_0;  1 drivers
v0x10e10e0_0 .var "clk", 0 0;
v0x10e1180_0 .net "d", 0 0, v0x10dbb50_0;  1 drivers
v0x10e1220_0 .net "out_pos_dut", 0 0, L_0x10e84c0;  1 drivers
v0x10e12c0_0 .net "out_pos_ref", 0 0, L_0x10e27f0;  1 drivers
v0x10e1360_0 .net "out_sop_dut", 0 0, L_0x10e3750;  1 drivers
v0x10e1400_0 .net "out_sop_ref", 0 0, L_0x10b6080;  1 drivers
v0x10e14a0_0 .var/2u "stats1", 223 0;
v0x10e1540_0 .var/2u "strobe", 0 0;
v0x10e15e0_0 .net "tb_match", 0 0, L_0x10e89a0;  1 drivers
v0x10e16b0_0 .net "tb_mismatch", 0 0, L_0x107e2d0;  1 drivers
v0x10e1750_0 .net "wavedrom_enable", 0 0, v0x10dbe20_0;  1 drivers
v0x10e1820_0 .net "wavedrom_title", 511 0, v0x10dbec0_0;  1 drivers
L_0x10e3ce0 .concat [ 1 1 0 0], L_0x10e27f0, L_0x10b6080;
L_0x10e8620 .concat [ 1 1 0 0], L_0x10e27f0, L_0x10b6080;
L_0x10e86e0 .concat [ 1 1 0 0], L_0x10e84c0, L_0x10e3750;
L_0x10e87f0 .concat [ 1 1 0 0], L_0x10e27f0, L_0x10b6080;
L_0x10e89a0 .cmp/eeq 2, L_0x10e3ce0, L_0x10e8890;
S_0x108d290 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x108d100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x107e6b0 .functor AND 1, v0x10dba10_0, v0x10dbb50_0, C4<1>, C4<1>;
L_0x107ea90 .functor NOT 1, v0x10db8d0_0, C4<0>, C4<0>, C4<0>;
L_0x107ee70 .functor NOT 1, v0x10db970_0, C4<0>, C4<0>, C4<0>;
L_0x107f0f0 .functor AND 1, L_0x107ea90, L_0x107ee70, C4<1>, C4<1>;
L_0x1097b00 .functor AND 1, L_0x107f0f0, v0x10dba10_0, C4<1>, C4<1>;
L_0x10b6080 .functor OR 1, L_0x107e6b0, L_0x1097b00, C4<0>, C4<0>;
L_0x10e1c70 .functor NOT 1, v0x10db970_0, C4<0>, C4<0>, C4<0>;
L_0x10e1ce0 .functor OR 1, L_0x10e1c70, v0x10dbb50_0, C4<0>, C4<0>;
L_0x10e1df0 .functor AND 1, v0x10dba10_0, L_0x10e1ce0, C4<1>, C4<1>;
L_0x10e1eb0 .functor NOT 1, v0x10db8d0_0, C4<0>, C4<0>, C4<0>;
L_0x10e1f80 .functor OR 1, L_0x10e1eb0, v0x10db970_0, C4<0>, C4<0>;
L_0x10e1ff0 .functor AND 1, L_0x10e1df0, L_0x10e1f80, C4<1>, C4<1>;
L_0x10e2170 .functor NOT 1, v0x10db970_0, C4<0>, C4<0>, C4<0>;
L_0x10e21e0 .functor OR 1, L_0x10e2170, v0x10dbb50_0, C4<0>, C4<0>;
L_0x10e2100 .functor AND 1, v0x10dba10_0, L_0x10e21e0, C4<1>, C4<1>;
L_0x10e2370 .functor NOT 1, v0x10db8d0_0, C4<0>, C4<0>, C4<0>;
L_0x10e2470 .functor OR 1, L_0x10e2370, v0x10dbb50_0, C4<0>, C4<0>;
L_0x10e2530 .functor AND 1, L_0x10e2100, L_0x10e2470, C4<1>, C4<1>;
L_0x10e26e0 .functor XNOR 1, L_0x10e1ff0, L_0x10e2530, C4<0>, C4<0>;
v0x107dc00_0 .net *"_ivl_0", 0 0, L_0x107e6b0;  1 drivers
v0x107e000_0 .net *"_ivl_12", 0 0, L_0x10e1c70;  1 drivers
v0x107e3e0_0 .net *"_ivl_14", 0 0, L_0x10e1ce0;  1 drivers
v0x107e7c0_0 .net *"_ivl_16", 0 0, L_0x10e1df0;  1 drivers
v0x107eba0_0 .net *"_ivl_18", 0 0, L_0x10e1eb0;  1 drivers
v0x107ef80_0 .net *"_ivl_2", 0 0, L_0x107ea90;  1 drivers
v0x107f200_0 .net *"_ivl_20", 0 0, L_0x10e1f80;  1 drivers
v0x10d9e40_0 .net *"_ivl_24", 0 0, L_0x10e2170;  1 drivers
v0x10d9f20_0 .net *"_ivl_26", 0 0, L_0x10e21e0;  1 drivers
v0x10da000_0 .net *"_ivl_28", 0 0, L_0x10e2100;  1 drivers
v0x10da0e0_0 .net *"_ivl_30", 0 0, L_0x10e2370;  1 drivers
v0x10da1c0_0 .net *"_ivl_32", 0 0, L_0x10e2470;  1 drivers
v0x10da2a0_0 .net *"_ivl_36", 0 0, L_0x10e26e0;  1 drivers
L_0x7f96e1eae018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x10da360_0 .net *"_ivl_38", 0 0, L_0x7f96e1eae018;  1 drivers
v0x10da440_0 .net *"_ivl_4", 0 0, L_0x107ee70;  1 drivers
v0x10da520_0 .net *"_ivl_6", 0 0, L_0x107f0f0;  1 drivers
v0x10da600_0 .net *"_ivl_8", 0 0, L_0x1097b00;  1 drivers
v0x10da6e0_0 .net "a", 0 0, v0x10db8d0_0;  alias, 1 drivers
v0x10da7a0_0 .net "b", 0 0, v0x10db970_0;  alias, 1 drivers
v0x10da860_0 .net "c", 0 0, v0x10dba10_0;  alias, 1 drivers
v0x10da920_0 .net "d", 0 0, v0x10dbb50_0;  alias, 1 drivers
v0x10da9e0_0 .net "out_pos", 0 0, L_0x10e27f0;  alias, 1 drivers
v0x10daaa0_0 .net "out_sop", 0 0, L_0x10b6080;  alias, 1 drivers
v0x10dab60_0 .net "pos0", 0 0, L_0x10e1ff0;  1 drivers
v0x10dac20_0 .net "pos1", 0 0, L_0x10e2530;  1 drivers
L_0x10e27f0 .functor MUXZ 1, L_0x7f96e1eae018, L_0x10e1ff0, L_0x10e26e0, C4<>;
S_0x10dada0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x108d100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x10db8d0_0 .var "a", 0 0;
v0x10db970_0 .var "b", 0 0;
v0x10dba10_0 .var "c", 0 0;
v0x10dbab0_0 .net "clk", 0 0, v0x10e10e0_0;  1 drivers
v0x10dbb50_0 .var "d", 0 0;
v0x10dbc40_0 .var/2u "fail", 0 0;
v0x10dbce0_0 .var/2u "fail1", 0 0;
v0x10dbd80_0 .net "tb_match", 0 0, L_0x10e89a0;  alias, 1 drivers
v0x10dbe20_0 .var "wavedrom_enable", 0 0;
v0x10dbec0_0 .var "wavedrom_title", 511 0;
E_0x108b8e0/0 .event negedge, v0x10dbab0_0;
E_0x108b8e0/1 .event posedge, v0x10dbab0_0;
E_0x108b8e0 .event/or E_0x108b8e0/0, E_0x108b8e0/1;
S_0x10db0d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x10dada0;
 .timescale -12 -12;
v0x10db310_0 .var/2s "i", 31 0;
E_0x108b780 .event posedge, v0x10dbab0_0;
S_0x10db410 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x10dada0;
 .timescale -12 -12;
v0x10db610_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x10db6f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x10dada0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x10dc0a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x108d100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x10e29a0 .functor NOT 1, v0x10db8d0_0, C4<0>, C4<0>, C4<0>;
L_0x10e2a30 .functor AND 1, L_0x10e29a0, v0x10db970_0, C4<1>, C4<1>;
L_0x10e2c20 .functor NOT 1, v0x10dba10_0, C4<0>, C4<0>, C4<0>;
L_0x10e2da0 .functor AND 1, L_0x10e2a30, L_0x10e2c20, C4<1>, C4<1>;
L_0x10e2ee0 .functor NOT 1, v0x10dbb50_0, C4<0>, C4<0>, C4<0>;
L_0x10e3060 .functor AND 1, L_0x10e2da0, L_0x10e2ee0, C4<1>, C4<1>;
L_0x10e31b0 .functor AND 1, v0x10db8d0_0, v0x10db970_0, C4<1>, C4<1>;
L_0x10e3330 .functor AND 1, L_0x10e31b0, v0x10dba10_0, C4<1>, C4<1>;
L_0x10e3440 .functor AND 1, L_0x10e3330, v0x10dbb50_0, C4<1>, C4<1>;
L_0x10e3500 .functor OR 1, L_0x10e3060, L_0x10e3440, C4<0>, C4<0>;
L_0x10e3670 .functor NOT 1, v0x10db8d0_0, C4<0>, C4<0>, C4<0>;
L_0x10e36e0 .functor AND 1, L_0x10e3670, v0x10db970_0, C4<1>, C4<1>;
L_0x10e37c0 .functor AND 1, L_0x10e36e0, v0x10dba10_0, C4<1>, C4<1>;
L_0x10e3880 .functor AND 1, L_0x10e37c0, v0x10dbb50_0, C4<1>, C4<1>;
L_0x10e3750 .functor OR 1, L_0x10e3500, L_0x10e3880, C4<0>, C4<0>;
L_0x10e3ab0 .functor OR 1, v0x10db8d0_0, v0x10db970_0, C4<0>, C4<0>;
L_0x10e3bb0 .functor OR 1, L_0x10e3ab0, v0x10dba10_0, C4<0>, C4<0>;
L_0x10e3c70 .functor NOT 1, v0x10dbb50_0, C4<0>, C4<0>, C4<0>;
L_0x10e3d80 .functor OR 1, L_0x10e3bb0, L_0x10e3c70, C4<0>, C4<0>;
L_0x10e3e90 .functor OR 1, v0x10db8d0_0, v0x10db970_0, C4<0>, C4<0>;
L_0x10e3fb0 .functor NOT 1, v0x10dba10_0, C4<0>, C4<0>, C4<0>;
L_0x10e4020 .functor OR 1, L_0x10e3e90, L_0x10e3fb0, C4<0>, C4<0>;
L_0x10e41f0 .functor OR 1, L_0x10e4020, v0x10dbb50_0, C4<0>, C4<0>;
L_0x10e42b0 .functor AND 1, L_0x10e3d80, L_0x10e41f0, C4<1>, C4<1>;
L_0x10e4490 .functor OR 1, v0x10db8d0_0, v0x10db970_0, C4<0>, C4<0>;
L_0x10e4500 .functor NOT 1, v0x10dba10_0, C4<0>, C4<0>, C4<0>;
L_0x10e4650 .functor OR 1, L_0x10e4490, L_0x10e4500, C4<0>, C4<0>;
L_0x10e4760 .functor NOT 1, v0x10dbb50_0, C4<0>, C4<0>, C4<0>;
L_0x10e48c0 .functor OR 1, L_0x10e4650, L_0x10e4760, C4<0>, C4<0>;
L_0x10e49d0 .functor AND 1, L_0x10e42b0, L_0x10e48c0, C4<1>, C4<1>;
L_0x10e4be0 .functor NOT 1, v0x10db970_0, C4<0>, C4<0>, C4<0>;
L_0x10e4c50 .functor OR 1, v0x10db8d0_0, L_0x10e4be0, C4<0>, C4<0>;
L_0x10e4e20 .functor OR 1, L_0x10e4c50, v0x10dba10_0, C4<0>, C4<0>;
L_0x10e4ee0 .functor OR 1, L_0x10e4e20, v0x10dbb50_0, C4<0>, C4<0>;
L_0x10e50c0 .functor AND 1, L_0x10e49d0, L_0x10e4ee0, C4<1>, C4<1>;
L_0x10e51d0 .functor NOT 1, v0x10db970_0, C4<0>, C4<0>, C4<0>;
L_0x10e5370 .functor OR 1, v0x10db8d0_0, L_0x10e51d0, C4<0>, C4<0>;
L_0x10e5430 .functor NOT 1, v0x10dba10_0, C4<0>, C4<0>, C4<0>;
L_0x10e5240 .functor OR 1, L_0x10e5370, L_0x10e5430, C4<0>, C4<0>;
L_0x10e55e0 .functor OR 1, L_0x10e5240, v0x10dbb50_0, C4<0>, C4<0>;
L_0x10e57f0 .functor AND 1, L_0x10e50c0, L_0x10e55e0, C4<1>, C4<1>;
L_0x10e5900 .functor NOT 1, v0x10db8d0_0, C4<0>, C4<0>, C4<0>;
L_0x10e5ad0 .functor OR 1, L_0x10e5900, v0x10db970_0, C4<0>, C4<0>;
L_0x10e5b90 .functor OR 1, L_0x10e5ad0, v0x10dba10_0, C4<0>, C4<0>;
L_0x10e5fd0 .functor OR 1, L_0x10e5b90, v0x10dbb50_0, C4<0>, C4<0>;
L_0x10e62a0 .functor AND 1, L_0x10e57f0, L_0x10e5fd0, C4<1>, C4<1>;
L_0x10e6530 .functor NOT 1, v0x10db8d0_0, C4<0>, C4<0>, C4<0>;
L_0x10e67b0 .functor OR 1, L_0x10e6530, v0x10db970_0, C4<0>, C4<0>;
L_0x10e6a00 .functor OR 1, L_0x10e67b0, v0x10dba10_0, C4<0>, C4<0>;
L_0x10e6ac0 .functor NOT 1, v0x10dbb50_0, C4<0>, C4<0>, C4<0>;
L_0x10e6cd0 .functor OR 1, L_0x10e6a00, L_0x10e6ac0, C4<0>, C4<0>;
L_0x10e6de0 .functor AND 1, L_0x10e62a0, L_0x10e6cd0, C4<1>, C4<1>;
L_0x10e70a0 .functor NOT 1, v0x10db8d0_0, C4<0>, C4<0>, C4<0>;
L_0x10e7110 .functor NOT 1, v0x10db970_0, C4<0>, C4<0>, C4<0>;
L_0x10e7340 .functor OR 1, L_0x10e70a0, L_0x10e7110, C4<0>, C4<0>;
L_0x10e7450 .functor OR 1, L_0x10e7340, v0x10dba10_0, C4<0>, C4<0>;
L_0x10e76e0 .functor OR 1, L_0x10e7450, v0x10dbb50_0, C4<0>, C4<0>;
L_0x10e77a0 .functor AND 1, L_0x10e6de0, L_0x10e76e0, C4<1>, C4<1>;
L_0x10e7a90 .functor NOT 1, v0x10db8d0_0, C4<0>, C4<0>, C4<0>;
L_0x10e7b00 .functor NOT 1, v0x10db970_0, C4<0>, C4<0>, C4<0>;
L_0x10e7d60 .functor OR 1, L_0x10e7a90, L_0x10e7b00, C4<0>, C4<0>;
L_0x10e7e70 .functor NOT 1, v0x10dba10_0, C4<0>, C4<0>, C4<0>;
L_0x10e80e0 .functor OR 1, L_0x10e7d60, L_0x10e7e70, C4<0>, C4<0>;
L_0x10e81f0 .functor OR 1, L_0x10e80e0, v0x10dbb50_0, C4<0>, C4<0>;
L_0x10e84c0 .functor AND 1, L_0x10e77a0, L_0x10e81f0, C4<1>, C4<1>;
v0x10dc260_0 .net *"_ivl_0", 0 0, L_0x10e29a0;  1 drivers
v0x10dc340_0 .net *"_ivl_10", 0 0, L_0x10e3060;  1 drivers
v0x10dc420_0 .net *"_ivl_100", 0 0, L_0x10e6cd0;  1 drivers
v0x10dc510_0 .net *"_ivl_102", 0 0, L_0x10e6de0;  1 drivers
v0x10dc5f0_0 .net *"_ivl_104", 0 0, L_0x10e70a0;  1 drivers
v0x10dc720_0 .net *"_ivl_106", 0 0, L_0x10e7110;  1 drivers
v0x10dc800_0 .net *"_ivl_108", 0 0, L_0x10e7340;  1 drivers
v0x10dc8e0_0 .net *"_ivl_110", 0 0, L_0x10e7450;  1 drivers
v0x10dc9c0_0 .net *"_ivl_112", 0 0, L_0x10e76e0;  1 drivers
v0x10dcb30_0 .net *"_ivl_114", 0 0, L_0x10e77a0;  1 drivers
v0x10dcc10_0 .net *"_ivl_116", 0 0, L_0x10e7a90;  1 drivers
v0x10dccf0_0 .net *"_ivl_118", 0 0, L_0x10e7b00;  1 drivers
v0x10dcdd0_0 .net *"_ivl_12", 0 0, L_0x10e31b0;  1 drivers
v0x10dceb0_0 .net *"_ivl_120", 0 0, L_0x10e7d60;  1 drivers
v0x10dcf90_0 .net *"_ivl_122", 0 0, L_0x10e7e70;  1 drivers
v0x10dd070_0 .net *"_ivl_124", 0 0, L_0x10e80e0;  1 drivers
v0x10dd150_0 .net *"_ivl_126", 0 0, L_0x10e81f0;  1 drivers
v0x10dd340_0 .net *"_ivl_14", 0 0, L_0x10e3330;  1 drivers
v0x10dd420_0 .net *"_ivl_16", 0 0, L_0x10e3440;  1 drivers
v0x10dd500_0 .net *"_ivl_18", 0 0, L_0x10e3500;  1 drivers
v0x10dd5e0_0 .net *"_ivl_2", 0 0, L_0x10e2a30;  1 drivers
v0x10dd6c0_0 .net *"_ivl_20", 0 0, L_0x10e3670;  1 drivers
v0x10dd7a0_0 .net *"_ivl_22", 0 0, L_0x10e36e0;  1 drivers
v0x10dd880_0 .net *"_ivl_24", 0 0, L_0x10e37c0;  1 drivers
v0x10dd960_0 .net *"_ivl_26", 0 0, L_0x10e3880;  1 drivers
v0x10dda40_0 .net *"_ivl_30", 0 0, L_0x10e3ab0;  1 drivers
v0x10ddb20_0 .net *"_ivl_32", 0 0, L_0x10e3bb0;  1 drivers
v0x10ddc00_0 .net *"_ivl_34", 0 0, L_0x10e3c70;  1 drivers
v0x10ddce0_0 .net *"_ivl_36", 0 0, L_0x10e3d80;  1 drivers
v0x10dddc0_0 .net *"_ivl_38", 0 0, L_0x10e3e90;  1 drivers
v0x10ddea0_0 .net *"_ivl_4", 0 0, L_0x10e2c20;  1 drivers
v0x10ddf80_0 .net *"_ivl_40", 0 0, L_0x10e3fb0;  1 drivers
v0x10de060_0 .net *"_ivl_42", 0 0, L_0x10e4020;  1 drivers
v0x10de350_0 .net *"_ivl_44", 0 0, L_0x10e41f0;  1 drivers
v0x10de430_0 .net *"_ivl_46", 0 0, L_0x10e42b0;  1 drivers
v0x10de510_0 .net *"_ivl_48", 0 0, L_0x10e4490;  1 drivers
v0x10de5f0_0 .net *"_ivl_50", 0 0, L_0x10e4500;  1 drivers
v0x10de6d0_0 .net *"_ivl_52", 0 0, L_0x10e4650;  1 drivers
v0x10de7b0_0 .net *"_ivl_54", 0 0, L_0x10e4760;  1 drivers
v0x10de890_0 .net *"_ivl_56", 0 0, L_0x10e48c0;  1 drivers
v0x10de970_0 .net *"_ivl_58", 0 0, L_0x10e49d0;  1 drivers
v0x10dea50_0 .net *"_ivl_6", 0 0, L_0x10e2da0;  1 drivers
v0x10deb30_0 .net *"_ivl_60", 0 0, L_0x10e4be0;  1 drivers
v0x10dec10_0 .net *"_ivl_62", 0 0, L_0x10e4c50;  1 drivers
v0x10decf0_0 .net *"_ivl_64", 0 0, L_0x10e4e20;  1 drivers
v0x10dedd0_0 .net *"_ivl_66", 0 0, L_0x10e4ee0;  1 drivers
v0x10deeb0_0 .net *"_ivl_68", 0 0, L_0x10e50c0;  1 drivers
v0x10def90_0 .net *"_ivl_70", 0 0, L_0x10e51d0;  1 drivers
v0x10df070_0 .net *"_ivl_72", 0 0, L_0x10e5370;  1 drivers
v0x10df150_0 .net *"_ivl_74", 0 0, L_0x10e5430;  1 drivers
v0x10df230_0 .net *"_ivl_76", 0 0, L_0x10e5240;  1 drivers
v0x10df310_0 .net *"_ivl_78", 0 0, L_0x10e55e0;  1 drivers
v0x10df3f0_0 .net *"_ivl_8", 0 0, L_0x10e2ee0;  1 drivers
v0x10df4d0_0 .net *"_ivl_80", 0 0, L_0x10e57f0;  1 drivers
v0x10df5b0_0 .net *"_ivl_82", 0 0, L_0x10e5900;  1 drivers
v0x10df690_0 .net *"_ivl_84", 0 0, L_0x10e5ad0;  1 drivers
v0x10df770_0 .net *"_ivl_86", 0 0, L_0x10e5b90;  1 drivers
v0x10df850_0 .net *"_ivl_88", 0 0, L_0x10e5fd0;  1 drivers
v0x10df930_0 .net *"_ivl_90", 0 0, L_0x10e62a0;  1 drivers
v0x10dfa10_0 .net *"_ivl_92", 0 0, L_0x10e6530;  1 drivers
v0x10dfaf0_0 .net *"_ivl_94", 0 0, L_0x10e67b0;  1 drivers
v0x10dfbd0_0 .net *"_ivl_96", 0 0, L_0x10e6a00;  1 drivers
v0x10dfcb0_0 .net *"_ivl_98", 0 0, L_0x10e6ac0;  1 drivers
v0x10dfd90_0 .net "a", 0 0, v0x10db8d0_0;  alias, 1 drivers
v0x10dfe30_0 .net "b", 0 0, v0x10db970_0;  alias, 1 drivers
v0x10e0330_0 .net "c", 0 0, v0x10dba10_0;  alias, 1 drivers
v0x10e0420_0 .net "d", 0 0, v0x10dbb50_0;  alias, 1 drivers
v0x10e0510_0 .net "out_pos", 0 0, L_0x10e84c0;  alias, 1 drivers
v0x10e05d0_0 .net "out_sop", 0 0, L_0x10e3750;  alias, 1 drivers
S_0x10e0750 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x108d100;
 .timescale -12 -12;
E_0x10739f0 .event anyedge, v0x10e1540_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x10e1540_0;
    %nor/r;
    %assign/vec4 v0x10e1540_0, 0;
    %wait E_0x10739f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x10dada0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10dbc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10dbce0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x10dada0;
T_4 ;
    %wait E_0x108b8e0;
    %load/vec4 v0x10dbd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10dbc40_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x10dada0;
T_5 ;
    %wait E_0x108b780;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10dbb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10dba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db970_0, 0;
    %assign/vec4 v0x10db8d0_0, 0;
    %wait E_0x108b780;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10dbb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10dba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db970_0, 0;
    %assign/vec4 v0x10db8d0_0, 0;
    %wait E_0x108b780;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10dbb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10dba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db970_0, 0;
    %assign/vec4 v0x10db8d0_0, 0;
    %wait E_0x108b780;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10dbb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10dba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db970_0, 0;
    %assign/vec4 v0x10db8d0_0, 0;
    %wait E_0x108b780;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10dbb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10dba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db970_0, 0;
    %assign/vec4 v0x10db8d0_0, 0;
    %wait E_0x108b780;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10dbb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10dba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db970_0, 0;
    %assign/vec4 v0x10db8d0_0, 0;
    %wait E_0x108b780;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10dbb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10dba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db970_0, 0;
    %assign/vec4 v0x10db8d0_0, 0;
    %wait E_0x108b780;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10dbb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10dba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db970_0, 0;
    %assign/vec4 v0x10db8d0_0, 0;
    %wait E_0x108b780;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10dbb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10dba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db970_0, 0;
    %assign/vec4 v0x10db8d0_0, 0;
    %wait E_0x108b780;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10dbb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10dba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db970_0, 0;
    %assign/vec4 v0x10db8d0_0, 0;
    %wait E_0x108b780;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10dbb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10dba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db970_0, 0;
    %assign/vec4 v0x10db8d0_0, 0;
    %wait E_0x108b780;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10dbb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10dba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db970_0, 0;
    %assign/vec4 v0x10db8d0_0, 0;
    %wait E_0x108b780;
    %load/vec4 v0x10dbc40_0;
    %store/vec4 v0x10dbce0_0, 0, 1;
    %fork t_1, S_0x10db0d0;
    %jmp t_0;
    .scope S_0x10db0d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10db310_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x10db310_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x108b780;
    %load/vec4 v0x10db310_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x10dbb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10dba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db970_0, 0;
    %assign/vec4 v0x10db8d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10db310_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x10db310_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x10dada0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x108b8e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x10dbb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10dba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db970_0, 0;
    %assign/vec4 v0x10db8d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x10dbc40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x10dbce0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x108d100;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10e10e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10e1540_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x108d100;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x10e10e0_0;
    %inv;
    %store/vec4 v0x10e10e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x108d100;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x10dbab0_0, v0x10e16b0_0, v0x10e0f00_0, v0x10e0fa0_0, v0x10e1040_0, v0x10e1180_0, v0x10e1400_0, v0x10e1360_0, v0x10e12c0_0, v0x10e1220_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x108d100;
T_9 ;
    %load/vec4 v0x10e14a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x10e14a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10e14a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x10e14a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x10e14a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x10e14a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x10e14a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x10e14a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x10e14a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x10e14a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x108d100;
T_10 ;
    %wait E_0x108b8e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10e14a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10e14a0_0, 4, 32;
    %load/vec4 v0x10e15e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x10e14a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10e14a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10e14a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10e14a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x10e1400_0;
    %load/vec4 v0x10e1400_0;
    %load/vec4 v0x10e1360_0;
    %xor;
    %load/vec4 v0x10e1400_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x10e14a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10e14a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x10e14a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10e14a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x10e12c0_0;
    %load/vec4 v0x10e12c0_0;
    %load/vec4 v0x10e1220_0;
    %xor;
    %load/vec4 v0x10e12c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x10e14a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10e14a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x10e14a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10e14a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/ece241_2013_q2/iter5/response4/top_module.sv";
