$date
  Sat Feb 10 16:10:45 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module multiplexer_tb $end
$var reg 1 ! a_tb $end
$var reg 1 " b_tb $end
$var reg 1 # c_tb $end
$var reg 1 $ d_tb $end
$var reg 1 % s1_tb $end
$var reg 1 & s0_tb $end
$var reg 1 ' y_tb $end
$scope module mux $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$var reg 1 * c $end
$var reg 1 + d $end
$var reg 1 , s1 $end
$var reg 1 - s0 $end
$var reg 1 . y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
0#
0$
0%
0&
1'
1(
0)
0*
0+
0,
0-
1.
#10000000
0!
1"
1&
0(
1)
1-
#20000000
0"
1#
1%
0&
0)
1*
1,
0-
#30000000
0#
1$
1&
0*
1+
1-
#40000000
