



@article{gem5,
 author = {Binkert, Nathan and Beckmann, Bradford and Black, Gabriel and Reinhardt, Steven K. and Saidi, Ali and Basu, Arkaprava and Hestness, Joel and Hower, Derek R. and Krishna, Tushar and Sardashti, Somayeh and Sen, Rathijit and Sewell, Korey and Shoaib, Muhammad and Vaish, Nilay and Hill, Mark D. and Wood, David A.},
 title = {The Gem5 Simulator},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {May 2011},
 volume = {39},
 number = {2},
 month = aug,
 year = {2011},
 issn = {0163-5964},
 pages = {1--7},
 numpages = {7},

 doi = {10.1145/2024716.2024718},
 acmid = {2024718},
 publisher = {ACM},
 address = {New York, NY, USA},
} 





@ARTICLE{nvmain, 
author={Poremba, M. and Zhang, T. and Xie, Y.}, 
journal={Computer Architecture Letters}, 
title={NVMain 2.0: Architectural Simulator to Model (Non-)Volatile Memory Systems}, 
year={2015}, 
month={}, 
volume={PP}, 
number={99}, 
pages={1-1}, 
keywords={Accuracy;Computational modeling;Computer architecture;Nonvolatile memory;Phase change random access memory;Timing}, 
doi={10.1109/LCA.2015.2402435}, 
ISSN={1556-6056},}


@INPROCEEDINGS{6169027, 
author={Lei Jiang and Bo Zhao and Youtao Zhang and Jun Yang and Childers, B.R.}, 
booktitle={High Performance Computer Architecture (HPCA), 2012 IEEE 18th International Symposium on}, 
title={Improving write operations in MLC phase change memory}, 
year={2012}, 
month={Feb}, 
pages={1-10}, 
keywords={error correction codes;iterative methods;memory architecture;phase change memories;MLC phase change memory;access time improvement;architectural innovations;computer systems;error correction code;iterative write scheme;large capacity memory;multilevel cell PCM;per-byte fabrication cost;performance improvement;read latency improvement;write access latency;write iterations;write latency improvement;write operation improvement;write truncation;Computer architecture;Error correction codes;Microprocessors;Phase change materials;Programming;Resistance;Writing}, 
doi={10.1109/HPCA.2012.6169027}, 
ISSN={1530-0897},}



@INPROCEEDINGS{6691153, 
author={Xiuyuan Bi and Mengjie Mao and Danghui Wang and Hai Li}, 
booktitle={Computer-Aided Design (ICCAD), 2013 IEEE/ACM International Conference on}, 
title={Unleashing the potential of MLC STT-RAM caches}, 
year={2013}, 
month={Nov}, 
pages={429-436}, 
keywords={cache storage;embedded systems;integrated circuit design;magnetic tunnelling;microprocessor chips;random-access storage;MLC STT-RAM cache architecture;MTJ;SLC design;application-aware speed enhancement mode;cache design;cache lines;cache speed;cell split mapping method;cross-layer solution;data migration policies;embedded systems;inflexible data mapping strategy;microprocessors;multilevel cell spin-transfer torque RAM;reverse magnetic junction tunneling;single level cell design;switching current requirement;trade-off cache capacity;two-step read-write accesses;write operations;Computer architecture;Magnetic tunneling;Microprocessors;Random access memory;Switches;Transistors;Writing}, 
doi={10.1109/ICCAD.2013.6691153}, 
ISSN={1092-3152},}




@inproceedings{mcpat,
 author = {Li, Sheng and Ahn, Jung Ho and Strong, Richard D. and Brockman, Jay B. and Tullsen, Dean M. and Jouppi, Norman P.},
 title = {McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures},
 booktitle = {Proceedings of the 42Nd Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 42},
 year = {2009},
 isbn = {978-1-60558-798-1},
 location = {New York, New York},
 pages = {469--480},
 numpages = {12},
 url = 
 doi = {10.1145/1669112.1669172},
 acmid = {1669172},
 publisher = {ACM},
 address = {New York, NY, USA},
} 


@ARTICLE{aware, 
author={Kon-Woo Kwon and Choday, S.H. and Yusung Kim and Roy, K.}, 
journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on}, 
title={AWARE (Asymmetric Write Architecture With REdundant Blocks): A High Write Speed STT-MRAM Cache Architecture}, 
year={2014}, 
month={April}, 
volume={22}, 
number={4}, 
pages={712-720}, 
keywords={MRAM devices;cache storage;write-once storage;AWARE;STT-MRAM cache architecture;asymmetric write architecture;asymmetric write characteristics;high write speed;redundant blocks;spin-transfer torque magnetic RAM;storage element;write energy;write latency;write operations;Bit transition probability;high speed;redundant blocks;spin-transfer torque magnetic RAM (STT-MRAM);write current asymmetry;write latency}, 
doi={10.1109/TVLSI.2013.2256945}, 
ISSN={1063-8210},}



@ARTICLE{5609179, 
author={Wong, H.-S.P. and Raoux, S. and SangBum Kim and Jiale Liang and Reifenberg, John P. and Rajendran, B. and Asheghi, Mehdi and Goodson, Kenneth E.}, 
journal={Proceedings of the IEEE}, 
title={Phase Change Memory}, 
year={2010}, 
month={Dec}, 
volume={98}, 
number={12}, 
pages={2201-2227}, 
keywords={electric properties;phase change materials;phase change memories;reliability;thermal properties;PCM reliability;device design;device structure;electrical property;material synthesis;memory cell selector;multibit operation;multilayer high-density memory arrays;phase change memory;scaling property;special device test structures;thermal property;Conductivity;Crystallization;Phase change materials;Resistance;Switches;Threshold voltage;Chalcogenides;PCRAM;PRAM;emerging memory;heat conduction;nonvolatile memory;phase change material;phase change memory (PCM);thermal physics}, 
doi={10.1109/JPROC.2010.2070050}, 
ISSN={0018-9219},}






@INPROCEEDINGS{xu, 
author={Cong Xu and Dimin Niu and Xiaochun Zhu and Kang, S.H. and Nowak, M. and Yuan Xie}, 
booktitle={Computer-Aided Design (ICCAD), 2011 IEEE/ACM International Conference on}, 
title={Device-architecture co-optimization of STT-RAM based memory for low power embedded systems}, 
year={2011}, 
month={Nov}, 
pages={463-470}, 
keywords={CMOS memory circuits;circuit optimisation;integrated circuit design;low-power electronics;random-access storage;DRAM;I-O width;MTJ specifications;PMTJ;STT-RAM caches;STT-RAM capacity;STT-RAM-based memory design;advanced perpendicular MTJ;device-architecture cooptimization;inplane MTJ;low-power embedded systems;magnetic tunnel junction;nonvolatile memory;read performance;spin-transfer torque random access memory;standard CMOS process;switching current;time 1 ns to 100 ns;universal memory replacement;write energy;write performance;write pulse width reduction;Computer architecture;Magnetic tunneling;Microprocessors;Random access memory;Sensors;Switches;Transistors}, 
doi={10.1109/ICCAD.2011.6105369}, 
ISSN={1092-3152},}




@INPROCEEDINGS{fan, 
author={Ziqi Fan and Du, D.H.C. and Voigt, D.}, 
booktitle={Mass Storage Systems and Technologies (MSST), 2014 30th Symposium on}, 
title={H-ARC: A non-volatile memory based cache policy for solid state drives}, 
year={2014}, 
month={June}, 
pages={1-11}, 
keywords={cache storage;random-access storage;H-ARC policy;NVM-based cache policies;NVM-based main memory;SSD;cache hit ratio;cache space;clean-page cache;data loss;dirty-page cache;endurance problem;erase operation;frequency-page cache;hierarchical adaptive replacement cache policy;nonvolatile memory-based cache policy;page cache eviction process;page update;power failure;random access speed;recency-page cache;solid state drives;storage devices;storage write traffic reduction;system crash;system performance;Ash;Equations;Memristors;Nonvolatile memory;Phase change materials;Random access memory;Solids}, 
doi={10.1109/MSST.2014.6855546},}






@INPROCEEDINGS{6835921, 
author={Kurian, G. and Devadas, S. and Khan, O.}, 
booktitle={High Performance Computer Architecture (HPCA), 2014 IEEE 20th International Symposium on}, 
title={Locality-aware data replication in the Last-Level Cache}, 
year={2014}, 
month={Feb}, 
pages={1-12}, 
keywords={cache storage;pattern classification;resource allocation;storage management;tracking;LLC;cache line granularity;cache line replication;cache utilization optimization;coherence protocols;in-hardware run-time classification;last-level cache;locality cache lines;locality tracking mechanism;locality-aware data replication;locality-aware selective data replication protocol;memory access latency;network resource utilization optimization;next generation multicores;on-chip data locality;parallel benchmarks;protocol complexity;scalability concerns;sharer tracking structures;Coherence;Complexity theory;Multicore processing;Organizations;Protocols;Radiation detectors;System-on-chip}, 
doi={10.1109/HPCA.2014.6835921},}





@inproceedings{Qureshi,
 author = {Qureshi, Moinuddin K. and Jaleel, Aamer and Patt, Yale N. and Steely, Simon C. and Emer, Joel},
 title = {Adaptive Insertion Policies for High Performance Caching},
 booktitle = {Proceedings of the 34th Annual International Symposium on Computer Architecture},
 series = {ISCA '07},
 year = {2007},
 isbn = {978-1-59593-706-3},
 location = {San Diego, California, USA},
 pages = {381--391},
 numpages = {11},
 url = 
 doi = {10.1145/1250662.1250709},
 acmid = {1250709},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {replacement, set dueling, set sampling, thrashing},
} 



@INPROCEEDINGS{6844484, 
author={Hansson, A. and Agarwal, N. and Kolli, A. and Wenisch, T. and Udipi, A.N.}, 
booktitle={Performance Analysis of Systems and Software (ISPASS), 2014 IEEE International Symposium on}, 
title={Simulating DRAM controllers for future system architecture exploration}, 
year={2014}, 
month={March}, 
pages={201-210}, 
keywords={DRAM chips;logic design;parallel architectures;CPU;DRAM controllers;GPU;LPDDR3;WideIO;contemporary controller architecture;event-based model;full-system exploration;future system architectures;high-level memory controller model;mobile devices;multiprocessor memory system;open-source gem5 simulation framework;parallel architectures;servers;Bandwidth;Computer architecture;Data models;Generators;Random access memory;Switches;Timing}, 
doi={10.1109/ISPASS.2014.6844484},}


















