-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "Z:/FPGA/Rot_7seg/T_ROT_7SEG_isim_beh.exe" -prj "Z:/FPGA/Rot_7seg/T_ROT_7SEG_beh.prj" "work.T_ROT_7SEG" "work.glbl" 
