{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619474973510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619474973511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 26 19:09:33 2021 " "Processing started: Mon Apr 26 19:09:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619474973511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474973511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula_Enderecamento -c Aula_Enderecamento " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula_Enderecamento -c Aula_Enderecamento" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474973511 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619474973979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_enderecamento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula_enderecamento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula_Enderecamento-RTL " "Found design unit 1: Aula_Enderecamento-RTL" {  } { { "Aula_Enderecamento.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986330 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula_Enderecamento " "Found entity 1: Aula_Enderecamento" {  } { { "Aula_Enderecamento.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474986330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986334 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474986334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986338 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474986338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986344 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474986344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986348 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474986348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/memoriaROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986351 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/memoriaROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474986351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/memoriaRAM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986356 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474986356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceleds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfaceleds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceLEDs-comportamento " "Found design unit 1: interfaceLEDs-comportamento" {  } { { "interfaceLEDs.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/interfaceLEDs.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986359 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceLEDs " "Found entity 1: interfaceLEDs" {  } { { "interfaceLEDs.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/interfaceLEDs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474986359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacechaves.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacechaves.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceCHAVES-comportamento " "Found design unit 1: interfaceCHAVES-comportamento" {  } { { "interfaceCHAVES.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/interfaceCHAVES.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986362 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceCHAVES " "Found entity 1: interfaceCHAVES" {  } { { "interfaceCHAVES.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/interfaceCHAVES.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474986362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador2x4-comportamento " "Found design unit 1: decodificador2x4-comportamento" {  } { { "decodificador2x4.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/decodificador2x4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986365 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador2x4 " "Found entity 1: decodificador2x4" {  } { { "decodificador2x4.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/decodificador2x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474986365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986371 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474986371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorinstrucoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificadorinstrucoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificadorInstrucoes-comportamento " "Found design unit 1: decodificadorInstrucoes-comportamento" {  } { { "decodificadorInstrucoes.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/decodificadorInstrucoes.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986375 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificadorInstrucoes " "Found entity 1: decodificadorInstrucoes" {  } { { "decodificadorInstrucoes.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/decodificadorInstrucoes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474986375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constantesprocessador.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constantesprocessador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constantesProcessador " "Found design unit 1: constantesProcessador" {  } { { "constantesProcessador.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/constantesProcessador.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474986378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986382 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474986382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculadora-arch_name " "Found design unit 1: calculadora-arch_name" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986387 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Found entity 1: calculadora" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474986387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_calculadora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_calculadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador_Calculadora-arch_name " "Found design unit 1: Processador_Calculadora-arch_name" {  } { { "Processador_Calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Processador_Calculadora.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986391 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador_Calculadora " "Found entity 1: Processador_Calculadora" {  } { { "Processador_Calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Processador_Calculadora.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474986391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unidade_Controle-arch_name " "Found design unit 1: Unidade_Controle-arch_name" {  } { { "Unidade_Controle.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Unidade_Controle.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986394 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unidade_Controle " "Found entity 1: Unidade_Controle" {  } { { "Unidade_Controle.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Unidade_Controle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474986394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474986394 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculadora " "Elaborating entity \"calculadora\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619474986488 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "barramentoLeituraDados calculadora.vhd(23) " "Verilog HDL or VHDL warning at calculadora.vhd(23): object \"barramentoLeituraDados\" assigned a value but never read" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619474986490 "|calculadora"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "barramentoEscritaDados calculadora.vhd(23) " "VHDL Signal Declaration warning at calculadora.vhd(23): used implicit default value for signal \"barramentoEscritaDados\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619474986491 "|calculadora"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "habilitaBlocos calculadora.vhd(24) " "VHDL Signal Declaration warning at calculadora.vhd(24): used implicit default value for signal \"habilitaBlocos\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619474986491 "|calculadora"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processador_Calculadora Processador_Calculadora:CPU " "Elaborating entity \"Processador_Calculadora\" for hierarchy \"Processador_Calculadora:CPU\"" {  } { { "calculadora.vhd" "CPU" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474986511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Aula_Enderecamento Processador_Calculadora:CPU\|Aula_Enderecamento:FD " "Elaborating entity \"Aula_Enderecamento\" for hierarchy \"Processador_Calculadora:CPU\|Aula_Enderecamento:FD\"" {  } { { "Processador_Calculadora.vhd" "FD" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Processador_Calculadora.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474986522 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saidaRegistradores Aula_Enderecamento.vhd(15) " "VHDL Signal Declaration warning at Aula_Enderecamento.vhd(15): used implicit default value for signal \"saidaRegistradores\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula_Enderecamento.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619474986523 "|calculadora|Processador_Calculadora:CPU|Aula_Enderecamento:FD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "programCounter Aula_Enderecamento.vhd(16) " "VHDL Signal Declaration warning at Aula_Enderecamento.vhd(16): used implicit default value for signal \"programCounter\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula_Enderecamento.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619474986523 "|calculadora|Processador_Calculadora:CPU|Aula_Enderecamento:FD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "opCode Aula_Enderecamento.vhd(17) " "VHDL Signal Declaration warning at Aula_Enderecamento.vhd(17): used implicit default value for signal \"opCode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula_Enderecamento.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619474986524 "|calculadora|Processador_Calculadora:CPU|Aula_Enderecamento:FD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "barramentoEscritaDados Aula_Enderecamento.vhd(26) " "VHDL Signal Declaration warning at Aula_Enderecamento.vhd(26): used implicit default value for signal \"barramentoEscritaDados\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula_Enderecamento.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619474986524 "|calculadora|Processador_Calculadora:CPU|Aula_Enderecamento:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|ULA:ULA\"" {  } { { "Aula_Enderecamento.vhd" "ULA" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474986543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|memoriaRAM:RAM\"" {  } { { "Aula_Enderecamento.vhd" "RAM" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474986545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|muxGenerico2x1:MUX_proxPC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|muxGenerico2x1:MUX_proxPC\"" {  } { { "Aula_Enderecamento.vhd" "MUX_proxPC" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474986548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|somaConstante:incremento " "Elaborating entity \"somaConstante\" for hierarchy \"Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|somaConstante:incremento\"" {  } { { "Aula_Enderecamento.vhd" "incremento" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474986550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|memoriaROM:ROM\"" {  } { { "Aula_Enderecamento.vhd" "ROM" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474986552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|registradorGenerico:PC\"" {  } { { "Aula_Enderecamento.vhd" "PC" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474986601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|muxGenerico2x1:MUX_RAM_Imediato " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|muxGenerico2x1:MUX_RAM_Imediato\"" {  } { { "Aula_Enderecamento.vhd" "MUX_RAM_Imediato" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474986625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|bancoRegistradoresArqRegMem:Banco_Registradores " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|bancoRegistradoresArqRegMem:Banco_Registradores\"" {  } { { "Aula_Enderecamento.vhd" "Banco_Registradores" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474986647 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saida bancoRegistradoresArqRegMem.vhd(19) " "VHDL Signal Declaration warning at bancoRegistradoresArqRegMem.vhd(19): used implicit default value for signal \"saida\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/bancoRegistradoresArqRegMem.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619474986677 "|Aula_Enderecamento|bancoRegistradoresArqRegMem:Banco_Registradores"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registrador bancoRegistradoresArqRegMem.vhd(29) " "Verilog HDL or VHDL warning at bancoRegistradoresArqRegMem.vhd(29): object \"registrador\" assigned a value but never read" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/bancoRegistradoresArqRegMem.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619474986678 "|Aula_Enderecamento|bancoRegistradoresArqRegMem:Banco_Registradores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificadorInstrucoes Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|decodificadorInstrucoes:decodInstrucao " "Elaborating entity \"decodificadorInstrucoes\" for hierarchy \"Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|decodificadorInstrucoes:decodInstrucao\"" {  } { { "Aula_Enderecamento.vhd" "decodInstrucao" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474986678 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pontosControle decodificadorInstrucoes.vhd(8) " "VHDL Signal Declaration warning at decodificadorInstrucoes.vhd(8): used implicit default value for signal \"pontosControle\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "decodificadorInstrucoes.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/decodificadorInstrucoes.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619474986679 "|calculadora|Processador_Calculadora:CPU|Aula_Enderecamento:FD|decodificadorInstrucoes:decodInstrucao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador2x4 Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|decodificador2x4:decodificador " "Elaborating entity \"decodificador2x4\" for hierarchy \"Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|decodificador2x4:decodificador\"" {  } { { "Aula_Enderecamento.vhd" "decodificador" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474986687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_Controle Processador_Calculadora:CPU\|Unidade_Controle:UC " "Elaborating entity \"Unidade_Controle\" for hierarchy \"Processador_Calculadora:CPU\|Unidade_Controle:UC\"" {  } { { "Processador_Calculadora.vhd" "UC" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Processador_Calculadora.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474986715 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "palavraControle Unidade_Controle.vhd(13) " "VHDL Signal Declaration warning at Unidade_Controle.vhd(13): used implicit default value for signal \"palavraControle\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Unidade_Controle.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Unidade_Controle.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619474986716 "|calculadora|Processador_Calculadora:CPU|Unidade_Controle:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceLEDs interfaceLEDs:saidaLEDs " "Elaborating entity \"interfaceLEDs\" for hierarchy \"interfaceLEDs:saidaLEDs\"" {  } { { "calculadora.vhd" "saidaLEDs" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474986724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceCHAVES interfaceCHAVES:entradaChaves " "Elaborating entity \"interfaceCHAVES\" for hierarchy \"interfaceCHAVES:entradaChaves\"" {  } { { "calculadora.vhd" "entradaChaves" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474986741 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "programCounter\[0\] GND " "Pin \"programCounter\[0\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|programCounter[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programCounter\[1\] GND " "Pin \"programCounter\[1\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|programCounter[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programCounter\[2\] GND " "Pin \"programCounter\[2\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|programCounter[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programCounter\[3\] GND " "Pin \"programCounter\[3\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|programCounter[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programCounter\[4\] GND " "Pin \"programCounter\[4\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|programCounter[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programCounter\[5\] GND " "Pin \"programCounter\[5\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|programCounter[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programCounter\[6\] GND " "Pin \"programCounter\[6\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|programCounter[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programCounter\[7\] GND " "Pin \"programCounter\[7\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|programCounter[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programCounter\[8\] GND " "Pin \"programCounter\[8\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|programCounter[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaRegistradores\[0\] GND " "Pin \"saidaRegistradores\[0\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|saidaRegistradores[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaRegistradores\[1\] GND " "Pin \"saidaRegistradores\[1\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|saidaRegistradores[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaRegistradores\[2\] GND " "Pin \"saidaRegistradores\[2\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|saidaRegistradores[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaRegistradores\[3\] GND " "Pin \"saidaRegistradores\[3\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|saidaRegistradores[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaRegistradores\[4\] GND " "Pin \"saidaRegistradores\[4\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|saidaRegistradores[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaRegistradores\[5\] GND " "Pin \"saidaRegistradores\[5\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|saidaRegistradores[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaRegistradores\[6\] GND " "Pin \"saidaRegistradores\[6\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|saidaRegistradores[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaRegistradores\[7\] GND " "Pin \"saidaRegistradores\[7\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|saidaRegistradores[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619474987460 "|calculadora|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1619474987460 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619474987835 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474987835 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619474988061 "|calculadora|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619474988061 "|calculadora|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619474988061 "|calculadora|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619474988061 "|calculadora|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619474988061 "|calculadora|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619474988061 "|calculadora|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619474988061 "|calculadora|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619474988061 "|calculadora|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619474988061 "|calculadora|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1619474988061 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619474988062 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619474988062 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619474988062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619474988090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 26 19:09:48 2021 " "Processing ended: Mon Apr 26 19:09:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619474988090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619474988090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619474988090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474988090 ""}
