git clone --depth 1 --no-tags https://github.com/charlotte-mu/ICC2020_grad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476234043
git clone --depth 1 --no-tags https://github.com/Wauro21/ipd432_tarea_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476090927
git clone --depth 1 --no-tags https://github.com/alexxpercy/ELEC341-C1-Coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475451277
git clone --depth 1 --no-tags https://github.com/Emerald52/HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474673546
git clone --depth 1 --no-tags https://github.com/beeflobill/sv-vector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476783613
git clone --depth 1 --no-tags https://github.com/qiuyi089/ECE351.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481463844
git clone --depth 1 --no-tags https://github.com/tyleryouk/nbitaludesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488054279
git clone --depth 1 --no-tags https://github.com/akshitasahuji/Virtex-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488519828
git clone --depth 1 --no-tags https://github.com/CristinelRus/TSCLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467000786
git clone --depth 1 --no-tags https://github.com/RoxanaGhiuzan/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467001305
git clone --depth 1 --no-tags https://github.com/roxanadimanescu/Laborator-TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467054939
git clone --depth 1 --no-tags https://github.com/manofbeauty/uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467937242
git clone --depth 1 --no-tags https://github.com/UncleZhang13/LuKe_Learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468977930
git clone --depth 1 --no-tags https://github.com/DorianXGH/kmeans.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468404684
git clone --depth 1 --no-tags https://github.com/x11to/pulp_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475277231
git clone --depth 1 --no-tags https://github.com/KinzaQamar/pwm-verification-IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483311983
git clone --depth 1 --no-tags https://github.com/SammyPark894/ECE532_Forward_Propagation_NN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481583242
git clone --depth 1 --no-tags https://github.com/CozetteDyer/HSCA_fpadd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490360801
git clone --depth 1 --no-tags https://github.com/AmrAhmed11/simple-verilog-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487712227
git clone --depth 1 --no-tags https://github.com/nivethasaravanan1995/axi_connectors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483937085
git clone --depth 1 --no-tags https://github.com/jhpohovey/PacMan-as-FPGA-SOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484114398
git clone --depth 1 --no-tags https://github.com/mhung230/HP-SRAM-Based-TCAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489321154
git clone --depth 1 --no-tags https://github.com/Jogden330/RISC-V_Phone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489757683
git clone --depth 1 --no-tags https://github.com/zjoann/VLSI-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487023693
git clone --depth 1 --no-tags https://github.com/jeannellebalilo/basic-processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487122735
git clone --depth 1 --no-tags https://github.com/jas-priatna/verilog_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470358497
git clone --depth 1 --no-tags https://github.com/xuan37/school.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473652314
git clone --depth 1 --no-tags https://github.com/doronshamgar/sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473755765
git clone --depth 1 --no-tags https://github.com/juliocrodri/risc-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473715202
git clone --depth 1 --no-tags https://github.com/YanYuTu/2022_YHL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473715871
git clone --depth 1 --no-tags https://github.com/yunchiaaa/Homework1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474835769
git clone --depth 1 --no-tags https://github.com/HandsomeKid666/Hierarchical-Design-of-3-8-decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474660004
git clone --depth 1 --no-tags https://github.com/SHestres/551_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477797666
git clone --depth 1 --no-tags https://github.com/chuntiandemaiya/typical-digital-hardware-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470481029
git clone --depth 1 --no-tags https://github.com/visionvlsi/sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470815196
git clone --depth 1 --no-tags https://github.com/York-Xu2020/verilog_study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476745467
git clone --depth 1 --no-tags https://github.com/andreapuia/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467000947
git clone --depth 1 --no-tags https://github.com/NeverplayerMC/Laborator-TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467010937
git clone --depth 1 --no-tags https://github.com/LuceaSzabin/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467051520
git clone --depth 1 --no-tags https://github.com/minyilong/simple10GbaseR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467823295
git clone --depth 1 --no-tags https://github.com/stefanz13/LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468357821
git clone --depth 1 --no-tags https://github.com/mhung230/Multiphication-of-Floating-Point-Number.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489323469
git clone --depth 1 --no-tags https://github.com/zozo5085/Win-or-Tail-Decision-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484760630
git clone --depth 1 --no-tags https://github.com/gary3123/HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484821970
git clone --depth 1 --no-tags https://github.com/AlessandroZanatta/Hardware-Embedded-Security.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489365201
git clone --depth 1 --no-tags https://github.com/tyleryouk/updowncounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488059228
git clone --depth 1 --no-tags https://github.com/Logan-M-51/TCES-330-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490915959
git clone --depth 1 --no-tags https://github.com/tyleryouk/gateinstantiation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488051486
git clone --depth 1 --no-tags https://github.com/ibnelwalid/ibex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474947681
git clone --depth 1 --no-tags https://github.com/Khadija-Maryam/Verification_of-AHB-LITE-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476126563
git clone --depth 1 --no-tags https://github.com/juliocrodri/FiFo-sysverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473717293
git clone --depth 1 --no-tags https://github.com/Violet24K/ECE385-FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473981925
git clone --depth 1 --no-tags https://github.com/Bella0916/0325_HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473618861
git clone --depth 1 --no-tags https://github.com/arsbw2802/ECE385_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481063033
git clone --depth 1 --no-tags https://github.com/UmerShahidengr/FP_Division.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480810626
git clone --depth 1 --no-tags https://github.com/olivamadrigal/DFT-in-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484207134
git clone --depth 1 --no-tags https://github.com/feipenghhq/FPGA-SDRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483476104
git clone --depth 1 --no-tags https://github.com/ZaferAttal/cv32e40p.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483243342
git clone --depth 1 --no-tags https://github.com/VoicuLiviu/Tsc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467088844
git clone --depth 1 --no-tags https://github.com/Gharbaoui/learn-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471103897
git clone --depth 1 --no-tags https://github.com/tallerditigales/lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471053080
git clone --depth 1 --no-tags https://github.com/eden9209/router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466783537
git clone --depth 1 --no-tags https://github.com/HaojiongZhang/SLC-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471035335
git clone --depth 1 --no-tags https://github.com/DragonPrime10/DES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471157826
git clone --depth 1 --no-tags https://github.com/Viktorhs/Trabalho_5-Grupo-E-MicMic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472106463
git clone --depth 1 --no-tags https://github.com/tsanyi0119/Hw02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477262075
git clone --depth 1 --no-tags https://github.com/khadija-ali/AHB-Lite-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476251495
git clone --depth 1 --no-tags https://github.com/albingomes/i2s_rcvr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476565000
git clone --depth 1 --no-tags https://github.com/vj-sananda/open-source-formal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474778735
git clone --depth 1 --no-tags https://github.com/mahparaiqbal18/AHB-LITE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475621849
git clone --depth 1 --no-tags https://github.com/rcjng/JARchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487133661
git clone --depth 1 --no-tags https://github.com/AditiPandey1999/intel-fpga-bbb-expt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486224465
git clone --depth 1 --no-tags https://github.com/quswarabid/AHBLitePart2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467396468
git clone --depth 1 --no-tags https://github.com/feilonghome/xilinx_exams.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482125142
git clone --depth 1 --no-tags https://github.com/ZaferAttal/cv32e40p_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482865383
git clone --depth 1 --no-tags https://github.com/OscarAraya18/CE3201-Laboratorio-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469174990
git clone --depth 1 --no-tags https://github.com/Lucas-fm1/dct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470294550
git clone --depth 1 --no-tags https://github.com/SangTruongTan/Mock1_RMIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490499730
git clone --depth 1 --no-tags https://github.com/beatrizaf/Verificacao-Funcional.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481747976
git clone --depth 1 --no-tags https://github.com/jbates35/sv_guitar_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468923947
git clone --depth 1 --no-tags https://github.com/Radecki226/FPGA-Jacobi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488350265
git clone --depth 1 --no-tags https://github.com/yousei-github/EFDDCA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477989466
git clone --depth 1 --no-tags https://github.com/vtkhatri/bids22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478387580
git clone --depth 1 --no-tags https://github.com/phanendhar/DPRAM-SV-environment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478411197
git clone --depth 1 --no-tags https://github.com/Kayagrp/8-bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480286424
git clone --depth 1 --no-tags https://github.com/aoyin1106/valid_ready_handshake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477238875
git clone --depth 1 --no-tags https://github.com/AleksaHeler/PNRS2-Projekat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480359634
git clone --depth 1 --no-tags https://github.com/JUARSO/Lab4_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487678746
git clone --depth 1 --no-tags https://github.com/Lebedb/cross_bar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471083665
git clone --depth 1 --no-tags https://github.com/varunsax12/Virtual_Channel_Router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472179831
git clone --depth 1 --no-tags https://github.com/555Ivan/8-bitRISC-proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489592578
git clone --depth 1 --no-tags https://github.com/DedeGeorge/Laboratoare-TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467000492
git clone --depth 1 --no-tags https://github.com/clauralu/Lab-TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467053371
git clone --depth 1 --no-tags https://github.com/PopaLorena/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467041705
git clone --depth 1 --no-tags https://github.com/BogdanAmariutei/Laborator-TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467081293
git clone --depth 1 --no-tags https://github.com/SnowWong/i2c_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479456708
git clone --depth 1 --no-tags https://github.com/Nekkit6/kyznechik.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473573537
git clone --depth 1 --no-tags https://github.com/Darcywantloli/Hierarchical-Design-of-3-8-decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474820421
git clone --depth 1 --no-tags https://github.com/chasebastian/ECE-260C-HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481832655
