// Seed: 162543662
module module_0 (
    output wor id_0,
    output uwire id_1,
    input supply1 id_2,
    output wand id_3,
    output supply1 id_4,
    input wor id_5,
    input supply1 id_6,
    input tri0 id_7,
    output wor id_8,
    input tri1 id_9,
    output wor id_10,
    output tri0 id_11,
    output uwire id_12,
    input tri id_13,
    input wor id_14,
    input wor id_15,
    output uwire id_16,
    output wire id_17
);
  logic id_19;
  ;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output wire id_2,
    output logic id_3,
    input tri1 id_4,
    output tri1 id_5,
    input tri id_6,
    input supply0 id_7,
    output logic id_8,
    output logic id_9
);
  always @("" or posedge -1'b0) begin : LABEL_0
    id_3 = -1 - 1'b0 ? -1 : id_7;
    if (-1 || 1) id_3 <= id_4;
    id_8 <= id_6;
    id_9 <= -1'b0;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_5,
      id_5,
      id_6,
      id_7,
      id_1,
      id_2,
      id_1,
      id_2,
      id_5,
      id_2,
      id_1,
      id_6,
      id_4,
      id_2,
      id_2
  );
endmodule
