// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Ve203_soc_top_verilator.h for the primary calling header

#include "Ve203_soc_top_verilator.h"
#include "Ve203_soc_top_verilator__Syms.h"

void Ve203_soc_top_verilator::_settle__TOP__9(Ve203_soc_top_verilator__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Ve203_soc_top_verilator::_settle__TOP__9\n"); );
    Ve203_soc_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    WData/*95:0*/ __Vtemp552[3];
    WData/*127:0*/ __Vtemp592[4];
    WData/*191:0*/ __Vtemp594[6];
    WData/*223:0*/ __Vtemp595[7];
    WData/*287:0*/ __Vtemp597[9];
    WData/*351:0*/ __Vtemp599[11];
    // Body
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__plic_irq_i_device 
        = (((QData)((IData)((((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__i2c_mst_irq) 
                              << 0x1fU) | ((0x40000000U 
                                            & ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm2_top.__PVT__u_sirv_pwm16__DOT__pwm__DOT__ip) 
                                               << 0x1bU)) 
                                           | ((0x20000000U 
                                               & ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm2_top.__PVT__u_sirv_pwm16__DOT__pwm__DOT__ip) 
                                                  << 0x1bU)) 
                                              | ((0x10000000U 
                                                  & ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm2_top.__PVT__u_sirv_pwm16__DOT__pwm__DOT__ip) 
                                                     << 0x1bU)) 
                                                 | ((0x8000000U 
                                                     & ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm2_top.__PVT__u_sirv_pwm16__DOT__pwm__DOT__ip) 
                                                        << 0x1bU)) 
                                                    | ((0x4000000U 
                                                        & ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm1_top.__PVT__u_sirv_pwm16__DOT__pwm__DOT__ip) 
                                                           << 0x17U)) 
                                                       | ((0x2000000U 
                                                           & ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm1_top.__PVT__u_sirv_pwm16__DOT__pwm__DOT__ip) 
                                                              << 0x17U)) 
                                                          | ((0x1000000U 
                                                              & ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm1_top.__PVT__u_sirv_pwm16__DOT__pwm__DOT__ip) 
                                                                 << 0x17U)) 
                                                             | ((0x800000U 
                                                                 & ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm1_top.__PVT__u_sirv_pwm16__DOT__pwm__DOT__ip) 
                                                                    << 0x17U)) 
                                                                | ((0x400000U 
                                                                    & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__ip) 
                                                                       << 0x13U)) 
                                                                   | ((0x200000U 
                                                                       & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__ip) 
                                                                          << 0x13U)) 
                                                                      | ((0x100000U 
                                                                          & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__ip) 
                                                                             << 0x13U)) 
                                                                         | ((0x80000U 
                                                                             & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__ip) 
                                                                                << 0x13U)) 
                                                                            | (0x7ffffU 
                                                                               & (((((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIpReg 
                                                                                & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIeReg) 
                                                                                | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIpReg 
                                                                                & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIeReg)) 
                                                                                | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIpReg 
                                                                                & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIeReg)) 
                                                                                | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIpReg 
                                                                                & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIeReg)) 
                                                                                >> 0xdU))))))))))))))))) 
            << 0x15U) | (QData)((IData)(((0x100000U 
                                          & (((((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIpReg 
                                                 & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIeReg) 
                                                | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIpReg 
                                                   & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIeReg)) 
                                               | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIpReg 
                                                  & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIeReg)) 
                                              | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIpReg 
                                                 & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIeReg)) 
                                             << 8U)) 
                                         | ((0x80000U 
                                             & (((((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIpReg 
                                                    & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIeReg) 
                                                   | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIpReg 
                                                      & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIeReg)) 
                                                  | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIpReg 
                                                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIeReg)) 
                                                 | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIpReg 
                                                    & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIeReg)) 
                                                << 8U)) 
                                            | ((0x40000U 
                                                & (((((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIpReg 
                                                       & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIeReg) 
                                                      | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIpReg 
                                                         & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIeReg)) 
                                                     | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIpReg 
                                                        & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIeReg)) 
                                                    | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIpReg 
                                                       & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIeReg)) 
                                                   << 8U)) 
                                               | ((0x20000U 
                                                   & (((((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIpReg 
                                                          & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIeReg) 
                                                         | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIpReg 
                                                            & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIeReg)) 
                                                        | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIpReg 
                                                           & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIeReg)) 
                                                       | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIpReg 
                                                          & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIeReg)) 
                                                      << 8U)) 
                                                  | ((0x10000U 
                                                      & (((((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIpReg 
                                                             & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIeReg) 
                                                            | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIpReg 
                                                               & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIeReg)) 
                                                           | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIpReg 
                                                              & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIeReg)) 
                                                          | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIpReg 
                                                             & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIeReg)) 
                                                         << 8U)) 
                                                     | ((0x8000U 
                                                         & (((((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIpReg 
                                                                & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIeReg) 
                                                               | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIpReg 
                                                                  & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIeReg)) 
                                                              | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIpReg 
                                                                 & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIeReg)) 
                                                             | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIpReg 
                                                                & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIeReg)) 
                                                            << 8U)) 
                                                        | ((0x4000U 
                                                            & (((((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIpReg 
                                                                   & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIeReg) 
                                                                  | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIpReg 
                                                                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIeReg)) 
                                                                 | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIpReg 
                                                                    & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIeReg)) 
                                                                | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIpReg 
                                                                   & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIeReg)) 
                                                               << 8U)) 
                                                           | ((0x2000U 
                                                               & (((((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIpReg 
                                                                      & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIeReg) 
                                                                     | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIpReg 
                                                                        & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIeReg)) 
                                                                    | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIpReg 
                                                                       & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIeReg)) 
                                                                   | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIpReg 
                                                                      & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIeReg)) 
                                                                  << 8U)) 
                                                              | ((0x1000U 
                                                                  & (((((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIpReg 
                                                                         & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIeReg) 
                                                                        | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIpReg 
                                                                           & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIeReg)) 
                                                                       | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIpReg 
                                                                          & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIeReg)) 
                                                                      | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIpReg 
                                                                         & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIeReg)) 
                                                                     << 8U)) 
                                                                 | ((0x800U 
                                                                     & (((((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIpReg 
                                                                            & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIeReg) 
                                                                           | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIpReg 
                                                                              & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIeReg)) 
                                                                          | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIpReg 
                                                                             & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIeReg)) 
                                                                         | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIpReg 
                                                                            & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIeReg)) 
                                                                        << 8U)) 
                                                                    | ((0x400U 
                                                                        & (((((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIpReg 
                                                                               & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIeReg) 
                                                                              | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIpReg 
                                                                                & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIeReg)) 
                                                                             | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIpReg 
                                                                                & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIeReg)) 
                                                                            | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIpReg 
                                                                               & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIeReg)) 
                                                                           << 8U)) 
                                                                       | ((0x200U 
                                                                           & (((((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIpReg 
                                                                                & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIeReg) 
                                                                                | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIpReg 
                                                                                & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIeReg)) 
                                                                                | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIpReg 
                                                                                & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIeReg)) 
                                                                               | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIpReg 
                                                                                & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIeReg)) 
                                                                              << 8U)) 
                                                                          | ((0x100U 
                                                                              & (((((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIpReg 
                                                                                & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIeReg) 
                                                                                | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIpReg 
                                                                                & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIeReg)) 
                                                                                | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIpReg 
                                                                                & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIeReg)) 
                                                                                | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIpReg 
                                                                                & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIeReg)) 
                                                                                << 8U)) 
                                                                             | (((((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__T_143) 
                                                                                & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ie_txwm)) 
                                                                                | ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__T_144) 
                                                                                & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ie_rxwm))) 
                                                                                << 7U) 
                                                                                | (((((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__T_143) 
                                                                                & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ie_txwm)) 
                                                                                | ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__T_144) 
                                                                                & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ie_rxwm))) 
                                                                                << 6U) 
                                                                                | (((((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__T_143) 
                                                                                & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ie_txwm)) 
                                                                                | ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__T_144) 
                                                                                & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ie_rxwm))) 
                                                                                << 5U) 
                                                                                | (((((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_uart1_top.__PVT__u_sirv_uart__DOT__T_916) 
                                                                                & (IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_uart1_top.__PVT__u_sirv_uart__DOT__ie_txwm)) 
                                                                                | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_uart1_top.__PVT__u_sirv_uart__DOT__T_917) 
                                                                                & (IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_uart1_top.__PVT__u_sirv_uart__DOT__ie_rxwm))) 
                                                                                << 4U) 
                                                                                | (((((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_uart0_top.__PVT__u_sirv_uart__DOT__T_916) 
                                                                                & (IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_uart0_top.__PVT__u_sirv_uart__DOT__ie_txwm)) 
                                                                                | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_uart0_top.__PVT__u_sirv_uart__DOT__T_917) 
                                                                                & (IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_uart0_top.__PVT__u_sirv_uart__DOT__ie_rxwm))) 
                                                                                << 3U) 
                                                                                | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_dat
                                                                                [1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_dat
                                                                                [1U] 
                                                                                << 1U)))))))))))))))))))))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_rsp_valid 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__i_icb_rsp_read)
                  ? (3U & ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer.__PVT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_r) 
                           >> 1U)) : (3U & ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer.__PVT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_r) 
                                            >> 1U))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_cmd_ready 
        = (1U & ((~ ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_r) 
                     >> 1U)) & ((8U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_read)
                                 ? (~ (1U & ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer.__PVT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_r) 
                                             >> 2U)))
                                 : ((~ (1U & ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer.__PVT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_r) 
                                              >> 2U))) 
                                    & (~ (1U & ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer.__PVT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_r) 
                                                >> 2U)))))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_err 
        = (1U | ((0x10000U & ((IData)((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r 
                                       >> 0x20U)) << 0x10U)) 
                 | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__console_icb_rsp_err) 
                     << 4U) | (8U & (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__i_icb_rsp_read)
                                       ? (IData)((vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer.__PVT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__mux_rdat 
                                                  >> 2U))
                                       : ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer.__PVT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__mux_rdat) 
                                          >> 1U)) << 3U)))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_rsp_valid 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__i_icb_rsp_read)
                  ? (3U & ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer.__PVT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_r) 
                           >> 1U)) : (3U & ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer.__PVT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_r) 
                                            >> 1U))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_cmd_ready 
        = (1U & ((~ (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_r) 
                           >> 4U))) & ((8U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_read))
                                        ? (~ (1U & 
                                              ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer.__PVT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_r) 
                                               >> 2U)))
                                        : ((~ (1U & 
                                               ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer.__PVT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_r) 
                                                >> 2U))) 
                                           & (~ (1U 
                                                 & ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer.__PVT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_r) 
                                                    >> 2U)))))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_err 
        = (1U | ((0x80U & ((~ ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_read) 
                               >> 7U)) << 7U)) | (8U 
                                                  & (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__i_icb_rsp_read)
                                                       ? (IData)(
                                                                 (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer.__PVT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__mux_rdat 
                                                                  >> 2U))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer.__PVT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__mux_rdat) 
                                                       >> 1U)) 
                                                     << 3U))));
    __Vtemp552[1U] = (IData)((((QData)((IData)(((((
                                                   (- (IData)(
                                                              (0x100U 
                                                               == 
                                                               (0xfffU 
                                                                & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_addr[8U])))) 
                                                   & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__cleardebint_dfflr__DOT__qout_r)) 
                                                  | ((- (IData)(
                                                                (0x10cU 
                                                                 == 
                                                                 (0xfffU 
                                                                  & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_addr[8U])))) 
                                                     & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__sethaltnot_dfflr__DOT__qout_r))) 
                                                 | ((- (IData)(
                                                               (8U 
                                                                == 
                                                                (0xfU 
                                                                 & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_addr[8U] 
                                                                    >> 8U))))) 
                                                    & ((0x1cU 
                                                        >= 
                                                        (0x1fU 
                                                         & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_addr[8U] 
                                                            >> 2U)))
                                                        ? 
                                                       vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_rom__DOT__debug_rom
                                                       [
                                                       (0x1fU 
                                                        & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_addr[8U] 
                                                           >> 2U))]
                                                        : 0U))) 
                                                | ((- (IData)(
                                                              (4U 
                                                               == 
                                                               (0xfU 
                                                                & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_addr[8U] 
                                                                   >> 8U))))) 
                                                   & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__ram_dout)))) 
                               << 0x20U) | (QData)((IData)(
                                                           vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mrom_top__DOT__u_sirv_mrom__DOT__mask_rom
                                                           [
                                                           (0x3ffU 
                                                            & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_addr[8U] 
                                                                << 0x1eU) 
                                                               | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_addr[7U] 
                                                                  >> 2U)))]))));
    __Vtemp552[2U] = (IData)(((((QData)((IData)((((
                                                   ((- (IData)(
                                                               (0x100U 
                                                                == 
                                                                (0xfffU 
                                                                 & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_addr[8U])))) 
                                                    & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__cleardebint_dfflr__DOT__qout_r)) 
                                                   | ((- (IData)(
                                                                 (0x10cU 
                                                                  == 
                                                                  (0xfffU 
                                                                   & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_addr[8U])))) 
                                                      & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__sethaltnot_dfflr__DOT__qout_r))) 
                                                  | ((- (IData)(
                                                                (8U 
                                                                 == 
                                                                 (0xfU 
                                                                  & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_addr[8U] 
                                                                     >> 8U))))) 
                                                     & ((0x1cU 
                                                         >= 
                                                         (0x1fU 
                                                          & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_addr[8U] 
                                                             >> 2U)))
                                                         ? 
                                                        vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_rom__DOT__debug_rom
                                                        [
                                                        (0x1fU 
                                                         & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_addr[8U] 
                                                            >> 2U))]
                                                         : 0U))) 
                                                 | ((- (IData)(
                                                               (4U 
                                                                == 
                                                                (0xfU 
                                                                 & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_addr[8U] 
                                                                    >> 8U))))) 
                                                    & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__ram_dout)))) 
                                << 0x20U) | (QData)((IData)(
                                                            vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mrom_top__DOT__u_sirv_mrom__DOT__mask_rom
                                                            [
                                                            (0x3ffU 
                                                             & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_addr[8U] 
                                                                 << 0x1eU) 
                                                                | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_addr[7U] 
                                                                   >> 2U)))]))) 
                              >> 0x20U));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_rdata[0U] = 0U;
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_rdata[1U] = 0U;
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_rdata[2U] = 0U;
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_rdata[3U] 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__i_icb_rsp_read)
            ? (IData)((vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer.__PVT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__mux_rdat 
                       >> 3U)) : 0U);
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_rdata[4U] = 0U;
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_rdata[5U] 
        = ((5U == (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_0))
            ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1515
            : ((4U == (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_0))
                ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1515
                : ((3U == (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_0))
                    ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1515
                    : ((2U == (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_0))
                        ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1515
                        : ((1U == (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_0))
                            ? ((0xffff0000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1515) 
                               | (0xffffU & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1515 
                                             >> 0x10U)))
                            : ((0xff000000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1515) 
                               | ((0xff0000U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1515 
                                                >> 8U)) 
                                  | ((0xff00U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1515 
                                                 >> 0x10U)) 
                                     | (0xffU & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1515 
                                                 >> 0x18U))))))))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_rdata[6U] = 0U;
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_rdata[7U] 
        = __Vtemp552[1U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_rdata[8U] 
        = __Vtemp552[2U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_182 
        = ((0xdU == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                               << 0x1eU) | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                            >> 2U))))
            ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIpReg
            : ((0xcU == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                   << 0x1eU) | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                >> 2U))))
                ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIeReg
                : ((0xbU == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                       << 0x1eU) | 
                                      (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                       >> 2U)))) ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIpReg
                    : ((0xaU == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                           << 0x1eU) 
                                          | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                             >> 2U))))
                        ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIeReg
                        : ((9U == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                             << 0x1eU) 
                                            | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                               >> 2U))))
                            ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIpReg
                            : ((8U == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                 << 0x1eU) 
                                                | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                   >> 2U))))
                                ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIeReg
                                : ((7U == (0x1fU & 
                                           ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                             << 0x1eU) 
                                            | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                               >> 2U))))
                                    ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIpReg
                                    : ((6U == (0x1fU 
                                               & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                     >> 2U))))
                                        ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIeReg
                                        : ((5U == (0x1fU 
                                                   & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                         >> 2U))))
                                            ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__dsReg
                                            : ((4U 
                                                == 
                                                (0x1fU 
                                                 & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                       >> 2U))))
                                                ? (
                                                   ((((((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_31_q) 
                                                        << 0x1fU) 
                                                       | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_30_q) 
                                                          << 0x1eU)) 
                                                      | (((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_29_q) 
                                                          << 0x1dU) 
                                                         | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_28_q) 
                                                            << 0x1cU))) 
                                                     | ((((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_27_q) 
                                                          << 0x1bU) 
                                                         | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_26_q) 
                                                            << 0x1aU)) 
                                                        | (((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_25_q) 
                                                            << 0x19U) 
                                                           | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_24_q) 
                                                              << 0x18U)))) 
                                                    | (((((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_23_q) 
                                                          << 0x17U) 
                                                         | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_22_q) 
                                                            << 0x16U)) 
                                                        | (((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_21_q) 
                                                            << 0x15U) 
                                                           | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_20_q) 
                                                              << 0x14U))) 
                                                       | ((((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_19_q) 
                                                            << 0x13U) 
                                                           | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_18_q) 
                                                              << 0x12U)) 
                                                          | (((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_17_q) 
                                                              << 0x11U) 
                                                             | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_16_q) 
                                                                << 0x10U))))) 
                                                   | ((((((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_15_q) 
                                                          << 0xfU) 
                                                         | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_14_q) 
                                                            << 0xeU)) 
                                                        | (((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_13_q) 
                                                            << 0xdU) 
                                                           | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_12_q) 
                                                              << 0xcU))) 
                                                       | ((((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_11_q) 
                                                            << 0xbU) 
                                                           | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_10_q) 
                                                              << 0xaU)) 
                                                          | (((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_9_q) 
                                                              << 9U) 
                                                             | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_8_q) 
                                                                << 8U)))) 
                                                      | (((((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_7_q) 
                                                            << 7U) 
                                                           | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_6_q) 
                                                              << 6U)) 
                                                          | (((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_5_q) 
                                                              << 5U) 
                                                             | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_4_q) 
                                                                << 4U))) 
                                                         | ((((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_3_q) 
                                                              << 3U) 
                                                             | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_2_q) 
                                                                << 2U)) 
                                                            | (((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_1_q) 
                                                                << 1U) 
                                                               | (IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg.__PVT__reg_0_q))))))
                                                : (
                                                   (3U 
                                                    == 
                                                    (0x1fU 
                                                     & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                         << 0x1eU) 
                                                        | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                           >> 2U))))
                                                    ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__portReg
                                                    : 
                                                   ((2U 
                                                     == 
                                                     (0x1fU 
                                                      & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                          << 0x1eU) 
                                                         | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                            >> 2U))))
                                                     ? 
                                                    (((((((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_31_q) 
                                                          << 0x1fU) 
                                                         | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_30_q) 
                                                            << 0x1eU)) 
                                                        | (((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_29_q) 
                                                            << 0x1dU) 
                                                           | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_28_q) 
                                                              << 0x1cU))) 
                                                       | ((((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_27_q) 
                                                            << 0x1bU) 
                                                           | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_26_q) 
                                                              << 0x1aU)) 
                                                          | (((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_25_q) 
                                                              << 0x19U) 
                                                             | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_24_q) 
                                                                << 0x18U)))) 
                                                      | (((((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_23_q) 
                                                            << 0x17U) 
                                                           | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_22_q) 
                                                              << 0x16U)) 
                                                          | (((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_21_q) 
                                                              << 0x15U) 
                                                             | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_20_q) 
                                                                << 0x14U))) 
                                                         | ((((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_19_q) 
                                                              << 0x13U) 
                                                             | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_18_q) 
                                                                << 0x12U)) 
                                                            | (((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_17_q) 
                                                                << 0x11U) 
                                                               | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_16_q) 
                                                                  << 0x10U))))) 
                                                     | ((((((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_15_q) 
                                                            << 0xfU) 
                                                           | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_14_q) 
                                                              << 0xeU)) 
                                                          | (((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_13_q) 
                                                              << 0xdU) 
                                                             | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_12_q) 
                                                                << 0xcU))) 
                                                         | ((((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_11_q) 
                                                              << 0xbU) 
                                                             | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_10_q) 
                                                                << 0xaU)) 
                                                            | (((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_9_q) 
                                                                << 9U) 
                                                               | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_8_q) 
                                                                  << 8U)))) 
                                                        | (((((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_7_q) 
                                                              << 7U) 
                                                             | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_6_q) 
                                                                << 6U)) 
                                                            | (((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_5_q) 
                                                                << 5U) 
                                                               | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_4_q) 
                                                                  << 4U))) 
                                                           | ((((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_3_q) 
                                                                << 3U) 
                                                               | ((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_2_q) 
                                                                  << 2U)) 
                                                              | (((IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_1_q) 
                                                                  << 1U) 
                                                                 | (IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg.__PVT__reg_0_q))))))
                                                     : 
                                                    ((1U 
                                                      == 
                                                      (0x1fU 
                                                       & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                           << 0x1eU) 
                                                          | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                             >> 2U))))
                                                      ? vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70
                                                      : vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__valueReg)))))))))))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_3252 
        = (((((0x8000U & (((0x80000000U & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                            ? ((0x80000000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg)
                                ? (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                   >> 0x1fU) : (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_196)))
                            : (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                               >> 0x1fU)) << 0xfU)) 
              | (0x4000U & (((0x40000000U & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                              ? ((0x40000000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg)
                                  ? (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                     >> 0x1eU) : (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_196)))
                              : (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                 >> 0x1eU)) << 0xeU))) 
             | ((0x2000U & (((0x20000000U & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                              ? ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg 
                                  & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70) 
                                 >> 0x1dU) : (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                              >> 0x1dU)) 
                            << 0xdU)) | (0x1000U & 
                                         (((0x10000000U 
                                            & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                                            ? ((0x10000000U 
                                                & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg)
                                                ? (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                   >> 0x1cU)
                                                : (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__txen_1)))
                                            : (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                               >> 0x1cU)) 
                                          << 0xcU)))) 
            | (((0x800U & (((0x8000000U & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                             ? ((0x8000000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg)
                                 ? (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                    >> 0x1bU) : (~ 
                                                 ((0U 
                                                   == (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__ctrl_fmt_proto)) 
                                                  | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__txen_1))))
                             : (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                >> 0x1bU)) << 0xbU)) 
                | (0x400U & (((0x4000000U & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                               ? ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg 
                                   & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70) 
                                  >> 0x1aU) : (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                               >> 0x1aU)) 
                             << 0xaU))) | ((0x200U 
                                            & (((0x2000000U 
                                                 & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                                                 ? 
                                                ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg 
                                                  & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70) 
                                                 >> 0x19U)
                                                 : 
                                                (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                 >> 0x19U)) 
                                               << 9U)) 
                                           | (0x100U 
                                              & (((0x1000000U 
                                                   & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                                                   ? 
                                                  ((~ 
                                                    (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg 
                                                     >> 0x18U)) 
                                                   | (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                      >> 0x18U))
                                                   : 
                                                  (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                   >> 0x18U)) 
                                                 << 8U))))) 
           | ((((0x80U & (((0x800000U & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                            ? ((0x800000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg)
                                ? (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                   >> 0x17U) : (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                >> 0x17U))
                            : (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                               >> 0x17U)) << 7U)) | 
                (0x40U & (((0x400000U & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                            ? ((~ (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg 
                                   >> 0x16U)) & (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                 >> 0x16U))
                            : (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                               >> 0x16U)) << 6U))) 
               | ((0x20U & (((0x200000U & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                              ? ((~ (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg 
                                     >> 0x15U)) & (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                   >> 0x15U))
                              : (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                 >> 0x15U)) << 5U)) 
                  | (0x10U & (((0x100000U & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                                ? ((~ (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg 
                                       >> 0x14U)) & 
                                   (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                    >> 0x14U)) : (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                  >> 0x14U)) 
                              << 4U)))) | (((8U & (
                                                   ((0x80000U 
                                                     & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                                                     ? 
                                                    ((~ 
                                                      (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg 
                                                       >> 0x13U)) 
                                                     & (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                        >> 0x13U))
                                                     : 
                                                    (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                     >> 0x13U)) 
                                                   << 3U)) 
                                            | (4U & 
                                               (((0x40000U 
                                                  & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                                                  ? 
                                                 ((0x40000U 
                                                   & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg)
                                                   ? 
                                                  (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                   >> 0x12U)
                                                   : 
                                                  (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                   >> 0x12U))
                                                  : 
                                                 (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                  >> 0x12U)) 
                                                << 2U))) 
                                           | ((2U & 
                                               (((0x20000U 
                                                  & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                                                  ? 
                                                 ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg 
                                                   & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70) 
                                                  >> 0x11U)
                                                  : 
                                                 (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                  >> 0x11U)) 
                                                << 1U)) 
                                              | (1U 
                                                 & ((0x10000U 
                                                     & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                                                     ? 
                                                    ((~ 
                                                      (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg 
                                                       >> 0x10U)) 
                                                     | (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                        >> 0x10U))
                                                     : 
                                                    (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                     >> 0x10U)))))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_3237 
        = (((((0x8000U & (((0x8000U & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                            ? ((0x8000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg)
                                ? (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                   >> 0xfU) : (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c_scl_padoen_o))
                            : (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                               >> 0xfU)) << 0xfU)) 
              | (0x4000U & (((0x4000U & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                              ? ((0x4000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg)
                                  ? (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                     >> 0xeU) : (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c_sda_padoen_o))
                              : (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                 >> 0xeU)) << 0xeU))) 
             | ((0x2000U & (((0x2000U & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                              ? ((~ (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg 
                                     >> 0xdU)) & (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                  >> 0xdU))
                              : (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                 >> 0xdU)) << 0xdU)) 
                | (0x1000U & (((0x1000U & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                                ? ((~ (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg 
                                       >> 0xcU)) & 
                                   (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                    >> 0xcU)) : (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                 >> 0xcU)) 
                              << 0xcU)))) | (((0x800U 
                                               & (((0x800U 
                                                    & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                                                    ? 
                                                   ((~ 
                                                     (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg 
                                                      >> 0xbU)) 
                                                    & (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                       >> 0xbU))
                                                    : 
                                                   (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                    >> 0xbU)) 
                                                  << 0xbU)) 
                                              | (0x400U 
                                                 & (((~ 
                                                      (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70 
                                                       >> 0xaU)) 
                                                     << 0xaU) 
                                                    & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70))) 
                                             | ((0x200U 
                                                 & (((0x200U 
                                                      & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                                                      ? 
                                                     ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg 
                                                       & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70) 
                                                      >> 9U)
                                                      : 
                                                     (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                      >> 9U)) 
                                                    << 9U)) 
                                                | (0x100U 
                                                   & (((0x100U 
                                                        & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                                                        ? 
                                                       ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg 
                                                         & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70) 
                                                        >> 8U)
                                                        : 
                                                       (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                        >> 8U)) 
                                                      << 8U))))) 
           | ((((0x80U & (((0x80U & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                            ? ((0x80U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg)
                                ? (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                   >> 7U) : (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_196)))
                            : (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                               >> 7U)) << 7U)) | (0x40U 
                                                  & (((0x40U 
                                                       & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                                                       ? 
                                                      ((0x40U 
                                                        & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg)
                                                        ? 
                                                       (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                        >> 6U)
                                                        : 
                                                       (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_196)))
                                                       : 
                                                      (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                       >> 6U)) 
                                                     << 6U))) 
               | ((0x20U & (((0x20U & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                              ? ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg 
                                  & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70) 
                                 >> 5U) : (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                           >> 5U)) 
                            << 5U)) | (0x10U & (((0x10U 
                                                  & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                                                  ? 
                                                 ((0x10U 
                                                   & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg)
                                                   ? 
                                                  (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                   >> 4U)
                                                   : 
                                                  (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__txen_1)))
                                                  : 
                                                 (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                                  >> 4U)) 
                                                << 4U)))) 
              | (((8U & (((8U & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                           ? ((~ (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg 
                                  >> 3U)) & (~ ((0U 
                                                 == (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__ctrl_fmt_proto)) 
                                                | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__txen_1))))
                           : (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                              >> 3U)) << 3U)) | (4U 
                                                 & (((~ 
                                                      (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70 
                                                       >> 2U)) 
                                                     << 2U) 
                                                    & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70))) 
                 | ((2U & (((2U & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                             ? ((~ (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg 
                                    >> 1U)) & (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                               >> 1U))
                             : (vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70 
                                >> 1U)) << 1U)) | (1U 
                                                   & ((1U 
                                                       & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70)
                                                       ? 
                                                      ((~ vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg) 
                                                       & vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70)
                                                       : vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg.__PVT__T_70))))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__plic_irq_i 
        = ((0ULL != vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__plic_irq_i_device)
            ? (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__interrupt_test) 
                & (0x18203U == vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__count))
                ? 0x4000ULL : (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__interrupt_test) 
                                & (0x18221U == vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__count))
                                ? 0x2000ULL : (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__interrupt_test) 
                                                & (0x1823fU 
                                                   == vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__count))
                                                ? 0x1000ULL
                                                : (
                                                   ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__interrupt_test) 
                                                    & (0x1825dU 
                                                       == vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__count))
                                                    ? 0x800ULL
                                                    : 
                                                   (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__interrupt_test) 
                                                     & (0x1827bU 
                                                        == vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__count))
                                                     ? 0x400ULL
                                                     : 
                                                    (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__interrupt_test) 
                                                      & (0x18299U 
                                                         == vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__count))
                                                      ? 0x200ULL
                                                      : 
                                                     (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__interrupt_test) 
                                                       & (0x182b7U 
                                                          == vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__count))
                                                       ? 0x100ULL
                                                       : 
                                                      (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__interrupt_test) 
                                                        & (0x182d5U 
                                                           == vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__count))
                                                        ? 0x80ULL
                                                        : 
                                                       (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__interrupt_test) 
                                                         & (0x182f3U 
                                                            == vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__count))
                                                         ? 0x40ULL
                                                         : 
                                                        (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__interrupt_test) 
                                                          & (0x18307U 
                                                             == vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__count))
                                                          ? 0x20ULL
                                                          : 
                                                         (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__interrupt_test) 
                                                           & (0x18325U 
                                                              == vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__count))
                                                           ? 0x10ULL
                                                           : 
                                                          (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__interrupt_test) 
                                                            & (0x18343U 
                                                               == vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__count))
                                                            ? 8ULL
                                                            : 
                                                           (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__interrupt_test) 
                                                             & (0x1834dU 
                                                                == vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__count))
                                                             ? 4ULL
                                                             : 0ULL)))))))))))))
            : vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__plic_irq_i_device);
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__ren 
        = (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_r) 
            >> 1U) & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_rsp_valid) 
                      & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_ready 
                         >> 3U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_valid 
        = (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r) 
            << 0x10U) | ((0x8000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_valid) 
                         | ((0x2000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_valid) 
                            | ((0x1000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_valid) 
                               | ((0x800U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_valid) 
                                  | ((0x400U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_valid) 
                                     | ((0x200U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_valid) 
                                        | ((0x100U 
                                            & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_valid) 
                                           | ((0x80U 
                                               & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_valid) 
                                              | ((0x40U 
                                                  & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_valid) 
                                                 | ((0x20U 
                                                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_valid) 
                                                    | ((0x10U 
                                                        & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_valid) 
                                                       | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_rsp_valid) 
                                                           << 3U) 
                                                          | ((4U 
                                                              & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_r) 
                                                                 << 1U)) 
                                                             | ((2U 
                                                                 & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_r)) 
                                                                | (1U 
                                                                   & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_valid))))))))))))))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wen 
        = (((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_valid 
             >> 3U) & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_cmd_ready)) 
           & (~ ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_r) 
                 >> 1U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_ready 
        = (0x10U | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i_aon_icb_cmd_ready) 
                     << 0x10U) | ((0x8000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_ready) 
                                  | ((0x2000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_ready) 
                                     | ((0x1000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_ready) 
                                        | ((0x800U 
                                            & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_ready) 
                                           | ((0x400U 
                                               & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_ready) 
                                              | ((0x200U 
                                                  & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_ready) 
                                                 | ((0x100U 
                                                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_ready) 
                                                    | ((0x80U 
                                                        & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_ready) 
                                                       | ((0x40U 
                                                           & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_ready) 
                                                          | ((0x20U 
                                                              & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_ready) 
                                                             | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_cmd_ready) 
                                                                 << 3U) 
                                                                | ((((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__apb_enable_dfflr__DOT__qout_r) 
                                                                     & (~ 
                                                                        ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_r) 
                                                                         >> 1U))) 
                                                                    << 2U) 
                                                                   | ((((~ 
                                                                         ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_r) 
                                                                          >> 1U)) 
                                                                        & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c_wishb_ack)) 
                                                                       << 1U) 
                                                                      | (1U 
                                                                         & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_ready))))))))))))))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1fffeU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
           | (1U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_err));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1fffdU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
           | (2U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_err));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1fffbU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
           | (4U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_err));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1fff7U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
           | (8U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_err));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1ffefU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
           | (0x10U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_err));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1ffdfU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
           | (0x20U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_err));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1ffbfU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
           | (0x40U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_err));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1ff7fU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
           | (0x80U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_err));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1feffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
           | (0x100U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_err));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1fdffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
           | (0x200U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_err));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1fbffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
           | (0x400U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_err));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1f7ffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
           | (0x800U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_err));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1efffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
           | (0x1000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_err));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1dfffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
           | (0x2000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_err));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1bfffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
           | (0x4000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_err));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err 
        = ((0x17fffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
           | (0x8000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_err));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err 
        = ((0xffffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
           | (0x10000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_err));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__ren 
        = (0xfU & (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_r) 
                    >> 1U) & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_rsp_valid) 
                              & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_ready) 
                                 >> 3U))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_valid 
        = ((0x100U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_valid)) 
           | ((0x80U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_valid)) 
              | ((((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_44) 
                   & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1536)) 
                  << 5U) | ((0x10U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_valid)) 
                            | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_rsp_valid) 
                                << 3U) | (1U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_valid)))))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wen 
        = ((((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_valid) 
             >> 3U) & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_cmd_ready)) 
           & (~ (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_r) 
                       >> 4U))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_ready 
        = ((0x100U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_ready)) 
           | ((0x80U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_ready)) 
              | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__T_80) 
                  << 5U) | ((0x10U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_ready)) 
                            | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_cmd_ready) 
                                << 3U) | (1U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_ready)))))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1feU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err)) 
           | (1U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_err)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1fdU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err)) 
           | (2U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_err)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1fbU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err)) 
           | (4U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_err)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1f7U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err)) 
           | (8U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_err)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1efU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err)) 
           | (0x10U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_err)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1dfU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err)) 
           | (0x20U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_err)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err 
        = ((0x1bfU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err)) 
           | (0x40U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_err)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err 
        = ((0x17fU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err)) 
           | (0x80U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_err)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err 
        = ((0xffU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err)) 
           | (0x100U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_err)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata[0U] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_rdata[0U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata[1U] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_rdata[1U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata[2U] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_rdata[2U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata[3U] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_rdata[3U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata[4U] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_rdata[4U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata[5U] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_rdata[5U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata[6U] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_rdata[6U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata[7U] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_rdata[7U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata[8U] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_rdata[8U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_195 
        = ((0x1aU == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                << 0x1eU) | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                             >> 2U))))
            ? 0U : ((0x19U == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                         << 0x1eU) 
                                        | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                           >> 2U))))
                     ? 0U : ((0x18U == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                    >> 2U))))
                              ? 0U : ((0x17U == (0x1fU 
                                                 & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                       >> 2U))))
                                       ? 0U : ((0x16U 
                                                == 
                                                (0x1fU 
                                                 & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                       >> 2U))))
                                                ? 0U
                                                : (
                                                   (0x15U 
                                                    == 
                                                    (0x1fU 
                                                     & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                         << 0x1eU) 
                                                        | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                           >> 2U))))
                                                    ? 0U
                                                    : 
                                                   ((0x14U 
                                                     == 
                                                     (0x1fU 
                                                      & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                          << 0x1eU) 
                                                         | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                            >> 2U))))
                                                     ? 0U
                                                     : 
                                                    ((0x13U 
                                                      == 
                                                      (0x1fU 
                                                       & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                           << 0x1eU) 
                                                          | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                             >> 2U))))
                                                      ? 0U
                                                      : 
                                                     ((0x12U 
                                                       == 
                                                       (0x1fU 
                                                        & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                            << 0x1eU) 
                                                           | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                              >> 2U))))
                                                       ? 0U
                                                       : 
                                                      ((0x11U 
                                                        == 
                                                        (0x1fU 
                                                         & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                             << 0x1eU) 
                                                            | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                               >> 2U))))
                                                        ? 0U
                                                        : 
                                                       ((0x10U 
                                                         == 
                                                         (0x1fU 
                                                          & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                              << 0x1eU) 
                                                             | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                                >> 2U))))
                                                         ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__xorReg
                                                         : 
                                                        ((0xfU 
                                                          == 
                                                          (0x1fU 
                                                           & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                               << 0x1eU) 
                                                              | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                                 >> 2U))))
                                                          ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg
                                                          : 
                                                         ((0xeU 
                                                           == 
                                                           (0x1fU 
                                                            & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                                << 0x1eU) 
                                                               | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                                  >> 2U))))
                                                           ? vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg.__PVT__T_70
                                                           : vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_182)))))))))))));
    if (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__core_rst_n) {
        vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__s_irq 
            = (1U & (((((0ULL == vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__plic_irq_i) 
                        & (0ULL == vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_i_irq__DOT__plic_irq_i_dffr__DOT__qout_r)) 
                       & (0ULL == vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_pend_r)) 
                      & (0U == (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__trap_stage))) 
                     & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__ipi_0)));
        vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__t_irq 
            = (1U & ((((((0ULL == vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__plic_irq_i) 
                         & (0ULL == vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_i_irq__DOT__plic_irq_i_dffr__DOT__qout_r)) 
                        & (0ULL == vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_pend_r)) 
                       & (0U == (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__trap_stage))) 
                      & (1U != vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_54)) 
                     & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_916)));
    } else {
        vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__s_irq = 0U;
        vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__t_irq = 0U;
    }
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1fffeU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid) 
           | (1U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_valid));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1fffdU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid) 
           | (2U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_valid));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1fffbU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid) 
           | (4U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_valid));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1fff7U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid) 
           | (8U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_valid));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1ffefU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid) 
           | (0x10U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_valid));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1ffdfU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid) 
           | (0x20U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_valid));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1ffbfU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid) 
           | (0x40U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_valid));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1ff7fU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid) 
           | (0x80U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_valid));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1feffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid) 
           | (0x100U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_valid));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1fdffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid) 
           | (0x200U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_valid));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1fbffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid) 
           | (0x400U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_valid));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1f7ffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid) 
           | (0x800U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_valid));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1efffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid) 
           | (0x1000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_valid));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1dfffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid) 
           | (0x2000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_valid));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1bfffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid) 
           | (0x4000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_valid));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x17fffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid) 
           | (0x8000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_valid));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid 
        = ((0xffffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid) 
           | (0x10000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_valid));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_en 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__ren) 
           ^ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wen));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_nxt 
        = (3U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wen)
                  ? (1U | (2U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_r) 
                                 << 1U))) : ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_r) 
                                             >> 1U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1fffeU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
           | (1U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1fffdU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
           | (2U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1fffbU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
           | (4U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1fff7U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
           | (8U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1ffefU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
           | (0x10U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1ffdfU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
           | (0x20U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1ffbfU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
           | (0x40U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1ff7fU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
           | (0x80U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1feffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
           | (0x100U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1fdffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
           | (0x200U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1fbffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
           | (0x400U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1f7ffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
           | (0x800U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1efffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
           | (0x1000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1dfffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
           | (0x2000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1bfffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
           | (0x4000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x17fffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
           | (0x8000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready 
        = ((0xffffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
           | (0x10000U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                 & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
                    >> 1U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
                    >> 2U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
                    >> 3U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
                    >> 4U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
                    >> 5U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
                    >> 6U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
                    >> 7U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
                    >> 8U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
                    >> 9U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
                    >> 0xaU)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
                    >> 0xbU)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
                    >> 0xcU)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
                    >> 0xdU)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
                    >> 0xeU)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
                    >> 0xfU)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err) 
                    >> 0x10U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1feU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid)) 
           | (1U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_valid)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1fdU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid)) 
           | (2U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_valid)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1fbU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid)) 
           | (4U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_valid)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1f7U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid)) 
           | (8U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_valid)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1efU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid)) 
           | (0x10U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_valid)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1dfU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid)) 
           | (0x20U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_valid)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x1bfU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid)) 
           | (0x40U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_valid)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid 
        = ((0x17fU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid)) 
           | (0x80U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_valid)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid 
        = ((0xffU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid)) 
           | (0x100U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_valid)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_en 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__ren) 
           ^ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wen));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_nxt 
        = (0x1fU & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wen)
                     ? (1U | (0x1eU & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_r) 
                                       << 1U))) : ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_r) 
                                                   >> 1U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf_en 
        = ((0xeU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf_en)) 
           | ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wen) 
              & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_r)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf_en 
        = ((0xdU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf_en)) 
           | (0xfffffffeU & (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wen) 
                              << 1U) & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_r))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf_en 
        = ((0xbU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf_en)) 
           | (0xfffffffcU & (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wen) 
                              << 2U) & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_r))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf_en 
        = ((7U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf_en)) 
           | (0xfffffff8U & (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wen) 
                              << 3U) & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_r))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1feU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready)) 
           | (1U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_ready)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1fdU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready)) 
           | (2U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_ready)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1fbU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready)) 
           | (4U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_ready)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1f7U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready)) 
           | (8U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_ready)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1efU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready)) 
           | (0x10U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_ready)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1dfU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready)) 
           | (0x20U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_ready)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x1bfU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready)) 
           | (0x40U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_ready)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready 
        = ((0x17fU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready)) 
           | (0x80U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_ready)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready 
        = ((0xffU & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready)) 
           | (0x100U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_ready)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id) 
                 & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id) 
                     & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err)) 
                    >> 1U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id) 
                     & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err)) 
                    >> 2U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id) 
                     & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err)) 
                    >> 3U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id) 
                     & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err)) 
                    >> 4U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id) 
                     & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err)) 
                    >> 5U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id) 
                     & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err)) 
                    >> 6U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id) 
                     & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err)) 
                    >> 7U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err) 
                 | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id) 
                     & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err)) 
                    >> 8U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = ((- (IData)((1U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id)))) 
           & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata
           [0U]);
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id) 
                                >> 1U)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata
              [1U]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id) 
                                >> 2U)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata
              [2U]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id) 
                                >> 3U)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata
              [3U]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id) 
                                >> 4U)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata
              [4U]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id) 
                                >> 5U)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata
              [5U]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id) 
                                >> 6U)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata
              [6U]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id) 
                                >> 7U)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata
              [7U]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id) 
                                >> 8U)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata
              [8U]));
    __Vtemp592[0U] = (((0x1fU == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                            << 0x1eU) 
                                           | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                              >> 2U)))) 
                       | ((0x1eU == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                               << 0x1eU) 
                                              | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                 >> 2U)))) 
                          | ((0x1dU == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                    >> 2U)))) 
                             | ((0x1cU == (0x1fU & 
                                           ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                             << 0x1eU) 
                                            | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                               >> 2U)))) 
                                | ((0x1bU == (0x1fU 
                                              & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                    >> 2U)))) 
                                   | ((0x1aU == (0x1fU 
                                                 & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                       >> 2U)))) 
                                      | ((0x19U == 
                                          (0x1fU & 
                                           ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                             << 0x1eU) 
                                            | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                               >> 2U)))) 
                                         | ((0x18U 
                                             == (0x1fU 
                                                 & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                       >> 2U)))) 
                                            | ((0x17U 
                                                == 
                                                (0x1fU 
                                                 & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                       >> 2U)))) 
                                               | ((0x16U 
                                                   == 
                                                   (0x1fU 
                                                    & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                        << 0x1eU) 
                                                       | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                          >> 2U)))) 
                                                  | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_159)))))))))))
                       ? ((0x1fU == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                               << 0x1eU) 
                                              | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                 >> 2U))))
                           ? 0U : ((0x1eU == (0x1fU 
                                              & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                    >> 2U))))
                                    ? 0U : ((0x1dU 
                                             == (0x1fU 
                                                 & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                       >> 2U))))
                                             ? 0U : 
                                            ((0x1cU 
                                              == (0x1fU 
                                                  & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                        >> 2U))))
                                              ? 0U : 
                                             ((0x1bU 
                                               == (0x1fU 
                                                   & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xeU] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                                                         >> 2U))))
                                               ? 0U
                                               : vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_195)))))
                       : 0U);
    __Vtemp594[0U] = (((0x1fU == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xcU] 
                                            << 0x1eU) 
                                           | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                              >> 2U)))) 
                       | ((0x1eU == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xcU] 
                                               << 0x1eU) 
                                              | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                                 >> 2U)))) 
                          | ((0x1dU == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xcU] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                                    >> 2U))))
                              ? (0U == (0x3e0U & (0x1dU 
                                                  ^ 
                                                  ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xcU] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                                      >> 2U)))))
                              : ((0x1cU == (0x1fU & 
                                            ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xcU] 
                                              << 0x1eU) 
                                             | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                                >> 2U))))
                                  ? (0U == (0x3e0U 
                                            & (0x1cU 
                                               ^ ((
                                                   vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xcU] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                                     >> 2U)))))
                                  : ((0x1bU == (0x1fU 
                                                & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xcU] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                                      >> 2U)))) 
                                     | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_189))))))
                       ? ((0x1fU == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xcU] 
                                               << 0x1eU) 
                                              | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                                 >> 2U))))
                           ? 0U : ((0x1eU == (0x1fU 
                                              & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xcU] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                                    >> 2U))))
                                    ? 0U : ((0x1dU 
                                             == (0x1fU 
                                                 & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xcU] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                                       >> 2U))))
                                             ? (3U 
                                                & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__T_143) 
                                                   | ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__T_144) 
                                                      << 1U)))
                                             : vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_222)))
                       : 0U);
    __Vtemp595[0U] = (((0xfU == (0xfU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                          << 0x1eU) 
                                         | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xaU] 
                                            >> 2U)))) 
                       | ((0xeU == (0xfU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                             << 0x1eU) 
                                            | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xaU] 
                                               >> 2U)))) 
                          | ((0xdU == (0xfU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                                << 0x1eU) 
                                               | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xaU] 
                                                  >> 2U)))) 
                             | ((0xcU == (0xfU & ((
                                                   vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xaU] 
                                                     >> 2U)))) 
                                | ((0xbU == (0xfU & 
                                             ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                               << 0x1eU) 
                                              | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xaU] 
                                                 >> 2U))))
                                    ? (0U == (0x3f0U 
                                              & (0xbU 
                                                 ^ 
                                                 ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xaU] 
                                                     >> 2U)))))
                                    : ((0xaU == (0xfU 
                                                 & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xaU] 
                                                       >> 2U))))
                                        ? (0U == (0x3f0U 
                                                  & (0xaU 
                                                     ^ 
                                                     ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xaU] 
                                                         >> 2U)))))
                                        : ((9U == (0xfU 
                                                   & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xaU] 
                                                         >> 2U))))
                                            ? (0U == 
                                               (0x3f0U 
                                                & (9U 
                                                   ^ 
                                                   ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xaU] 
                                                       >> 2U)))))
                                            : ((8U 
                                                == 
                                                (0xfU 
                                                 & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xaU] 
                                                       >> 2U))))
                                                ? (0U 
                                                   == 
                                                   (0x3f0U 
                                                    & (8U 
                                                       ^ 
                                                       ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                                         << 0x1eU) 
                                                        | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xaU] 
                                                           >> 2U)))))
                                                : (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__GEN_72)))))))))
                       ? ((0xfU == (0xfU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                             << 0x1eU) 
                                            | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xaU] 
                                               >> 2U))))
                           ? 0U : ((0xeU == (0xfU & 
                                             ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                               << 0x1eU) 
                                              | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xaU] 
                                                 >> 2U))))
                                    ? 0U : ((0xdU == 
                                             (0xfU 
                                              & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xbU] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xaU] 
                                                    >> 2U))))
                                             ? 0U : vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__GEN_92)))
                       : 0U);
    __Vtemp597[0U] = (((0x1fU == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[9U] 
                                            << 0x1eU) 
                                           | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[8U] 
                                              >> 2U)))) 
                       | ((0x1eU == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[9U] 
                                               << 0x1eU) 
                                              | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[8U] 
                                                 >> 2U)))) 
                          | ((0x1dU == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[9U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[8U] 
                                                    >> 2U))))
                              ? (0U == (0x3e0U & (0x1dU 
                                                  ^ 
                                                  ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[9U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[8U] 
                                                      >> 2U)))))
                              : (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_178))))
                       ? ((0x1fU == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[9U] 
                                               << 0x1eU) 
                                              | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[8U] 
                                                 >> 2U))))
                           ? 0U : ((0x1eU == (0x1fU 
                                              & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[9U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[8U] 
                                                    >> 2U))))
                                    ? 0U : vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_210))
                       : 0U);
    __Vtemp599[0U] = (((0x1fU == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[7U] 
                                            << 0x1eU) 
                                           | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[6U] 
                                              >> 2U)))) 
                       | ((0x1eU == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[7U] 
                                               << 0x1eU) 
                                              | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[6U] 
                                                 >> 2U)))) 
                          | ((0x1dU == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[7U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[6U] 
                                                    >> 2U))))
                              ? (0U == (0x3e0U & (0x1dU 
                                                  ^ 
                                                  ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[7U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[6U] 
                                                      >> 2U)))))
                              : (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_175))))
                       ? ((0x1fU == (0x1fU & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[7U] 
                                               << 0x1eU) 
                                              | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[6U] 
                                                 >> 2U))))
                           ? 0U : ((0x1eU == (0x1fU 
                                              & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[7U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[6U] 
                                                    >> 2U))))
                                    ? 0U : ((0x1dU 
                                             == (0x1fU 
                                                 & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[7U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[6U] 
                                                       >> 2U))))
                                             ? (3U 
                                                & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__T_143) 
                                                   | ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__T_144) 
                                                      << 1U)))
                                             : ((0x1cU 
                                                 == 
                                                 (0x1fU 
                                                  & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[7U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[6U] 
                                                        >> 2U))))
                                                 ? 
                                                (3U 
                                                 & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ie_txwm) 
                                                    | ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ie_rxwm) 
                                                       << 1U)))
                                                 : 
                                                ((0x1bU 
                                                  == 
                                                  (0x1fU 
                                                   & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[7U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[6U] 
                                                         >> 2U))))
                                                  ? 0U
                                                  : 
                                                 ((0x1aU 
                                                   == 
                                                   (0x1fU 
                                                    & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[7U] 
                                                        << 0x1eU) 
                                                       | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[6U] 
                                                          >> 2U))))
                                                   ? 0U
                                                   : 
                                                  ((0x19U 
                                                    == 
                                                    (0x1fU 
                                                     & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[7U] 
                                                         << 0x1eU) 
                                                        | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[6U] 
                                                           >> 2U))))
                                                    ? 0U
                                                    : 
                                                   ((0x18U 
                                                     == 
                                                     (0x1fU 
                                                      & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[7U] 
                                                          << 0x1eU) 
                                                         | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[6U] 
                                                            >> 2U))))
                                                     ? 0U
                                                     : 
                                                    ((0x17U 
                                                      == 
                                                      (0x1fU 
                                                       & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[7U] 
                                                           << 0x1eU) 
                                                          | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[6U] 
                                                             >> 2U))))
                                                      ? 0U
                                                      : 
                                                     ((0x16U 
                                                       == 
                                                       (0x1fU 
                                                        & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[7U] 
                                                            << 0x1eU) 
                                                           | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[6U] 
                                                              >> 2U))))
                                                       ? 0U
                                                       : 
                                                      ((0x15U 
                                                        == 
                                                        (0x1fU 
                                                         & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[7U] 
                                                             << 0x1eU) 
                                                            | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[6U] 
                                                               >> 2U))))
                                                        ? (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_wm_rx)
                                                        : vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_198)))))))))))
                       : 0U);
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[0U] = 0U;
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[1U] 
        = ((- (IData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r))) 
           & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_r
           [0U]);
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[2U] 
        = ((- (IData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r))) 
           & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_r
           [0U]);
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[3U] 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__i_icb_rsp_read)
            ? (IData)((vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer.__PVT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__mux_rdat 
                       >> 3U)) : 0U);
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[4U] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__console_icb_rsp_rdata;
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[5U] 
        = vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm2_top.__PVT__u_sirv_pwm16__DOT__T_2589;
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[6U] 
        = __Vtemp599[0U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[7U] 
        = vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm1_top.__PVT__u_sirv_pwm16__DOT__T_2589;
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[8U] 
        = __Vtemp597[0U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[9U] 
        = (((7U == (7U & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xaU] 
                           << 0x1eU) | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[9U] 
                                        >> 2U)))) | (IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_uart1_top.__PVT__u_sirv_uart__DOT__GEN_47))
            ? vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_uart1_top.__PVT__u_sirv_uart__DOT__GEN_55
            : 0U);
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[0xaU] 
        = __Vtemp595[0U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[0xbU] 
        = __Vtemp594[0U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[0xcU] 
        = (((7U == (7U & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xdU] 
                           << 0x1eU) | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xcU] 
                                        >> 2U)))) | (IData)(vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_uart0_top.__PVT__u_sirv_uart__DOT__GEN_47))
            ? vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_uart0_top.__PVT__u_sirv_uart__DOT__GEN_55
            : 0U);
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[0xdU] 
        = __Vtemp592[0U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[0xeU] = 0U;
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[0xfU] 
        = (IData)((((QData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r)) 
                    << 0x20U) | (QData)((IData)((((
                                                   (- (IData)(
                                                              (4U 
                                                               == 
                                                               (0xfffU 
                                                                & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xfU])))) 
                                                   & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__hfxoscen_dfflrs__DOT__qout_r) 
                                                      << 0x1eU)) 
                                                  | ((- (IData)(
                                                                (8U 
                                                                 == 
                                                                 (0xfffU 
                                                                  & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xfU])))) 
                                                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pllcfg_r)) 
                                                 | ((- (IData)(
                                                               (0xcU 
                                                                == 
                                                                (0xfffU 
                                                                 & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xfU])))) 
                                                    & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdiv_r))))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[0x10U] 
        = (IData)(((((QData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r)) 
                     << 0x20U) | (QData)((IData)(((
                                                   ((- (IData)(
                                                               (4U 
                                                                == 
                                                                (0xfffU 
                                                                 & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xfU])))) 
                                                    & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__hfxoscen_dfflrs__DOT__qout_r) 
                                                       << 0x1eU)) 
                                                   | ((- (IData)(
                                                                 (8U 
                                                                  == 
                                                                  (0xfffU 
                                                                   & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xfU])))) 
                                                      & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pllcfg_r)) 
                                                  | ((- (IData)(
                                                                (0xcU 
                                                                 == 
                                                                 (0xfffU 
                                                                  & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[0xfU])))) 
                                                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdiv_r))))) 
                   >> 0x20U));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__bftail_trap 
        = (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__s_irq) 
            & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__t_irq)) 
           | (((1U == (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__trap_stage)) 
               & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__saveregdone)) 
              & (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__prio_reg) 
                  < (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_top)) 
                 | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__prio_reg) 
                     == (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_top)) 
                    & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__id_reg) 
                       > (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_top))))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__trap_type 
        = (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__core_rst_n)
             ? (1U & (~ (1U & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_o)))))
             : 0U) ? 3U : ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__s_irq)
                            ? 2U : ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__t_irq)
                                     ? 1U : ((2U == (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__trap_stage))
                                              ? 0U : 
                                             (3U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__trap_type))))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__i_icb_rsp_valid_pre 
        = (0U != (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid 
                  & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_splt_indic 
                 & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_splt_indic 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
                    >> 1U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_splt_indic 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
                    >> 2U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_splt_indic 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
                    >> 3U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_splt_indic 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
                    >> 4U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_splt_indic 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
                    >> 5U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_splt_indic 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
                    >> 6U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_splt_indic 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
                    >> 7U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_splt_indic 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
                    >> 8U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_splt_indic 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
                    >> 9U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_splt_indic 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
                    >> 0xaU)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_splt_indic 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
                    >> 0xbU)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_splt_indic 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
                    >> 0xcU)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_splt_indic 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
                    >> 0xdU)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_splt_indic 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
                    >> 0xeU)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_splt_indic 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
                    >> 0xfU)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_splt_indic 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready) 
                    >> 0x10U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__i_icb_rsp_valid_pre 
        = (0U != ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid) 
                  & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__buf_icb_splt_indic) 
                 & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__buf_icb_splt_indic) 
                     & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready)) 
                    >> 1U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__buf_icb_splt_indic) 
                     & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready)) 
                    >> 2U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__buf_icb_splt_indic) 
                     & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready)) 
                    >> 3U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__buf_icb_splt_indic) 
                     & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready)) 
                    >> 4U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__buf_icb_splt_indic) 
                     & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready)) 
                    >> 5U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__buf_icb_splt_indic) 
                     & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready)) 
                    >> 6U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__buf_icb_splt_indic) 
                     & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready)) 
                    >> 7U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready 
        = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready) 
                 | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__buf_icb_splt_indic) 
                     & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready)) 
                    >> 8U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__rsp_fifo_i_dat 
        = (((QData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err)) 
            << 0x22U) | (((QData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_excl_ok)) 
                          << 0x21U) | ((QData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata)) 
                                       << 1U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata[0U] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[0U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata[1U] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[1U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata[2U] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[2U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata[3U] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[3U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata[4U] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[4U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata[5U] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[5U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata[6U] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[6U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata[7U] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[7U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata[8U] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[8U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata[9U] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[9U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata[0xaU] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[0xaU];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata[0xbU] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[0xbU];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata[0xcU] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[0xcU];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata[0xdU] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[0xdU];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata[0xeU] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[0xeU];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata[0xfU] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[0xfU];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata[0x10U] 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[0x10U];
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__rsp_rdata_targ 
        = ((- (IData)((0x200000U == (0xffffffU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__plic_addr)))) 
           & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_thod_dfflr__DOT__qout_r));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__rsp_rdata_targ 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__rsp_rdata_targ 
           | (0x3fU & ((- (IData)((0x200004U == (0xffffffU 
                                                 & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__plic_addr)))) 
                       & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__bftail_trap)
                           ? (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_top)
                           : ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_o_dffr__DOT__qout_r)
                               ? (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_id_dffr__DOT__qout_r)
                               : ((0ULL != vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_complete_irq)
                                   ? 0U : (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__id_reg)))))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__rsp_rdata_targ 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__rsp_rdata_targ 
           | ((- (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_cmd_sel_enab
                         [0U])) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_enab_r
              [0U]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__rsp_rdata_targ 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__rsp_rdata_targ 
           | ((- (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_cmd_sel_enab
                         [1U])) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_enab_r
              [1U]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nts_ctrl__DOT__isring 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_reset_ctrl__DOT__rst_sync_n)
            ? (1U & ((~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__bftail_trap)) 
                     & (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__isr_i) 
                         | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__aftail_trap)) 
                        | ((((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_pc_dfflr__DOT__qout_r 
                              == vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__wait_isr) 
                             & (2U == (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__trap_stage))) 
                            | ((((IData)(4U) + vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__wait_isr) 
                                == vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_pc_dfflr__DOT__qout_r) 
                               & (1U == (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__trap_stage)))) 
                           & (0U != vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_pc_dfflr__DOT__qout_r)))))
            : 0U);
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__cause_ena 
        = (((((((0x342U == (0xfffU & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                      >> 0xeU))) & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_wr_en)) 
               & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__wbck_csr_wen)) 
              | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__cmt_epc_ena)) 
             | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__bftail_trap)) 
            | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__aftail_trap)) 
           | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nts_ctrl__DOT__clsmie_mret));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_cause_bftail 
        = (0x80000000U | (0xfU & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__bftail_trap)
                                   ? ((3U == (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__trap_type))
                                       ? 0xbU : ((2U 
                                                  == (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__trap_type))
                                                  ? 3U
                                                  : 0U))
                                   : (0xfU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_cause))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_pc_vld_set 
        = ((((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_newpend_dfflr__DOT__qout_r) 
             & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_ir_i_ready)) 
            & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pipe_flush_req_real))) 
           & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__bftail_trap)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__i_icb_rsp_valid_pre) 
           & (~ (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_r) 
                       >> 2U))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__rspid_fifo_ren 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__i_icb_rsp_valid_pre) 
           & (~ (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_r) 
                       >> 2U))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_cmd_ready 
        = (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready) 
            & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__not_allow_diff__DOT__cmd_diff_branch))) 
           & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__i_icb_rsp_valid_pre) 
           & (~ (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_r) 
                       >> 2U))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__rspid_fifo_ren 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__i_icb_rsp_valid_pre) 
           & (~ (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_r) 
                       >> 2U))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__buf_icb_cmd_ready 
        = (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready) 
            & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__not_allow_diff__DOT__cmd_diff_branch))) 
           & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = ((- (IData)((1U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id))) 
           & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata
           [0U]);
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                                >> 1U)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata
              [1U]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                                >> 2U)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata
              [2U]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                                >> 3U)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata
              [3U]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                                >> 4U)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata
              [4U]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                                >> 5U)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata
              [5U]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                                >> 6U)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata
              [6U]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                                >> 7U)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata
              [7U]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                                >> 8U)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata
              [8U]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                                >> 9U)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata
              [9U]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                                >> 0xaU)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata
              [0xaU]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                                >> 0xbU)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata
              [0xbU]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                                >> 0xcU)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata
              [0xcU]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                                >> 0xdU)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata
              [0xdU]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                                >> 0xeU)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata
              [0xeU]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                                >> 0xfU)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata
              [0xfU]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata 
           | ((- (IData)((1U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id 
                                >> 0x10U)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata
              [0x10U]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__cause_nxt 
        = ((0x80000000U & (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__aftail_trap)
                             ? (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_cause_aftail 
                                >> 0x1fU) : ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__bftail_trap)
                                              ? (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_cause_bftail 
                                                 >> 0x1fU)
                                              : ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__cmt_epc_ena)
                                                  ? 
                                                 (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__cmt_cause 
                                                  >> 0x1fU)
                                                  : 
                                                 (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__wbck_csr_dat 
                                                  >> 0x1fU)))) 
                           << 0x1fU)) | (0xfU & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__aftail_trap)
                                                  ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_cause_aftail
                                                  : 
                                                 ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__bftail_trap)
                                                   ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_cause_bftail
                                                   : 
                                                  ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__cmt_epc_ena)
                                                    ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__cmt_cause
                                                    : vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__wbck_csr_dat)))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__mtvec_trap_data_bf 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__bftail_trap)
            ? ((0xbU == (0x1fffU & ((((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__bftail_trap)
                                       ? ((IData)(0x2cU) 
                                          + (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtvec_dfflr__DOT__qout_r 
                                             + (0x3cU 
                                                & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_cause_bftail 
                                                   << 2U))))
                                       : 0U) - (IData)(0x80000030U)) 
                                    >> 2U))) ? (IData)(
                                                       vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__mem_r
                                                       [0xcU])
                : ((3U == (0x1fffU & ((((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__bftail_trap)
                                         ? ((IData)(0x2cU) 
                                            + (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtvec_dfflr__DOT__qout_r 
                                               + (0x3cU 
                                                  & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_cause_bftail 
                                                     << 2U))))
                                         : 0U) - (IData)(0x80000030U)) 
                                      >> 2U))) ? (IData)(
                                                         vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__mem_r
                                                         [8U])
                    : 0U)) : 0U);
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__read_csr_dat 
        = ((((((((((((((((((((((((- (IData)(((0x300U 
                                              == (0xfffU 
                                                  & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                                     >> 0xeU))) 
                                             & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en)))) 
                                 & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_r) 
                                | ((- (IData)(((0x304U 
                                                == 
                                                (0xfffU 
                                                 & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                                    >> 0xeU))) 
                                               & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en)))) 
                                   & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mie_dfflr__DOT__qout_r)) 
                               | ((- (IData)(((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en) 
                                              & (0x305U 
                                                 == 
                                                 (0xfffU 
                                                  & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                                     >> 0xeU)))))) 
                                  & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtvec_dfflr__DOT__qout_r)) 
                              | ((- (IData)(((0x341U 
                                              == (0xfffU 
                                                  & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                                     >> 0xeU))) 
                                             & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en)))) 
                                 & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__epc_dfflr__DOT__qout_r)) 
                             | ((- (IData)(((0x340U 
                                             == (0xfffU 
                                                 & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                                    >> 0xeU))) 
                                            & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en)))) 
                                & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mscratch_dfflr__DOT__qout_r)) 
                            | ((- (IData)(((0x342U 
                                            == (0xfffU 
                                                & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                                   >> 0xeU))) 
                                           & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en)))) 
                               & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__bftail_trap)
                                   ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_cause_bftail
                                   : vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__cause_dfflr__DOT__qout_r))) 
                           | ((- (IData)(((0x343U == 
                                           (0xfffU 
                                            & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                               >> 0xeU))) 
                                          & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en)))) 
                              & (IData)(((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__aftail_trap)
                                          ? (QData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__badaddr_nxt))
                                          : ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__bftail_trap)
                                              ? (QData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__badaddr_nxt))
                                              : (QData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__badaddr_dfflr__DOT__qout_r))))))) 
                          | ((- (IData)(((0x344U == 
                                          (0xfffU & 
                                           (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                            >> 0xeU))) 
                                         & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en)))) 
                             & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__ip_r)) 
                         | (0x40001105U & (- (IData)(
                                                     ((0x301U 
                                                       == 
                                                       (0xfffU 
                                                        & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                                           >> 0xeU))) 
                                                      & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en)))))) 
                        | (0x536U & (- (IData)(((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en) 
                                                & (0xf11U 
                                                   == 
                                                   (0xfffU 
                                                    & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                                       >> 0xeU)))))))) 
                       | (0xe203U & (- (IData)(((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en) 
                                                & (0xf12U 
                                                   == 
                                                   (0xfffU 
                                                    & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                                       >> 0xeU)))))))) 
                      | (1U & (- (IData)(((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en) 
                                          & (0xf13U 
                                             == (0xfffU 
                                                 & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                                    >> 0xeU)))))))) 
                     | ((- (IData)(((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en) 
                                    & (0xb00U == (0xfffU 
                                                  & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                                     >> 0xeU)))))) 
                        & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycle_dfflr__DOT__qout_r)) 
                    | ((- (IData)(((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en) 
                                   & (0xb80U == (0xfffU 
                                                 & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                                    >> 0xeU)))))) 
                       & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycleh_dfflr__DOT__qout_r)) 
                   | ((- (IData)(((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en) 
                                  & (0xb02U == (0xfffU 
                                                & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                                   >> 0xeU)))))) 
                      & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstret_dfflr__DOT__qout_r)) 
                  | ((- (IData)(((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en) 
                                 & (0xb82U == (0xfffU 
                                               & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                                  >> 0xeU)))))) 
                     & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstreth_dfflr__DOT__qout_r)) 
                 | ((- (IData)(((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en) 
                                & (0xbffU == (0xfffU 
                                              & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                                 >> 0xeU)))))) 
                    & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__counterstop_dfflr__DOT__qout_r)) 
                | ((- (IData)(((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en) 
                               & (0xbfeU == (0xfffU 
                                             & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                                >> 0xeU)))))) 
                   & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcgstop_dfflr__DOT__qout_r)) 
               | ((- (IData)(((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en) 
                              & (0xbfdU == (0xfffU 
                                            & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                               >> 0xeU)))))) 
                  & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__itcmnohold_dfflr__DOT__qout_r)) 
              | ((- (IData)(((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en) 
                             & (0xbf0U == (0xfffU & 
                                           (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                            >> 0xeU)))))) 
                 & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mdvnob2b_dfflr__DOT__qout_r)) 
             | ((- (IData)((((0U != (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dcause_dfflr__DOT__qout_r)) 
                             & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en)) 
                            & (0x7b0U == (0xfffU & 
                                          (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                           >> 0xeU)))))) 
                & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__dcsr_r)) 
            | ((- (IData)((((0U != (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dcause_dfflr__DOT__qout_r)) 
                            & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en)) 
                           & (0x7b1U == (0xfffU & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                                   >> 0xeU)))))) 
               & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dpc_dfflr__DOT__qout_r)) 
           | ((- (IData)((((0U != (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dcause_dfflr__DOT__qout_r)) 
                           & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en)) 
                          & (0x7b2U == (0xfffU & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info 
                                                  >> 0xeU)))))) 
              & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dscratch_dfflr__DOT__qout_r));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_en 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__ren) 
           ^ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_nxt 
        = (7U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen)
                  ? (1U | (6U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_r) 
                                 << 1U))) : ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_r) 
                                             >> 1U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_en 
        = ((2U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_en)) 
           | ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen) 
              & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_r)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_en 
        = ((1U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_en)) 
           | (0xfffffffeU & (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen) 
                              << 1U) & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_r))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__ren 
        = (3U & (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_r) 
                  >> 1U) & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_cmd_ready)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__rspid_fifo_wen 
        = (3U & (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_r) 
                  >> 1U) & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_cmd_ready)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_en 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__ren) 
           ^ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_nxt 
        = (7U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen)
                  ? (1U | (6U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_r) 
                                 << 1U))) : ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_r) 
                                             >> 1U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_en 
        = ((2U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_en)) 
           | ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen) 
              & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_r)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_en 
        = ((1U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_en)) 
           | (0xfffffffeU & (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen) 
                              << 1U) & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_r))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__ren 
        = (3U & (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_r) 
                  >> 1U) & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__buf_icb_cmd_ready)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__rspid_fifo_wen 
        = (3U & (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_r) 
                  >> 1U) & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__buf_icb_cmd_ready)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__rsp_fifo_i_dat 
        = (((QData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err)) 
            << 0x22U) | (((QData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_excl_ok)) 
                          << 0x21U) | ((QData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata)) 
                                       << 1U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__ir_bf 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__bftail_trap)
            ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__mem_r
           [(0x1fffU & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__mtvec_trap_data_bf 
                        >> 3U))] : 0ULL);
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__pipe_flush_pc 
        = ((((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__excpirq_flush_req) 
             | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__bftail_trap)) 
            | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__aftail_trap))
            ? ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__aftail_trap)
                ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__mtvec_trap_data_af
                : ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__bftail_trap)
                    ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__mtvec_trap_data_bf
                    : ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_entry_flush_req)
                        ? 0x800U : (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__all_excp_flush_req) 
                                     & (0U != (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dcause_dfflr__DOT__qout_r)))
                                     ? 0x808U : vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__mtvec_trap_data))))
            : (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_fencei) 
                | ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_bjp) 
                   & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_bjp_prdt)))
                ? (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_pc_dfflr__DOT__qout_r 
                   + ((8U & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_info)
                       ? 4U : 2U)) : (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_bjp) 
                                       & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_bjp_prdt)))
                                       ? (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_pc_dfflr__DOT__qout_r 
                                          + vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_imm)
                                       : ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_dret)
                                           ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dpc_dfflr__DOT__qout_r
                                           : (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__alu_cmt_mret) 
                                               & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__mret_r)))
                                               ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__epc_dfflr__DOT__qout_r
                                               : 0U)))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_en 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__ren) 
           ^ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wen));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__rspid_fifo_bypass 
        = (((~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r)) 
            & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__rspid_fifo_wen)) 
           & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__rspid_fifo_ren));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_en 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__ren) 
           ^ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wen));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__rspid_fifo_bypass 
        = (((~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r)) 
            & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__rspid_fifo_wen)) 
           & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__rspid_fifo_ren));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_nxt 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__wait_trap)
            ? vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_pc_dfflr__DOT__qout_r
            : ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__aftail_trap_r)
                ? (0xfffffffeU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__aftail_trap_pc)
                : ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__mret_r)
                    ? (0xfffffffeU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__mret_pc_r)
                    : ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__bftail_trap)
                        ? (0xfffffffeU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__pipe_flush_pc)
                        : ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pipe_flush_req_r)
                            ? (0xfffffffeU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__pipe_flush_pc)
                            : ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_dfflr__DOT__qout_r)
                                ? (0xfffffffeU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_dfflr__DOT__qout_r)
                                : (0xfffffffeU & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_nxt_pre)))))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set 
        = (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__rspid_fifo_wen) 
            & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__rspid_fifo_bypass))) 
           & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r) 
           & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__rspid_fifo_ren) 
              & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__rspid_fifo_bypass))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set 
        = (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__rspid_fifo_wen) 
            & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__rspid_fifo_bypass))) 
           & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r) 
           & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__rspid_fifo_ren) 
              & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__rspid_fifo_bypass))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_lane_cross 
        = (((0x8000U == (0xffffU & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_nxt 
                                    >> 0x10U))) & (3U 
                                                   == 
                                                   (3U 
                                                    & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_nxt 
                                                       >> 1U)))) 
           | ((0x8000U != (0xffffU & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_nxt 
                                      >> 0x10U))) & 
              (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_nxt 
               >> 1U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_lane_holdup 
        = (((0x8000U == (0xffffU & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_nxt 
                                    >> 0x10U))) & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__ifu_holdup_dffl__DOT__qout_r)) 
           & (~ vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__itcmnohold_dfflr__DOT__qout_r));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_lane_same 
        = (1U & ((((~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pipe_flush_req_real)) 
                   & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_dfflr__DOT__qout_r))) 
                  & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__bjp_req))) 
                 & ((~ (((0x8000U == (0xffffU & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_nxt 
                                                 >> 0x10U))) 
                         & (0U == (3U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_nxt 
                                         >> 1U)))) 
                        | ((0x8000U != (0xffffU & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_nxt 
                                                   >> 0x10U))) 
                           & (~ (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_nxt 
                                 >> 1U))))) | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_lane_cross_dfflr__DOT__qout_r))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_0uop 
        = (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_lane_same) 
            & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_lane_cross))) 
           & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_lane_holdup));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_same_cross_holdup 
        = (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_lane_same) 
            & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_lane_cross)) 
           & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_lane_holdup));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_addr 
        = (((- (IData)(((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_same_cross_holdup) 
                        | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_addr_sel_2ndnxtalgn)))) 
            & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_dfflr__DOT__qout_r 
               + ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_addr_sel_2ndnxtalgn)
                   ? 2U : ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32)
                            ? 6U : 4U)))) | ((- (IData)(
                                                        (1U 
                                                         & ((~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_same_cross_holdup)) 
                                                            & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_addr_sel_2ndnxtalgn)))))) 
                                             & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_nxt));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_addr 
        = (((QData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_addr)) 
            << 0x20U) | (QData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_addr)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_ready 
        = (((0x8000U == (0xffffU & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_addr 
                                    >> 0x10U))) & (
                                                   (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_cmd_valid)) 
                                                   & (~ 
                                                      ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_r) 
                                                       >> 1U)))) 
           | ((0x8000U != (0xffffU & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_addr 
                                      >> 0x10U))) & 
              ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_ready) 
               >> 1U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_addr[0U] 
        = (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_addr);
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_addr[1U] 
        = (IData)((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_addr 
                   >> 0x20U));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__state_wait2nd_exit_ena 
        = ((2U == (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_state_dfflr__DOT__qout_r)) 
           & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__ifu_req_ready 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_ready) 
           & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_ready_condi));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_addr 
        = ((- (IData)((1U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_bus_icb_cmd_sel)))) 
           & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_addr
           [0U]);
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_addr 
        = (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_addr 
           | ((- (IData)((1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_bus_icb_cmd_sel) 
                                >> 1U)))) & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_addr
              [1U]));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_rsp2ir_ready 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pipe_flush_req_real) 
           | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_ir_i_ready) 
               & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__ifu_req_ready)) 
              & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__bpu_wait))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__ren 
        = (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_r) 
            >> 1U) & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_rsp2ir_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wen 
        = (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__i_ifu_rsp_valid) 
            & (~ (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__i_ifu_rsp_valid) 
                   & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_rsp2ir_ready)) 
                  & (~ ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_r) 
                        >> 1U))))) & (~ ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_r) 
                                         >> 1U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_rsp_hsked 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__ifu_rsp_valid) 
           & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_rsp2ir_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_en 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__ren) 
           ^ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wen));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_nxt 
        = (3U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wen)
                  ? (1U | (2U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_r) 
                                 << 1U))) : ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_r) 
                                             >> 1U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_valid_set 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_rsp_hsked) 
           & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pipe_flush_req_real)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__ifu_req_valid 
        = (1U & ((((((~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__bpu_wait)) 
                     & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__wfi_halt_ifu_req))) 
                    & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_flag_dffrs__DOT__qout_r))) 
                   | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_dfflr__DOT__qout_r)) 
                  | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pipe_flush_req_real)) 
                 & ((~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__out_flag_dfflr__DOT__qout_r)) 
                    | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_rsp_hsked))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_req_hsked 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__ifu_req_valid) 
           & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__ifu_req_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_valid 
        = (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__bftail_trap) 
            | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__ifu_req_valid) 
                & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_ready_condi)) 
               & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_0uop)))) 
           | ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_2uop_dfflr__DOT__qout_r) 
              & (((1U == (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_state_dfflr__DOT__qout_r)) 
                  & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_rsp_hsked)) 
                 | (2U == (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_state_dfflr__DOT__qout_r)))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_clr 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_dfflr__DOT__qout_r) 
           & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_req_hsked));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_set 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pipe_flush_req_r) 
           & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_req_hsked)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_clr 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_dfflr__DOT__qout_r) 
           & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_req_hsked));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__state_idle_exit_ena 
        = ((0U == (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_state_dfflr__DOT__qout_r)) 
           & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_req_hsked));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_ena 
        = (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_req_hsked) 
            | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pipe_flush_req_r)) 
           | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__bftail_trap));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_ena 
        = (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_req_hsked) 
            & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_same_cross_holdup)) 
           | ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_rsp_hsked) 
              & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_rsp2leftover)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_hsked 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_valid) 
           & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_ready));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu2biu_icb_cmd_valid_pre 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_valid) 
           & (0x8000U != (0xffffU & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_addr 
                                     >> 0x10U))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__ifu2itcm_icb_cmd_valid 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_valid) 
           & (0x8000U == (0xffffU & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_addr 
                                     >> 0x10U))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_valid 
        = (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu2biu_icb_cmd_valid_pre) 
            << 1U) | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__lsu2biu_icb_cmd_valid));
    if ((1U & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__gfcm_clk)))) {
        vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_biu_clkgate__DOT__enb 
            = (1U & (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcgstop_dfflr__DOT__qout_r 
                     | (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu2biu_icb_cmd_valid_pre) 
                         | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__lsu2biu_icb_cmd_valid)) 
                        | ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_icb_cmd_valid) 
                           | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r)))));
    }
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_sel_ifu 
        = ((~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_cmd_valid)) 
           & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__ifu2itcm_icb_cmd_valid));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_icb_cmd_read 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_sel_ifu) 
           | ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_cmd_valid) 
              & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_read)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_icb_cmd_valid 
        = (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_sel_ifu) 
            & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__ifu2itcm_icb_cmd_valid)) 
           | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_cmd_valid));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_i_pack[0U] 
        = ((0xfffffc00U & ((IData)(((- (QData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_cmd_valid))) 
                                    & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_wdata)) 
                           << 0xaU)) | ((((- (IData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_cmd_valid))) 
                                          & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_wmask)) 
                                         << 2U) | (
                                                   ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_sel_ifu) 
                                                    << 1U) 
                                                   | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_icb_cmd_read))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_i_pack[1U] 
        = ((0x3ffU & ((IData)(((- (QData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_cmd_valid))) 
                               & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_wdata)) 
                      >> 0x16U)) | (0xfffffc00U & ((IData)(
                                                           (((- (QData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_cmd_valid))) 
                                                             & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_wdata) 
                                                            >> 0x20U)) 
                                                   << 0xaU)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_i_pack[2U] 
        = ((0xfc000000U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_icb_cmd_read) 
                           << 0x1aU)) | ((0x3fffc00U 
                                          & ((((- (IData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_sel_ifu))) 
                                               & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_addr) 
                                              | ((- (IData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_cmd_valid))) 
                                                 & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_addr))) 
                                             << 0xaU)) 
                                         | (0x3ffU 
                                            & ((IData)(
                                                       (((- (QData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_cmd_valid))) 
                                                         & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_wdata) 
                                                        >> 0x20U)) 
                                               >> 0x16U))));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wen 
        = (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_icb_cmd_valid) 
            & (~ (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_icb_cmd_valid) 
                   & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_ready)) 
                  & (~ ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_r) 
                        >> 1U))))) & (~ ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_r) 
                                         >> 1U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_valid 
        = (1U & (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_r) 
                  >> 1U) | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_icb_cmd_valid)));
    if ((2U & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_r))) {
        vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_o_pack[0U] 
            = ((- (IData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r))) 
               & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf_r
               [0U][0U]);
        vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_o_pack[1U] 
            = ((- (IData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r))) 
               & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf_r
               [0U][1U]);
        vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_o_pack[2U] 
            = ((- (IData)((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r))) 
               & vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf_r
               [0U][2U]);
    } else {
        vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_o_pack[0U] 
            = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_i_pack[0U];
        vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_o_pack[1U] 
            = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_i_pack[1U];
        vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_o_pack[2U] 
            = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_i_pack[2U];
    }
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_en 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__ren) 
           ^ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wen));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_nxt 
        = (3U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wen)
                  ? (1U | (2U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_r) 
                                 << 1U))) : ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_r) 
                                             >> 1U)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__itcm_active 
        = (((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__ifu2itcm_icb_cmd_valid) 
            | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2itcm_icb_cmd_valid)) 
           | ((((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_icb_cmd_valid) 
                | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_valid)) 
               | ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_valid) 
                  | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r))) 
              | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r)));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_set 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_valid) 
           & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_ready));
    if ((1U & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__gfcm_clk)))) {
        vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_itcm_clkgate__DOT__enb 
            = (1U & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcgstop_dfflr__DOT__qout_r 
                      | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__itcm_active)) 
                     | (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__itcm_active_dffr__DOT__qout_r)));
    }
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__ifu_holdup_set 
        = ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_sel_ifu) 
           & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_set));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__ifu_holdup_clr 
        = ((~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_sel_ifu)) 
           & (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_set));
    vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__wen 
        = (0xffU & ((- (IData)(((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_set) 
                                & (~ (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_o_pack[2U] 
                                      >> 0x1aU))))) 
                    & ((vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_o_pack[1U] 
                        << 0x1eU) | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_o_pack[0U] 
                                     >> 2U))));
    if ((1U & (~ (IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm)))) {
        vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_ram_clkgate__DOT__enb 
            = (1U & ((IData)(vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_set) 
                     | (vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcgstop_dfflr__DOT__qout_r 
                        >> 1U)));
    }
}

void Ve203_soc_top_verilator::_eval_initial(Ve203_soc_top_verilator__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Ve203_soc_top_verilator::_eval_initial\n"); );
    Ve203_soc_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    IData/*31:0*/ __Vilp;
    // Body
    vlTOPp->_initial__TOP__1(vlSymsp);
    __Vilp = 0U;
    while ((__Vilp <= 0x48U)) {
        vlTOPp->__Vm_traceActivity[__Vilp] = 1U;
        __Vilp = ((IData)(1U) + __Vilp);
    }
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_378 
        = vlTOPp->__VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_378;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_clk 
        = vlTOPp->__VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_clk;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__T_9 
        = vlTOPp->__VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__T_9;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_nts_ram 
        = vlTOPp->__VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_nts_ram;
    vlTOPp->__Vclklast__TOP__clk = vlTOPp->clk;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__erst_reset 
        = vlTOPp->__VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__erst_reset;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__wdog_reset 
        = vlTOPp->__VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__wdog_reset;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfclkrst_n 
        = vlTOPp->__VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfclkrst_n;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__T_1412 
        = vlTOPp->__VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__T_1412;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__T_1413 
        = vlTOPp->__VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__T_1413;
    vlTOPp->__Vclklast__TOP__rst_n = vlTOPp->rst_n;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__crossing_reset_n 
        = vlTOPp->__VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__crossing_reset_n;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__T_9 
        = vlTOPp->__VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__T_9;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_356 
        = vlTOPp->__VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_356;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rst_n 
        = vlTOPp->__VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rst_n;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n 
        = vlTOPp->__VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n;
    vlTOPp->__Vclklast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutdivclk 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutdivclk;
    vlTOPp->__Vclklast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__gfcm_clk 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__gfcm_clk;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_rst_n 
        = vlTOPp->__VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_rst_n;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_reset_ctrl__DOT__rst_sync_n 
        = vlTOPp->__VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_reset_ctrl__DOT__rst_sync_n;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__core_rst_n 
        = vlTOPp->__VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__core_rst_n;
    vlTOPp->__Vclklast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu;
    vlTOPp->__Vclklast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_lsu 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_lsu;
    vlTOPp->__Vclklast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_biu 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_biu;
    vlTOPp->__Vclklast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm;
    vlTOPp->__Vclklast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_ifu 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_ifu;
    vlTOPp->__Vclklast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_dtcm 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_dtcm;
    vlTOPp->__Vclklast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_itcm_ram 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_itcm_ram;
    vlTOPp->__Vclklast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_dtcm_ram 
        = vlTOPp->e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_dtcm_ram;
}

void Ve203_soc_top_verilator::final() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Ve203_soc_top_verilator::final\n"); );
    // Variables
    IData/*31:0*/ __Vilp;
    Ve203_soc_top_verilator__Syms* __restrict vlSymsp = this->__VlSymsp;
    Ve203_soc_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->_final_TOP(vlSymsp);
    __Vilp = 0U;
    while ((__Vilp <= 0x48U)) {
        vlTOPp->__Vm_traceActivity[__Vilp] = 1U;
        __Vilp = ((IData)(1U) + __Vilp);
    }
}

void Ve203_soc_top_verilator::_eval_settle(Ve203_soc_top_verilator__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Ve203_soc_top_verilator::_eval_settle\n"); );
    Ve203_soc_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    IData/*31:0*/ __Vilp;
    // Body
    vlTOPp->_settle__TOP__2(vlSymsp);
    __Vilp = 0U;
    while ((__Vilp <= 0x48U)) {
        vlTOPp->__Vm_traceActivity[__Vilp] = 1U;
        __Vilp = ((IData)(1U) + __Vilp);
    }
    vlTOPp->_settle__TOP__3(vlSymsp);
    vlTOPp->_settle__TOP__4(vlSymsp);
    vlTOPp->_settle__TOP__5(vlSymsp);
    vlTOPp->_settle__TOP__6(vlSymsp);
    vlTOPp->_settle__TOP__7(vlSymsp);
    vlTOPp->_settle__TOP__8(vlSymsp);
    vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_uart0_top._settle__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_uart0_top__1(vlSymsp);
    vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_uart1_top._settle__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_uart1_top__2(vlSymsp);
    vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer._settle__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__1(vlSymsp);
    vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer._settle__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__2(vlSymsp);
    vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm1_top._settle__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm1_top__1(vlSymsp);
    vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm2_top._settle__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm2_top__2(vlSymsp);
    vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg._settle__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg__2(vlSymsp);
    vlSymsp->TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg._settle__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg__2(vlSymsp);
    vlTOPp->_settle__TOP__9(vlSymsp);
}

void Ve203_soc_top_verilator::_ctor_var_reset() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Ve203_soc_top_verilator::_ctor_var_reset\n"); );
    // Body
    clk = VL_RAND_RESET_I(1);
    rst_n = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__pc_write_to_host_cnt = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__pc_write_to_host_cycle = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__valid_ir_cycle = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__cycle_count = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__pc_write_to_host_flag = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(160, e203_soc_top_verilator__DOT__itcmcase);
    VL_RAND_RESET_W(160, e203_soc_top_verilator__DOT__dtcmcase);
    e203_soc_top_verilator__DOT__j = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<2097152; ++__Vi0) {
            e203_soc_top_verilator__DOT__dtcm_mem[__Vi0] = VL_RAND_RESET_I(8);
    }}
    e203_soc_top_verilator__DOT__i = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<65536; ++__Vi0) {
            e203_soc_top_verilator__DOT__itcm_mem[__Vi0] = VL_RAND_RESET_I(8);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__wr_dcsr_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__dcsr_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__pll_OD = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__pll_M = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__pll_N = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__core_rst_n = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__i2c_mst_irq = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__num_trap2nplic = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__iq_aftrap_nplic2nts = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__bftail_trap = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__aftail_trap = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__console_icb_rsp_err = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__console_icb_rsp_rdata = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_1_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_2_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_3_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_4_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_5_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_6_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_7_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_8_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_9_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_10_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_11_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_12_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_13_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_14_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_15_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_16_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_17_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_18_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_19_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__T_46 = VL_RAND_RESET_I(20);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfclkrst_n = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rst_n = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutdivclk = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__gfcm_clk = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rstsync__DOT__rst_sync_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rstsync__DOT__rst_sync_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__div_cnt_sat = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__div_cnt_nxt = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__flag_nxt = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__div_cnt_dfflr__DOT__qout_r = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__flag_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__u_pllclkdiv_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_gfcm__DOT__clk0_sync_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_gfcm__DOT__clk1_sync_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_gfcm__DOT__u_clk0_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_gfcm__DOT__u_clk1_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_itcm_ram = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_dtcm_ram = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__nts_ls = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__nts_sd = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__nts_ds = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_nts = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__nts_ram_cs = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__nts_ram_we = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__nts_ram_addr = VL_RAND_RESET_I(18);
    VL_RAND_RESET_W(640, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__nts_ram_din);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_nts_ram = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__ir_bf = VL_RAND_RESET_Q(64);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__irq_o = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__irq_regsave = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__mtvec_trap_addr = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__mtvec_trap_data = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__mtvec_trap_data_bf = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__mtvec_trap_data_af = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_ifu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_lsu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_biu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__itcm_active = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_dtcm = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__dtcm_active = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__ifu2itcm_icb_cmd_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2itcm_icb_cmd_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2itcm_icb_cmd_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2itcm_icb_rsp_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2itcm_icb_rsp_rdata = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2dtcm_icb_cmd_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__trap_stage = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(128, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__ram_data1_o2reg);
    VL_RAND_RESET_W(128, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__ram_data2_o2reg);
    VL_RAND_RESET_W(128, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__ram_data3_o2reg);
    VL_RAND_RESET_W(128, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__ram_data4_o2reg);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mcause_i = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mepc_i = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mtval_i = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mstatus_i = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mcause_o = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mepc_o = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mtval_o = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mstatus_o = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nts_regsave = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__save_reg = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__cls_mpc = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__isr_i = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__ret_i = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mcause_csr2nts = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mepc_csr2nts = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mtval_csr2nts = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mstatus_csr2nts = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__save_2ram = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mret_req = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__iq_aftrap = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__alu_cmt_mret = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mret = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_reset_ctrl__DOT__rst_sync_n = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_reset_ctrl__DOT__rst_sync_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_ifu_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_exu_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_lsu_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_biu_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__itcm_active_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_itcm_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__dtcm_active_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_dtcm_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__nts_active_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_nts_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_dbg_irq_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_dbg_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_dbg_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_ext_irq_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_ext_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_ext_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_sft_irq_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_sft_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_sft_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_tmr_irq_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_tmr_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_tmr_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__ifu_o_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__wfi_halt_ifu_req = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__pipe_flush_req = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__pipe_flush_pc = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__oitf_empty = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__lsu_o_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_read = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_wdata = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_wmask = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_lock = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_rsp_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__excp_active = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__lsu2biu_icb_cmd_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__ifu_req_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__ifu_req_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__ifu_rsp_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_req_hsked = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_rsp_hsked = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__halt_ack_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__halt_ack_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pipe_flush_req_real = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_valid_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_valid_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_pc_vld_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_ir_i_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__prdt_taken = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_ir_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_rs1idx = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_rs2idx = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_jalr_rs1idx = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_bjp = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_jal = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_jalr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_bxx = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_bjp_imm = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__bpu_wait = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_nxt_pre = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_nxt = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__bjp_req = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__wait_isr = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__aftail_trap_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__aftail_trap_pc = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__mret_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__mret_pc_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__trap_stage_reg = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pipe_flush_req_reg = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__wait_trap_2 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__wait_trap = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pipe_flush_req_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_rsp2ir_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_flag_dffrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__halt_ack_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_valid_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_pc_vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_err_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_prdt_taken_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_muldiv_b2b_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_hi_ir_dfflr__DOT__qout_r = VL_RAND_RESET_I(16);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_lo_ir_dfflr__DOT__qout_r = VL_RAND_RESET_I(16);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_rs1idx_dfflr__DOT__qout_r = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_rs2idx_dfflr__DOT__qout_r = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_pc_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_load = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_store = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_branch = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_jalr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_miscmem = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_amo = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_jal = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_op_imm = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_op = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_system = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_auipc = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_lui = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_addi4spn = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_lw = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_sw = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_addi = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_jal = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_li = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_lui_addi16sp = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_miscalu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_j = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_beqz = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_bnez = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_slli = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_lwsp = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_jalr_mv_add = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_swsp = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_lwsp_ilgl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_nop = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_srli = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_srai = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_andi = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_sxxi_shamt_ilgl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_addi16sp = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_lui = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_li_lui_ilgl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_addi4spn_ilgl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_addi16sp_ilgl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_subxororand = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_jr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_mv = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_ebreak = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_jalr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_add = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_ecall = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_ebreak = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_mret = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_dret = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_wfi = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_csrrwi = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_csrrsi = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_csrrci = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_ecall_ebreak_ret_wfi = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_csr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__bjp_op = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__bjp_info_bus = VL_RAND_RESET_I(17);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_addi = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_slli = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_srli = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_srai = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_sxxi_shamt_ilgl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_nop = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__alu_op = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__need_imm = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__alu_info_bus = VL_RAND_RESET_I(21);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__csr_info_bus = VL_RAND_RESET_I(26);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_mul = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_div = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_divu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_rem = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_remu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__muldiv_op = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__muldiv_info_bus = VL_RAND_RESET_I(13);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_lr_w = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_sc_w = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__amoldst_op = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__agu_info_bus = VL_RAND_RESET_I(21);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv_all0s1s_ilgl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_i_imm = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_b_imm = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_j_imm = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_imm_sel_i = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_imm_sel_u = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cili = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cb = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_cb_imm = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cj = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_cj_imm = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_imm = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_format_ci = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_format_cs = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_format_cb = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_format_cj = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_need_cs_rdd = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_need_cb_rdd = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_rs1idx = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_rs2idx = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_rdidx = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__dec_jalr_rs1xn = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__jalr_rs1xn_dep = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__rs1xn_rdrf_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__rs1xn_rdrf_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__rs1xn_rdrf_nxt = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__rs1xn_rdrf_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__out_flag_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_newpend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__i_ifu_rsp_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_rsp_bypbuf_i_data = VL_RAND_RESET_Q(33);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_rsp_bypbuf_o_data = VL_RAND_RESET_Q(33);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_lane_cross = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_lane_same = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_lane_holdup = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__i_ifu_rsp_hsked = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_hsked = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_rsp_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_rsp_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_rsp_hsked = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__state_idle_exit_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__state_1st_exit_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__state_wait2nd_exit_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__state_2nd_exit_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_rsp2leftover = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_same_cross_holdup = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_0uop = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_addr = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__rsp_instr_sel_leftover = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_rsp_err = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_addr_sel_2ndnxtalgn = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_ready_condi = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu2biu_icb_cmd_valid_pre = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0] = VL_RAND_RESET_Q(33);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(33);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_state_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_same_cross_holdup_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_2uop_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_0uop_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_lane_cross_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb2itcm_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb2mem_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_addr_2_1_dffl__DOT__qout_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_dffl__DOT__qout_r = VL_RAND_RESET_I(16);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_err_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__rf_rs1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__rf_wbck_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_rs1en = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_rs2en = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_info = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_imm = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_rdwen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_rdidx = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_ilegl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__disp_alu_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__disp_alu_longpipe = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__disp_oitf_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__oitf_ret_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_wbck_o_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_bjp = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_dret = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_ecall = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_ebreak = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_fencei = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_bjp_prdt = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_misalgn = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_buserr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_wr_en = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__read_csr_dat = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__wbck_csr_dat = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__longp_wbck_o_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__longp_excp_o_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__longp_excp_o_buserr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__cmt_badaddr_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__cmt_epc_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__cmt_cause = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__cmt_instret_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__mtie_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__msie_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__meie_r = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__rf_r[__Vi0] = VL_RAND_RESET_I(32);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__mret = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__irq_ra_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__rf_wen = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__write_enable = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__write_data[__Vi0] = VL_RAND_RESET_I(32);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__write_sp = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regsave_req = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__irqing = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__count = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__dec_jal = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__dec_jalr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__dec_bxx = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_load = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_store = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_branch = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_jalr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_miscmem = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_amo = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_jal = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_op_imm = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_op = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_system = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_auipc = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_lui = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_addi4spn = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_lw = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_sw = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_addi = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_jal = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_li = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_lui_addi16sp = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_miscalu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_j = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_beqz = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_bnez = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_slli = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_lwsp = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_jalr_mv_add = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_swsp = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_lwsp_ilgl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_nop = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_srli = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_srai = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_andi = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_sxxi_shamt_ilgl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_addi16sp = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_lui = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_li_lui_ilgl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_addi4spn_ilgl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_addi16sp_ilgl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_subxororand = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_jr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_mv = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_ebreak = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_jalr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_add = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_ecall = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_ebreak = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_mret = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_dret = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_wfi = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_csrrwi = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_csrrsi = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_csrrci = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_dret_ilgl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_ecall_ebreak_ret_wfi = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_csr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__bjp_op = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__bjp_info_bus = VL_RAND_RESET_I(17);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_addi = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_slli = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_srli = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_srai = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_sxxi_shamt_ilgl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_nop = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__alu_op = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__need_imm = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__alu_info_bus = VL_RAND_RESET_I(21);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__csr_info_bus = VL_RAND_RESET_I(26);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_mulh = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_mulhsu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_mulhu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_div = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_divu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_rem = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_remu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__muldiv_op = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__muldiv_info_bus = VL_RAND_RESET_I(13);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_lr_w = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_sc_w = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__amoldst_op = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__agu_info_bus = VL_RAND_RESET_I(21);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv_all0s1s_ilgl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_i_imm = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_b_imm = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_j_imm = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_imm_sel_i = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_imm_sel_u = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cili = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cb = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_cb_imm = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cj = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_cj_imm = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_imm = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_format_ci = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_format_cs = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_format_cb = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_format_cj = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_need_cs_rdd = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_need_cb_rdd = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_rs1idx = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_rs2idx = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_rdidx = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_disp__DOT__disp_i_valid_pos = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_disp__DOT__disp_condition = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_disp__DOT__disp_i_rs1_msked = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_disp__DOT__disp_i_rs2_msked = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__vld_set = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__vld_clr = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__vld_ena = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__vld_nxt = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__vld_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__rdwen_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__rdfpu_r = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__rdidx_r[__Vi0] = VL_RAND_RESET_I(5);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__pc_r[__Vi0] = VL_RAND_RESET_I(32);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__rd_match_rs1idx = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__rd_match_rs2idx = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__rd_match_rs3idx = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__rd_match_rdidx = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_flg_nxt = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_flg_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_nxt = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_flg_nxt = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_flg_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_nxt = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_flg_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_flg_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__vld_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdidx_dfflrs__DOT__qout_r = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__pc_dfflrs__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdwen_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdfpu_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__vld_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdidx_dfflrs__DOT__qout_r = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__pc_dfflrs__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdwen_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdfpu_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__ifu_excp_op = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_op = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_op = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__bjp_op = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_op = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_op = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_i_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_i_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_i_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_o_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__eai_o_cmt_wr_reg = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__bjp_req_alu_op1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__bjp_req_alu_op2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__bjp_i_info = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_o_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_o_cmt_misalgn = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_o_cmt_buserr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_op1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_op2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_swap = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_add = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_and = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_or = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_xor = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_max = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_min = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_maxu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_minu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_i_rs1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_i_rs2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_i_info = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_req_alu_add = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_req_alu_op1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_req_alu_op2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_i_info = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_i_rs1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_i_rs2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_i_info = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_o_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_o_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_req_alu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__o_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__o_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__o_need_wbck = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_csrctrl__DOT__csr_op1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__flush_block = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_load = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_store = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_amo = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_addr_unalgn = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__state_idle_exit_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__unalgn_flg_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__unalgn_flg_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_addr_unalgn = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_unalgnldst = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_algnldst = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_unalgnamo = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_algnamo = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_state_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_state_nxt = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__state_1st_exit_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__state_wait2nd_exit_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__state_2nd_exit_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__state_wbck_exit_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__leftover_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__leftover_err_nxt = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__amo_1stuop = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__amo_2nduop = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_addr_gen_op2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__unalgn_flg_dffl__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_state_dfflr__DOT__qout_r = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_leftover_err_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_o_hsked = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__flushed_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__i_b2b = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__mul_rs1_sign = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__mul_rs2_sign = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__i_op_mul = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__i_op_div = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_state_nxt = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_state_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__state_0th_exit_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__state_exec_exit_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__state_remd_chck_exit_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__state_remd_corr_exit_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_need_corrct = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_last_cycle = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__state_exec_enter_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_cnt_inc = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_cnt_nxt = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__booth_code = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__booth_sel_two = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_prdt_hi_ena = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(66, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__dividend);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__divisor = VL_RAND_RESET_Q(34);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__quot_0cycl = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(67, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__dividend_lsft1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__prev_quot = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(67, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_exe_part_remd);
    VL_RAND_RESET_W(68, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_exe_part_remd_lsft1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_remd_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_exe_cnt_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_exe_cnt_inc = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__corrct_phase = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_remd = VL_RAND_RESET_Q(33);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_quot = VL_RAND_RESET_Q(33);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__remd_inc_quot_dec = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_special_cases = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__wbck_condi = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__req_alu_sel2 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__req_alu_sel3 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__req_alu_sel4 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__req_alu_sel5 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__flushed_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_state_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_cnt_dfflr__DOT__qout_r = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_prdt_sft1_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_remd_sft1_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__mux_op1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__mux_op2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_max = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_min = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_maxu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_minu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_add = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_sub = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_or = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_xor = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_and = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_sll = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_srl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_sra = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_slt = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_sltu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_eq = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_ne = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_lt = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_gt = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_ltu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_gtu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_0_nxt = VL_RAND_RESET_Q(33);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_1_nxt = VL_RAND_RESET_Q(33);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__shifter_in1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__shifter_in2 = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__shifter_res = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_shift = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__srl_res = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_unsigned = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__adder_op2 = VL_RAND_RESET_Q(35);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__adder_res = VL_RAND_RESET_Q(35);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__adder_sub = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__adder_addsub = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__xorer_op = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__xorer_res = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_slttu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__alu_dpath_res = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_0_dffl__DOT__qout_r = VL_RAND_RESET_Q(33);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_1_dffl__DOT__qout_r = VL_RAND_RESET_Q(33);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_longpwbck__DOT__wbck_ready4lsu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_longpwbck__DOT__wbck_sel_lsu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_longpwbck__DOT__wbck_i_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_longpwbck__DOT__wbck_i_err = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_wbck__DOT__wbck_sel_alu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_wbck__DOT__wbck_i_wdat = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_wbck__DOT__wbck_i_rdidx = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__alu_brchmis_flush_req = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__nonalu_excpirq_flush_req_raw = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__excpirq_flush_req = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__excpirq_cause = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__cmt_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_branchslv__DOT__brchmis_need_flush = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__nonalu_dbg_entry_req_raw = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_req_hsked = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_entry_req = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_flag_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_halt_req_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_need_flush = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_ebrk_req = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_entry_flush_req = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_flush_req = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__nonalu_dbg_entry_req = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__all_excp_flush_req = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__excp_taken_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_taken_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_entry_taken_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_ebreakm_flush_req = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_irq_req = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_halt_req = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__step_req_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_req_raw = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_req_wait = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_irq_req_wait = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_cause = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_cause_reg = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wait_irq_en = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_cause_aftail = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_cause_bftail = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_i_ebreak4excp = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_i_ebreak4dbg = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ld = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_stamo = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ebreak = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ecall = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ifu_buserr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ifu_ilegl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ld_misalgn = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ld_buserr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_stamo_misalgn = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_stamo_buserr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__longp_excp_flush_req_ld_buserr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__longp_excp_flush_req_st_buserr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__excp_cause = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_flag_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_halt_req_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__step_req_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__count = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mip_nxt_op = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__wbck_csr_wen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__wr_mstatus = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mpie_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mpie_nxt = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mie_nxt = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__csr_mstatus_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mie_nxt = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__ip_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__nts_sp = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycle_wr_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycleh_wr_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstret_wr_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstreth_wr_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycle_nxt = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycleh_nxt = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstret_nxt = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstreth_nxt = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__epc_nxt = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__cause_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__cause_nxt = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcause_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__badaddr_nxt = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mpie_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mie_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mie_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__meip_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__msip_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtip_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtvec_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mscratch_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycle_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycleh_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstret_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstreth_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__counterstop_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__itcmnohold_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mdvnob2b_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcgstop_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__epc_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__cause_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__badaddr_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__agu_icb_cmd_usr = VL_RAND_RESET_Q(39);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__fpu_icb_rsp_usr = VL_RAND_RESET_Q(39);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_err = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_rdata = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_usr = VL_RAND_RESET_Q(39);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_bus_icb_cmd_ready = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_bus_icb_rsp_valid = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_biu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__splt_fifo_wen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__icb_cmdaddr_eq_excladdr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_flg_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_flg_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_scond = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_scond_true = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__splt_fifo_i_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_biu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_dtcm = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_itcm = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_wmask_pos = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_valid_pos = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__rdata_algn = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__j = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_bus_icb_cmd_grt_vec = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_bus_icb_cmd_sel = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__o_icb_cmd_ready_real = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_read[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_addr[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_wdata[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_wmask[__Vi0] = VL_RAND_RESET_I(4);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_burst[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_beat[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_lock[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_excl[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_size[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_usr[__Vi0] = VL_RAND_RESET_Q(39);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_read = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_addr = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_wdata = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_wmask = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_burst = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_beat = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_lock = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_excl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_size = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_usr = VL_RAND_RESET_Q(39);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__o_icb_rsp_valid_pre = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_rsp_port_id = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__rspid_fifo_i_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_ready_pre = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_valid_pre = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__o_icb_rsp_port_id = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_flg_dffl__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_addr_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_Q(44);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_icb_cmd_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_icb_rsp_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_valid = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_ready = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_addr = VL_RAND_RESET_Q(64);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_rsp_valid = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_cmd_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_valid = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_ready = VL_RAND_RESET_I(6);
    VL_RAND_RESET_W(192, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_addr);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_read = VL_RAND_RESET_I(6);
    VL_RAND_RESET_W(192, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_wdata);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_wmask = VL_RAND_RESET_I(24);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_burst = VL_RAND_RESET_I(12);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_beat = VL_RAND_RESET_I(12);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_lock = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_excl = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_size = VL_RAND_RESET_I(12);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_rsp_valid = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_rsp_ready = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_rsp_err = VL_RAND_RESET_I(6);
    VL_RAND_RESET_W(192, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_rsp_rdata);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_ppi = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_clint = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_plic = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_fio = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_ifuerr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_splt_indic = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__j = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_bus_icb_cmd_grt_vec = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_bus_icb_cmd_sel = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__o_icb_cmd_ready_real = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_read[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_addr[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_wdata[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_wmask[__Vi0] = VL_RAND_RESET_I(4);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_burst[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_beat[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_lock[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_excl[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_size[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_usr[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_read = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_addr = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_wdata = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_wmask = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_burst = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_beat = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_lock = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_excl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_size = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_usr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__o_icb_rsp_valid_pre = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_rsp_port_id = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_ready_pre = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_valid_pre = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__o_icb_rsp_port_id = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_inc = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_nxt = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
            VL_RAND_RESET_W(78, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0]);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(78, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__mux_rdat);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(78, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0] = VL_RAND_RESET_Q(35);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__mux_rdat = VL_RAND_RESET_Q(35);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(35);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_bus_icb_cmd_usr = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__j = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_valid = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_ready = VL_RAND_RESET_I(6);
    { int __Vi0=0; for (; __Vi0<6; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_read[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<6; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_addr[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<6; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_wdata[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<6; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_wmask[__Vi0] = VL_RAND_RESET_I(4);
    }}
    { int __Vi0=0; for (; __Vi0<6; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_burst[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<6; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_beat[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<6; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_lock[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<6; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_excl[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<6; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_size[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<6; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_usr[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_rsp_valid = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_rsp_ready = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_rsp_err = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_rsp_excl_ok = VL_RAND_RESET_I(6);
    { int __Vi0=0; for (; __Vi0<6; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_rsp_rdata[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<6; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_rsp_usr[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__sel_o_apb_cmd_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__rspid_fifo_bypass = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__rspid_fifo_wen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__rspid_fifo_ren = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_rsp_port_id = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__i_icb_cmd_valid_pre = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__i_icb_rsp_valid_pre = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__not_allow_diff__DOT__cmd_diff_branch = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_excl_ok = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_usr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__lsu_icb_cmd_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__lsu_icb_cmd_wmask = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_cmd_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_rsp_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_rsp_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_bus_icb_cmd_ready = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_bus_icb_rsp_valid = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_sel_ifu = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_icb_cmd_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_icb_cmd_read = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__ifu_holdup_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__ifu_holdup_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__n2w_fifo_i_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_ext2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_ext2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__j = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_bus_icb_cmd_grt_vec = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_bus_icb_cmd_sel = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__o_icb_cmd_ready_real = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_read[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_addr[__Vi0] = VL_RAND_RESET_I(16);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_wdata[__Vi0] = VL_RAND_RESET_Q(64);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_wmask[__Vi0] = VL_RAND_RESET_I(8);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_burst[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_beat[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_lock[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_excl[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_size[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_usr[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_read = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_addr = VL_RAND_RESET_I(16);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_wdata = VL_RAND_RESET_Q(64);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_wmask = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_burst = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_beat = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_lock = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_excl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_size = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_usr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__o_icb_rsp_valid_pre = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_rsp_port_id = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__rspid_fifo_i_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_ready_pre = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_valid_pre = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__o_icb_rsp_port_id = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(91, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_o_pack);
    VL_RAND_RESET_W(91, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_i_pack);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
            VL_RAND_RESET_W(91, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0]);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(91, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_ram_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__ifu_holdup_dffl__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__arbt_icb_cmd_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__arbt_icb_rsp_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__arbt_bus_icb_cmd_ready = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__arbt_bus_icb_rsp_valid = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__j = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_bus_icb_cmd_grt_vec = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_bus_icb_cmd_sel = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__o_icb_cmd_ready_real = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_read[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_addr[__Vi0] = VL_RAND_RESET_I(20);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_wdata[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_wmask[__Vi0] = VL_RAND_RESET_I(4);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_burst[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_beat[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_lock[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_excl[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_size[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_usr[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_read = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_addr = VL_RAND_RESET_I(20);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_wdata = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_wmask = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_burst = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_beat = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_lock = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_excl = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_size = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_usr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__o_icb_rsp_valid_pre = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_rsp_port_id = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__rspid_fifo_i_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_ready_pre = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_valid_pre = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__o_icb_rsp_port_id = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_o_pack = VL_RAND_RESET_Q(58);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_i_pack = VL_RAND_RESET_Q(58);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0] = VL_RAND_RESET_Q(58);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(58);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_ram_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nts_ctrl__DOT__irq_i = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nts_ctrl__DOT__ntrap_num = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nts_ctrl__DOT__irq_i_d = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nts_ctrl__DOT__irq_en_pass_d = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nts_ctrl__DOT__mret_stage = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nts_ctrl__DOT__isring = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nts_ctrl__DOT__bf_wait = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nts_ctrl__DOT__clsmie_mret = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(640, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__nts_ram_dout_pre);
    { int __Vi0=0; for (; __Vi0<8192; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__mem_r[__Vi0] = VL_RAND_RESET_Q(64);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__addr_irq_r = VL_RAND_RESET_I(18);
    VL_RAND_RESET_W(640, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__dout_irq);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__addr_r = VL_RAND_RESET_I(13);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__wen = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__dout_pre = VL_RAND_RESET_Q(64);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__irq_regsave = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__count = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(640, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__save_data);
    { int __Vi0=0; for (; __Vi0<262144; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__mem_r[__Vi0] = VL_RAND_RESET_I(32);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__addr_irq_r = VL_RAND_RESET_I(18);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__wen_nts = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__ren_nts = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(640, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__dout_irq);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__addr_r = VL_RAND_RESET_I(18);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__wen = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__dout_pre = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__dout_load = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__irq_regsave = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__count = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(640, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__save_data);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__count = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__plic_irq_i = VL_RAND_RESET_Q(53);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__interrupt_test = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__plic_irq_i_device = VL_RAND_RESET_Q(53);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__plic_addr = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__trap_type = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__t_irq = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__s_irq = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<11; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__id_prio_reg[__Vi0] = VL_RAND_RESET_I(9);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__n_trap = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__count = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__sp_reg = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__op_nest = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__nest_trap = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__e_trap_pend = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__s_trap_pend = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__can_irq = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__saveregdone = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__trap_stage_delay = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__cls_pend_save = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__cls_pending = VL_RAND_RESET_Q(53);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__id_reg = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__prio_reg = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__af_cls_pend = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_cmd_wr_hsked = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_cmd_rd_hsked = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_i_gated_valid = VL_RAND_RESET_Q(53);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_i_gated_ready = VL_RAND_RESET_Q(53);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_i_gated_hsked = VL_RAND_RESET_Q(53);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_claim_irq = VL_RAND_RESET_Q(53);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_complete_irq = VL_RAND_RESET_Q(53);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_o = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_pend_set = VL_RAND_RESET_Q(53);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_pend_clr = VL_RAND_RESET_Q(53);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_pend_ena = VL_RAND_RESET_Q(53);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_pend_nxt = VL_RAND_RESET_Q(53);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_pend_r = VL_RAND_RESET_Q(64);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_cmd_sel_pend = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_cmd_sel_prio = VL_RAND_RESET_Q(53);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_ena = VL_RAND_RESET_Q(53);
    { int __Vi0=0; for (; __Vi0<53; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_nxt[__Vi0] = VL_RAND_RESET_I(3);
    }}
    { int __Vi0=0; for (; __Vi0<53; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_r[__Vi0] = VL_RAND_RESET_I(3);
    }}
    { int __Vi0=0; for (; __Vi0<53; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_masked[__Vi0] = VL_RAND_RESET_I(3);
    }}
    { int __Vi0=0; for (; __Vi0<1024; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_10_lt[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<512; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_9_lt[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<256; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_8_lt[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<128; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_7_lt[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<64; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_6_lt[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_5_lt[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_4_lt[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<8; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_3_lt[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<4; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_2_lt[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_1_lt[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_top_lt = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<1024; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_10[__Vi0] = VL_RAND_RESET_I(3);
    }}
    { int __Vi0=0; for (; __Vi0<512; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_9[__Vi0] = VL_RAND_RESET_I(3);
    }}
    { int __Vi0=0; for (; __Vi0<256; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_8[__Vi0] = VL_RAND_RESET_I(3);
    }}
    { int __Vi0=0; for (; __Vi0<128; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_7[__Vi0] = VL_RAND_RESET_I(3);
    }}
    { int __Vi0=0; for (; __Vi0<64; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_6[__Vi0] = VL_RAND_RESET_I(3);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_5[__Vi0] = VL_RAND_RESET_I(3);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_4[__Vi0] = VL_RAND_RESET_I(3);
    }}
    { int __Vi0=0; for (; __Vi0<8; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_3[__Vi0] = VL_RAND_RESET_I(3);
    }}
    { int __Vi0=0; for (; __Vi0<4; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_2[__Vi0] = VL_RAND_RESET_I(3);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_1[__Vi0] = VL_RAND_RESET_I(3);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_top = VL_RAND_RESET_I(3);
    { int __Vi0=0; for (; __Vi0<1024; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_10[__Vi0] = VL_RAND_RESET_I(6);
    }}
    { int __Vi0=0; for (; __Vi0<512; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_9[__Vi0] = VL_RAND_RESET_I(6);
    }}
    { int __Vi0=0; for (; __Vi0<256; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_8[__Vi0] = VL_RAND_RESET_I(6);
    }}
    { int __Vi0=0; for (; __Vi0<128; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_7[__Vi0] = VL_RAND_RESET_I(6);
    }}
    { int __Vi0=0; for (; __Vi0<64; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_6[__Vi0] = VL_RAND_RESET_I(6);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_5[__Vi0] = VL_RAND_RESET_I(6);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_4[__Vi0] = VL_RAND_RESET_I(6);
    }}
    { int __Vi0=0; for (; __Vi0<8; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_3[__Vi0] = VL_RAND_RESET_I(6);
    }}
    { int __Vi0=0; for (; __Vi0<4; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_2[__Vi0] = VL_RAND_RESET_I(6);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_1[__Vi0] = VL_RAND_RESET_I(6);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_top = VL_RAND_RESET_I(6);
    { int __Vi0=0; for (; __Vi0<1024; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_10[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<512; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_9[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<256; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_8[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<128; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_7[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<64; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_6[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_5[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_4[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<8; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_3[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<4; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_2[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_1[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_cmd_sel_enab[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_enab_ena[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_enab_nxt[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_enab_r[__Vi0] = VL_RAND_RESET_I(32);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__ii = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__rsp_rdata_prio = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__rsp_rdata_pend = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__rsp_rdata_targ = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vlvbound1 = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__aon_rtcToggle = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_aon_rtctoggle_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_aon_rtctoggle_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_aon_rtctoggle_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__io_rtcToggle_edge = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__io_rtcToggle_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__time_0 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_62 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__time_1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_63 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_904 = VL_RAND_RESET_Q(64);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__timecmp_0_0 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_64 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__timecmp_0_1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_65 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__ipi_0 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_66 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_916 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_8 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_10 = VL_RAND_RESET_Q(64);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1600 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1647 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1657 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1664 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1726 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1746 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1766 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_54 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_67 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_68 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_69 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_70 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_71 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_72 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_73 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_thod_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_i_irq__DOT__plic_irq_i_dffr__DOT__qout_r = VL_RAND_RESET_Q(53);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_o_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_id_dffr__DOT__qout_r = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_prio_dffr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__17__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__17__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__17__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__17__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__17__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__18__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__18__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__18__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__18__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__18__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__19__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__19__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__19__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__19__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__19__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__20__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__20__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__20__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__20__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__20__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__21__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__21__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__21__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__21__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__21__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__22__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__22__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__22__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__22__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__22__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__23__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__23__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__23__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__23__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__23__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__24__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__24__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__24__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__24__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__24__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__25__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__25__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__25__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__25__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__25__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__26__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__26__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__26__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__26__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__26__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__27__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__27__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__27__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__27__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__27__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__28__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__28__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__28__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__28__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__28__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__29__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__29__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__29__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__29__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__29__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__30__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__30__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__30__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__30__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__30__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__31__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__31__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__31__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__31__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__31__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__32__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__32__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__32__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__32__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__32__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__33__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__33__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__33__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__33__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__33__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__34__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__34__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__34__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__34__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__34__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__35__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__35__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__35__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__35__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__35__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__36__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__36__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__36__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__36__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__36__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__37__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__37__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__37__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__37__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__37__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__38__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__38__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__38__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__38__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__38__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__39__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__39__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__39__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__39__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__39__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__40__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__40__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__40__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__40__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__40__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__41__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__41__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__41__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__41__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__41__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__42__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__42__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__42__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__42__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__42__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__43__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__43__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__43__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__43__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__43__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__44__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__44__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__44__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__44__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__44__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__45__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__45__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__45__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__45__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__45__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__46__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__46__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__46__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__46__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__46__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__47__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__47__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__47__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__47__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__47__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__48__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__48__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__48__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__48__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__48__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__49__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__49__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__49__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__49__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__49__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__50__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__50__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__50__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__50__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__50__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__51__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__51__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__51__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__51__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__51__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__52__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__52__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__52__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__52__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__52__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__enab_r_i__BRA__0__KET____DOT__irq_enab_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__enab_r_i__BRA__1__KET____DOT__irq_enab_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_console__DOT__ctrl_addr = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_console__DOT__sim_finish = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_console__DOT__log_fd = 0;
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i_aon_icb_cmd_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c_scl_padoen_o = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c_sda_padoen_o = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_cmd_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_rsp_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__hclkgen_icb_cmd_wmask = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__hclkgen_icb_rsp_err = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c_wishb_dat_w = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c_wishb_dat_r = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c_wishb_stb = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c_wishb_cyc = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c_wishb_ack = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_cmd_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_valid = VL_RAND_RESET_I(17);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_ready = VL_RAND_RESET_I(17);
    VL_RAND_RESET_W(544, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_read = VL_RAND_RESET_I(17);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_burst = VL_RAND_RESET_Q(34);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_beat = VL_RAND_RESET_Q(34);
    VL_RAND_RESET_W(544, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_wdata);
    VL_RAND_RESET_W(68, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_wmask);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_lock = VL_RAND_RESET_I(17);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_excl = VL_RAND_RESET_I(17);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_size = VL_RAND_RESET_Q(34);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_valid = VL_RAND_RESET_I(17);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_ready = VL_RAND_RESET_I(17);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_err = VL_RAND_RESET_I(17);
    VL_RAND_RESET_W(544, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o0 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o1 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o2 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o3 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o4 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o5 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o6 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o7 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o8 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o9 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o10 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o11 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o12 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o13 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o14 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o15 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_splt_indic = VL_RAND_RESET_I(17);
    VL_RAND_RESET_W(78, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__cmd_fifo_i_dat);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__rsp_fifo_i_dat = VL_RAND_RESET_Q(35);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_inc = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_nxt = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            VL_RAND_RESET_W(78, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0]);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf_en = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_nxt = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_nxt = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(78, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__mux_rdat);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(78, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r);
    VL_RAND_RESET_W(78, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0] = VL_RAND_RESET_Q(35);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_en = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_nxt = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_nxt = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__mux_rdat = VL_RAND_RESET_Q(35);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(35);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(35);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_bus_icb_cmd_usr = VL_RAND_RESET_I(17);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__j = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_valid = VL_RAND_RESET_I(17);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready = VL_RAND_RESET_I(17);
    { int __Vi0=0; for (; __Vi0<17; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_read[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<17; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_addr[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<17; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_wdata[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<17; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_wmask[__Vi0] = VL_RAND_RESET_I(4);
    }}
    { int __Vi0=0; for (; __Vi0<17; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_burst[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<17; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_beat[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<17; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_lock[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<17; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_excl[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<17; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_size[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<17; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_usr[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid = VL_RAND_RESET_I(17);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_ready = VL_RAND_RESET_I(17);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err = VL_RAND_RESET_I(17);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_excl_ok = VL_RAND_RESET_I(17);
    { int __Vi0=0; for (; __Vi0<17; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<17; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_usr[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__rspid_fifo_bypass = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__rspid_fifo_wen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__rspid_fifo_ren = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id = VL_RAND_RESET_I(17);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__i_icb_cmd_valid_pre = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__i_icb_rsp_valid_pre = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__not_allow_diff__DOT__cmd_diff_branch = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_excl_ok = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_usr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(17);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__portReg = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_399 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__dsReg = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_400 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_3237 = VL_RAND_RESET_I(16);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_3252 = VL_RAND_RESET_I(16);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_3256 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_401 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_3257 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_402 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__inSyncReg = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_403 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__valueReg = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_404 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIeReg = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_405 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIeReg = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_406 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIeReg = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_407 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIeReg = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_408 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIpReg = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_409 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIpReg = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_410 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIpReg = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_411 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIpReg = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_412 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_413 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__xorReg = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_414 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_4119 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_4165 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_4291 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_4417 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5342 = VL_RAND_RESET_I(16);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5359 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5394 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5404 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5411 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5433 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5453 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5473 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5493 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5513 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5533 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5573 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5613 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5653 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5693 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5713 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5733 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_144 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_150 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_159 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_182 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_195 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_opcode = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_param = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_size = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_source = VL_RAND_RESET_I(7);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_address = VL_RAND_RESET_I(30);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_mask = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_data = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1447 = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_28 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_2 = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1490 = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1507 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1512 = VL_RAND_RESET_I(24);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_29 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1514 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_30 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1515 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1527 = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_31 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1536 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1540 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1542 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1545 = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1600 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_32 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_33 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_34 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_35 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_36 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_37 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_38 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_39 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_40 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_41 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_42 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_43 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_44 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_45 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_46 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__full = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_9 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_opcode = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_10 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_param = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_11 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_size = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_12 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_source = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_13 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_address = VL_RAND_RESET_I(30);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_14 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_mask = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_15 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_data = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_16 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__T_77 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__T_80 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__T_81_opcode = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__T_81_param = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__T_81_size = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__T_81_source = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__T_81_address = VL_RAND_RESET_I(30);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__T_81_mask = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__T_92 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__acknum = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_25 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__dOrig = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_26 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__dFirst = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1419 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__dFirst_acknum = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1434 = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1439 = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__dFirst_size = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1447 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1449 = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_0 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__r_error = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_27 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__aFrag = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__gennum = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_28 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1515 = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1520 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1529 = VL_RAND_RESET_I(30);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1530 = VL_RAND_RESET_I(7);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1543 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1546 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_29 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_30 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_31 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_32 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_33 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_34 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_35 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_36 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_37 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_38 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_39 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_40 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_41 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_42 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_43 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__full = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_9 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_opcode = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_10 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_param = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_11 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_size = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_12 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_source = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_13 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_address = VL_RAND_RESET_I(30);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_14 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_mask = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_15 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_data = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_16 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_77 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_80 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_81_opcode = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_81_param = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_81_size = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_90 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_95 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_proto = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_273 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_endian = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_274 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_iodir = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_275 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_len = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_276 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_sck_div = VL_RAND_RESET_I(12);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_277 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_sck_pol = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_278 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_sck_pha = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_279 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_cs_id = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_280 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_cs_dflt_0 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_281 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_cs_mode = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_282 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_cssck = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_283 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_sckcs = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_284 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_intercs = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_285 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_interxfr = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_286 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_wm_tx = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_287 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_wm_rx = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_288 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ie_txwm = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_289 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ie_rxwm = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_290 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_opcode = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_291 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_param = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_292 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_size = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_293 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_source = VL_RAND_RESET_I(7);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_294 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_address = VL_RAND_RESET_I(30);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_295 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_mask = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_296 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_data = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_297 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_1935 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_cmd_proto = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_298 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_cmd_code = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_299 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_cmd_en = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_300 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_addr_proto = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_301 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_addr_len = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_302 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_pad_code = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_303 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_pad_cnt = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_304 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_data_proto = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_305 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash_en = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_306 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4850 = VL_RAND_RESET_I(16);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4852 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4887 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4888 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4894 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4897 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4898 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4904 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4906 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4926 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4986 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_5006 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_5026 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_5106 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_5126 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_5226 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_5306 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_5326 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_5386 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_5406 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_5466 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_171 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_181 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_189 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_205 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_214 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_222 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_307 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_308 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_309 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_310 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_311 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_312 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_313 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_314 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_315 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_316 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_317 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_318 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_319 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_320 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__fire_tx = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__GEN_5 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__cs_mode = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__GEN_6 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__T_143 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__T_144 = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<8; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__GEN_0 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_27 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__GEN_1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_29 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__maybe_full = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__GEN_3 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ptr_match = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__empty = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__full = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_33 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_34 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_40 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_45 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_46 = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<8; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__GEN_0 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_27 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__GEN_1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_29 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__maybe_full = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__GEN_3 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ptr_match = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__empty = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_33 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_34 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_40 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_45 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_46 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_id = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_5 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_dflt_0 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_52 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_53 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_163 = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__clear = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_54 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_assert = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_55 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_deassert = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_178 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__state = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_56 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_182 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_2 = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_186 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_189 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_195 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_27 = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_28 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_31 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_34 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_198 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_201 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_37 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_39 = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_202 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_207 = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_42 = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_43 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_sck_div = VL_RAND_RESET_I(12);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_sck_pol = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_31 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_sck_pha = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_52 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_fmt_proto = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_67 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_fmt_endian = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_68 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_fmt_iodir = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_69 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__setup_d = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_70 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_119 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_71 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_120 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_72 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sample_d = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_73 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_122 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_74 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_123 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_75 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__last_d = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_76 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__scnt = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_77 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__tcnt = VL_RAND_RESET_I(12);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_78 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_127 = VL_RAND_RESET_I(12);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sck = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_79 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__cref = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_80 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__cinv = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__rxd = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__buffer = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_81 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_150 = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__buffer_in = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__shift = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_179 = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__txd = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_82 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__txd_in = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_184 = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_193 = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_196 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__txen_1 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__done = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_83 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_212 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_229 = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__xfr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_84 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_1 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_236 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_237 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_13 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_15 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_16 = VL_RAND_RESET_I(12);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_248 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_21 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_22 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_23 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_251 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_28 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_60 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__merge = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__cnt = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_5 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__cnt_done = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_144 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_147 = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_2 = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__state = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_9 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_149 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_18 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_19 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_163 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_28 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_164 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_33 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_183 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_37 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_184 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_39 = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_41 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_185 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_187 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_43 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_44 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__sel_0 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__GEN_4 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__sel_1 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__GEN_5 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_351 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_358 = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_365 = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_379 = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_406 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_424 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_427 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_428 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_450 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2130 = VL_RAND_RESET_I(16);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2131 = VL_RAND_RESET_I(16);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2150 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2160 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2167 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2169 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2209 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2329 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2349 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2369 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2389 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__GEN_72 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__GEN_92 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__GEN_103 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__GEN_104 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__GEN_105 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__GEN_106 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__GEN_107 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__GEN_108 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__GEN_109 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__scale = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_21 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__cmp_0 = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_22 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__cmp_1 = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_23 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__cmp_2 = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_24 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__cmp_3 = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_25 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_196 = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_26 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_197 = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_199 = VL_RAND_RESET_I(18);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_27 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_203 = VL_RAND_RESET_I(23);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_209 = VL_RAND_RESET_I(23);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__center = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_28 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_216 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__elapsed_0 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_221 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_226 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_231 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__zerocmp = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_29 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__countReset = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_11 = VL_RAND_RESET_I(28);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_259 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_30 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_267 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_31 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_269 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_32 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_284 = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__ip = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_33 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_288 = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_301 = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__gang = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_34 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_319 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_323 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__oneShot = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_35 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__countAlways = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_36 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_fmt_proto = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_245 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_fmt_endian = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_246 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_fmt_iodir = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_247 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_fmt_len = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_248 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_sck_div = VL_RAND_RESET_I(12);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_249 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_sck_pol = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_250 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_sck_pha = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_251 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_cs_id = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_252 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_cs_dflt_0 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_253 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_cs_dflt_1 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_254 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_cs_dflt_2 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_255 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_cs_dflt_3 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_256 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_cs_mode = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_257 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_dla_cssck = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_258 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_dla_sckcs = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_259 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_dla_intercs = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_260 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_dla_interxfr = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_261 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_wm_tx = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_262 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_wm_rx = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_263 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ie_txwm = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_264 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ie_rxwm = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_265 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3606 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3607 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3642 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3643 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3649 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3652 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3653 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3659 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3661 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3681 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3741 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3761 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3781 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3861 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3881 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3981 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_4061 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_4081 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_4221 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_158 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_168 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_178 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_190 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_199 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_210 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_266 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_267 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_268 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_269 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_270 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_271 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_272 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__fire_tx = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__GEN_5 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__T_133 = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__cs_mode = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__GEN_6 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__T_143 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__T_144 = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<8; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__GEN_0 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__ram_T_51_data = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__T_27 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__GEN_1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__T_29 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__maybe_full = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__GEN_3 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__ptr_match = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__empty = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__full = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__T_33 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__T_34 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__T_40 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__T_45 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__T_46 = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<8; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__GEN_0 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__T_27 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__GEN_1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__T_29 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__maybe_full = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__GEN_3 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__ptr_match = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__empty = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__T_33 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__T_34 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__T_40 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__T_45 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__T_46 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__cs_id = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_5 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__cs_dflt_0 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_68 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__cs_dflt_1 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_69 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__cs_dflt_2 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_70 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__cs_dflt_3 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_71 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__cs_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_72 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_166 = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_189 = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__clear = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_73 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__cs_assert = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_74 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__cs_deassert = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_196 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__state = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_75 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_200 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_2 = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_204 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_207 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_213 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_36 = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_37 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_40 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_43 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_44 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_45 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_46 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_216 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_219 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_49 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_51 = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_220 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_228 = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_57 = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_58 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__ctrl_sck_div = VL_RAND_RESET_I(12);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__ctrl_sck_pol = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_31 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__ctrl_sck_pha = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_52 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__ctrl_fmt_proto = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_67 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__ctrl_fmt_endian = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_68 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__ctrl_fmt_iodir = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_69 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__setup_d = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_70 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_119 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_71 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_120 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_72 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__sample_d = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_73 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_122 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_74 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_123 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_75 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__last_d = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_76 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__scnt = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_77 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__tcnt = VL_RAND_RESET_I(12);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_78 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_127 = VL_RAND_RESET_I(12);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__sck = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_79 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__cref = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_80 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__cinv = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__rxd = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__buffer = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_81 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_150 = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__buffer_in = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__shift = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_179 = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__txd = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_82 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__txd_in = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_184 = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_193 = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_196 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__txen_1 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__done = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_83 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_221 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__xfr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_84 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_1 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_245 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_246 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_13 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_15 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_16 = VL_RAND_RESET_I(12);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_257 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_21 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_22 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_23 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_260 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_28 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_60 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_fmt_proto = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_236 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_fmt_endian = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_237 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_fmt_iodir = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_238 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_fmt_len = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_239 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_sck_div = VL_RAND_RESET_I(12);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_240 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_sck_pol = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_241 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_sck_pha = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_242 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_cs_id = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_243 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_cs_dflt_0 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_244 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_cs_mode = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_245 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_dla_cssck = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_246 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_dla_sckcs = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_247 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_dla_intercs = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_248 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_dla_interxfr = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_249 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_wm_tx = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_250 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_wm_rx = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_251 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ie_txwm = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_252 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ie_rxwm = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_253 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3471 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3472 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3507 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3508 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3514 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3517 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3518 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3524 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3526 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3546 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3606 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3626 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3646 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3726 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3746 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3846 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3926 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3946 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_4086 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_155 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_165 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_175 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_189 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_198 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_254 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_255 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_256 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_257 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_258 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_259 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_260 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__fire_tx = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__GEN_5 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__T_133 = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__cs_mode = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__GEN_6 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__T_143 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__T_144 = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<8; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__GEN_0 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__ram_T_51_data = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__T_27 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__GEN_1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__T_29 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__maybe_full = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__GEN_3 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__ptr_match = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__empty = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__full = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__T_33 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__T_34 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__T_40 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__T_45 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__T_46 = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<8; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__GEN_0 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__T_27 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__GEN_1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__T_29 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__maybe_full = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__GEN_3 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__ptr_match = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__empty = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__T_33 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__T_34 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__T_40 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__T_45 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__T_46 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__cs_id = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_5 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__cs_dflt_0 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_52 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__cs_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_53 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__T_163 = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__clear = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_54 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__cs_assert = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_55 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__cs_deassert = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__T_178 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__state = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_56 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__T_182 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_2 = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__T_186 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__T_189 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__T_195 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_27 = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_28 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_31 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_34 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__T_198 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__T_201 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_37 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_39 = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__T_202 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__T_207 = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_42 = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_43 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__ctrl_sck_div = VL_RAND_RESET_I(12);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__ctrl_sck_pol = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_31 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__ctrl_sck_pha = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_52 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__ctrl_fmt_proto = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_67 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__ctrl_fmt_endian = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_68 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__ctrl_fmt_iodir = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_69 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__setup_d = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_70 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_119 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_71 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_120 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_72 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__sample_d = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_73 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_122 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_74 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_123 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_75 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__last_d = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_76 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__scnt = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_77 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__tcnt = VL_RAND_RESET_I(12);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_78 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_127 = VL_RAND_RESET_I(12);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__sck = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_79 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__cref = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_80 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__cinv = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__rxd = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__buffer = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_81 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_150 = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__buffer_in = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__shift = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_179 = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__txd = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_82 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__txd_in = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_184 = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_193 = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_196 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__txen_1 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__done = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_83 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_212 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__xfr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_84 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_1 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_236 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_237 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_13 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_15 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_16 = VL_RAND_RESET_I(12);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_248 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_21 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_22 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_23 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_251 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_28 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_60 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_271 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_0 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_272 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_273 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_278 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_3 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_279 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_4 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_280 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_5 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_285 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_6 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_286 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_7 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_287 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_8 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_292 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_9 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_293 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_10 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_294 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_11 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__vld_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__vld_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_nedge = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(65, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__dat_dfflr__DOT__qout_r);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_nedge = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_clr = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r = VL_RAND_RESET_Q(33);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__i_icb_cmd_size = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__i_icb_rsp_read = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__i_icb_cmd_size = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__apb_enable_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__apb_enable_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__apb_enable_nxt = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0] = VL_RAND_RESET_I(32);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__apb_enable_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0] = VL_RAND_RESET_I(32);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__prer = VL_RAND_RESET_I(16);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__ctr = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__txr = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__cr = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__sr = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__done = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__irxack = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__rxack = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__tip = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__irq_flag = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__i2c_busy = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__i2c_al = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__al = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__wb_wacc = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__core_cmd = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__core_txd = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__core_ack = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__core_rxd = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__sr = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__shift = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__ld = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__go = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__dcnt = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__c_state = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__sSCL = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__sSDA = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__dscl_oen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__clk_en = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__cnt = VL_RAND_RESET_I(16);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__c_state = VL_RAND_RESET_I(17);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__dSCL = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__dSDA = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__sta_condition = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__sto_condition = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__cmd_stop = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__icb_wr_en = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pllcfg_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdiv_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__icb_wr_en_pllcfg = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__icb_wr_en_plloutdiv = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__hfxoscen_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_42_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_1_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_0_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_7_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_6_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_5_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_4_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_3_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_2_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_1_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_0_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_OD_1_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_OD_0_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pllbypass_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_RESET_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_ASLEEP_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdiv_dfflr__DOT__qout_r = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdivby1_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_cmd_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_rsp_valid = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__buf_icb_cmd_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_valid = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_ready = VL_RAND_RESET_I(9);
    VL_RAND_RESET_W(288, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_addr);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_read = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_burst = VL_RAND_RESET_I(18);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_beat = VL_RAND_RESET_I(18);
    VL_RAND_RESET_W(288, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_wdata);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_wmask = VL_RAND_RESET_Q(36);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_lock = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_excl = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_size = VL_RAND_RESET_I(18);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_valid = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_ready = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_err = VL_RAND_RESET_I(9);
    VL_RAND_RESET_W(288, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_rdata);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o0 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o1 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o2 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o3 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o4 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o5 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__buf_icb_splt_indic = VL_RAND_RESET_I(9);
    VL_RAND_RESET_W(78, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__cmd_fifo_i_dat);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__rsp_fifo_i_dat = VL_RAND_RESET_Q(35);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_inc = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_nxt = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            VL_RAND_RESET_W(78, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0]);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf_en = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_nxt = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_nxt = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(78, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__mux_rdat);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(78, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r);
    VL_RAND_RESET_W(78, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0] = VL_RAND_RESET_Q(35);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_en = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_nxt = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_nxt = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__mux_rdat = VL_RAND_RESET_Q(35);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(35);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(35);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_bus_icb_cmd_usr = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__j = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_valid = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready = VL_RAND_RESET_I(9);
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_read[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_addr[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_wdata[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_wmask[__Vi0] = VL_RAND_RESET_I(4);
    }}
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_burst[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_beat[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_lock[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_excl[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_size[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_usr[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_ready = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_excl_ok = VL_RAND_RESET_I(9);
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_usr[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__rspid_fifo_bypass = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__rspid_fifo_wen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__rspid_fifo_ren = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__i_icb_cmd_valid_pre = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__i_icb_rsp_valid_pre = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__not_allow_diff__DOT__cmd_diff_branch = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_excl_ok = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_usr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(9);
    { int __Vi0=0; for (; __Vi0<1024; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mrom_top__DOT__u_sirv_mrom__DOT__mask_rom[__Vi0] = VL_RAND_RESET_I(32);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__i_icb_cmd_size = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__i_icb_rsp_read = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<4; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf_en = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__rptr_vec_nxt = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__rptr_vec_r = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_nxt = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_r = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_r = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__mux_rdat = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__2__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__3__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_rst_n = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_TDO = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_DRV_TDO = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__i_dtm_req_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__i_dtm_resp_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__i_dtm_req_hsked = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dtm_req_sel_dbgram = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dminfo_r = VL_RAND_RESET_Q(34);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dmcontrol_r = VL_RAND_RESET_Q(34);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__ram_dout = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__icb_access_dbgram_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__i_dtm_req_condi = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dtm_wr_dmcontrol = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dtm_wr_dbgram = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dtm_access_dbgram_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__i_icb_cmd_hsked = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__icb_wr_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__icb_wr_cleardebint_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__icb_wr_sethaltnot_ena = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__ram_cs = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__ram_addr = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__ram_rd = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__ram_wdat = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_haltnot_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_haltnot_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_debint_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_debint_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_1_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_2_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_3_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_4_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_5_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_6_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_7_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_8_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_9_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_10_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_11_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_12_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_13_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_14_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_15_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_16_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_17_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_18_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_19_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__T_46 = VL_RAND_RESET_I(20);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__T_9 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_clk = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_1_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_2_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__T_12 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dpc_nxt = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dpc_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dscratch_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__ndreset_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__fullreset_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dcause_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__halt_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__step_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__ebreakm_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__vld_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__vld_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__o_rdy_nedge = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_Q(36);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_vld_sync_nedge = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_rdy_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_vld_clr = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__u_i_vld_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r = VL_RAND_RESET_Q(41);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_hartid_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__cleardebint_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__sethaltnot_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<29; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_rom__DOT__debug_rom[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<7; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_r[__Vi0] = VL_RAND_RESET_I(32);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__ram_wen = VL_RAND_RESET_I(7);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__0__KET____DOT__ram_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__1__KET____DOT__ram_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__2__KET____DOT__ram_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__3__KET____DOT__ram_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__4__KET____DOT__ram_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__5__KET____DOT__ram_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__6__KET____DOT__ram_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__i_dtm_req_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__i_dtm_resp_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__irReg = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__dbusReg = VL_RAND_RESET_Q(41);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__dbusValidReg = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__shiftReg = VL_RAND_RESET_Q(41);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__doDbusWriteReg = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__doDbusReadReg = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__busyReg = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__stickyBusyReg = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__stickyNonzeroRespReg = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__skipOpReg = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__downgradeOpReg = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__busy = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__nonzeroResp = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__vld_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__vld_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__o_rdy_nedge = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_Q(41);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_vld_sync_nedge = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_rdy_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_vld_clr = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__u_i_vld_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r = VL_RAND_RESET_Q(36);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_halt_int_gen__BRA__0__KET____DOT__dm_haltnot_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_halt_int_gen__BRA__0__KET____DOT__dm_debint_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__synced_icb_rsp_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(65, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__isl_icb_cmd_pack);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__crossing_reset_n = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__vld_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__vld_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_nedge = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_nedge = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_clr = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(65, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__buf_icb_cmd_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_valid = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_ready = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_addr = VL_RAND_RESET_I(30);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_read = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_burst = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_beat = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_wdata = VL_RAND_RESET_Q(64);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_wmask = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_lock = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_excl = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_size = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_rsp_valid = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_rsp_ready = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_rsp_rdata = VL_RAND_RESET_Q(64);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__icb_cmd_o0 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__buf_icb_splt_indic = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_sirv_gnrl_icb_buffer__DOT__cmd_fifo_i_dat = VL_RAND_RESET_Q(61);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_inc = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_nxt = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_bus_icb_cmd_usr = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__j = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_valid = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_read[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_addr[__Vi0] = VL_RAND_RESET_I(15);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_wdata[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_wmask[__Vi0] = VL_RAND_RESET_I(4);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_burst[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_beat[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_lock[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_excl[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_size[__Vi0] = VL_RAND_RESET_I(2);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_usr[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_rsp_ready = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_rsp_err = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_rsp_excl_ok = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_rsp_usr[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__rspid_fifo_bypass = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__rspid_fifo_wen = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__rspid_fifo_ren = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__i_icb_cmd_valid_pre = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__i_icb_rsp_valid_pre = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__not_allow_diff__DOT__cmd_diff_branch = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_excl_ok = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_usr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_lclkgen_regs__DOT__lfxoscen_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__T_1412 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__T_1413 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__io_rtc_nxt = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_0 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_792 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_793 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_794 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_3 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_795 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_4 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_796 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_5 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_797 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_6 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_798 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_7 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_799 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_8 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_800 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_9 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_801 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_10 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_802 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_11 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_803 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_12 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_804 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_13 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_805 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_14 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_806 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_15 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_807 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2484 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2504 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2544 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2584 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2624 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2664 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2744 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2784 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2824 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2864 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2904 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2944 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2984 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3024 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3064 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3104 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3144 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3184 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3224 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3264 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3304 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3344 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3424 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3464 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3544 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3624 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3664 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3744 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3784 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3824 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3864 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3904 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3944 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3984 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4024 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4104 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4144 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4184 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4224 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4264 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4344 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4384 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4424 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7327 = VL_RAND_RESET_I(16);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7342 = VL_RAND_RESET_I(16);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7350 = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7357 = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7382 = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7389 = VL_RAND_RESET_I(8);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7473 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7488 = VL_RAND_RESET_I(16);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7520 = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(128, e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7570);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7571 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7581 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7588 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_536 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_546 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_553 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_563 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_569 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_575 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_586 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_595 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_601 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_607 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_614 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_626 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_638 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_650 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_666 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_676 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_687 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_698 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_709 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_720 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_730 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_740 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_751 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_762 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_773 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_808 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_809 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_810 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_811 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_812 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_813 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_814 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_815 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__scale = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_7 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__cmp_0 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_8 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_145 = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_10 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_146 = VL_RAND_RESET_I(7);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_148 = VL_RAND_RESET_Q(42);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_11 = VL_RAND_RESET_Q(64);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_152 = VL_RAND_RESET_Q(48);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_156 = VL_RAND_RESET_Q(48);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_161 = VL_RAND_RESET_Q(64);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_6 = VL_RAND_RESET_Q(58);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_163 = VL_RAND_RESET_Q(48);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__ip = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_12 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__AsyncResetRegVec_1__DOT__reg_0_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_355 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__GEN_1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_356 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_378 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_380 = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_395 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__erst_reset = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__wdog_reset = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__por_reset_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__por_reset_r_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__erst_reset_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__erst_reset_r_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__wdog_reset_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__wdog_reset_r_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_erst_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_wdog_set = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_por_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_erst_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_wdog_clr = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_por_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_wdog_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_erst_r = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wantSleep = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_37 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__awake = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_38 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_381 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_386 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_388 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__unlocked = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_39 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_391 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_40 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_1 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__pc = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_41 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupCause = VL_RAND_RESET_I(2);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_42 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_394 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_396 = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_43 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_0 = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_44 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_1 = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_45 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_2 = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_46 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_3 = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_47 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_4 = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_48 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_5 = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_49 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_6 = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_50 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_7 = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_51 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_0 = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_52 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_1 = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_53 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_2 = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_54 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_3 = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_55 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_4 = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_56 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_5 = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_57 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_6 = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_58 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_7 = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_59 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__insnBits = VL_RAND_RESET_I(9);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__count = VL_RAND_RESET_I(16);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_60 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_524 = VL_RAND_RESET_I(16);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_526 = VL_RAND_RESET_I(16);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_532 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_7 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_8 = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_540 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_544 = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_549 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_563 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_19 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_20 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_21 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_22 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_23 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_24 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_25 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_26 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_27 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_28 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_29 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_30 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_31 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_32 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_33 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_34 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_0_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_1_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_2_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_3_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_4_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__T_16 = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_143 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_150 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__scale = VL_RAND_RESET_I(4);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_10 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_152 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__cmp_0 = VL_RAND_RESET_I(16);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_11 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_154 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_12 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_155 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_13 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_164 = VL_RAND_RESET_I(5);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_14 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_165 = VL_RAND_RESET_I(6);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_167 = VL_RAND_RESET_I(26);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_15 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_171 = VL_RAND_RESET_I(31);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_172 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_176 = VL_RAND_RESET_I(31);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__elapsed_0 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__zerocmp = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_16 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__countReset = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_7 = VL_RAND_RESET_I(28);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_193 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_195 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__ip = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_17 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_2_1__DOT__reg_0_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_3_1__DOT__reg_0_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_4_1__DOT__reg_0_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_5_1__DOT__reg_0_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_6_1__DOT__reg_0_q = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_read[__Vi0] = VL_RAND_RESET_I(1);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_0 = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_index[__Vi0] = VL_RAND_RESET_I(10);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_1 = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_data[__Vi0] = VL_RAND_RESET_I(32);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_mask[__Vi0] = VL_RAND_RESET_I(4);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_3 = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
            e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_extra[__Vi0] = VL_RAND_RESET_I(10);
    }}
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_4 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__maybe_full = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_5 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__T_66 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__T_77 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_9 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__T_9 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_0_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_1_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_2_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__T_12 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_0_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_1_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_2_q = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__T_12 = VL_RAND_RESET_I(3);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__T_8 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__GEN_0 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__T_9 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__GEN_1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__sync = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__last = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__GEN_3 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__T_8 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__GEN_0 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__T_9 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__GEN_1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__sync = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__last = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__GEN_3 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__T_8 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__GEN_0 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__T_9 = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__GEN_1 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__sync = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__GEN_2 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__last = VL_RAND_RESET_I(1);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__GEN_3 = VL_RAND_RESET_I(32);
    e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__io_rtc_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[0] = 1U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[1] = 0U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[2] = 1U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[3] = 0U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[4] = 3U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[5] = 0U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[6] = 4U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[7] = 0U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[8] = 4U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[9] = 0U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[10] = 6U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[11] = 0U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[12] = 6U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[13] = 0U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[14] = 4U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[15] = 0U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[16] = 1U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[17] = 0U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[18] = 0xaU;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[19] = 0U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[20] = 0xbU;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[21] = 0U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[22] = 0xbU;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[23] = 0U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[24] = 0xdU;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[25] = 0U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[26] = 0xdU;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[27] = 0U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[28] = 0xbU;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[29] = 0U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[30] = 1U;
    __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[31] = 0U;
    __Vtablechg2[0] = 0U;
    __Vtablechg2[1] = 1U;
    __Vtablechg2[2] = 0U;
    __Vtablechg2[3] = 1U;
    __Vtablechg2[4] = 0U;
    __Vtablechg2[5] = 1U;
    __Vtablechg2[6] = 1U;
    __Vtablechg2[7] = 1U;
    __Vtablechg2[8] = 0U;
    __Vtablechg2[9] = 1U;
    __Vtablechg2[10] = 1U;
    __Vtablechg2[11] = 1U;
    __Vtablechg2[12] = 0U;
    __Vtablechg2[13] = 1U;
    __Vtablechg2[14] = 1U;
    __Vtablechg2[15] = 1U;
    __Vtablechg2[16] = 0U;
    __Vtablechg2[17] = 1U;
    __Vtablechg2[18] = 0U;
    __Vtablechg2[19] = 1U;
    __Vtablechg2[20] = 0U;
    __Vtablechg2[21] = 1U;
    __Vtablechg2[22] = 1U;
    __Vtablechg2[23] = 1U;
    __Vtablechg2[24] = 0U;
    __Vtablechg2[25] = 1U;
    __Vtablechg2[26] = 1U;
    __Vtablechg2[27] = 1U;
    __Vtablechg2[28] = 0U;
    __Vtablechg2[29] = 1U;
    __Vtablechg2[30] = 1U;
    __Vtablechg2[31] = 1U;
    __Vtablechg2[32] = 0U;
    __Vtablechg2[33] = 1U;
    __Vtablechg2[34] = 0U;
    __Vtablechg2[35] = 1U;
    __Vtablechg2[36] = 0U;
    __Vtablechg2[37] = 1U;
    __Vtablechg2[38] = 1U;
    __Vtablechg2[39] = 1U;
    __Vtablechg2[40] = 0U;
    __Vtablechg2[41] = 1U;
    __Vtablechg2[42] = 1U;
    __Vtablechg2[43] = 1U;
    __Vtablechg2[44] = 0U;
    __Vtablechg2[45] = 1U;
    __Vtablechg2[46] = 1U;
    __Vtablechg2[47] = 1U;
    __Vtablechg2[48] = 1U;
    __Vtablechg2[49] = 1U;
    __Vtablechg2[50] = 1U;
    __Vtablechg2[51] = 1U;
    __Vtablechg2[52] = 1U;
    __Vtablechg2[53] = 1U;
    __Vtablechg2[54] = 1U;
    __Vtablechg2[55] = 1U;
    __Vtablechg2[56] = 1U;
    __Vtablechg2[57] = 1U;
    __Vtablechg2[58] = 1U;
    __Vtablechg2[59] = 1U;
    __Vtablechg2[60] = 1U;
    __Vtablechg2[61] = 1U;
    __Vtablechg2[62] = 1U;
    __Vtablechg2[63] = 1U;
    __Vtablechg2[64] = 0U;
    __Vtablechg2[65] = 1U;
    __Vtablechg2[66] = 0U;
    __Vtablechg2[67] = 1U;
    __Vtablechg2[68] = 0U;
    __Vtablechg2[69] = 1U;
    __Vtablechg2[70] = 1U;
    __Vtablechg2[71] = 1U;
    __Vtablechg2[72] = 0U;
    __Vtablechg2[73] = 1U;
    __Vtablechg2[74] = 1U;
    __Vtablechg2[75] = 1U;
    __Vtablechg2[76] = 0U;
    __Vtablechg2[77] = 1U;
    __Vtablechg2[78] = 1U;
    __Vtablechg2[79] = 1U;
    __Vtablechg2[80] = 0U;
    __Vtablechg2[81] = 1U;
    __Vtablechg2[82] = 0U;
    __Vtablechg2[83] = 1U;
    __Vtablechg2[84] = 0U;
    __Vtablechg2[85] = 1U;
    __Vtablechg2[86] = 1U;
    __Vtablechg2[87] = 1U;
    __Vtablechg2[88] = 0U;
    __Vtablechg2[89] = 1U;
    __Vtablechg2[90] = 1U;
    __Vtablechg2[91] = 1U;
    __Vtablechg2[92] = 0U;
    __Vtablechg2[93] = 1U;
    __Vtablechg2[94] = 1U;
    __Vtablechg2[95] = 1U;
    __Vtablechg2[96] = 0U;
    __Vtablechg2[97] = 1U;
    __Vtablechg2[98] = 0U;
    __Vtablechg2[99] = 1U;
    __Vtablechg2[100] = 0U;
    __Vtablechg2[101] = 1U;
    __Vtablechg2[102] = 1U;
    __Vtablechg2[103] = 1U;
    __Vtablechg2[104] = 0U;
    __Vtablechg2[105] = 1U;
    __Vtablechg2[106] = 1U;
    __Vtablechg2[107] = 1U;
    __Vtablechg2[108] = 0U;
    __Vtablechg2[109] = 1U;
    __Vtablechg2[110] = 1U;
    __Vtablechg2[111] = 1U;
    __Vtablechg2[112] = 1U;
    __Vtablechg2[113] = 1U;
    __Vtablechg2[114] = 1U;
    __Vtablechg2[115] = 1U;
    __Vtablechg2[116] = 1U;
    __Vtablechg2[117] = 1U;
    __Vtablechg2[118] = 1U;
    __Vtablechg2[119] = 1U;
    __Vtablechg2[120] = 1U;
    __Vtablechg2[121] = 1U;
    __Vtablechg2[122] = 1U;
    __Vtablechg2[123] = 1U;
    __Vtablechg2[124] = 1U;
    __Vtablechg2[125] = 1U;
    __Vtablechg2[126] = 1U;
    __Vtablechg2[127] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[0] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[1] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[2] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[3] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[4] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[5] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[6] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[7] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[8] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[9] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[10] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[11] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[12] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[13] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[14] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[15] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[16] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[17] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[18] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[19] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[20] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[21] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[22] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[23] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[24] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[25] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[26] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[27] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[28] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[29] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[30] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[31] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[32] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[33] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[34] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[35] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[36] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[37] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[38] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[39] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[40] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[41] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[42] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[43] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[44] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[45] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[46] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[47] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[48] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[49] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[50] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[51] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[52] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[53] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[54] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[55] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[56] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[57] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[58] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[59] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[60] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[61] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[62] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[63] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[64] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[65] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[66] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[67] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[68] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[69] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[70] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[71] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[72] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[73] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[74] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[75] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[76] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[77] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[78] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[79] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[80] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[81] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[82] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[83] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[84] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[85] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[86] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[87] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[88] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[89] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[90] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[91] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[92] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[93] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[94] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[95] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[96] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[97] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[98] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[99] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[100] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[101] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[102] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[103] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[104] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[105] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[106] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[107] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[108] = 0U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[109] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[110] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[111] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[112] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[113] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[114] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[115] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[116] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[117] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[118] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[119] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[120] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[121] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[122] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[123] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[124] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[125] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[126] = 1U;
    __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[127] = 1U;
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_gfcm__DOT__clk1_sync_r = VL_RAND_RESET_I(3);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nts_ctrl__DOT__ntrap_num = VL_RAND_RESET_I(4);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__trap_stage = VL_RAND_RESET_I(2);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__count = VL_RAND_RESET_I(32);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__id_reg = VL_RAND_RESET_I(6);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__prio_reg = VL_RAND_RESET_I(3);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__n_trap = VL_RAND_RESET_I(1);
    __Vdlyvset__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__id_prio_reg__v0 = 0;
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__count = VL_RAND_RESET_I(3);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__sp_reg = VL_RAND_RESET_I(32);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_assert = VL_RAND_RESET_I(1);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__cs_assert = VL_RAND_RESET_I(1);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__cs_assert = VL_RAND_RESET_I(1);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__irq_flag = VL_RAND_RESET_I(1);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__sr = VL_RAND_RESET_I(8);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__dcnt = VL_RAND_RESET_I(3);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__core_cmd = VL_RAND_RESET_I(4);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__core_txd = VL_RAND_RESET_I(1);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__done = VL_RAND_RESET_I(1);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__c_state = VL_RAND_RESET_I(5);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__cnt = VL_RAND_RESET_I(16);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__c_state = VL_RAND_RESET_I(17);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c_scl_padoen_o = VL_RAND_RESET_I(1);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c_sda_padoen_o = VL_RAND_RESET_I(1);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = VL_RAND_RESET_I(1);
    __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg = VL_RAND_RESET_I(4);
    __Vdlyvval__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_data__v0 = VL_RAND_RESET_I(32);
    __Vdlyvset__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_data__v0 = 0;
    __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_378 = VL_RAND_RESET_I(1);
    __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_clk = VL_RAND_RESET_I(1);
    __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__T_9 = VL_RAND_RESET_I(1);
    __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_nts_ram = VL_RAND_RESET_I(1);
    __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__erst_reset = VL_RAND_RESET_I(1);
    __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__wdog_reset = VL_RAND_RESET_I(1);
    __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfclkrst_n = VL_RAND_RESET_I(1);
    __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__T_1412 = VL_RAND_RESET_I(1);
    __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__T_1413 = VL_RAND_RESET_I(1);
    __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__crossing_reset_n = VL_RAND_RESET_I(1);
    __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__T_9 = VL_RAND_RESET_I(1);
    __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_356 = VL_RAND_RESET_I(1);
    __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rst_n = VL_RAND_RESET_I(1);
    __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n = VL_RAND_RESET_I(1);
    __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_rst_n = VL_RAND_RESET_I(1);
    __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_reset_ctrl__DOT__rst_sync_n = VL_RAND_RESET_I(1);
    __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__core_rst_n = VL_RAND_RESET_I(1);
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__core_rst_n = VL_RAND_RESET_I(1);
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfclkrst_n = VL_RAND_RESET_I(1);
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n = VL_RAND_RESET_I(1);
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rst_n = VL_RAND_RESET_I(1);
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_nts_ram = VL_RAND_RESET_I(1);
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2itcm_icb_cmd_valid = VL_RAND_RESET_I(1);
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_reset_ctrl__DOT__rst_sync_n = VL_RAND_RESET_I(1);
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__read_csr_dat = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
            __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__rf_r[__Vi0] = VL_RAND_RESET_I(32);
    }}
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_valid = VL_RAND_RESET_I(2);
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__trap_type = VL_RAND_RESET_I(2);
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_deassert = VL_RAND_RESET_I(1);
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_rst_n = VL_RAND_RESET_I(1);
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__T_9 = VL_RAND_RESET_I(1);
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_clk = VL_RAND_RESET_I(1);
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__crossing_reset_n = VL_RAND_RESET_I(1);
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__T_1412 = VL_RAND_RESET_I(1);
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__T_1413 = VL_RAND_RESET_I(1);
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_356 = VL_RAND_RESET_I(1);
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_378 = VL_RAND_RESET_I(1);
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__erst_reset = VL_RAND_RESET_I(1);
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__wdog_reset = VL_RAND_RESET_I(1);
    __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__T_9 = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<73; ++__Vi0) {
            __Vm_traceActivity[__Vi0] = VL_RAND_RESET_I(1);
    }}
}
