

================================================================
== Vivado HLS Report for 'mmult_hw_float_32_s'
================================================================
* Date:           Fri Feb 22 16:22:00 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hls_mmult_prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1191|  1191|  1191|  1191|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L1_L2   |  1189|  1189|       167|          1|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 167


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 169
* Pipeline : 1
  Pipeline-0 : II = 1, D = 167, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	169  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	2  / true
169 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 170 [1/1] (1.76ns)   --->   "br label %1" [./mmult.h:53]

 <State 2> : 6.45ns
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%ia = phi i6 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]" [./mmult.h:59]
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%ib = phi i6 [ 0, %0 ], [ %ib_1, %.reset ]"
ST_2 : Operation 174 [1/1] (1.88ns)   --->   "%exitcond_flatten = icmp eq i11 %indvar_flatten, -1024"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (1.97ns)   --->   "%indvar_flatten_next = add i11 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"
ST_2 : Operation 177 [1/1] (1.82ns)   --->   "%ia_1 = add i6 %ia, 1" [./mmult.h:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (1.42ns)   --->   "%exitcond = icmp eq i6 %ib, -32" [./mmult.h:54]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (1.37ns)   --->   "%ib_mid2 = select i1 %exitcond, i6 0, i6 %ib" [./mmult.h:54]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (1.37ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i6 %ia_1, i6 %ia" [./mmult.h:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %tmp_mid2_v, i1 false)" [./mmult.h:59]
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_1 = zext i7 %tmp to i64" [./mmult.h:59]
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr [64 x float]* %a_0, i64 0, i64 %tmp_1" [./mmult.h:59]
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_2 = zext i6 %ib_mid2 to i64" [./mmult.h:59]
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr [64 x float]* %b_0, i64 0, i64 %tmp_2" [./mmult.h:59]
ST_2 : Operation 186 [2/2] (3.25ns)   --->   "%a_0_load = load float* %a_0_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 187 [2/2] (3.25ns)   --->   "%b_0_load = load float* %b_0_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 188 [1/1] (1.82ns)   --->   "%ib_1 = add i6 %ib_mid2, 1" [./mmult.h:54]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 3.25ns
ST_3 : Operation 189 [1/2] (3.25ns)   --->   "%a_0_load = load float* %a_0_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 190 [1/2] (3.25ns)   --->   "%b_0_load = load float* %b_0_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 4> : 5.70ns
ST_4 : Operation 191 [4/4] (5.70ns)   --->   "%tmp_5 = fmul float %a_0_load, %b_0_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 5.70ns
ST_5 : Operation 192 [3/4] (5.70ns)   --->   "%tmp_5 = fmul float %a_0_load, %b_0_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 5.70ns
ST_6 : Operation 193 [2/4] (5.70ns)   --->   "%tmp_5 = fmul float %a_0_load, %b_0_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 5.70ns
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_4 = or i7 %tmp, 1" [./mmult.h:59]
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_4)" [./mmult.h:59]
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%a_0_addr_1 = getelementptr [64 x float]* %a_0, i64 0, i64 %tmp_6" [./mmult.h:59]
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i6 %ib_mid2 to i7" [./mmult.h:54]
ST_7 : Operation 198 [1/1] (1.87ns)   --->   "%tmp_9 = add i7 %tmp_2_cast, 32" [./mmult.h:54]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i7 %tmp_9 to i64" [./mmult.h:54]
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%b_0_addr_1 = getelementptr [64 x float]* %b_0, i64 0, i64 %tmp_9_cast" [./mmult.h:54]
ST_7 : Operation 201 [1/4] (5.70ns)   --->   "%tmp_5 = fmul float %a_0_load, %b_0_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [2/2] (3.25ns)   --->   "%a_0_load_1 = load float* %a_0_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 203 [2/2] (3.25ns)   --->   "%b_0_load_1 = load float* %b_0_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 8> : 7.26ns
ST_8 : Operation 204 [5/5] (7.25ns)   --->   "%sum_1 = fadd float %tmp_5, 0.000000e+00" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/2] (3.25ns)   --->   "%a_0_load_1 = load float* %a_0_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 206 [1/2] (3.25ns)   --->   "%b_0_load_1 = load float* %b_0_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 9> : 7.26ns
ST_9 : Operation 207 [4/5] (7.25ns)   --->   "%sum_1 = fadd float %tmp_5, 0.000000e+00" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [4/4] (5.70ns)   --->   "%tmp_5_1 = fmul float %a_0_load_1, %b_0_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 7.26ns
ST_10 : Operation 209 [3/5] (7.25ns)   --->   "%sum_1 = fadd float %tmp_5, 0.000000e+00" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [3/4] (5.70ns)   --->   "%tmp_5_1 = fmul float %a_0_load_1, %b_0_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 7.26ns
ST_11 : Operation 211 [2/5] (7.25ns)   --->   "%sum_1 = fadd float %tmp_5, 0.000000e+00" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 212 [2/4] (5.70ns)   --->   "%tmp_5_1 = fmul float %a_0_load_1, %b_0_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 7.26ns
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr [64 x float]* %a_1, i64 0, i64 %tmp_1" [./mmult.h:59]
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr [64 x float]* %b_1, i64 0, i64 %tmp_2" [./mmult.h:59]
ST_12 : Operation 215 [1/5] (7.25ns)   --->   "%sum_1 = fadd float %tmp_5, 0.000000e+00" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 216 [1/4] (5.70ns)   --->   "%tmp_5_1 = fmul float %a_0_load_1, %b_0_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 217 [2/2] (3.25ns)   --->   "%a_1_load = load float* %a_1_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 218 [2/2] (3.25ns)   --->   "%b_1_load = load float* %b_1_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 13> : 7.26ns
ST_13 : Operation 219 [5/5] (7.25ns)   --->   "%sum_1_1 = fadd float %sum_1, %tmp_5_1" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [1/2] (3.25ns)   --->   "%a_1_load = load float* %a_1_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 221 [1/2] (3.25ns)   --->   "%b_1_load = load float* %b_1_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 14> : 7.26ns
ST_14 : Operation 222 [4/5] (7.25ns)   --->   "%sum_1_1 = fadd float %sum_1, %tmp_5_1" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [4/4] (5.70ns)   --->   "%tmp_5_2 = fmul float %a_1_load, %b_1_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 7.26ns
ST_15 : Operation 224 [3/5] (7.25ns)   --->   "%sum_1_1 = fadd float %sum_1, %tmp_5_1" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 225 [3/4] (5.70ns)   --->   "%tmp_5_2 = fmul float %a_1_load, %b_1_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 7.26ns
ST_16 : Operation 226 [2/5] (7.25ns)   --->   "%sum_1_1 = fadd float %sum_1, %tmp_5_1" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 227 [2/4] (5.70ns)   --->   "%tmp_5_2 = fmul float %a_1_load, %b_1_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 7.26ns
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%a_1_addr_1 = getelementptr [64 x float]* %a_1, i64 0, i64 %tmp_6" [./mmult.h:59]
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%b_1_addr_1 = getelementptr [64 x float]* %b_1, i64 0, i64 %tmp_9_cast" [./mmult.h:54]
ST_17 : Operation 230 [1/5] (7.25ns)   --->   "%sum_1_1 = fadd float %sum_1, %tmp_5_1" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 231 [1/4] (5.70ns)   --->   "%tmp_5_2 = fmul float %a_1_load, %b_1_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 232 [2/2] (3.25ns)   --->   "%a_1_load_1 = load float* %a_1_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 233 [2/2] (3.25ns)   --->   "%b_1_load_1 = load float* %b_1_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 18> : 7.26ns
ST_18 : Operation 234 [5/5] (7.25ns)   --->   "%sum_1_2 = fadd float %sum_1_1, %tmp_5_2" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 235 [1/2] (3.25ns)   --->   "%a_1_load_1 = load float* %a_1_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 236 [1/2] (3.25ns)   --->   "%b_1_load_1 = load float* %b_1_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 19> : 7.26ns
ST_19 : Operation 237 [4/5] (7.25ns)   --->   "%sum_1_2 = fadd float %sum_1_1, %tmp_5_2" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 238 [4/4] (5.70ns)   --->   "%tmp_5_3 = fmul float %a_1_load_1, %b_1_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 7.26ns
ST_20 : Operation 239 [3/5] (7.25ns)   --->   "%sum_1_2 = fadd float %sum_1_1, %tmp_5_2" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 240 [3/4] (5.70ns)   --->   "%tmp_5_3 = fmul float %a_1_load_1, %b_1_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 7.26ns
ST_21 : Operation 241 [2/5] (7.25ns)   --->   "%sum_1_2 = fadd float %sum_1_1, %tmp_5_2" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 242 [2/4] (5.70ns)   --->   "%tmp_5_3 = fmul float %a_1_load_1, %b_1_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 7.26ns
ST_22 : Operation 243 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr [64 x float]* %a_2, i64 0, i64 %tmp_1" [./mmult.h:59]
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr [64 x float]* %b_2, i64 0, i64 %tmp_2" [./mmult.h:59]
ST_22 : Operation 245 [1/5] (7.25ns)   --->   "%sum_1_2 = fadd float %sum_1_1, %tmp_5_2" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 246 [1/4] (5.70ns)   --->   "%tmp_5_3 = fmul float %a_1_load_1, %b_1_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 247 [2/2] (3.25ns)   --->   "%a_2_load = load float* %a_2_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 248 [2/2] (3.25ns)   --->   "%b_2_load = load float* %b_2_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 23> : 7.26ns
ST_23 : Operation 249 [5/5] (7.25ns)   --->   "%sum_1_3 = fadd float %sum_1_2, %tmp_5_3" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 250 [1/2] (3.25ns)   --->   "%a_2_load = load float* %a_2_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 251 [1/2] (3.25ns)   --->   "%b_2_load = load float* %b_2_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 24> : 7.26ns
ST_24 : Operation 252 [4/5] (7.25ns)   --->   "%sum_1_3 = fadd float %sum_1_2, %tmp_5_3" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 253 [4/4] (5.70ns)   --->   "%tmp_5_4 = fmul float %a_2_load, %b_2_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 7.26ns
ST_25 : Operation 254 [3/5] (7.25ns)   --->   "%sum_1_3 = fadd float %sum_1_2, %tmp_5_3" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 255 [3/4] (5.70ns)   --->   "%tmp_5_4 = fmul float %a_2_load, %b_2_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 7.26ns
ST_26 : Operation 256 [2/5] (7.25ns)   --->   "%sum_1_3 = fadd float %sum_1_2, %tmp_5_3" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 257 [2/4] (5.70ns)   --->   "%tmp_5_4 = fmul float %a_2_load, %b_2_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 7.26ns
ST_27 : Operation 258 [1/1] (0.00ns)   --->   "%a_2_addr_1 = getelementptr [64 x float]* %a_2, i64 0, i64 %tmp_6" [./mmult.h:59]
ST_27 : Operation 259 [1/1] (0.00ns)   --->   "%b_2_addr_1 = getelementptr [64 x float]* %b_2, i64 0, i64 %tmp_9_cast" [./mmult.h:54]
ST_27 : Operation 260 [1/5] (7.25ns)   --->   "%sum_1_3 = fadd float %sum_1_2, %tmp_5_3" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 261 [1/4] (5.70ns)   --->   "%tmp_5_4 = fmul float %a_2_load, %b_2_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 262 [2/2] (3.25ns)   --->   "%a_2_load_1 = load float* %a_2_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 263 [2/2] (3.25ns)   --->   "%b_2_load_1 = load float* %b_2_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 28> : 7.26ns
ST_28 : Operation 264 [5/5] (7.25ns)   --->   "%sum_1_4 = fadd float %sum_1_3, %tmp_5_4" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 265 [1/2] (3.25ns)   --->   "%a_2_load_1 = load float* %a_2_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 266 [1/2] (3.25ns)   --->   "%b_2_load_1 = load float* %b_2_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 29> : 7.26ns
ST_29 : Operation 267 [4/5] (7.25ns)   --->   "%sum_1_4 = fadd float %sum_1_3, %tmp_5_4" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 268 [4/4] (5.70ns)   --->   "%tmp_5_5 = fmul float %a_2_load_1, %b_2_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 7.26ns
ST_30 : Operation 269 [3/5] (7.25ns)   --->   "%sum_1_4 = fadd float %sum_1_3, %tmp_5_4" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 270 [3/4] (5.70ns)   --->   "%tmp_5_5 = fmul float %a_2_load_1, %b_2_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 7.26ns
ST_31 : Operation 271 [2/5] (7.25ns)   --->   "%sum_1_4 = fadd float %sum_1_3, %tmp_5_4" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 272 [2/4] (5.70ns)   --->   "%tmp_5_5 = fmul float %a_2_load_1, %b_2_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 7.26ns
ST_32 : Operation 273 [1/1] (0.00ns)   --->   "%a_3_addr = getelementptr [64 x float]* %a_3, i64 0, i64 %tmp_1" [./mmult.h:59]
ST_32 : Operation 274 [1/1] (0.00ns)   --->   "%b_3_addr = getelementptr [64 x float]* %b_3, i64 0, i64 %tmp_2" [./mmult.h:59]
ST_32 : Operation 275 [1/5] (7.25ns)   --->   "%sum_1_4 = fadd float %sum_1_3, %tmp_5_4" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 276 [1/4] (5.70ns)   --->   "%tmp_5_5 = fmul float %a_2_load_1, %b_2_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 277 [2/2] (3.25ns)   --->   "%a_3_load = load float* %a_3_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 278 [2/2] (3.25ns)   --->   "%b_3_load = load float* %b_3_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 33> : 7.26ns
ST_33 : Operation 279 [5/5] (7.25ns)   --->   "%sum_1_5 = fadd float %sum_1_4, %tmp_5_5" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 280 [1/2] (3.25ns)   --->   "%a_3_load = load float* %a_3_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 281 [1/2] (3.25ns)   --->   "%b_3_load = load float* %b_3_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 34> : 7.26ns
ST_34 : Operation 282 [4/5] (7.25ns)   --->   "%sum_1_5 = fadd float %sum_1_4, %tmp_5_5" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 283 [4/4] (5.70ns)   --->   "%tmp_5_6 = fmul float %a_3_load, %b_3_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 35> : 7.26ns
ST_35 : Operation 284 [3/5] (7.25ns)   --->   "%sum_1_5 = fadd float %sum_1_4, %tmp_5_5" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 285 [3/4] (5.70ns)   --->   "%tmp_5_6 = fmul float %a_3_load, %b_3_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 7.26ns
ST_36 : Operation 286 [2/5] (7.25ns)   --->   "%sum_1_5 = fadd float %sum_1_4, %tmp_5_5" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 287 [2/4] (5.70ns)   --->   "%tmp_5_6 = fmul float %a_3_load, %b_3_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 37> : 7.26ns
ST_37 : Operation 288 [1/1] (0.00ns)   --->   "%a_3_addr_1 = getelementptr [64 x float]* %a_3, i64 0, i64 %tmp_6" [./mmult.h:59]
ST_37 : Operation 289 [1/1] (0.00ns)   --->   "%b_3_addr_1 = getelementptr [64 x float]* %b_3, i64 0, i64 %tmp_9_cast" [./mmult.h:54]
ST_37 : Operation 290 [1/5] (7.25ns)   --->   "%sum_1_5 = fadd float %sum_1_4, %tmp_5_5" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 291 [1/4] (5.70ns)   --->   "%tmp_5_6 = fmul float %a_3_load, %b_3_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 292 [2/2] (3.25ns)   --->   "%a_3_load_1 = load float* %a_3_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_37 : Operation 293 [2/2] (3.25ns)   --->   "%b_3_load_1 = load float* %b_3_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 38> : 7.26ns
ST_38 : Operation 294 [5/5] (7.25ns)   --->   "%sum_1_6 = fadd float %sum_1_5, %tmp_5_6" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 295 [1/2] (3.25ns)   --->   "%a_3_load_1 = load float* %a_3_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_38 : Operation 296 [1/2] (3.25ns)   --->   "%b_3_load_1 = load float* %b_3_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 39> : 7.26ns
ST_39 : Operation 297 [4/5] (7.25ns)   --->   "%sum_1_6 = fadd float %sum_1_5, %tmp_5_6" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 298 [4/4] (5.70ns)   --->   "%tmp_5_7 = fmul float %a_3_load_1, %b_3_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 40> : 7.26ns
ST_40 : Operation 299 [3/5] (7.25ns)   --->   "%sum_1_6 = fadd float %sum_1_5, %tmp_5_6" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 300 [3/4] (5.70ns)   --->   "%tmp_5_7 = fmul float %a_3_load_1, %b_3_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 7.26ns
ST_41 : Operation 301 [2/5] (7.25ns)   --->   "%sum_1_6 = fadd float %sum_1_5, %tmp_5_6" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 302 [2/4] (5.70ns)   --->   "%tmp_5_7 = fmul float %a_3_load_1, %b_3_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 42> : 7.26ns
ST_42 : Operation 303 [1/1] (0.00ns)   --->   "%a_4_addr = getelementptr [64 x float]* %a_4, i64 0, i64 %tmp_1" [./mmult.h:59]
ST_42 : Operation 304 [1/1] (0.00ns)   --->   "%b_4_addr = getelementptr [64 x float]* %b_4, i64 0, i64 %tmp_2" [./mmult.h:59]
ST_42 : Operation 305 [1/5] (7.25ns)   --->   "%sum_1_6 = fadd float %sum_1_5, %tmp_5_6" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 306 [1/4] (5.70ns)   --->   "%tmp_5_7 = fmul float %a_3_load_1, %b_3_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 307 [2/2] (3.25ns)   --->   "%a_4_load = load float* %a_4_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 308 [2/2] (3.25ns)   --->   "%b_4_load = load float* %b_4_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 43> : 7.26ns
ST_43 : Operation 309 [5/5] (7.25ns)   --->   "%sum_1_7 = fadd float %sum_1_6, %tmp_5_7" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 310 [1/2] (3.25ns)   --->   "%a_4_load = load float* %a_4_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_43 : Operation 311 [1/2] (3.25ns)   --->   "%b_4_load = load float* %b_4_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 44> : 7.26ns
ST_44 : Operation 312 [4/5] (7.25ns)   --->   "%sum_1_7 = fadd float %sum_1_6, %tmp_5_7" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 313 [4/4] (5.70ns)   --->   "%tmp_5_8 = fmul float %a_4_load, %b_4_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 45> : 7.26ns
ST_45 : Operation 314 [3/5] (7.25ns)   --->   "%sum_1_7 = fadd float %sum_1_6, %tmp_5_7" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 315 [3/4] (5.70ns)   --->   "%tmp_5_8 = fmul float %a_4_load, %b_4_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 46> : 7.26ns
ST_46 : Operation 316 [2/5] (7.25ns)   --->   "%sum_1_7 = fadd float %sum_1_6, %tmp_5_7" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 317 [2/4] (5.70ns)   --->   "%tmp_5_8 = fmul float %a_4_load, %b_4_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 47> : 7.26ns
ST_47 : Operation 318 [1/1] (0.00ns)   --->   "%a_4_addr_1 = getelementptr [64 x float]* %a_4, i64 0, i64 %tmp_6" [./mmult.h:59]
ST_47 : Operation 319 [1/1] (0.00ns)   --->   "%b_4_addr_1 = getelementptr [64 x float]* %b_4, i64 0, i64 %tmp_9_cast" [./mmult.h:54]
ST_47 : Operation 320 [1/5] (7.25ns)   --->   "%sum_1_7 = fadd float %sum_1_6, %tmp_5_7" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 321 [1/4] (5.70ns)   --->   "%tmp_5_8 = fmul float %a_4_load, %b_4_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 322 [2/2] (3.25ns)   --->   "%a_4_load_1 = load float* %a_4_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 323 [2/2] (3.25ns)   --->   "%b_4_load_1 = load float* %b_4_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 48> : 7.26ns
ST_48 : Operation 324 [5/5] (7.25ns)   --->   "%sum_1_8 = fadd float %sum_1_7, %tmp_5_8" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 325 [1/2] (3.25ns)   --->   "%a_4_load_1 = load float* %a_4_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 326 [1/2] (3.25ns)   --->   "%b_4_load_1 = load float* %b_4_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 49> : 7.26ns
ST_49 : Operation 327 [4/5] (7.25ns)   --->   "%sum_1_8 = fadd float %sum_1_7, %tmp_5_8" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 328 [4/4] (5.70ns)   --->   "%tmp_5_9 = fmul float %a_4_load_1, %b_4_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 50> : 7.26ns
ST_50 : Operation 329 [3/5] (7.25ns)   --->   "%sum_1_8 = fadd float %sum_1_7, %tmp_5_8" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 330 [3/4] (5.70ns)   --->   "%tmp_5_9 = fmul float %a_4_load_1, %b_4_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 51> : 7.26ns
ST_51 : Operation 331 [2/5] (7.25ns)   --->   "%sum_1_8 = fadd float %sum_1_7, %tmp_5_8" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 332 [2/4] (5.70ns)   --->   "%tmp_5_9 = fmul float %a_4_load_1, %b_4_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 52> : 7.26ns
ST_52 : Operation 333 [1/1] (0.00ns)   --->   "%a_5_addr = getelementptr [64 x float]* %a_5, i64 0, i64 %tmp_1" [./mmult.h:59]
ST_52 : Operation 334 [1/1] (0.00ns)   --->   "%b_5_addr = getelementptr [64 x float]* %b_5, i64 0, i64 %tmp_2" [./mmult.h:59]
ST_52 : Operation 335 [1/5] (7.25ns)   --->   "%sum_1_8 = fadd float %sum_1_7, %tmp_5_8" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 336 [1/4] (5.70ns)   --->   "%tmp_5_9 = fmul float %a_4_load_1, %b_4_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 337 [2/2] (3.25ns)   --->   "%a_5_load = load float* %a_5_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_52 : Operation 338 [2/2] (3.25ns)   --->   "%b_5_load = load float* %b_5_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 53> : 7.26ns
ST_53 : Operation 339 [5/5] (7.25ns)   --->   "%sum_1_9 = fadd float %sum_1_8, %tmp_5_9" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 340 [1/2] (3.25ns)   --->   "%a_5_load = load float* %a_5_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 341 [1/2] (3.25ns)   --->   "%b_5_load = load float* %b_5_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 54> : 7.26ns
ST_54 : Operation 342 [4/5] (7.25ns)   --->   "%sum_1_9 = fadd float %sum_1_8, %tmp_5_9" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 343 [4/4] (5.70ns)   --->   "%tmp_5_s = fmul float %a_5_load, %b_5_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 55> : 7.26ns
ST_55 : Operation 344 [3/5] (7.25ns)   --->   "%sum_1_9 = fadd float %sum_1_8, %tmp_5_9" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 345 [3/4] (5.70ns)   --->   "%tmp_5_s = fmul float %a_5_load, %b_5_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 56> : 7.26ns
ST_56 : Operation 346 [2/5] (7.25ns)   --->   "%sum_1_9 = fadd float %sum_1_8, %tmp_5_9" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 347 [2/4] (5.70ns)   --->   "%tmp_5_s = fmul float %a_5_load, %b_5_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 57> : 7.26ns
ST_57 : Operation 348 [1/1] (0.00ns)   --->   "%a_5_addr_1 = getelementptr [64 x float]* %a_5, i64 0, i64 %tmp_6" [./mmult.h:59]
ST_57 : Operation 349 [1/1] (0.00ns)   --->   "%b_5_addr_1 = getelementptr [64 x float]* %b_5, i64 0, i64 %tmp_9_cast" [./mmult.h:54]
ST_57 : Operation 350 [1/5] (7.25ns)   --->   "%sum_1_9 = fadd float %sum_1_8, %tmp_5_9" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 351 [1/4] (5.70ns)   --->   "%tmp_5_s = fmul float %a_5_load, %b_5_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 352 [2/2] (3.25ns)   --->   "%a_5_load_1 = load float* %a_5_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 353 [2/2] (3.25ns)   --->   "%b_5_load_1 = load float* %b_5_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 58> : 7.26ns
ST_58 : Operation 354 [5/5] (7.25ns)   --->   "%sum_1_s = fadd float %sum_1_9, %tmp_5_s" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 355 [1/2] (3.25ns)   --->   "%a_5_load_1 = load float* %a_5_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 356 [1/2] (3.25ns)   --->   "%b_5_load_1 = load float* %b_5_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 59> : 7.26ns
ST_59 : Operation 357 [4/5] (7.25ns)   --->   "%sum_1_s = fadd float %sum_1_9, %tmp_5_s" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 358 [4/4] (5.70ns)   --->   "%tmp_5_10 = fmul float %a_5_load_1, %b_5_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 60> : 7.26ns
ST_60 : Operation 359 [3/5] (7.25ns)   --->   "%sum_1_s = fadd float %sum_1_9, %tmp_5_s" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 360 [3/4] (5.70ns)   --->   "%tmp_5_10 = fmul float %a_5_load_1, %b_5_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 61> : 7.26ns
ST_61 : Operation 361 [2/5] (7.25ns)   --->   "%sum_1_s = fadd float %sum_1_9, %tmp_5_s" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 362 [2/4] (5.70ns)   --->   "%tmp_5_10 = fmul float %a_5_load_1, %b_5_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 62> : 7.26ns
ST_62 : Operation 363 [1/1] (0.00ns)   --->   "%a_6_addr = getelementptr [64 x float]* %a_6, i64 0, i64 %tmp_1" [./mmult.h:59]
ST_62 : Operation 364 [1/1] (0.00ns)   --->   "%b_6_addr = getelementptr [64 x float]* %b_6, i64 0, i64 %tmp_2" [./mmult.h:59]
ST_62 : Operation 365 [1/5] (7.25ns)   --->   "%sum_1_s = fadd float %sum_1_9, %tmp_5_s" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 366 [1/4] (5.70ns)   --->   "%tmp_5_10 = fmul float %a_5_load_1, %b_5_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 367 [2/2] (3.25ns)   --->   "%a_6_load = load float* %a_6_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_62 : Operation 368 [2/2] (3.25ns)   --->   "%b_6_load = load float* %b_6_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 63> : 7.26ns
ST_63 : Operation 369 [5/5] (7.25ns)   --->   "%sum_1_10 = fadd float %sum_1_s, %tmp_5_10" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 370 [1/2] (3.25ns)   --->   "%a_6_load = load float* %a_6_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_63 : Operation 371 [1/2] (3.25ns)   --->   "%b_6_load = load float* %b_6_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 64> : 7.26ns
ST_64 : Operation 372 [4/5] (7.25ns)   --->   "%sum_1_10 = fadd float %sum_1_s, %tmp_5_10" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 373 [4/4] (5.70ns)   --->   "%tmp_5_11 = fmul float %a_6_load, %b_6_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 65> : 7.26ns
ST_65 : Operation 374 [3/5] (7.25ns)   --->   "%sum_1_10 = fadd float %sum_1_s, %tmp_5_10" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 375 [3/4] (5.70ns)   --->   "%tmp_5_11 = fmul float %a_6_load, %b_6_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 66> : 7.26ns
ST_66 : Operation 376 [2/5] (7.25ns)   --->   "%sum_1_10 = fadd float %sum_1_s, %tmp_5_10" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 377 [2/4] (5.70ns)   --->   "%tmp_5_11 = fmul float %a_6_load, %b_6_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 67> : 7.26ns
ST_67 : Operation 378 [1/1] (0.00ns)   --->   "%a_6_addr_1 = getelementptr [64 x float]* %a_6, i64 0, i64 %tmp_6" [./mmult.h:59]
ST_67 : Operation 379 [1/1] (0.00ns)   --->   "%b_6_addr_1 = getelementptr [64 x float]* %b_6, i64 0, i64 %tmp_9_cast" [./mmult.h:54]
ST_67 : Operation 380 [1/5] (7.25ns)   --->   "%sum_1_10 = fadd float %sum_1_s, %tmp_5_10" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 381 [1/4] (5.70ns)   --->   "%tmp_5_11 = fmul float %a_6_load, %b_6_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 382 [2/2] (3.25ns)   --->   "%a_6_load_1 = load float* %a_6_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_67 : Operation 383 [2/2] (3.25ns)   --->   "%b_6_load_1 = load float* %b_6_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 68> : 7.26ns
ST_68 : Operation 384 [5/5] (7.25ns)   --->   "%sum_1_11 = fadd float %sum_1_10, %tmp_5_11" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 385 [1/2] (3.25ns)   --->   "%a_6_load_1 = load float* %a_6_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_68 : Operation 386 [1/2] (3.25ns)   --->   "%b_6_load_1 = load float* %b_6_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 69> : 7.26ns
ST_69 : Operation 387 [4/5] (7.25ns)   --->   "%sum_1_11 = fadd float %sum_1_10, %tmp_5_11" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 388 [4/4] (5.70ns)   --->   "%tmp_5_12 = fmul float %a_6_load_1, %b_6_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 70> : 7.26ns
ST_70 : Operation 389 [3/5] (7.25ns)   --->   "%sum_1_11 = fadd float %sum_1_10, %tmp_5_11" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 390 [3/4] (5.70ns)   --->   "%tmp_5_12 = fmul float %a_6_load_1, %b_6_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 71> : 7.26ns
ST_71 : Operation 391 [2/5] (7.25ns)   --->   "%sum_1_11 = fadd float %sum_1_10, %tmp_5_11" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 392 [2/4] (5.70ns)   --->   "%tmp_5_12 = fmul float %a_6_load_1, %b_6_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 72> : 7.26ns
ST_72 : Operation 393 [1/1] (0.00ns)   --->   "%a_7_addr = getelementptr [64 x float]* %a_7, i64 0, i64 %tmp_1" [./mmult.h:59]
ST_72 : Operation 394 [1/1] (0.00ns)   --->   "%b_7_addr = getelementptr [64 x float]* %b_7, i64 0, i64 %tmp_2" [./mmult.h:59]
ST_72 : Operation 395 [1/5] (7.25ns)   --->   "%sum_1_11 = fadd float %sum_1_10, %tmp_5_11" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 396 [1/4] (5.70ns)   --->   "%tmp_5_12 = fmul float %a_6_load_1, %b_6_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 397 [2/2] (3.25ns)   --->   "%a_7_load = load float* %a_7_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 398 [2/2] (3.25ns)   --->   "%b_7_load = load float* %b_7_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 73> : 7.26ns
ST_73 : Operation 399 [5/5] (7.25ns)   --->   "%sum_1_12 = fadd float %sum_1_11, %tmp_5_12" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 400 [1/2] (3.25ns)   --->   "%a_7_load = load float* %a_7_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 401 [1/2] (3.25ns)   --->   "%b_7_load = load float* %b_7_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 74> : 7.26ns
ST_74 : Operation 402 [4/5] (7.25ns)   --->   "%sum_1_12 = fadd float %sum_1_11, %tmp_5_12" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 403 [4/4] (5.70ns)   --->   "%tmp_5_13 = fmul float %a_7_load, %b_7_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 75> : 7.26ns
ST_75 : Operation 404 [3/5] (7.25ns)   --->   "%sum_1_12 = fadd float %sum_1_11, %tmp_5_12" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 405 [3/4] (5.70ns)   --->   "%tmp_5_13 = fmul float %a_7_load, %b_7_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 76> : 7.26ns
ST_76 : Operation 406 [2/5] (7.25ns)   --->   "%sum_1_12 = fadd float %sum_1_11, %tmp_5_12" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 407 [2/4] (5.70ns)   --->   "%tmp_5_13 = fmul float %a_7_load, %b_7_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 77> : 7.26ns
ST_77 : Operation 408 [1/1] (0.00ns)   --->   "%a_7_addr_1 = getelementptr [64 x float]* %a_7, i64 0, i64 %tmp_6" [./mmult.h:59]
ST_77 : Operation 409 [1/1] (0.00ns)   --->   "%b_7_addr_1 = getelementptr [64 x float]* %b_7, i64 0, i64 %tmp_9_cast" [./mmult.h:54]
ST_77 : Operation 410 [1/5] (7.25ns)   --->   "%sum_1_12 = fadd float %sum_1_11, %tmp_5_12" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 411 [1/4] (5.70ns)   --->   "%tmp_5_13 = fmul float %a_7_load, %b_7_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 412 [2/2] (3.25ns)   --->   "%a_7_load_1 = load float* %a_7_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 413 [2/2] (3.25ns)   --->   "%b_7_load_1 = load float* %b_7_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 78> : 7.26ns
ST_78 : Operation 414 [5/5] (7.25ns)   --->   "%sum_1_13 = fadd float %sum_1_12, %tmp_5_13" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 415 [1/2] (3.25ns)   --->   "%a_7_load_1 = load float* %a_7_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 416 [1/2] (3.25ns)   --->   "%b_7_load_1 = load float* %b_7_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 79> : 7.26ns
ST_79 : Operation 417 [4/5] (7.25ns)   --->   "%sum_1_13 = fadd float %sum_1_12, %tmp_5_13" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 418 [4/4] (5.70ns)   --->   "%tmp_5_14 = fmul float %a_7_load_1, %b_7_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 80> : 7.26ns
ST_80 : Operation 419 [3/5] (7.25ns)   --->   "%sum_1_13 = fadd float %sum_1_12, %tmp_5_13" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 420 [3/4] (5.70ns)   --->   "%tmp_5_14 = fmul float %a_7_load_1, %b_7_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 81> : 7.26ns
ST_81 : Operation 421 [2/5] (7.25ns)   --->   "%sum_1_13 = fadd float %sum_1_12, %tmp_5_13" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 422 [2/4] (5.70ns)   --->   "%tmp_5_14 = fmul float %a_7_load_1, %b_7_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 82> : 7.26ns
ST_82 : Operation 423 [1/1] (0.00ns)   --->   "%a_8_addr = getelementptr [64 x float]* %a_8, i64 0, i64 %tmp_1" [./mmult.h:59]
ST_82 : Operation 424 [1/1] (0.00ns)   --->   "%b_8_addr = getelementptr [64 x float]* %b_8, i64 0, i64 %tmp_2" [./mmult.h:59]
ST_82 : Operation 425 [1/5] (7.25ns)   --->   "%sum_1_13 = fadd float %sum_1_12, %tmp_5_13" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 426 [1/4] (5.70ns)   --->   "%tmp_5_14 = fmul float %a_7_load_1, %b_7_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 427 [2/2] (3.25ns)   --->   "%a_8_load = load float* %a_8_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 428 [2/2] (3.25ns)   --->   "%b_8_load = load float* %b_8_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 83> : 7.26ns
ST_83 : Operation 429 [5/5] (7.25ns)   --->   "%sum_1_14 = fadd float %sum_1_13, %tmp_5_14" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 430 [1/2] (3.25ns)   --->   "%a_8_load = load float* %a_8_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 431 [1/2] (3.25ns)   --->   "%b_8_load = load float* %b_8_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 84> : 7.26ns
ST_84 : Operation 432 [4/5] (7.25ns)   --->   "%sum_1_14 = fadd float %sum_1_13, %tmp_5_14" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 433 [4/4] (5.70ns)   --->   "%tmp_5_15 = fmul float %a_8_load, %b_8_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 85> : 7.26ns
ST_85 : Operation 434 [3/5] (7.25ns)   --->   "%sum_1_14 = fadd float %sum_1_13, %tmp_5_14" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 435 [3/4] (5.70ns)   --->   "%tmp_5_15 = fmul float %a_8_load, %b_8_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 86> : 7.26ns
ST_86 : Operation 436 [2/5] (7.25ns)   --->   "%sum_1_14 = fadd float %sum_1_13, %tmp_5_14" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 437 [2/4] (5.70ns)   --->   "%tmp_5_15 = fmul float %a_8_load, %b_8_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 87> : 7.26ns
ST_87 : Operation 438 [1/1] (0.00ns)   --->   "%a_8_addr_1 = getelementptr [64 x float]* %a_8, i64 0, i64 %tmp_6" [./mmult.h:59]
ST_87 : Operation 439 [1/1] (0.00ns)   --->   "%b_8_addr_1 = getelementptr [64 x float]* %b_8, i64 0, i64 %tmp_9_cast" [./mmult.h:54]
ST_87 : Operation 440 [1/5] (7.25ns)   --->   "%sum_1_14 = fadd float %sum_1_13, %tmp_5_14" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 441 [1/4] (5.70ns)   --->   "%tmp_5_15 = fmul float %a_8_load, %b_8_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 442 [2/2] (3.25ns)   --->   "%a_8_load_1 = load float* %a_8_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 443 [2/2] (3.25ns)   --->   "%b_8_load_1 = load float* %b_8_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 88> : 7.26ns
ST_88 : Operation 444 [5/5] (7.25ns)   --->   "%sum_1_15 = fadd float %sum_1_14, %tmp_5_15" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 445 [1/2] (3.25ns)   --->   "%a_8_load_1 = load float* %a_8_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 446 [1/2] (3.25ns)   --->   "%b_8_load_1 = load float* %b_8_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 89> : 7.26ns
ST_89 : Operation 447 [4/5] (7.25ns)   --->   "%sum_1_15 = fadd float %sum_1_14, %tmp_5_15" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 448 [4/4] (5.70ns)   --->   "%tmp_5_16 = fmul float %a_8_load_1, %b_8_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 90> : 7.26ns
ST_90 : Operation 449 [3/5] (7.25ns)   --->   "%sum_1_15 = fadd float %sum_1_14, %tmp_5_15" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 450 [3/4] (5.70ns)   --->   "%tmp_5_16 = fmul float %a_8_load_1, %b_8_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 91> : 7.26ns
ST_91 : Operation 451 [2/5] (7.25ns)   --->   "%sum_1_15 = fadd float %sum_1_14, %tmp_5_15" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 452 [2/4] (5.70ns)   --->   "%tmp_5_16 = fmul float %a_8_load_1, %b_8_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 92> : 7.26ns
ST_92 : Operation 453 [1/1] (0.00ns)   --->   "%a_9_addr = getelementptr [64 x float]* %a_9, i64 0, i64 %tmp_1" [./mmult.h:59]
ST_92 : Operation 454 [1/1] (0.00ns)   --->   "%b_9_addr = getelementptr [64 x float]* %b_9, i64 0, i64 %tmp_2" [./mmult.h:59]
ST_92 : Operation 455 [1/5] (7.25ns)   --->   "%sum_1_15 = fadd float %sum_1_14, %tmp_5_15" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 456 [1/4] (5.70ns)   --->   "%tmp_5_16 = fmul float %a_8_load_1, %b_8_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 457 [2/2] (3.25ns)   --->   "%a_9_load = load float* %a_9_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 458 [2/2] (3.25ns)   --->   "%b_9_load = load float* %b_9_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 93> : 7.26ns
ST_93 : Operation 459 [5/5] (7.25ns)   --->   "%sum_1_16 = fadd float %sum_1_15, %tmp_5_16" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 460 [1/2] (3.25ns)   --->   "%a_9_load = load float* %a_9_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 461 [1/2] (3.25ns)   --->   "%b_9_load = load float* %b_9_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 94> : 7.26ns
ST_94 : Operation 462 [4/5] (7.25ns)   --->   "%sum_1_16 = fadd float %sum_1_15, %tmp_5_16" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 463 [4/4] (5.70ns)   --->   "%tmp_5_17 = fmul float %a_9_load, %b_9_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 95> : 7.26ns
ST_95 : Operation 464 [3/5] (7.25ns)   --->   "%sum_1_16 = fadd float %sum_1_15, %tmp_5_16" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 465 [3/4] (5.70ns)   --->   "%tmp_5_17 = fmul float %a_9_load, %b_9_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 96> : 7.26ns
ST_96 : Operation 466 [2/5] (7.25ns)   --->   "%sum_1_16 = fadd float %sum_1_15, %tmp_5_16" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 467 [2/4] (5.70ns)   --->   "%tmp_5_17 = fmul float %a_9_load, %b_9_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 97> : 7.26ns
ST_97 : Operation 468 [1/1] (0.00ns)   --->   "%a_9_addr_1 = getelementptr [64 x float]* %a_9, i64 0, i64 %tmp_6" [./mmult.h:59]
ST_97 : Operation 469 [1/1] (0.00ns)   --->   "%b_9_addr_1 = getelementptr [64 x float]* %b_9, i64 0, i64 %tmp_9_cast" [./mmult.h:54]
ST_97 : Operation 470 [1/5] (7.25ns)   --->   "%sum_1_16 = fadd float %sum_1_15, %tmp_5_16" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 471 [1/4] (5.70ns)   --->   "%tmp_5_17 = fmul float %a_9_load, %b_9_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 472 [2/2] (3.25ns)   --->   "%a_9_load_1 = load float* %a_9_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_97 : Operation 473 [2/2] (3.25ns)   --->   "%b_9_load_1 = load float* %b_9_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 98> : 7.26ns
ST_98 : Operation 474 [5/5] (7.25ns)   --->   "%sum_1_17 = fadd float %sum_1_16, %tmp_5_17" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 475 [1/2] (3.25ns)   --->   "%a_9_load_1 = load float* %a_9_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 476 [1/2] (3.25ns)   --->   "%b_9_load_1 = load float* %b_9_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 99> : 7.26ns
ST_99 : Operation 477 [4/5] (7.25ns)   --->   "%sum_1_17 = fadd float %sum_1_16, %tmp_5_17" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 478 [4/4] (5.70ns)   --->   "%tmp_5_18 = fmul float %a_9_load_1, %b_9_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 100> : 7.26ns
ST_100 : Operation 479 [3/5] (7.25ns)   --->   "%sum_1_17 = fadd float %sum_1_16, %tmp_5_17" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 480 [3/4] (5.70ns)   --->   "%tmp_5_18 = fmul float %a_9_load_1, %b_9_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 101> : 7.26ns
ST_101 : Operation 481 [2/5] (7.25ns)   --->   "%sum_1_17 = fadd float %sum_1_16, %tmp_5_17" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 482 [2/4] (5.70ns)   --->   "%tmp_5_18 = fmul float %a_9_load_1, %b_9_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 102> : 7.26ns
ST_102 : Operation 483 [1/1] (0.00ns)   --->   "%a_10_addr = getelementptr [64 x float]* %a_10, i64 0, i64 %tmp_1" [./mmult.h:59]
ST_102 : Operation 484 [1/1] (0.00ns)   --->   "%b_10_addr = getelementptr [64 x float]* %b_10, i64 0, i64 %tmp_2" [./mmult.h:59]
ST_102 : Operation 485 [1/5] (7.25ns)   --->   "%sum_1_17 = fadd float %sum_1_16, %tmp_5_17" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 486 [1/4] (5.70ns)   --->   "%tmp_5_18 = fmul float %a_9_load_1, %b_9_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 487 [2/2] (3.25ns)   --->   "%a_10_load = load float* %a_10_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 488 [2/2] (3.25ns)   --->   "%b_10_load = load float* %b_10_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 103> : 7.26ns
ST_103 : Operation 489 [5/5] (7.25ns)   --->   "%sum_1_18 = fadd float %sum_1_17, %tmp_5_18" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 490 [1/2] (3.25ns)   --->   "%a_10_load = load float* %a_10_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_103 : Operation 491 [1/2] (3.25ns)   --->   "%b_10_load = load float* %b_10_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 104> : 7.26ns
ST_104 : Operation 492 [4/5] (7.25ns)   --->   "%sum_1_18 = fadd float %sum_1_17, %tmp_5_18" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 493 [4/4] (5.70ns)   --->   "%tmp_5_19 = fmul float %a_10_load, %b_10_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 105> : 7.26ns
ST_105 : Operation 494 [3/5] (7.25ns)   --->   "%sum_1_18 = fadd float %sum_1_17, %tmp_5_18" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 495 [3/4] (5.70ns)   --->   "%tmp_5_19 = fmul float %a_10_load, %b_10_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 106> : 7.26ns
ST_106 : Operation 496 [2/5] (7.25ns)   --->   "%sum_1_18 = fadd float %sum_1_17, %tmp_5_18" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 497 [2/4] (5.70ns)   --->   "%tmp_5_19 = fmul float %a_10_load, %b_10_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 107> : 7.26ns
ST_107 : Operation 498 [1/1] (0.00ns)   --->   "%a_10_addr_1 = getelementptr [64 x float]* %a_10, i64 0, i64 %tmp_6" [./mmult.h:59]
ST_107 : Operation 499 [1/1] (0.00ns)   --->   "%b_10_addr_1 = getelementptr [64 x float]* %b_10, i64 0, i64 %tmp_9_cast" [./mmult.h:54]
ST_107 : Operation 500 [1/5] (7.25ns)   --->   "%sum_1_18 = fadd float %sum_1_17, %tmp_5_18" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 501 [1/4] (5.70ns)   --->   "%tmp_5_19 = fmul float %a_10_load, %b_10_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 502 [2/2] (3.25ns)   --->   "%a_10_load_1 = load float* %a_10_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_107 : Operation 503 [2/2] (3.25ns)   --->   "%b_10_load_1 = load float* %b_10_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 108> : 7.26ns
ST_108 : Operation 504 [5/5] (7.25ns)   --->   "%sum_1_19 = fadd float %sum_1_18, %tmp_5_19" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 505 [1/2] (3.25ns)   --->   "%a_10_load_1 = load float* %a_10_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_108 : Operation 506 [1/2] (3.25ns)   --->   "%b_10_load_1 = load float* %b_10_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 109> : 7.26ns
ST_109 : Operation 507 [4/5] (7.25ns)   --->   "%sum_1_19 = fadd float %sum_1_18, %tmp_5_19" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 508 [4/4] (5.70ns)   --->   "%tmp_5_20 = fmul float %a_10_load_1, %b_10_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 110> : 7.26ns
ST_110 : Operation 509 [3/5] (7.25ns)   --->   "%sum_1_19 = fadd float %sum_1_18, %tmp_5_19" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 510 [3/4] (5.70ns)   --->   "%tmp_5_20 = fmul float %a_10_load_1, %b_10_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 111> : 7.26ns
ST_111 : Operation 511 [2/5] (7.25ns)   --->   "%sum_1_19 = fadd float %sum_1_18, %tmp_5_19" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 512 [2/4] (5.70ns)   --->   "%tmp_5_20 = fmul float %a_10_load_1, %b_10_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 112> : 7.26ns
ST_112 : Operation 513 [1/1] (0.00ns)   --->   "%a_11_addr = getelementptr [64 x float]* %a_11, i64 0, i64 %tmp_1" [./mmult.h:59]
ST_112 : Operation 514 [1/1] (0.00ns)   --->   "%b_11_addr = getelementptr [64 x float]* %b_11, i64 0, i64 %tmp_2" [./mmult.h:59]
ST_112 : Operation 515 [1/5] (7.25ns)   --->   "%sum_1_19 = fadd float %sum_1_18, %tmp_5_19" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 516 [1/4] (5.70ns)   --->   "%tmp_5_20 = fmul float %a_10_load_1, %b_10_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 517 [2/2] (3.25ns)   --->   "%a_11_load = load float* %a_11_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_112 : Operation 518 [2/2] (3.25ns)   --->   "%b_11_load = load float* %b_11_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 113> : 7.26ns
ST_113 : Operation 519 [5/5] (7.25ns)   --->   "%sum_1_20 = fadd float %sum_1_19, %tmp_5_20" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 520 [1/2] (3.25ns)   --->   "%a_11_load = load float* %a_11_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_113 : Operation 521 [1/2] (3.25ns)   --->   "%b_11_load = load float* %b_11_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 114> : 7.26ns
ST_114 : Operation 522 [4/5] (7.25ns)   --->   "%sum_1_20 = fadd float %sum_1_19, %tmp_5_20" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 523 [4/4] (5.70ns)   --->   "%tmp_5_21 = fmul float %a_11_load, %b_11_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 115> : 7.26ns
ST_115 : Operation 524 [3/5] (7.25ns)   --->   "%sum_1_20 = fadd float %sum_1_19, %tmp_5_20" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 525 [3/4] (5.70ns)   --->   "%tmp_5_21 = fmul float %a_11_load, %b_11_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 116> : 7.26ns
ST_116 : Operation 526 [2/5] (7.25ns)   --->   "%sum_1_20 = fadd float %sum_1_19, %tmp_5_20" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 527 [2/4] (5.70ns)   --->   "%tmp_5_21 = fmul float %a_11_load, %b_11_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 117> : 7.26ns
ST_117 : Operation 528 [1/1] (0.00ns)   --->   "%a_11_addr_1 = getelementptr [64 x float]* %a_11, i64 0, i64 %tmp_6" [./mmult.h:59]
ST_117 : Operation 529 [1/1] (0.00ns)   --->   "%b_11_addr_1 = getelementptr [64 x float]* %b_11, i64 0, i64 %tmp_9_cast" [./mmult.h:54]
ST_117 : Operation 530 [1/5] (7.25ns)   --->   "%sum_1_20 = fadd float %sum_1_19, %tmp_5_20" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 531 [1/4] (5.70ns)   --->   "%tmp_5_21 = fmul float %a_11_load, %b_11_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 532 [2/2] (3.25ns)   --->   "%a_11_load_1 = load float* %a_11_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_117 : Operation 533 [2/2] (3.25ns)   --->   "%b_11_load_1 = load float* %b_11_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 118> : 7.26ns
ST_118 : Operation 534 [5/5] (7.25ns)   --->   "%sum_1_21 = fadd float %sum_1_20, %tmp_5_21" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 535 [1/2] (3.25ns)   --->   "%a_11_load_1 = load float* %a_11_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_118 : Operation 536 [1/2] (3.25ns)   --->   "%b_11_load_1 = load float* %b_11_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 119> : 7.26ns
ST_119 : Operation 537 [4/5] (7.25ns)   --->   "%sum_1_21 = fadd float %sum_1_20, %tmp_5_21" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 538 [4/4] (5.70ns)   --->   "%tmp_5_22 = fmul float %a_11_load_1, %b_11_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 120> : 7.26ns
ST_120 : Operation 539 [3/5] (7.25ns)   --->   "%sum_1_21 = fadd float %sum_1_20, %tmp_5_21" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 540 [3/4] (5.70ns)   --->   "%tmp_5_22 = fmul float %a_11_load_1, %b_11_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 121> : 7.26ns
ST_121 : Operation 541 [2/5] (7.25ns)   --->   "%sum_1_21 = fadd float %sum_1_20, %tmp_5_21" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 542 [2/4] (5.70ns)   --->   "%tmp_5_22 = fmul float %a_11_load_1, %b_11_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 122> : 7.26ns
ST_122 : Operation 543 [1/1] (0.00ns)   --->   "%a_12_addr = getelementptr [64 x float]* %a_12, i64 0, i64 %tmp_1" [./mmult.h:59]
ST_122 : Operation 544 [1/1] (0.00ns)   --->   "%a_13_addr = getelementptr [64 x float]* %a_13, i64 0, i64 %tmp_1" [./mmult.h:59]
ST_122 : Operation 545 [1/1] (0.00ns)   --->   "%a_14_addr = getelementptr [64 x float]* %a_14, i64 0, i64 %tmp_1" [./mmult.h:59]
ST_122 : Operation 546 [1/1] (0.00ns)   --->   "%a_15_addr = getelementptr [64 x float]* %a_15, i64 0, i64 %tmp_1" [./mmult.h:59]
ST_122 : Operation 547 [1/1] (0.00ns)   --->   "%b_12_addr = getelementptr [64 x float]* %b_12, i64 0, i64 %tmp_2" [./mmult.h:59]
ST_122 : Operation 548 [1/1] (0.00ns)   --->   "%b_13_addr = getelementptr [64 x float]* %b_13, i64 0, i64 %tmp_2" [./mmult.h:59]
ST_122 : Operation 549 [1/1] (0.00ns)   --->   "%b_14_addr = getelementptr [64 x float]* %b_14, i64 0, i64 %tmp_2" [./mmult.h:59]
ST_122 : Operation 550 [1/1] (0.00ns)   --->   "%b_15_addr = getelementptr [64 x float]* %b_15, i64 0, i64 %tmp_2" [./mmult.h:59]
ST_122 : Operation 551 [1/5] (7.25ns)   --->   "%sum_1_21 = fadd float %sum_1_20, %tmp_5_21" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 552 [1/4] (5.70ns)   --->   "%tmp_5_22 = fmul float %a_11_load_1, %b_11_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 553 [2/2] (3.25ns)   --->   "%a_12_load = load float* %a_12_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 554 [2/2] (3.25ns)   --->   "%b_12_load = load float* %b_12_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 555 [2/2] (3.25ns)   --->   "%a_13_load = load float* %a_13_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 556 [2/2] (3.25ns)   --->   "%b_13_load = load float* %b_13_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 557 [2/2] (3.25ns)   --->   "%a_14_load = load float* %a_14_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 558 [2/2] (3.25ns)   --->   "%b_14_load = load float* %b_14_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 559 [2/2] (3.25ns)   --->   "%a_15_load = load float* %a_15_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 560 [2/2] (3.25ns)   --->   "%b_15_load = load float* %b_15_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 123> : 7.26ns
ST_123 : Operation 561 [5/5] (7.25ns)   --->   "%sum_1_22 = fadd float %sum_1_21, %tmp_5_22" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 562 [1/2] (3.25ns)   --->   "%a_12_load = load float* %a_12_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 563 [1/2] (3.25ns)   --->   "%b_12_load = load float* %b_12_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 564 [1/2] (3.25ns)   --->   "%a_13_load = load float* %a_13_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 565 [1/2] (3.25ns)   --->   "%b_13_load = load float* %b_13_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 566 [1/2] (3.25ns)   --->   "%a_14_load = load float* %a_14_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 567 [1/2] (3.25ns)   --->   "%b_14_load = load float* %b_14_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 568 [1/2] (3.25ns)   --->   "%a_15_load = load float* %a_15_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 569 [1/2] (3.25ns)   --->   "%b_15_load = load float* %b_15_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 124> : 7.26ns
ST_124 : Operation 570 [4/5] (7.25ns)   --->   "%sum_1_22 = fadd float %sum_1_21, %tmp_5_22" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 571 [4/4] (5.70ns)   --->   "%tmp_5_23 = fmul float %a_12_load, %b_12_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 572 [4/4] (5.70ns)   --->   "%tmp_5_25 = fmul float %a_13_load, %b_13_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 573 [4/4] (5.70ns)   --->   "%tmp_5_27 = fmul float %a_14_load, %b_14_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 574 [4/4] (5.70ns)   --->   "%tmp_5_29 = fmul float %a_15_load, %b_15_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 125> : 7.26ns
ST_125 : Operation 575 [3/5] (7.25ns)   --->   "%sum_1_22 = fadd float %sum_1_21, %tmp_5_22" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 576 [3/4] (5.70ns)   --->   "%tmp_5_23 = fmul float %a_12_load, %b_12_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 577 [3/4] (5.70ns)   --->   "%tmp_5_25 = fmul float %a_13_load, %b_13_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 578 [3/4] (5.70ns)   --->   "%tmp_5_27 = fmul float %a_14_load, %b_14_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 579 [3/4] (5.70ns)   --->   "%tmp_5_29 = fmul float %a_15_load, %b_15_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 126> : 7.26ns
ST_126 : Operation 580 [2/5] (7.25ns)   --->   "%sum_1_22 = fadd float %sum_1_21, %tmp_5_22" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 581 [2/4] (5.70ns)   --->   "%tmp_5_23 = fmul float %a_12_load, %b_12_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 582 [2/4] (5.70ns)   --->   "%tmp_5_25 = fmul float %a_13_load, %b_13_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 583 [2/4] (5.70ns)   --->   "%tmp_5_27 = fmul float %a_14_load, %b_14_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 584 [2/4] (5.70ns)   --->   "%tmp_5_29 = fmul float %a_15_load, %b_15_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 127> : 7.26ns
ST_127 : Operation 585 [1/1] (0.00ns)   --->   "%a_12_addr_1 = getelementptr [64 x float]* %a_12, i64 0, i64 %tmp_6" [./mmult.h:59]
ST_127 : Operation 586 [1/1] (0.00ns)   --->   "%a_13_addr_1 = getelementptr [64 x float]* %a_13, i64 0, i64 %tmp_6" [./mmult.h:59]
ST_127 : Operation 587 [1/1] (0.00ns)   --->   "%a_14_addr_1 = getelementptr [64 x float]* %a_14, i64 0, i64 %tmp_6" [./mmult.h:59]
ST_127 : Operation 588 [1/1] (0.00ns)   --->   "%a_15_addr_1 = getelementptr [64 x float]* %a_15, i64 0, i64 %tmp_6" [./mmult.h:59]
ST_127 : Operation 589 [1/1] (0.00ns)   --->   "%b_12_addr_1 = getelementptr [64 x float]* %b_12, i64 0, i64 %tmp_9_cast" [./mmult.h:54]
ST_127 : Operation 590 [1/1] (0.00ns)   --->   "%b_13_addr_1 = getelementptr [64 x float]* %b_13, i64 0, i64 %tmp_9_cast" [./mmult.h:54]
ST_127 : Operation 591 [1/1] (0.00ns)   --->   "%b_14_addr_1 = getelementptr [64 x float]* %b_14, i64 0, i64 %tmp_9_cast" [./mmult.h:54]
ST_127 : Operation 592 [1/1] (0.00ns)   --->   "%b_15_addr_1 = getelementptr [64 x float]* %b_15, i64 0, i64 %tmp_9_cast" [./mmult.h:54]
ST_127 : Operation 593 [1/5] (7.25ns)   --->   "%sum_1_22 = fadd float %sum_1_21, %tmp_5_22" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 594 [1/4] (5.70ns)   --->   "%tmp_5_23 = fmul float %a_12_load, %b_12_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 595 [2/2] (3.25ns)   --->   "%a_12_load_1 = load float* %a_12_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 596 [2/2] (3.25ns)   --->   "%b_12_load_1 = load float* %b_12_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 597 [1/4] (5.70ns)   --->   "%tmp_5_25 = fmul float %a_13_load, %b_13_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 598 [2/2] (3.25ns)   --->   "%a_13_load_1 = load float* %a_13_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 599 [2/2] (3.25ns)   --->   "%b_13_load_1 = load float* %b_13_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 600 [1/4] (5.70ns)   --->   "%tmp_5_27 = fmul float %a_14_load, %b_14_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 601 [2/2] (3.25ns)   --->   "%a_14_load_1 = load float* %a_14_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 602 [2/2] (3.25ns)   --->   "%b_14_load_1 = load float* %b_14_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 603 [1/4] (5.70ns)   --->   "%tmp_5_29 = fmul float %a_15_load, %b_15_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 604 [2/2] (3.25ns)   --->   "%a_15_load_1 = load float* %a_15_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 605 [2/2] (3.25ns)   --->   "%b_15_load_1 = load float* %b_15_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 128> : 7.26ns
ST_128 : Operation 606 [5/5] (7.25ns)   --->   "%sum_1_23 = fadd float %sum_1_22, %tmp_5_23" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 607 [1/2] (3.25ns)   --->   "%a_12_load_1 = load float* %a_12_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 608 [1/2] (3.25ns)   --->   "%b_12_load_1 = load float* %b_12_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 609 [1/2] (3.25ns)   --->   "%a_13_load_1 = load float* %a_13_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 610 [1/2] (3.25ns)   --->   "%b_13_load_1 = load float* %b_13_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 611 [1/2] (3.25ns)   --->   "%a_14_load_1 = load float* %a_14_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 612 [1/2] (3.25ns)   --->   "%b_14_load_1 = load float* %b_14_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 613 [1/2] (3.25ns)   --->   "%a_15_load_1 = load float* %a_15_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 614 [1/2] (3.25ns)   --->   "%b_15_load_1 = load float* %b_15_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 129> : 7.26ns
ST_129 : Operation 615 [4/5] (7.25ns)   --->   "%sum_1_23 = fadd float %sum_1_22, %tmp_5_23" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 616 [4/4] (5.70ns)   --->   "%tmp_5_24 = fmul float %a_12_load_1, %b_12_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 617 [4/4] (5.70ns)   --->   "%tmp_5_26 = fmul float %a_13_load_1, %b_13_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 618 [4/4] (5.70ns)   --->   "%tmp_5_28 = fmul float %a_14_load_1, %b_14_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 619 [4/4] (5.70ns)   --->   "%tmp_5_30 = fmul float %a_15_load_1, %b_15_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 130> : 7.26ns
ST_130 : Operation 620 [3/5] (7.25ns)   --->   "%sum_1_23 = fadd float %sum_1_22, %tmp_5_23" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 621 [3/4] (5.70ns)   --->   "%tmp_5_24 = fmul float %a_12_load_1, %b_12_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 622 [3/4] (5.70ns)   --->   "%tmp_5_26 = fmul float %a_13_load_1, %b_13_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 623 [3/4] (5.70ns)   --->   "%tmp_5_28 = fmul float %a_14_load_1, %b_14_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 624 [3/4] (5.70ns)   --->   "%tmp_5_30 = fmul float %a_15_load_1, %b_15_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 131> : 7.26ns
ST_131 : Operation 625 [2/5] (7.25ns)   --->   "%sum_1_23 = fadd float %sum_1_22, %tmp_5_23" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 626 [2/4] (5.70ns)   --->   "%tmp_5_24 = fmul float %a_12_load_1, %b_12_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 627 [2/4] (5.70ns)   --->   "%tmp_5_26 = fmul float %a_13_load_1, %b_13_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 628 [2/4] (5.70ns)   --->   "%tmp_5_28 = fmul float %a_14_load_1, %b_14_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 629 [2/4] (5.70ns)   --->   "%tmp_5_30 = fmul float %a_15_load_1, %b_15_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 132> : 7.26ns
ST_132 : Operation 630 [1/5] (7.25ns)   --->   "%sum_1_23 = fadd float %sum_1_22, %tmp_5_23" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 631 [1/4] (5.70ns)   --->   "%tmp_5_24 = fmul float %a_12_load_1, %b_12_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 632 [1/4] (5.70ns)   --->   "%tmp_5_26 = fmul float %a_13_load_1, %b_13_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 633 [1/4] (5.70ns)   --->   "%tmp_5_28 = fmul float %a_14_load_1, %b_14_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 634 [1/4] (5.70ns)   --->   "%tmp_5_30 = fmul float %a_15_load_1, %b_15_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 133> : 7.26ns
ST_133 : Operation 635 [5/5] (7.25ns)   --->   "%sum_1_24 = fadd float %sum_1_23, %tmp_5_24" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 134> : 7.26ns
ST_134 : Operation 636 [4/5] (7.25ns)   --->   "%sum_1_24 = fadd float %sum_1_23, %tmp_5_24" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 135> : 7.26ns
ST_135 : Operation 637 [3/5] (7.25ns)   --->   "%sum_1_24 = fadd float %sum_1_23, %tmp_5_24" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 136> : 7.26ns
ST_136 : Operation 638 [2/5] (7.25ns)   --->   "%sum_1_24 = fadd float %sum_1_23, %tmp_5_24" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 137> : 7.26ns
ST_137 : Operation 639 [1/5] (7.25ns)   --->   "%sum_1_24 = fadd float %sum_1_23, %tmp_5_24" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 138> : 7.26ns
ST_138 : Operation 640 [5/5] (7.25ns)   --->   "%sum_1_25 = fadd float %sum_1_24, %tmp_5_25" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 139> : 7.26ns
ST_139 : Operation 641 [4/5] (7.25ns)   --->   "%sum_1_25 = fadd float %sum_1_24, %tmp_5_25" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 140> : 7.26ns
ST_140 : Operation 642 [3/5] (7.25ns)   --->   "%sum_1_25 = fadd float %sum_1_24, %tmp_5_25" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 141> : 7.26ns
ST_141 : Operation 643 [2/5] (7.25ns)   --->   "%sum_1_25 = fadd float %sum_1_24, %tmp_5_25" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 142> : 7.26ns
ST_142 : Operation 644 [1/5] (7.25ns)   --->   "%sum_1_25 = fadd float %sum_1_24, %tmp_5_25" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 143> : 7.26ns
ST_143 : Operation 645 [5/5] (7.25ns)   --->   "%sum_1_26 = fadd float %sum_1_25, %tmp_5_26" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 144> : 7.26ns
ST_144 : Operation 646 [4/5] (7.25ns)   --->   "%sum_1_26 = fadd float %sum_1_25, %tmp_5_26" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 145> : 7.26ns
ST_145 : Operation 647 [3/5] (7.25ns)   --->   "%sum_1_26 = fadd float %sum_1_25, %tmp_5_26" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 146> : 7.26ns
ST_146 : Operation 648 [2/5] (7.25ns)   --->   "%sum_1_26 = fadd float %sum_1_25, %tmp_5_26" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 147> : 7.26ns
ST_147 : Operation 649 [1/5] (7.25ns)   --->   "%sum_1_26 = fadd float %sum_1_25, %tmp_5_26" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 148> : 7.26ns
ST_148 : Operation 650 [5/5] (7.25ns)   --->   "%sum_1_27 = fadd float %sum_1_26, %tmp_5_27" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 149> : 7.26ns
ST_149 : Operation 651 [4/5] (7.25ns)   --->   "%sum_1_27 = fadd float %sum_1_26, %tmp_5_27" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 150> : 7.26ns
ST_150 : Operation 652 [3/5] (7.25ns)   --->   "%sum_1_27 = fadd float %sum_1_26, %tmp_5_27" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 151> : 7.26ns
ST_151 : Operation 653 [2/5] (7.25ns)   --->   "%sum_1_27 = fadd float %sum_1_26, %tmp_5_27" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 152> : 7.26ns
ST_152 : Operation 654 [1/5] (7.25ns)   --->   "%sum_1_27 = fadd float %sum_1_26, %tmp_5_27" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 153> : 7.26ns
ST_153 : Operation 655 [5/5] (7.25ns)   --->   "%sum_1_28 = fadd float %sum_1_27, %tmp_5_28" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 154> : 7.26ns
ST_154 : Operation 656 [4/5] (7.25ns)   --->   "%sum_1_28 = fadd float %sum_1_27, %tmp_5_28" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 155> : 7.26ns
ST_155 : Operation 657 [3/5] (7.25ns)   --->   "%sum_1_28 = fadd float %sum_1_27, %tmp_5_28" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 156> : 7.26ns
ST_156 : Operation 658 [2/5] (7.25ns)   --->   "%sum_1_28 = fadd float %sum_1_27, %tmp_5_28" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 157> : 7.26ns
ST_157 : Operation 659 [1/5] (7.25ns)   --->   "%sum_1_28 = fadd float %sum_1_27, %tmp_5_28" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 158> : 7.26ns
ST_158 : Operation 660 [5/5] (7.25ns)   --->   "%sum_1_29 = fadd float %sum_1_28, %tmp_5_29" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 159> : 7.26ns
ST_159 : Operation 661 [4/5] (7.25ns)   --->   "%sum_1_29 = fadd float %sum_1_28, %tmp_5_29" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 160> : 7.26ns
ST_160 : Operation 662 [3/5] (7.25ns)   --->   "%sum_1_29 = fadd float %sum_1_28, %tmp_5_29" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 161> : 7.26ns
ST_161 : Operation 663 [2/5] (7.25ns)   --->   "%sum_1_29 = fadd float %sum_1_28, %tmp_5_29" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 162> : 7.26ns
ST_162 : Operation 664 [1/5] (7.25ns)   --->   "%sum_1_29 = fadd float %sum_1_28, %tmp_5_29" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 163> : 7.26ns
ST_163 : Operation 665 [5/5] (7.25ns)   --->   "%sum_1_30 = fadd float %sum_1_29, %tmp_5_30" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 164> : 7.26ns
ST_164 : Operation 666 [4/5] (7.25ns)   --->   "%sum_1_30 = fadd float %sum_1_29, %tmp_5_30" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 165> : 7.26ns
ST_165 : Operation 667 [3/5] (7.25ns)   --->   "%sum_1_30 = fadd float %sum_1_29, %tmp_5_30" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 166> : 7.26ns
ST_166 : Operation 668 [2/5] (7.25ns)   --->   "%sum_1_30 = fadd float %sum_1_29, %tmp_5_30" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 167> : 7.26ns
ST_167 : Operation 669 [1/5] (7.25ns)   --->   "%sum_1_30 = fadd float %sum_1_29, %tmp_5_30" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 168> : 5.23ns
ST_168 : Operation 670 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)"
ST_168 : Operation 671 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"
ST_168 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_7 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_mid2_v, i5 0)" [./mmult.h:59]
ST_168 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i11 %tmp_7 to i12" [./mmult.h:55]
ST_168 : Operation 674 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str10) nounwind" [./mmult.h:55]
ST_168 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str10)" [./mmult.h:55]
ST_168 : Operation 676 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./mmult.h:56]
ST_168 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_2_cast3 = zext i6 %ib_mid2 to i12" [./mmult.h:54]
ST_168 : Operation 678 [1/1] (1.97ns)   --->   "%tmp_s = add i12 %tmp_2_cast3, %tmp_8_cast" [./mmult.h:60]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i12 %tmp_s to i64" [./mmult.h:60]
ST_168 : Operation 680 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [1024 x float]* %out_r, i64 0, i64 %tmp_10_cast" [./mmult.h:60]
ST_168 : Operation 681 [1/1] (3.25ns)   --->   "store float %sum_1_30, float* %out_addr, align 4" [./mmult.h:60]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_168 : Operation 682 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str10, i32 %tmp_3)" [./mmult.h:61]
ST_168 : Operation 683 [1/1] (0.00ns)   --->   "br label %1"

 <State 169> : 0.00ns
ST_169 : Operation 684 [1/1] (0.00ns)   --->   "ret void" [./mmult.h:63]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [36]  (1.77 ns)

 <State 2>: 6.45ns
The critical path consists of the following:
	'phi' operation ('ia', ./mmult.h:59) with incoming values : ('tmp_mid2_v', ./mmult.h:59) [37]  (0 ns)
	'add' operation ('ia', ./mmult.h:53) [43]  (1.83 ns)
	'select' operation ('tmp_mid2_v', ./mmult.h:59) [48]  (1.37 ns)
	'getelementptr' operation ('a_0_addr', ./mmult.h:59) [51]  (0 ns)
	'load' operation ('a_0_load', ./mmult.h:59) on array 'a_0' [130]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('a_0_load', ./mmult.h:59) on array 'a_0' [130]  (3.25 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', ./mmult.h:59) [132]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', ./mmult.h:59) [132]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', ./mmult.h:59) [132]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', ./mmult.h:59) [132]  (5.7 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1', ./mmult.h:59) [133]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1', ./mmult.h:59) [133]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1', ./mmult.h:59) [133]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1', ./mmult.h:59) [133]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1', ./mmult.h:59) [133]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', ./mmult.h:59) [137]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', ./mmult.h:59) [137]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', ./mmult.h:59) [137]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', ./mmult.h:59) [137]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', ./mmult.h:59) [137]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', ./mmult.h:59) [141]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', ./mmult.h:59) [141]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', ./mmult.h:59) [141]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', ./mmult.h:59) [141]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', ./mmult.h:59) [141]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', ./mmult.h:59) [145]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', ./mmult.h:59) [145]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', ./mmult.h:59) [145]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', ./mmult.h:59) [145]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', ./mmult.h:59) [145]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_4', ./mmult.h:59) [149]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_4', ./mmult.h:59) [149]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_4', ./mmult.h:59) [149]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_4', ./mmult.h:59) [149]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_4', ./mmult.h:59) [149]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_5', ./mmult.h:59) [153]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_5', ./mmult.h:59) [153]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_5', ./mmult.h:59) [153]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_5', ./mmult.h:59) [153]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_5', ./mmult.h:59) [153]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_6', ./mmult.h:59) [157]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_6', ./mmult.h:59) [157]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_6', ./mmult.h:59) [157]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_6', ./mmult.h:59) [157]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_6', ./mmult.h:59) [157]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_7', ./mmult.h:59) [161]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_7', ./mmult.h:59) [161]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_7', ./mmult.h:59) [161]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_7', ./mmult.h:59) [161]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_7', ./mmult.h:59) [161]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_8', ./mmult.h:59) [165]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_8', ./mmult.h:59) [165]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_8', ./mmult.h:59) [165]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_8', ./mmult.h:59) [165]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_8', ./mmult.h:59) [165]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_9', ./mmult.h:59) [169]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_9', ./mmult.h:59) [169]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_9', ./mmult.h:59) [169]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_9', ./mmult.h:59) [169]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_9', ./mmult.h:59) [169]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_s', ./mmult.h:59) [173]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_s', ./mmult.h:59) [173]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_s', ./mmult.h:59) [173]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_s', ./mmult.h:59) [173]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_s', ./mmult.h:59) [173]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_10', ./mmult.h:59) [177]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_10', ./mmult.h:59) [177]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_10', ./mmult.h:59) [177]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_10', ./mmult.h:59) [177]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_10', ./mmult.h:59) [177]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_11', ./mmult.h:59) [181]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_11', ./mmult.h:59) [181]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_11', ./mmult.h:59) [181]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_11', ./mmult.h:59) [181]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_11', ./mmult.h:59) [181]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_12', ./mmult.h:59) [185]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_12', ./mmult.h:59) [185]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_12', ./mmult.h:59) [185]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_12', ./mmult.h:59) [185]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_12', ./mmult.h:59) [185]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_13', ./mmult.h:59) [189]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_13', ./mmult.h:59) [189]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_13', ./mmult.h:59) [189]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_13', ./mmult.h:59) [189]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_13', ./mmult.h:59) [189]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_14', ./mmult.h:59) [193]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_14', ./mmult.h:59) [193]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_14', ./mmult.h:59) [193]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_14', ./mmult.h:59) [193]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_14', ./mmult.h:59) [193]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_15', ./mmult.h:59) [197]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_15', ./mmult.h:59) [197]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_15', ./mmult.h:59) [197]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_15', ./mmult.h:59) [197]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_15', ./mmult.h:59) [197]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_16', ./mmult.h:59) [201]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_16', ./mmult.h:59) [201]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_16', ./mmult.h:59) [201]  (7.26 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_16', ./mmult.h:59) [201]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_16', ./mmult.h:59) [201]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_17', ./mmult.h:59) [205]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_17', ./mmult.h:59) [205]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_17', ./mmult.h:59) [205]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_17', ./mmult.h:59) [205]  (7.26 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_17', ./mmult.h:59) [205]  (7.26 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_18', ./mmult.h:59) [209]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_18', ./mmult.h:59) [209]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_18', ./mmult.h:59) [209]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_18', ./mmult.h:59) [209]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_18', ./mmult.h:59) [209]  (7.26 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_19', ./mmult.h:59) [213]  (7.26 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_19', ./mmult.h:59) [213]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_19', ./mmult.h:59) [213]  (7.26 ns)

 <State 111>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_19', ./mmult.h:59) [213]  (7.26 ns)

 <State 112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_19', ./mmult.h:59) [213]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_20', ./mmult.h:59) [217]  (7.26 ns)

 <State 114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_20', ./mmult.h:59) [217]  (7.26 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_20', ./mmult.h:59) [217]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_20', ./mmult.h:59) [217]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_20', ./mmult.h:59) [217]  (7.26 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_21', ./mmult.h:59) [221]  (7.26 ns)

 <State 119>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_21', ./mmult.h:59) [221]  (7.26 ns)

 <State 120>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_21', ./mmult.h:59) [221]  (7.26 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_21', ./mmult.h:59) [221]  (7.26 ns)

 <State 122>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_21', ./mmult.h:59) [221]  (7.26 ns)

 <State 123>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_22', ./mmult.h:59) [225]  (7.26 ns)

 <State 124>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_22', ./mmult.h:59) [225]  (7.26 ns)

 <State 125>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_22', ./mmult.h:59) [225]  (7.26 ns)

 <State 126>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_22', ./mmult.h:59) [225]  (7.26 ns)

 <State 127>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_22', ./mmult.h:59) [225]  (7.26 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_23', ./mmult.h:59) [229]  (7.26 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_23', ./mmult.h:59) [229]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_23', ./mmult.h:59) [229]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_23', ./mmult.h:59) [229]  (7.26 ns)

 <State 132>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_23', ./mmult.h:59) [229]  (7.26 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_24', ./mmult.h:59) [233]  (7.26 ns)

 <State 134>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_24', ./mmult.h:59) [233]  (7.26 ns)

 <State 135>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_24', ./mmult.h:59) [233]  (7.26 ns)

 <State 136>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_24', ./mmult.h:59) [233]  (7.26 ns)

 <State 137>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_24', ./mmult.h:59) [233]  (7.26 ns)

 <State 138>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_25', ./mmult.h:59) [237]  (7.26 ns)

 <State 139>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_25', ./mmult.h:59) [237]  (7.26 ns)

 <State 140>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_25', ./mmult.h:59) [237]  (7.26 ns)

 <State 141>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_25', ./mmult.h:59) [237]  (7.26 ns)

 <State 142>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_25', ./mmult.h:59) [237]  (7.26 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_26', ./mmult.h:59) [241]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_26', ./mmult.h:59) [241]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_26', ./mmult.h:59) [241]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_26', ./mmult.h:59) [241]  (7.26 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_26', ./mmult.h:59) [241]  (7.26 ns)

 <State 148>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_27', ./mmult.h:59) [245]  (7.26 ns)

 <State 149>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_27', ./mmult.h:59) [245]  (7.26 ns)

 <State 150>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_27', ./mmult.h:59) [245]  (7.26 ns)

 <State 151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_27', ./mmult.h:59) [245]  (7.26 ns)

 <State 152>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_27', ./mmult.h:59) [245]  (7.26 ns)

 <State 153>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_28', ./mmult.h:59) [249]  (7.26 ns)

 <State 154>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_28', ./mmult.h:59) [249]  (7.26 ns)

 <State 155>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_28', ./mmult.h:59) [249]  (7.26 ns)

 <State 156>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_28', ./mmult.h:59) [249]  (7.26 ns)

 <State 157>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_28', ./mmult.h:59) [249]  (7.26 ns)

 <State 158>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_29', ./mmult.h:59) [253]  (7.26 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_29', ./mmult.h:59) [253]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_29', ./mmult.h:59) [253]  (7.26 ns)

 <State 161>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_29', ./mmult.h:59) [253]  (7.26 ns)

 <State 162>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_29', ./mmult.h:59) [253]  (7.26 ns)

 <State 163>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_30', ./mmult.h:59) [257]  (7.26 ns)

 <State 164>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_30', ./mmult.h:59) [257]  (7.26 ns)

 <State 165>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_30', ./mmult.h:59) [257]  (7.26 ns)

 <State 166>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_30', ./mmult.h:59) [257]  (7.26 ns)

 <State 167>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_30', ./mmult.h:59) [257]  (7.26 ns)

 <State 168>: 5.23ns
The critical path consists of the following:
	'add' operation ('tmp_s', ./mmult.h:60) [127]  (1.98 ns)
	'getelementptr' operation ('out_addr', ./mmult.h:60) [129]  (0 ns)
	'store' operation (./mmult.h:60) of variable 'sum_1_30', ./mmult.h:59 on array 'out_r' [258]  (3.25 ns)

 <State 169>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
