
---------- Begin Simulation Statistics ----------
final_tick                                33366835000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 182039                       # Simulator instruction rate (inst/s)
host_mem_usage                                4481940                       # Number of bytes of host memory used
host_op_rate                                   354653                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    92.28                       # Real time elapsed on the host
host_tick_rate                              361573827                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16798963                       # Number of instructions simulated
sim_ops                                      32728203                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033367                       # Number of seconds simulated
sim_ticks                                 33366835000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.673367                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3502934                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2501870                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        32911                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1828767                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1228                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       34236297                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.149849                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3366170                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          231                       # TLB misses on write requests
system.cpu0.numCycles                        66733670                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                18916380                       # Class of committed instruction
system.cpu0.tickCycles                       32497373                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   39                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               87                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              281                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             53                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              53                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    281                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    6798963                       # Number of instructions committed
system.cpu1.committedOps                     13811823                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              9.815272                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3681945                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1672497                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        22934                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     990587                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          516                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       40410969                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.101882                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3468871                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          608                       # TLB misses on write requests
system.cpu1.numCycles                        66733670                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             396985      2.87%      2.87% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               10767737     77.96%     80.83% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  1132      0.01%     80.84% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                  99203      0.72%     81.56% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                15667      0.11%     81.67% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.67% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.02%     81.69% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.69% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.69% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.69% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.69% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 15574      0.11%     81.80% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     81.80% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 53667      0.39%     82.19% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  3372      0.02%     82.22% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 54858      0.40%     82.61% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                51381      0.37%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                3865      0.03%     83.01% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.01% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.01% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.01% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd              740      0.01%     83.02% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.02% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.02% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             4881      0.04%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1304109      9.44%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               901253      6.53%     99.02% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            95269      0.69%     99.71% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           39952      0.29%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                13811823                       # Class of committed instruction
system.cpu1.tickCycles                       26322701                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       263012                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        527048                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3260103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4674                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6520270                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4674                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             206603                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        67393                       # Transaction distribution
system.membus.trans_dist::CleanEvict           195619                       # Transaction distribution
system.membus.trans_dist::ReadExReq             57433                       # Transaction distribution
system.membus.trans_dist::ReadExResp            57433                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        206603                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       791084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       791084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 791084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     21211456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     21211456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21211456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            264036                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  264036    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              264036                       # Request fanout histogram
system.membus.reqLayer4.occupancy           851193000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1418706500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1730469                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1730469                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1730469                       # number of overall hits
system.cpu0.icache.overall_hits::total        1730469                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1635648                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1635648                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1635648                       # number of overall misses
system.cpu0.icache.overall_misses::total      1635648                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  21562124000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  21562124000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  21562124000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  21562124000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3366117                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3366117                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3366117                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3366117                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.485915                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.485915                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.485915                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.485915                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13182.618754                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13182.618754                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13182.618754                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13182.618754                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1635632                       # number of writebacks
system.cpu0.icache.writebacks::total          1635632                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1635648                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1635648                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1635648                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1635648                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  19926476000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  19926476000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  19926476000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  19926476000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.485915                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.485915                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.485915                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.485915                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12182.618754                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12182.618754                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12182.618754                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12182.618754                       # average overall mshr miss latency
system.cpu0.icache.replacements               1635632                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1730469                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1730469                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1635648                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1635648                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  21562124000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  21562124000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3366117                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3366117                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.485915                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.485915                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13182.618754                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13182.618754                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1635648                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1635648                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  19926476000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  19926476000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.485915                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.485915                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12182.618754                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12182.618754                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999590                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3366117                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1635648                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.057972                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999590                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         28564584                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        28564584                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3402071                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3402071                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3402071                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3402071                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       722617                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        722617                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       722617                       # number of overall misses
system.cpu0.dcache.overall_misses::total       722617                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  14168074500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14168074500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  14168074500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14168074500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      4124688                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4124688                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      4124688                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4124688                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175193                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175193                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175193                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175193                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19606.616645                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19606.616645                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19606.616645                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19606.616645                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       418835                       # number of writebacks
system.cpu0.dcache.writebacks::total           418835                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        85341                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85341                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        85341                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85341                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       637276                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       637276                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       637276                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       637276                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11133357500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11133357500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11133357500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11133357500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154503                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154503                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154503                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154503                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17470.228755                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17470.228755                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17470.228755                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17470.228755                       # average overall mshr miss latency
system.cpu0.dcache.replacements                637260                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1963598                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1963598                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       466705                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       466705                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   6989639000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6989639000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2430303                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2430303                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.192036                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.192036                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14976.567639                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14976.567639                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        18083                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18083                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       448622                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       448622                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6280085000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6280085000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.184595                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184595                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13998.611303                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13998.611303                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1438473                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1438473                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       255912                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       255912                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7178435500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7178435500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.151035                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.151035                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28050.405999                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28050.405999                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        67258                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        67258                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4853272500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4853272500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25725.786360                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25725.786360                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999616                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4039347                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           637276                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.338458                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999616                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         33634780                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        33634780                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2771363                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2771363                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2771363                       # number of overall hits
system.cpu1.icache.overall_hits::total        2771363                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       697349                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        697349                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       697349                       # number of overall misses
system.cpu1.icache.overall_misses::total       697349                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  19090941000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  19090941000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  19090941000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  19090941000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3468712                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3468712                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3468712                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3468712                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.201040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.201040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.201040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.201040                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27376.451389                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27376.451389                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27376.451389                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27376.451389                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       697333                       # number of writebacks
system.cpu1.icache.writebacks::total           697333                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       697349                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       697349                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       697349                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       697349                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  18393592000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  18393592000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  18393592000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  18393592000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.201040                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.201040                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.201040                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.201040                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26376.451389                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26376.451389                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26376.451389                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26376.451389                       # average overall mshr miss latency
system.cpu1.icache.replacements                697333                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2771363                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2771363                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       697349                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       697349                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  19090941000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  19090941000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3468712                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3468712                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.201040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.201040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27376.451389                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27376.451389                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       697349                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       697349                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  18393592000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  18393592000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.201040                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.201040                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26376.451389                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26376.451389                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999573                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3468712                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           697349                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.974141                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999573                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28447045                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28447045                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2204107                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2204107                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2205017                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2205017                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       350345                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        350345                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       351489                       # number of overall misses
system.cpu1.dcache.overall_misses::total       351489                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  11716198999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11716198999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  11716198999                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11716198999                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2554452                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2554452                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2556506                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2556506                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.137151                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.137151                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.137488                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.137488                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 33441.890134                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33441.890134                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 33333.045982                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33333.045982                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           87                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           87                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       140164                       # number of writebacks
system.cpu1.dcache.writebacks::total           140164                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        61488                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        61488                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        61488                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        61488                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       288857                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       288857                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       289894                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       289894                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   9308524500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9308524500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   9375203000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9375203000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.113080                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.113080                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.113395                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.113395                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 32225.372762                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32225.372762                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 32340.107074                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32340.107074                       # average overall mshr miss latency
system.cpu1.dcache.replacements                289878                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1392371                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1392371                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       220461                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       220461                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   7303084500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7303084500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1612832                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1612832                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.136692                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136692                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 33126.423721                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33126.423721                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         8668                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8668                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       211793                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       211793                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6816561500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6816561500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.131317                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.131317                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 32185.017918                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32185.017918                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       811736                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        811736                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       129884                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       129884                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4413114499                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4413114499                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       941620                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       941620                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.137937                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.137937                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 33977.352861                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33977.352861                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        52820                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        52820                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        77064                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        77064                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2491963000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2491963000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.081842                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.081842                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 32336.278937                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32336.278937                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          910                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          910                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1144                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1144                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.556962                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.556962                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1037                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1037                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     66678500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     66678500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.504869                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.504869                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 64299.421408                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 64299.421408                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999600                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2494911                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           289894                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.606287                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999600                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20741942                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20741942                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1633355                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              595541                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              555995                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              211240                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2996131                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1633355                       # number of overall hits
system.l2.overall_hits::.cpu0.data             595541                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             555995                       # number of overall hits
system.l2.overall_hits::.cpu1.data             211240                       # number of overall hits
system.l2.overall_hits::total                 2996131                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2293                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             41735                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            141354                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             78654                       # number of demand (read+write) misses
system.l2.demand_misses::total                 264036                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2293                       # number of overall misses
system.l2.overall_misses::.cpu0.data            41735                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           141354                       # number of overall misses
system.l2.overall_misses::.cpu1.data            78654                       # number of overall misses
system.l2.overall_misses::total                264036                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    189424000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3609836000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  11295279500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   6651658500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21746198000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    189424000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3609836000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  11295279500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   6651658500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21746198000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1635648                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          637276                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          697349                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          289894                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3260167                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1635648                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         637276                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         697349                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         289894                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3260167                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001402                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.065490                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.202702                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.271320                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080988                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001402                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.065490                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.202702                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.271320                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080988                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82609.681640                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86494.213490                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 79907.745801                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84568.597910                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82360.731112                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82609.681640                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86494.213490                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 79907.745801                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84568.597910                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82360.731112                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               67393                       # number of writebacks
system.l2.writebacks::total                     67393                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        41735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       141354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        78654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            264036                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        41735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       141354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        78654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           264036                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    166494000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3192486000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   9881739500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   5865118500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19105838000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    166494000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3192486000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   9881739500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   5865118500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19105838000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.065490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.202702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.271320                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.080988                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.065490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.202702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.271320                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.080988                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72609.681640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76494.213490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 69907.745801                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74568.597910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72360.731112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72609.681640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76494.213490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 69907.745801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74568.597910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72360.731112                       # average overall mshr miss latency
system.l2.replacements                         263867                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       558999                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           558999                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       558999                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       558999                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2332965                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2332965                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2332965                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2332965                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3819                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3819                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           154986                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            53330                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                208316                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          33668                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23765                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               57433                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2921869000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1789372500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4711241500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        77095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            265749                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.178464                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.308256                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.216117                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86784.751099                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 75294.445613                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82030.217819                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        33668                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        23765                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          57433                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2585189000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1551722500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4136911500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.178464                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.308256                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.216117                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76784.751099                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 65294.445613                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72030.217819                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1633355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        555995                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2189350                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2293                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       141354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           143647                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    189424000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  11295279500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11484703500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1635648                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       697349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2332997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001402                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.202702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.061572                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82609.681640                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 79907.745801                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79950.876106                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       141354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       143647                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    166494000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   9881739500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10048233500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.202702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.061572                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72609.681640                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 69907.745801                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69950.876106                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       440555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       157910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            598465                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         8067                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        54889                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           62956                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    687967000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   4862286000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5550253000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       448622                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       212799                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        661421                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.017982                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.257938                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.095183                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85281.641254                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 88583.978575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88160.826609                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         8067                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        54889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        62956                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    607297000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   4313396000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4920693000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.017982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.257938                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.095183                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75281.641254                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78583.978575                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78160.826609                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.145873                       # Cycle average of tags in use
system.l2.tags.total_refs                     6516451                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    264891                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.600500                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      54.249289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      168.603915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      535.606163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      149.511487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      115.175018                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.052978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.164652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.523053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.146007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.112476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999166                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  52427051                       # Number of tag accesses
system.l2.tags.data_accesses                 52427051                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        146752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2671040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       9046656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       5033856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16898304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       146752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      9046656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9193408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4313152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4313152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          41735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         141354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          78654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              264036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        67393                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              67393                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4398140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         80050745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        271127184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        150864054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             506440122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4398140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    271127184                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        275525323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      129264643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            129264643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      129264643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4398140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        80050745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       271127184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       150864054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            635704765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     64900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     41674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    141354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     72711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000283694000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3968                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3968                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              582352                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              60986                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      264036                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      67393                       # Number of write requests accepted
system.mem_ctrls.readBursts                    264036                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    67393                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6004                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2493                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             42923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             26449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4774                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3471357750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1290160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8309457750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13453.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32203.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   160123                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   49114                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                264036                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                67393                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  220521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   33534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       113666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    181.807049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.707569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.660983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        54118     47.61%     47.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        34023     29.93%     77.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11961     10.52%     88.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4769      4.20%     92.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2994      2.63%     94.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1543      1.36%     96.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1097      0.97%     97.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          506      0.45%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2655      2.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       113666                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      65.003276                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.972136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.998816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            975     24.57%     24.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1044     26.31%     50.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1125     28.35%     79.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          675     17.01%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          106      2.67%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           11      0.28%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      0.15%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            7      0.18%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           10      0.25%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.05%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3968                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.349798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.331685                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.793927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3283     82.74%     82.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               68      1.71%     84.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              540     13.61%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               69      1.74%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.18%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3968                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16514048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  384256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4152064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16898304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4313152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       494.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       124.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    506.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    129.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33366083000                       # Total gap between requests
system.mem_ctrls.avgGap                     100673.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       146752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2667136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      9046656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      4653504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4152064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4398139.649745023809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 79933742.592007905245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 271127183.624098598957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 139464950.751247465611                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 124436854.739144429564                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2293                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        41735                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       141354                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        78654                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        67393                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     72303000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1472916750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   4083843750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   2680394250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 812188465750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31532.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35292.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28890.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34078.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12051525.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            418311180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            222330075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           801286500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          190916280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2633732400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14168313300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        881653440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19316543175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        578.914457                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2170996500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1114100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  30081738500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            393299760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            209032395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1041061980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          147736440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2633732400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14496026250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        605684640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19526573865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        585.209052                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1451887250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1114100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30800847750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2994418                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       626392                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2332965                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          564613                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           265749                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          265749                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2332997                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       661421                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4906928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1911812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2092031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       869666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9780437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    209361920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     67591104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     89259648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     27523712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              393736384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          263867                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4313152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3524034                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001326                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036395                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3519360     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4674      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3524034                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6152099000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         436329516                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1048608817                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         956304211                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2453729483                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33366835000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
