

================================================================
== Vitis HLS Report for 'matrix_mult'
================================================================
* Date:           Sat Feb 17 06:28:01 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        gemmhls_int
* Solution:       opt_2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.492 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      134|      134|  1.340 us|  1.340 us|  135|  135|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |      132|      132|         7|          2|          2|    64|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   32|       -|      -|    -|
|Expression       |        -|    -|       0|    797|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|   1312|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    794|    -|
|Register         |        -|    -|     956|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   32|     956|   2967|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   14|      ~0|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_8ns_16_1_1_U1   |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U2   |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U3   |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U4   |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U5   |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U6   |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U7   |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U8   |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U9   |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U10  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U11  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U12  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U13  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U14  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U15  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U16  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U17  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U18  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U19  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U20  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U21  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U22  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U23  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U24  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U25  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U26  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U27  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U28  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U29  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U30  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U31  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U32  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0|1312|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_16ns_17_4_1_U33  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U34  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U35  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U36  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U37  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U38  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U39  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U40  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U41  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U42  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U43  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U44  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U45  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U46  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U47  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U48  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U49  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U50  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U51  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U52  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U53  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U54  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U55  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U56  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U57  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U58  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U59  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U60  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U61  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U62  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U63  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U64  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln10_1_fu_1470_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln10_fu_1442_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln12_fu_1586_p2       |         +|   0|  0|  13|           5|           3|
    |add_ln886_12_fu_2261_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln886_13_fu_2271_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln886_14_fu_2407_p2   |         +|   0|  0|  27|          20|          20|
    |add_ln886_17_fu_2283_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln886_20_fu_2299_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln886_21_fu_2309_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln886_24_fu_2321_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln886_27_fu_2337_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln886_28_fu_2347_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln886_29_fu_2427_p2   |         +|   0|  0|  27|          20|          20|
    |add_ln886_2_fu_2207_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln886_32_fu_2447_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln886_35_fu_2463_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln886_36_fu_2473_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln886_39_fu_2485_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln886_42_fu_2501_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln886_43_fu_2511_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln886_44_fu_2599_p2   |         +|   0|  0|  27|          20|          20|
    |add_ln886_47_fu_2523_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln886_50_fu_2539_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln886_51_fu_2549_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln886_54_fu_2561_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln886_57_fu_2577_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln886_58_fu_2587_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln886_59_fu_2619_p2   |         +|   0|  0|  27|          20|          20|
    |add_ln886_5_fu_2223_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln886_6_fu_2233_p2    |         +|   0|  0|  26|          19|          19|
    |add_ln886_9_fu_2245_p2    |         +|   0|  0|  25|          18|          18|
    |ap_condition_975          |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_1436_p2      |      icmp|   0|  0|  11|           7|           8|
    |or_ln12_1_fu_1895_p2      |        or|   0|  0|   4|           4|           2|
    |or_ln12_2_fu_1920_p2      |        or|   0|  0|   4|           4|           2|
    |or_ln12_fu_1560_p2        |        or|   0|  0|   4|           4|           1|
    |select_ln10_2_fu_1484_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln10_3_fu_1528_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln10_fu_1462_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 797|         561|         551|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_load               |   9|          2|    5|         10|
    |b_0_address0                          |  14|          3|    4|         12|
    |b_0_address1                          |  14|          3|    4|         12|
    |b_10_address0                         |  14|          3|    4|         12|
    |b_10_address1                         |  14|          3|    4|         12|
    |b_11_address0                         |  14|          3|    4|         12|
    |b_11_address1                         |  14|          3|    4|         12|
    |b_12_address0                         |  14|          3|    4|         12|
    |b_12_address1                         |  14|          3|    4|         12|
    |b_13_address0                         |  14|          3|    4|         12|
    |b_13_address1                         |  14|          3|    4|         12|
    |b_14_address0                         |  14|          3|    4|         12|
    |b_14_address1                         |  14|          3|    4|         12|
    |b_15_address0                         |  14|          3|    4|         12|
    |b_15_address1                         |  14|          3|    4|         12|
    |b_1_address0                          |  14|          3|    4|         12|
    |b_1_address1                          |  14|          3|    4|         12|
    |b_2_address0                          |  14|          3|    4|         12|
    |b_2_address1                          |  14|          3|    4|         12|
    |b_3_address0                          |  14|          3|    4|         12|
    |b_3_address1                          |  14|          3|    4|         12|
    |b_4_address0                          |  14|          3|    4|         12|
    |b_4_address1                          |  14|          3|    4|         12|
    |b_5_address0                          |  14|          3|    4|         12|
    |b_5_address1                          |  14|          3|    4|         12|
    |b_6_address0                          |  14|          3|    4|         12|
    |b_6_address1                          |  14|          3|    4|         12|
    |b_7_address0                          |  14|          3|    4|         12|
    |b_7_address1                          |  14|          3|    4|         12|
    |b_8_address0                          |  14|          3|    4|         12|
    |b_8_address1                          |  14|          3|    4|         12|
    |b_9_address0                          |  14|          3|    4|         12|
    |b_9_address1                          |  14|          3|    4|         12|
    |i_fu_162                              |   9|          2|    5|         10|
    |indvar_flatten_fu_166                 |   9|          2|    7|         14|
    |j_fu_158                              |   9|          2|    5|         10|
    |prod_0_address0                       |  14|          3|    4|         12|
    |prod_0_d0                             |  14|          3|   32|         96|
    |prod_12_address0                      |  14|          3|    4|         12|
    |prod_12_d0                            |  14|          3|   32|         96|
    |prod_13_address0                      |  14|          3|    4|         12|
    |prod_13_d0                            |  14|          3|   32|         96|
    |prod_1_address0                       |  14|          3|    4|         12|
    |prod_1_d0                             |  14|          3|   32|         96|
    |prod_4_address0                       |  14|          3|    4|         12|
    |prod_4_d0                             |  14|          3|   32|         96|
    |prod_5_address0                       |  14|          3|    4|         12|
    |prod_5_d0                             |  14|          3|   32|         96|
    |prod_8_address0                       |  14|          3|    4|         12|
    |prod_8_d0                             |  14|          3|   32|         96|
    |prod_9_address0                       |  14|          3|    4|         12|
    |prod_9_d0                             |  14|          3|   32|         96|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 794|        171|  457|       1331|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln886_13_reg_3873             |  19|   0|   19|          0|
    |add_ln886_21_reg_3878             |  19|   0|   19|          0|
    |add_ln886_28_reg_3883             |  19|   0|   19|          0|
    |add_ln886_36_reg_3968             |  19|   0|   19|          0|
    |add_ln886_43_reg_3973             |  19|   0|   19|          0|
    |add_ln886_51_reg_3978             |  19|   0|   19|          0|
    |add_ln886_58_reg_3983             |  19|   0|   19|          0|
    |add_ln886_6_reg_3868              |  19|   0|   19|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_162                          |   5|   0|    5|          0|
    |icmp_ln10_reg_2926                |   1|   0|    1|          0|
    |icmp_ln10_reg_2926_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_166             |   7|   0|    7|          0|
    |j_fu_158                          |   5|   0|    5|          0|
    |ret_V_10_reg_3358                 |  16|   0|   16|          0|
    |ret_V_12_reg_3368                 |  16|   0|   16|          0|
    |ret_V_13_reg_3373                 |  16|   0|   16|          0|
    |ret_V_16_reg_3388                 |  16|   0|   16|          0|
    |ret_V_17_reg_3393                 |  16|   0|   16|          0|
    |ret_V_19_reg_3403                 |  16|   0|   16|          0|
    |ret_V_1_reg_3313                  |  16|   0|   16|          0|
    |ret_V_21_reg_3413                 |  16|   0|   16|          0|
    |ret_V_24_reg_3428                 |  16|   0|   16|          0|
    |ret_V_26_reg_3438                 |  16|   0|   16|          0|
    |ret_V_28_reg_3448                 |  16|   0|   16|          0|
    |ret_V_29_reg_3453                 |  16|   0|   16|          0|
    |ret_V_32_reg_3628                 |  16|   0|   16|          0|
    |ret_V_33_reg_3633                 |  16|   0|   16|          0|
    |ret_V_35_reg_3643                 |  16|   0|   16|          0|
    |ret_V_37_reg_3653                 |  16|   0|   16|          0|
    |ret_V_3_reg_3323                  |  16|   0|   16|          0|
    |ret_V_40_reg_3668                 |  16|   0|   16|          0|
    |ret_V_42_reg_3678                 |  16|   0|   16|          0|
    |ret_V_44_reg_3688                 |  16|   0|   16|          0|
    |ret_V_45_reg_3693                 |  16|   0|   16|          0|
    |ret_V_48_reg_3708                 |  16|   0|   16|          0|
    |ret_V_49_reg_3713                 |  16|   0|   16|          0|
    |ret_V_51_reg_3723                 |  16|   0|   16|          0|
    |ret_V_53_reg_3733                 |  16|   0|   16|          0|
    |ret_V_56_reg_3748                 |  16|   0|   16|          0|
    |ret_V_58_reg_3758                 |  16|   0|   16|          0|
    |ret_V_5_reg_3333                  |  16|   0|   16|          0|
    |ret_V_60_reg_3768                 |  16|   0|   16|          0|
    |ret_V_61_reg_3773                 |  16|   0|   16|          0|
    |ret_V_8_reg_3348                  |  16|   0|   16|          0|
    |ret_V_reg_3308                    |  16|   0|   16|          0|
    |trunc_ln12_reg_3030               |   4|   0|    4|          0|
    |zext_ln10_10_reg_3258             |   8|   0|   16|          8|
    |zext_ln10_11_reg_3266             |   8|   0|   16|          8|
    |zext_ln10_12_reg_3272             |   8|   0|   16|          8|
    |zext_ln10_13_reg_3280             |   8|   0|   16|          8|
    |zext_ln10_14_reg_3286             |   8|   0|   16|          8|
    |zext_ln10_15_reg_3292             |   8|   0|   16|          8|
    |zext_ln10_16_reg_3300             |   8|   0|   16|          8|
    |zext_ln10_1_reg_3196              |   8|   0|   16|          8|
    |zext_ln10_2_reg_3202              |   8|   0|   16|          8|
    |zext_ln10_3_reg_3208              |   8|   0|   16|          8|
    |zext_ln10_4_reg_3216              |   8|   0|   16|          8|
    |zext_ln10_5_reg_3222              |   8|   0|   16|          8|
    |zext_ln10_6_reg_3230              |   8|   0|   16|          8|
    |zext_ln10_7_reg_3236              |   8|   0|   16|          8|
    |zext_ln10_8_reg_3244              |   8|   0|   16|          8|
    |zext_ln10_9_reg_3252              |   8|   0|   16|          8|
    |zext_ln10_reg_2930                |   4|   0|   64|         60|
    |trunc_ln12_reg_3030               |  64|  32|    4|          0|
    |zext_ln10_reg_2930                |  64|  32|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 956|  64| 1084|        248|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|a_0_address0      |  out|    4|   ap_memory|           a_0|         array|
|a_0_ce0           |  out|    1|   ap_memory|           a_0|         array|
|a_0_q0            |   in|    8|   ap_memory|           a_0|         array|
|a_1_address0      |  out|    4|   ap_memory|           a_1|         array|
|a_1_ce0           |  out|    1|   ap_memory|           a_1|         array|
|a_1_q0            |   in|    8|   ap_memory|           a_1|         array|
|a_2_address0      |  out|    4|   ap_memory|           a_2|         array|
|a_2_ce0           |  out|    1|   ap_memory|           a_2|         array|
|a_2_q0            |   in|    8|   ap_memory|           a_2|         array|
|a_3_address0      |  out|    4|   ap_memory|           a_3|         array|
|a_3_ce0           |  out|    1|   ap_memory|           a_3|         array|
|a_3_q0            |   in|    8|   ap_memory|           a_3|         array|
|a_4_address0      |  out|    4|   ap_memory|           a_4|         array|
|a_4_ce0           |  out|    1|   ap_memory|           a_4|         array|
|a_4_q0            |   in|    8|   ap_memory|           a_4|         array|
|a_5_address0      |  out|    4|   ap_memory|           a_5|         array|
|a_5_ce0           |  out|    1|   ap_memory|           a_5|         array|
|a_5_q0            |   in|    8|   ap_memory|           a_5|         array|
|a_6_address0      |  out|    4|   ap_memory|           a_6|         array|
|a_6_ce0           |  out|    1|   ap_memory|           a_6|         array|
|a_6_q0            |   in|    8|   ap_memory|           a_6|         array|
|a_7_address0      |  out|    4|   ap_memory|           a_7|         array|
|a_7_ce0           |  out|    1|   ap_memory|           a_7|         array|
|a_7_q0            |   in|    8|   ap_memory|           a_7|         array|
|a_8_address0      |  out|    4|   ap_memory|           a_8|         array|
|a_8_ce0           |  out|    1|   ap_memory|           a_8|         array|
|a_8_q0            |   in|    8|   ap_memory|           a_8|         array|
|a_9_address0      |  out|    4|   ap_memory|           a_9|         array|
|a_9_ce0           |  out|    1|   ap_memory|           a_9|         array|
|a_9_q0            |   in|    8|   ap_memory|           a_9|         array|
|a_10_address0     |  out|    4|   ap_memory|          a_10|         array|
|a_10_ce0          |  out|    1|   ap_memory|          a_10|         array|
|a_10_q0           |   in|    8|   ap_memory|          a_10|         array|
|a_11_address0     |  out|    4|   ap_memory|          a_11|         array|
|a_11_ce0          |  out|    1|   ap_memory|          a_11|         array|
|a_11_q0           |   in|    8|   ap_memory|          a_11|         array|
|a_12_address0     |  out|    4|   ap_memory|          a_12|         array|
|a_12_ce0          |  out|    1|   ap_memory|          a_12|         array|
|a_12_q0           |   in|    8|   ap_memory|          a_12|         array|
|a_13_address0     |  out|    4|   ap_memory|          a_13|         array|
|a_13_ce0          |  out|    1|   ap_memory|          a_13|         array|
|a_13_q0           |   in|    8|   ap_memory|          a_13|         array|
|a_14_address0     |  out|    4|   ap_memory|          a_14|         array|
|a_14_ce0          |  out|    1|   ap_memory|          a_14|         array|
|a_14_q0           |   in|    8|   ap_memory|          a_14|         array|
|a_15_address0     |  out|    4|   ap_memory|          a_15|         array|
|a_15_ce0          |  out|    1|   ap_memory|          a_15|         array|
|a_15_q0           |   in|    8|   ap_memory|          a_15|         array|
|b_0_address0      |  out|    4|   ap_memory|           b_0|         array|
|b_0_ce0           |  out|    1|   ap_memory|           b_0|         array|
|b_0_q0            |   in|    8|   ap_memory|           b_0|         array|
|b_0_address1      |  out|    4|   ap_memory|           b_0|         array|
|b_0_ce1           |  out|    1|   ap_memory|           b_0|         array|
|b_0_q1            |   in|    8|   ap_memory|           b_0|         array|
|b_1_address0      |  out|    4|   ap_memory|           b_1|         array|
|b_1_ce0           |  out|    1|   ap_memory|           b_1|         array|
|b_1_q0            |   in|    8|   ap_memory|           b_1|         array|
|b_1_address1      |  out|    4|   ap_memory|           b_1|         array|
|b_1_ce1           |  out|    1|   ap_memory|           b_1|         array|
|b_1_q1            |   in|    8|   ap_memory|           b_1|         array|
|b_2_address0      |  out|    4|   ap_memory|           b_2|         array|
|b_2_ce0           |  out|    1|   ap_memory|           b_2|         array|
|b_2_q0            |   in|    8|   ap_memory|           b_2|         array|
|b_2_address1      |  out|    4|   ap_memory|           b_2|         array|
|b_2_ce1           |  out|    1|   ap_memory|           b_2|         array|
|b_2_q1            |   in|    8|   ap_memory|           b_2|         array|
|b_3_address0      |  out|    4|   ap_memory|           b_3|         array|
|b_3_ce0           |  out|    1|   ap_memory|           b_3|         array|
|b_3_q0            |   in|    8|   ap_memory|           b_3|         array|
|b_3_address1      |  out|    4|   ap_memory|           b_3|         array|
|b_3_ce1           |  out|    1|   ap_memory|           b_3|         array|
|b_3_q1            |   in|    8|   ap_memory|           b_3|         array|
|b_4_address0      |  out|    4|   ap_memory|           b_4|         array|
|b_4_ce0           |  out|    1|   ap_memory|           b_4|         array|
|b_4_q0            |   in|    8|   ap_memory|           b_4|         array|
|b_4_address1      |  out|    4|   ap_memory|           b_4|         array|
|b_4_ce1           |  out|    1|   ap_memory|           b_4|         array|
|b_4_q1            |   in|    8|   ap_memory|           b_4|         array|
|b_5_address0      |  out|    4|   ap_memory|           b_5|         array|
|b_5_ce0           |  out|    1|   ap_memory|           b_5|         array|
|b_5_q0            |   in|    8|   ap_memory|           b_5|         array|
|b_5_address1      |  out|    4|   ap_memory|           b_5|         array|
|b_5_ce1           |  out|    1|   ap_memory|           b_5|         array|
|b_5_q1            |   in|    8|   ap_memory|           b_5|         array|
|b_6_address0      |  out|    4|   ap_memory|           b_6|         array|
|b_6_ce0           |  out|    1|   ap_memory|           b_6|         array|
|b_6_q0            |   in|    8|   ap_memory|           b_6|         array|
|b_6_address1      |  out|    4|   ap_memory|           b_6|         array|
|b_6_ce1           |  out|    1|   ap_memory|           b_6|         array|
|b_6_q1            |   in|    8|   ap_memory|           b_6|         array|
|b_7_address0      |  out|    4|   ap_memory|           b_7|         array|
|b_7_ce0           |  out|    1|   ap_memory|           b_7|         array|
|b_7_q0            |   in|    8|   ap_memory|           b_7|         array|
|b_7_address1      |  out|    4|   ap_memory|           b_7|         array|
|b_7_ce1           |  out|    1|   ap_memory|           b_7|         array|
|b_7_q1            |   in|    8|   ap_memory|           b_7|         array|
|b_8_address0      |  out|    4|   ap_memory|           b_8|         array|
|b_8_ce0           |  out|    1|   ap_memory|           b_8|         array|
|b_8_q0            |   in|    8|   ap_memory|           b_8|         array|
|b_8_address1      |  out|    4|   ap_memory|           b_8|         array|
|b_8_ce1           |  out|    1|   ap_memory|           b_8|         array|
|b_8_q1            |   in|    8|   ap_memory|           b_8|         array|
|b_9_address0      |  out|    4|   ap_memory|           b_9|         array|
|b_9_ce0           |  out|    1|   ap_memory|           b_9|         array|
|b_9_q0            |   in|    8|   ap_memory|           b_9|         array|
|b_9_address1      |  out|    4|   ap_memory|           b_9|         array|
|b_9_ce1           |  out|    1|   ap_memory|           b_9|         array|
|b_9_q1            |   in|    8|   ap_memory|           b_9|         array|
|b_10_address0     |  out|    4|   ap_memory|          b_10|         array|
|b_10_ce0          |  out|    1|   ap_memory|          b_10|         array|
|b_10_q0           |   in|    8|   ap_memory|          b_10|         array|
|b_10_address1     |  out|    4|   ap_memory|          b_10|         array|
|b_10_ce1          |  out|    1|   ap_memory|          b_10|         array|
|b_10_q1           |   in|    8|   ap_memory|          b_10|         array|
|b_11_address0     |  out|    4|   ap_memory|          b_11|         array|
|b_11_ce0          |  out|    1|   ap_memory|          b_11|         array|
|b_11_q0           |   in|    8|   ap_memory|          b_11|         array|
|b_11_address1     |  out|    4|   ap_memory|          b_11|         array|
|b_11_ce1          |  out|    1|   ap_memory|          b_11|         array|
|b_11_q1           |   in|    8|   ap_memory|          b_11|         array|
|b_12_address0     |  out|    4|   ap_memory|          b_12|         array|
|b_12_ce0          |  out|    1|   ap_memory|          b_12|         array|
|b_12_q0           |   in|    8|   ap_memory|          b_12|         array|
|b_12_address1     |  out|    4|   ap_memory|          b_12|         array|
|b_12_ce1          |  out|    1|   ap_memory|          b_12|         array|
|b_12_q1           |   in|    8|   ap_memory|          b_12|         array|
|b_13_address0     |  out|    4|   ap_memory|          b_13|         array|
|b_13_ce0          |  out|    1|   ap_memory|          b_13|         array|
|b_13_q0           |   in|    8|   ap_memory|          b_13|         array|
|b_13_address1     |  out|    4|   ap_memory|          b_13|         array|
|b_13_ce1          |  out|    1|   ap_memory|          b_13|         array|
|b_13_q1           |   in|    8|   ap_memory|          b_13|         array|
|b_14_address0     |  out|    4|   ap_memory|          b_14|         array|
|b_14_ce0          |  out|    1|   ap_memory|          b_14|         array|
|b_14_q0           |   in|    8|   ap_memory|          b_14|         array|
|b_14_address1     |  out|    4|   ap_memory|          b_14|         array|
|b_14_ce1          |  out|    1|   ap_memory|          b_14|         array|
|b_14_q1           |   in|    8|   ap_memory|          b_14|         array|
|b_15_address0     |  out|    4|   ap_memory|          b_15|         array|
|b_15_ce0          |  out|    1|   ap_memory|          b_15|         array|
|b_15_q0           |   in|    8|   ap_memory|          b_15|         array|
|b_15_address1     |  out|    4|   ap_memory|          b_15|         array|
|b_15_ce1          |  out|    1|   ap_memory|          b_15|         array|
|b_15_q1           |   in|    8|   ap_memory|          b_15|         array|
|prod_0_address0   |  out|    4|   ap_memory|        prod_0|         array|
|prod_0_ce0        |  out|    1|   ap_memory|        prod_0|         array|
|prod_0_we0        |  out|    1|   ap_memory|        prod_0|         array|
|prod_0_d0         |  out|   32|   ap_memory|        prod_0|         array|
|prod_1_address0   |  out|    4|   ap_memory|        prod_1|         array|
|prod_1_ce0        |  out|    1|   ap_memory|        prod_1|         array|
|prod_1_we0        |  out|    1|   ap_memory|        prod_1|         array|
|prod_1_d0         |  out|   32|   ap_memory|        prod_1|         array|
|prod_2_address0   |  out|    4|   ap_memory|        prod_2|         array|
|prod_2_ce0        |  out|    1|   ap_memory|        prod_2|         array|
|prod_2_we0        |  out|    1|   ap_memory|        prod_2|         array|
|prod_2_d0         |  out|   32|   ap_memory|        prod_2|         array|
|prod_2_address1   |  out|    4|   ap_memory|        prod_2|         array|
|prod_2_ce1        |  out|    1|   ap_memory|        prod_2|         array|
|prod_2_we1        |  out|    1|   ap_memory|        prod_2|         array|
|prod_2_d1         |  out|   32|   ap_memory|        prod_2|         array|
|prod_3_address0   |  out|    4|   ap_memory|        prod_3|         array|
|prod_3_ce0        |  out|    1|   ap_memory|        prod_3|         array|
|prod_3_we0        |  out|    1|   ap_memory|        prod_3|         array|
|prod_3_d0         |  out|   32|   ap_memory|        prod_3|         array|
|prod_3_address1   |  out|    4|   ap_memory|        prod_3|         array|
|prod_3_ce1        |  out|    1|   ap_memory|        prod_3|         array|
|prod_3_we1        |  out|    1|   ap_memory|        prod_3|         array|
|prod_3_d1         |  out|   32|   ap_memory|        prod_3|         array|
|prod_4_address0   |  out|    4|   ap_memory|        prod_4|         array|
|prod_4_ce0        |  out|    1|   ap_memory|        prod_4|         array|
|prod_4_we0        |  out|    1|   ap_memory|        prod_4|         array|
|prod_4_d0         |  out|   32|   ap_memory|        prod_4|         array|
|prod_5_address0   |  out|    4|   ap_memory|        prod_5|         array|
|prod_5_ce0        |  out|    1|   ap_memory|        prod_5|         array|
|prod_5_we0        |  out|    1|   ap_memory|        prod_5|         array|
|prod_5_d0         |  out|   32|   ap_memory|        prod_5|         array|
|prod_6_address0   |  out|    4|   ap_memory|        prod_6|         array|
|prod_6_ce0        |  out|    1|   ap_memory|        prod_6|         array|
|prod_6_we0        |  out|    1|   ap_memory|        prod_6|         array|
|prod_6_d0         |  out|   32|   ap_memory|        prod_6|         array|
|prod_6_address1   |  out|    4|   ap_memory|        prod_6|         array|
|prod_6_ce1        |  out|    1|   ap_memory|        prod_6|         array|
|prod_6_we1        |  out|    1|   ap_memory|        prod_6|         array|
|prod_6_d1         |  out|   32|   ap_memory|        prod_6|         array|
|prod_7_address0   |  out|    4|   ap_memory|        prod_7|         array|
|prod_7_ce0        |  out|    1|   ap_memory|        prod_7|         array|
|prod_7_we0        |  out|    1|   ap_memory|        prod_7|         array|
|prod_7_d0         |  out|   32|   ap_memory|        prod_7|         array|
|prod_7_address1   |  out|    4|   ap_memory|        prod_7|         array|
|prod_7_ce1        |  out|    1|   ap_memory|        prod_7|         array|
|prod_7_we1        |  out|    1|   ap_memory|        prod_7|         array|
|prod_7_d1         |  out|   32|   ap_memory|        prod_7|         array|
|prod_8_address0   |  out|    4|   ap_memory|        prod_8|         array|
|prod_8_ce0        |  out|    1|   ap_memory|        prod_8|         array|
|prod_8_we0        |  out|    1|   ap_memory|        prod_8|         array|
|prod_8_d0         |  out|   32|   ap_memory|        prod_8|         array|
|prod_9_address0   |  out|    4|   ap_memory|        prod_9|         array|
|prod_9_ce0        |  out|    1|   ap_memory|        prod_9|         array|
|prod_9_we0        |  out|    1|   ap_memory|        prod_9|         array|
|prod_9_d0         |  out|   32|   ap_memory|        prod_9|         array|
|prod_10_address0  |  out|    4|   ap_memory|       prod_10|         array|
|prod_10_ce0       |  out|    1|   ap_memory|       prod_10|         array|
|prod_10_we0       |  out|    1|   ap_memory|       prod_10|         array|
|prod_10_d0        |  out|   32|   ap_memory|       prod_10|         array|
|prod_10_address1  |  out|    4|   ap_memory|       prod_10|         array|
|prod_10_ce1       |  out|    1|   ap_memory|       prod_10|         array|
|prod_10_we1       |  out|    1|   ap_memory|       prod_10|         array|
|prod_10_d1        |  out|   32|   ap_memory|       prod_10|         array|
|prod_11_address0  |  out|    4|   ap_memory|       prod_11|         array|
|prod_11_ce0       |  out|    1|   ap_memory|       prod_11|         array|
|prod_11_we0       |  out|    1|   ap_memory|       prod_11|         array|
|prod_11_d0        |  out|   32|   ap_memory|       prod_11|         array|
|prod_11_address1  |  out|    4|   ap_memory|       prod_11|         array|
|prod_11_ce1       |  out|    1|   ap_memory|       prod_11|         array|
|prod_11_we1       |  out|    1|   ap_memory|       prod_11|         array|
|prod_11_d1        |  out|   32|   ap_memory|       prod_11|         array|
|prod_12_address0  |  out|    4|   ap_memory|       prod_12|         array|
|prod_12_ce0       |  out|    1|   ap_memory|       prod_12|         array|
|prod_12_we0       |  out|    1|   ap_memory|       prod_12|         array|
|prod_12_d0        |  out|   32|   ap_memory|       prod_12|         array|
|prod_13_address0  |  out|    4|   ap_memory|       prod_13|         array|
|prod_13_ce0       |  out|    1|   ap_memory|       prod_13|         array|
|prod_13_we0       |  out|    1|   ap_memory|       prod_13|         array|
|prod_13_d0        |  out|   32|   ap_memory|       prod_13|         array|
|prod_14_address0  |  out|    4|   ap_memory|       prod_14|         array|
|prod_14_ce0       |  out|    1|   ap_memory|       prod_14|         array|
|prod_14_we0       |  out|    1|   ap_memory|       prod_14|         array|
|prod_14_d0        |  out|   32|   ap_memory|       prod_14|         array|
|prod_14_address1  |  out|    4|   ap_memory|       prod_14|         array|
|prod_14_ce1       |  out|    1|   ap_memory|       prod_14|         array|
|prod_14_we1       |  out|    1|   ap_memory|       prod_14|         array|
|prod_14_d1        |  out|   32|   ap_memory|       prod_14|         array|
|prod_15_address0  |  out|    4|   ap_memory|       prod_15|         array|
|prod_15_ce0       |  out|    1|   ap_memory|       prod_15|         array|
|prod_15_we0       |  out|    1|   ap_memory|       prod_15|         array|
|prod_15_d0        |  out|   32|   ap_memory|       prod_15|         array|
|prod_15_address1  |  out|    4|   ap_memory|       prod_15|         array|
|prod_15_ce1       |  out|    1|   ap_memory|       prod_15|         array|
|prod_15_we1       |  out|    1|   ap_memory|       prod_15|         array|
|prod_15_d1        |  out|   32|   ap_memory|       prod_15|         array|
+------------------+-----+-----+------------+--------------+--------------+

