---
layout : single
title: "[Verilog] Half Adder Design"
categories: 
  - Verilog HDL (Vivado)
toc: true
toc_sticky: true
use_math: true
---

반가산기(Half Adder) 설계   

## 0. About Half Adder   

&nbsp;

<div align="center">
  <img src="/assets/images/verilog/3.png" width="60%" height="60%" alt=""/>
  <p><em></em></p>
</div>

&nbsp;

- **Half Adder**   
  - 1비트 이진수 두 개를 더한 합 **Sum(S)**과 자리올림 수 **Carry(C)**를 구하는 회로  
  - **논리식**   
    - **Sum** = A'B + AB' (XOR Gate)     
    - **Carry** = AB (AND Gate)    

&nbsp;

## 1. Design Source   

```verilog
module HalfAdder(
    input A,
    input B,
    output S,
    output C
    );

// Sum output is A XOR B
assign S = A ^ B;   
// Carry output is A AND B
assign C = A & B;   

endmodule
```

<div align="left">
    <strong>RTL Schematic</strong>
  <img src="/assets/images/verilog/1.png" width="70%" height="70%" alt=""/>
  <p><em></em></p>
</div>
{: .notice} 


&nbsp;

## 2. Testbench   

```verilog
module tb_HalfAdder();

    reg A;
    reg B;
    wire S;
    wire C;

    HalfAdder test_HA(
        .A(A),
        .B(B),
        .S(S),
        .C(C)
    );

    initial begin
        #00 A = 0; B = 0; // Test case 1: A=0, B=0
        #10 A = 0; B = 1; // Test case 2: A=0, B=1
        #10 A = 1; B = 0; // Test case 3: A=1, B=0
        #10 A = 1; B = 1; // Test case 4: A=1, B=1
        #10 $finish; // End simulation
    end

endmodule
```

<div align="left">
    <strong>Simulation</strong>
  <img src="/assets/images/verilog/2.png" width="70%" height="70%" alt=""/>
  <p><em></em></p>
</div>
{: .notice} 

&nbsp;