Timing Analyzer report for fp32_rx_mac_tx
Thu Nov 24 21:28:58 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'RSTL_I'
 14. Slow 1200mV 85C Model Setup: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'RSTL_I'
 17. Slow 1200mV 85C Model Recovery: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Removal: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Metastability Summary
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'RSTL_I'
 27. Slow 1200mV 0C Model Setup: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'RSTL_I'
 30. Slow 1200mV 0C Model Recovery: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Removal: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Metastability Summary
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'RSTL_I'
 39. Fast 1200mV 0C Model Setup: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Hold: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'
 41. Fast 1200mV 0C Model Hold: 'RSTL_I'
 42. Fast 1200mV 0C Model Recovery: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Removal: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Metastability Summary
 45. Multicorner Timing Analysis Summary
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths Summary
 58. Clock Status Summary
 59. Unconstrained Input Ports
 60. Unconstrained Output Ports
 61. Unconstrained Input Ports
 62. Unconstrained Output Ports
 63. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; fp32_rx_mac_tx                                      ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.81        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  19.5%      ;
;     Processor 3            ;  15.9%      ;
;     Processor 4            ;  10.3%      ;
;     Processors 5-12        ;   4.4%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC2.sdc      ; OK     ; Thu Nov 24 21:28:56 2022 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; CLK_I                                              ; Base      ; 20.000   ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { CLK_I }                                              ;
; my_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000 ; 1.0 MHz    ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; CLK_I  ; my_pll|altpll_component|auto_generated|pll1|inclk[0] ; { my_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; RSTL_I                                             ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { RSTL_I }                                             ;
+----------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+-----------+-----------------+----------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                         ; Note ;
+-----------+-----------------+----------------------------------------------------+------+
; 14.86 MHz ; 14.86 MHz       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; RSTL_I                                             ; -63.811 ; -1960.982     ;
; my_pll|altpll_component|auto_generated|pll1|clk[0] ; -3.743  ; -513.735      ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.432 ; 0.000         ;
; RSTL_I                                             ; 3.570 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                      ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; my_pll|altpll_component|auto_generated|pll1|clk[0] ; -2.674 ; -864.005      ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.476 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; RSTL_I                                             ; -3.000  ; -3.000        ;
; CLK_I                                              ; 9.934   ; 0.000         ;
; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 499.580 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'RSTL_I'                                                                                                                                                                               ;
+---------+--------------------------------------------------+--------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                    ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+--------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -63.811 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.244      ; 65.831     ;
; -63.785 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.244      ; 65.805     ;
; -63.762 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.753      ; 65.291     ;
; -63.692 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.750      ; 65.218     ;
; -63.661 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.753      ; 65.190     ;
; -63.632 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.281      ; 65.694     ;
; -63.611 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.247      ; 65.634     ;
; -63.606 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.281      ; 65.668     ;
; -63.592 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.750      ; 65.118     ;
; -63.587 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.247      ; 65.610     ;
; -63.583 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.790      ; 65.154     ;
; -63.572 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.278      ; 65.629     ;
; -63.546 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.108      ; 65.618     ;
; -63.546 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.278      ; 65.603     ;
; -63.538 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.127      ; 65.635     ;
; -63.536 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.244      ; 65.556     ;
; -63.528 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.244      ; 65.548     ;
; -63.523 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.787      ; 65.089     ;
; -63.520 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.108      ; 65.592     ;
; -63.513 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.787      ; 65.081     ;
; -63.512 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.127      ; 65.609     ;
; -63.497 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.617      ; 65.078     ;
; -63.491 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[27] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.753      ; 65.020     ;
; -63.489 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.636      ; 65.095     ;
; -63.483 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.264      ; 65.520     ;
; -63.482 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.790      ; 65.053     ;
; -63.475 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.291      ; 65.542     ;
; -63.470 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[27] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.244      ; 65.490     ;
; -63.457 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.264      ; 65.494     ;
; -63.453 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.784      ; 65.016     ;
; -63.450 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.248      ; 65.463     ;
; -63.449 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.291      ; 65.516     ;
; -63.442 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.248      ; 65.461     ;
; -63.434 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.773      ; 64.980     ;
; -63.432 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.284      ; 65.497     ;
; -63.427 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.614      ; 65.005     ;
; -63.426 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.800      ; 65.002     ;
; -63.424 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.248      ; 65.437     ;
; -63.422 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.787      ; 64.988     ;
; -63.419 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.633      ; 65.022     ;
; -63.416 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.248      ; 65.435     ;
; -63.413 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.787      ; 64.981     ;
; -63.408 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.284      ; 65.473     ;
; -63.401 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.757      ; 64.923     ;
; -63.396 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.617      ; 64.977     ;
; -63.393 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.757      ; 64.921     ;
; -63.391 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.753      ; 64.920     ;
; -63.388 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.636      ; 64.994     ;
; -63.387 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.262      ; 65.428     ;
; -63.387 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.256      ; 65.417     ;
; -63.372 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.281      ; 65.432     ;
; -63.367 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[29] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.244      ; 65.387     ;
; -63.364 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.770      ; 64.907     ;
; -63.361 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.262      ; 65.402     ;
; -63.361 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.256      ; 65.391     ;
; -63.357 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.281      ; 65.419     ;
; -63.356 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.797      ; 64.929     ;
; -63.353 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.784      ; 64.916     ;
; -63.349 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.281      ; 65.411     ;
; -63.348 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.281      ; 65.408     ;
; -63.346 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.111      ; 65.421     ;
; -63.343 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.248      ; 65.365     ;
; -63.342 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[29] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.247      ; 65.365     ;
; -63.338 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.130      ; 65.438     ;
; -63.338 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.771      ; 64.888     ;
; -63.338 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.765      ; 64.877     ;
; -63.333 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.773      ; 64.879     ;
; -63.331 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.754      ; 64.850     ;
; -63.327 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.614      ; 64.905     ;
; -63.325 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.800      ; 64.901     ;
; -63.323 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.754      ; 64.848     ;
; -63.322 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.111      ; 65.397     ;
; -63.319 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.633      ; 64.922     ;
; -63.317 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.248      ; 65.339     ;
; -63.316 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.247      ; 65.339     ;
; -63.314 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.130      ; 65.414     ;
; -63.312 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[27] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.790      ; 64.883     ;
; -63.301 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[10]~85 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.097      ; 65.375     ;
; -63.300 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.757      ; 64.822     ;
; -63.297 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.278      ; 65.354     ;
; -63.294 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.757      ; 64.825     ;
; -63.292 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.757      ; 64.820     ;
; -63.291 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[27] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.281      ; 65.353     ;
; -63.289 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.278      ; 65.346     ;
; -63.283 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.267      ; 65.323     ;
; -63.275 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.294      ; 65.345     ;
; -63.275 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[10]~85 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.097      ; 65.349     ;
; -63.271 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.108      ; 65.343     ;
; -63.268 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.768      ; 64.815     ;
; -63.268 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.762      ; 64.804     ;
; -63.264 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.770      ; 64.807     ;
; -63.263 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.108      ; 65.335     ;
; -63.263 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.127      ; 65.360     ;
; -63.259 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.267      ; 65.299     ;
; -63.256 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.797      ; 64.829     ;
; -63.255 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.127      ; 65.352     ;
; -63.252 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[27] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.787      ; 64.818     ;
; -63.252 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[10]~85 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.606      ; 64.835     ;
; -63.251 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.294      ; 65.321     ;
; -63.250 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.251      ; 65.266     ;
+---------+--------------------------------------------------+--------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+--------+--------------------------------------------+---------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                               ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -3.743 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[88] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.021     ; 4.163      ;
; -3.743 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[72] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.021     ; 4.163      ;
; -3.739 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[64] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.021     ; 4.159      ;
; -3.628 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[58] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.397      ; 4.466      ;
; -3.627 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[50] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.397      ; 4.465      ;
; -3.536 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[67] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.021     ; 3.956      ;
; -3.514 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[62] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.464      ; 4.419      ;
; -3.361 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[91] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.012     ; 3.790      ;
; -3.361 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[75] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.012     ; 3.790      ;
; -3.361 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[83] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.012     ; 3.790      ;
; -3.329 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[65] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.012     ; 3.758      ;
; -3.297 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[60] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.033     ; 3.705      ;
; -3.296 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[95] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.033     ; 3.704      ;
; -3.295 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[52] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.033     ; 3.703      ;
; -3.271 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[29]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.023     ; 3.689      ;
; -3.271 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[16]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.023     ; 3.689      ;
; -3.271 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[17]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.023     ; 3.689      ;
; -3.271 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[18]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.023     ; 3.689      ;
; -3.271 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[19]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.023     ; 3.689      ;
; -3.271 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[20]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.023     ; 3.689      ;
; -3.271 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[21]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.023     ; 3.689      ;
; -3.271 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[22]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.023     ; 3.689      ;
; -3.271 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[23]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.023     ; 3.689      ;
; -3.271 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[24]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.023     ; 3.689      ;
; -3.271 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[25]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.023     ; 3.689      ;
; -3.271 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[26]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.023     ; 3.689      ;
; -3.271 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[27]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.023     ; 3.689      ;
; -3.271 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[28]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.023     ; 3.689      ;
; -3.271 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[31]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.023     ; 3.689      ;
; -3.271 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[30]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.023     ; 3.689      ;
; -3.271 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[77] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.021     ; 3.691      ;
; -3.268 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[69] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.021     ; 3.688      ;
; -3.215 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[54] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.402      ; 4.058      ;
; -3.213 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[53] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.402      ; 4.056      ;
; -3.211 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[43] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.456      ; 4.108      ;
; -3.210 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[35] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.456      ; 4.107      ;
; -3.209 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[42] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.456      ; 4.106      ;
; -3.209 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[32] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.456      ; 4.106      ;
; -3.205 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[21] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.402      ; 4.048      ;
; -3.205 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[40] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.456      ; 4.102      ;
; -3.203 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[22] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.402      ; 4.046      ;
; -3.202 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[34] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.456      ; 4.099      ;
; -3.194 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[72] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.021     ; 4.114      ;
; -3.193 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[88] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.021     ; 4.113      ;
; -3.190 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[64] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.021     ; 4.110      ;
; -3.185 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[7]  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.397      ; 4.023      ;
; -3.185 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[6]  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.397      ; 4.023      ;
; -3.184 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[5]  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.397      ; 4.022      ;
; -3.172 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[36] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.456      ; 4.069      ;
; -3.170 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[46] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.456      ; 4.067      ;
; -3.167 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[89] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.012     ; 3.596      ;
; -3.165 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[44] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.456      ; 4.062      ;
; -3.165 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[81] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.012     ; 3.594      ;
; -3.161 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[73] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.012     ; 3.590      ;
; -3.132 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[41] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.021     ; 3.552      ;
; -3.130 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[33] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.021     ; 3.550      ;
; -3.130 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[11] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.021     ; 3.550      ;
; -3.130 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[3]  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.021     ; 3.550      ;
; -3.121 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[94] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.443      ; 4.005      ;
; -3.120 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[92] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.443      ; 4.004      ;
; -3.112 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[55] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.456      ; 4.009      ;
; -3.098 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[18] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.011     ; 3.528      ;
; -3.095 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[8]  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.011     ; 3.525      ;
; -3.095 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[0]  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.011     ; 3.525      ;
; -3.094 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[17] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.011     ; 3.524      ;
; -3.093 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[19] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.011     ; 3.523      ;
; -3.089 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[79] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.456      ; 3.986      ;
; -3.079 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[58] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.397      ; 4.417      ;
; -3.077 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[50] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.397      ; 4.415      ;
; -3.044 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[62] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.464      ; 4.449      ;
; -3.043 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[26] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.012     ; 3.472      ;
; -3.030 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[80] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.021     ; 3.450      ;
; -3.012 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[67] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.021     ; 3.932      ;
; -3.009 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[57] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.011     ; 3.439      ;
; -2.991 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[90] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.012     ; 3.420      ;
; -2.988 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[74] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.012     ; 3.417      ;
; -2.988 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[82] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.012     ; 3.417      ;
; -2.987 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[66] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.012     ; 3.416      ;
; -2.982 ; RSTL_I                                     ; fp32_uart_tx:My_UART_Tx|tx_data[29]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.017     ; 3.406      ;
; -2.943 ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; fp32_uart_tx:My_UART_Tx|tx_data[21]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.727     ; 1.157      ;
; -2.933 ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; fp32_uart_tx:My_UART_Tx|tx_data[20]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.730     ; 1.144      ;
; -2.929 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[27] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.468      ; 3.838      ;
; -2.928 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[24] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.468      ; 3.837      ;
; -2.899 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[16] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.464      ; 3.804      ;
; -2.898 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.022     ; 3.317      ;
; -2.898 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.022     ; 3.317      ;
; -2.898 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.022     ; 3.317      ;
; -2.898 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.022     ; 3.317      ;
; -2.898 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.022     ; 3.317      ;
; -2.898 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.022     ; 3.317      ;
; -2.898 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.022     ; 3.317      ;
; -2.898 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.022     ; 3.317      ;
; -2.898 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.022     ; 3.317      ;
; -2.898 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.022     ; 3.317      ;
; -2.898 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[10]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.022     ; 3.317      ;
; -2.898 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[11]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.022     ; 3.317      ;
; -2.898 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[12]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.022     ; 3.317      ;
; -2.898 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[13]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.022     ; 3.317      ;
; -2.898 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[14]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.022     ; 3.317      ;
; -2.898 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[15]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.022     ; 3.317      ;
+--------+--------------------------------------------+---------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+-------+----------------------------------------------+----------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.432 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[1]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[1]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[2]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[2]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[9]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[9]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[10]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[10]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[16]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[16]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[48]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[48]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[49]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[49]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[51]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[51]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[27]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[27]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[24]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[24]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[25]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[25]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[56]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[56]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[59]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[59]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[63]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[63]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[31]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[31]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[86]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[86]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[85]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[85]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[84]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[84]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[79]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[79]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[78]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[78]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[76]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[76]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[71]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[71]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[70]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[70]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[68]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[68]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[94]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[94]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[93]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[93]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[92]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[92]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[87]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[87]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[4]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[4]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[12]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[12]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[13]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[13]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[14]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[14]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[15]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[15]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[44]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[44]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[45]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[45]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[46]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[46]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[47]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[47]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[32]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[32]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[34]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[34]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[35]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[35]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[36]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[36]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[37]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[37]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[38]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[38]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[39]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[39]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[40]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[40]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[42]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[42]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[43]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[43]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[20]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[20]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[28]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[28]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[30]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[30]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[29]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[29]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[23]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[23]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[55]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[55]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[62]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[62]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; FP32_MAC_Combinatorial:My_MAC|mac_state.CALC ; FP32_MAC_Combinatorial:My_MAC|mac_state.CALC ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST  ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[61]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[61]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST   ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST   ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[5]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[5]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[6]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[6]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[7]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[7]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[21]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[21]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[22]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[22]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[50]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[50]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[53]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[53]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[54]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[54]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[58]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[58]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[83]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[83]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[82]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[82]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[81]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[81]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[75]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[75]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[74]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[74]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[73]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[73]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[66]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[66]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[65]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[65]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[91]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[91]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[90]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[90]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[89]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[89]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[0]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[0]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[8]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[8]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[17]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[17]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[18]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[18]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[19]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[19]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[26]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[26]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[57]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[57]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE   ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE   ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|rx_state.START       ; fp32_uart_rx:My_UART_Rx|rx_state.START       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|rx_state.IDLE        ; fp32_uart_rx:My_UART_Rx|rx_state.IDLE        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP   ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP   ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|received_bit[0]      ; fp32_uart_rx:My_UART_Rx|received_bit[0]      ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|received_bit[1]      ; fp32_uart_rx:My_UART_Rx|received_bit[1]      ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|received_bit[2]      ; fp32_uart_rx:My_UART_Rx|received_bit[2]      ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|received_bit[3]      ; fp32_uart_rx:My_UART_Rx|received_bit[3]      ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|received_bit[4]      ; fp32_uart_rx:My_UART_Rx|received_bit[4]      ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|received_bit[5]      ; fp32_uart_rx:My_UART_Rx|received_bit[5]      ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|received_bit[6]      ; fp32_uart_rx:My_UART_Rx|received_bit[6]      ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fp32_uart_rx:My_UART_Rx|rx_state.STOP        ; fp32_uart_rx:My_UART_Rx|rx_state.STOP        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[95]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[95]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
+-------+----------------------------------------------+----------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'RSTL_I'                                                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                    ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; 3.570 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.262      ; 5.912      ;
; 3.628 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.254      ; 5.962      ;
; 3.634 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.253      ; 5.967      ;
; 3.708 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.262      ; 6.050      ;
; 3.766 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.254      ; 6.100      ;
; 3.772 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.253      ; 6.105      ;
; 3.835 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.273      ; 6.188      ;
; 3.850 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.240      ; 6.170      ;
; 3.871 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.299      ; 6.250      ;
; 3.893 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[12]~77 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.270      ; 6.243      ;
; 3.893 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.253      ; 6.226      ;
; 3.901 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.270      ; 6.251      ;
; 3.928 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.285      ; 6.293      ;
; 3.929 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.288      ; 6.297      ;
; 3.941 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.268      ; 6.289      ;
; 3.952 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[24]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.273      ; 6.305      ;
; 3.969 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[10]~85 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.096      ; 6.145      ;
; 3.971 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.262      ; 6.313      ;
; 3.977 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.273      ; 6.330      ;
; 4.009 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.299      ; 6.388      ;
; 4.029 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.254      ; 6.363      ;
; 4.031 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[12]~77 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.270      ; 6.381      ;
; 4.031 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.253      ; 6.364      ;
; 4.035 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.253      ; 6.368      ;
; 4.036 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.249      ; 6.365      ;
; 4.039 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.270      ; 6.389      ;
; 4.045 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[7]~97  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.098      ; 6.223      ;
; 4.066 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.285      ; 6.431      ;
; 4.067 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.288      ; 6.435      ;
; 4.070 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.239      ; 6.389      ;
; 4.079 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.268      ; 6.427      ;
; 4.083 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[8]    ; FP32_MAC_Combinatorial:My_MAC|delta[7]~97  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.577      ; 6.740      ;
; 4.090 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.250      ; 6.420      ;
; 4.107 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[10]~85 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.096      ; 6.283      ;
; 4.137 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[14]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.289      ; 6.506      ;
; 4.150 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.277      ; 6.507      ;
; 4.165 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[8]~93  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.121      ; 6.366      ;
; 4.183 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[7]~97  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.098      ; 6.361      ;
; 4.204 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[11]~81 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.104      ; 6.388      ;
; 4.209 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[6]~101 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.100      ; 6.389      ;
; 4.228 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.250      ; 6.558      ;
; 4.239 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.128      ; 6.447      ;
; 4.240 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.266      ; 6.586      ;
; 4.260 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.299      ; 6.639      ;
; 4.262 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.270      ; 6.612      ;
; 4.294 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[12]~77 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.270      ; 6.644      ;
; 4.294 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.253      ; 6.627      ;
; 4.297 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[16]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.273      ; 6.650      ;
; 4.298 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.258      ; 6.636      ;
; 4.303 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[8]~93  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.121      ; 6.504      ;
; 4.304 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.257      ; 6.641      ;
; 4.316 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[15]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.289      ; 6.685      ;
; 4.317 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[2]~117 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.250      ; 6.647      ;
; 4.321 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[11]~81 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.090      ; 6.491      ;
; 4.329 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.285      ; 6.694      ;
; 4.330 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.288      ; 6.698      ;
; 4.342 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[11]~81 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.104      ; 6.526      ;
; 4.342 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.268      ; 6.690      ;
; 4.347 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[6]~101 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.100      ; 6.527      ;
; 4.348 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.273      ; 6.701      ;
; 4.350 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[8]    ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.733      ; 7.163      ;
; 4.353 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[12]~77 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.256      ; 6.689      ;
; 4.370 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[10]~85 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.096      ; 6.546      ;
; 4.372 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[10]~85 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.082      ; 6.534      ;
; 4.377 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.128      ; 6.585      ;
; 4.396 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.108      ; 6.584      ;
; 4.396 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[17]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.289      ; 6.765      ;
; 4.425 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[0]~125 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.126      ; 6.631      ;
; 4.432 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[10]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.286      ; 6.798      ;
; 4.446 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[7]~97  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.098      ; 6.624      ;
; 4.447 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.239      ; 6.766      ;
; 4.450 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[12]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.249      ; 6.779      ;
; 4.454 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[9]    ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.286      ; 6.820      ;
; 4.455 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[2]~117 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.250      ; 6.785      ;
; 4.472 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[15]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.270      ; 6.822      ;
; 4.491 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[2]~117 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.250      ; 6.821      ;
; 4.491 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.250      ; 6.821      ;
; 4.525 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.248      ; 6.853      ;
; 4.534 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.108      ; 6.722      ;
; 4.541 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.303      ; 6.924      ;
; 4.543 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.254      ; 6.877      ;
; 4.549 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.271      ; 6.900      ;
; 4.554 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.248      ; 6.882      ;
; 4.559 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[25]~25 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.283      ; 6.922      ;
; 4.563 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[12]~77 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.274      ; 6.917      ;
; 4.563 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.257      ; 6.900      ;
; 4.563 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[0]~125 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.126      ; 6.769      ;
; 4.566 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[8]~93  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.121      ; 6.767      ;
; 4.571 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.274      ; 6.925      ;
; 4.588 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[21]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.268      ; 6.936      ;
; 4.589 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[8]    ; FP32_MAC_Combinatorial:My_MAC|delta[8]~93  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.600      ; 7.269      ;
; 4.595 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[8]    ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.732      ; 7.407      ;
; 4.596 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[1]~121 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.127      ; 6.803      ;
; 4.596 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[20]   ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.252      ; 6.928      ;
; 4.598 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.289      ; 6.967      ;
; 4.599 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.292      ; 6.971      ;
; 4.600 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[14]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.270      ; 6.950      ;
; 4.601 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[31]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.240      ; 6.921      ;
; 4.605 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[11]~81 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.104      ; 6.789      ;
; 4.610 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[6]~101 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.100      ; 6.790      ;
+-------+--------------------------------------------------+--------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+--------+-----------+---------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                       ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -2.674 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[17]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.133      ; 2.999      ;
; -2.674 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[16]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.133      ; 2.999      ;
; -2.674 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[15]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.133      ; 2.999      ;
; -2.674 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[14]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.133      ; 2.999      ;
; -2.674 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[13]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.133      ; 2.999      ;
; -2.674 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[12]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.133      ; 2.999      ;
; -2.674 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[11]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.133      ; 2.999      ;
; -2.674 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[10]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.133      ; 2.999      ;
; -2.674 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[9]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.133      ; 2.999      ;
; -2.674 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[8]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.133      ; 2.999      ;
; -2.674 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[7]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.133      ; 2.999      ;
; -2.674 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[6]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.133      ; 2.999      ;
; -2.674 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[5]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.133      ; 2.999      ;
; -2.674 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[4]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.133      ; 2.999      ;
; -2.674 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[3]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.133      ; 2.999      ;
; -2.674 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[2]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.133      ; 2.999      ;
; -2.674 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[1]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.133      ; 2.999      ;
; -2.674 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[0]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.133      ; 2.999      ;
; -2.673 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[11]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 2.999      ;
; -2.673 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[10]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 2.999      ;
; -2.673 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[9]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 2.999      ;
; -2.673 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[8]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 2.999      ;
; -2.673 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[7]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 2.999      ;
; -2.673 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[6]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 2.999      ;
; -2.673 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[5]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 2.999      ;
; -2.673 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[4]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 2.999      ;
; -2.673 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[3]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 2.999      ;
; -2.673 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[2]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 2.999      ;
; -2.673 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[1]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 2.999      ;
; -2.673 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[0]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 2.999      ;
; -2.673 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[17]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 2.999      ;
; -2.673 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[16]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 2.999      ;
; -2.673 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[15]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 2.999      ;
; -2.673 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[14]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 2.999      ;
; -2.673 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[13]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 2.999      ;
; -2.673 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[12]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[17]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[16]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[15]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[14]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[13]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[12]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[11]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[10]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[9]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[8]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[7]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[6]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[5]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[4]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[3]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[2]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[1]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[0]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[17]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[16]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[15]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[14]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[13]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[12]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[11]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[10]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[9]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[8]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[7]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[6]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[5]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[4]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[3]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[2]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[1]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.672 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[0]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.999      ;
; -2.513 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[30]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.043     ; 2.911      ;
; -2.513 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[29]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.043     ; 2.911      ;
; -2.513 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.043     ; 2.911      ;
; -2.513 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.043     ; 2.911      ;
; -2.513 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.040     ; 2.914      ;
; -2.513 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[26]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.040     ; 2.914      ;
; -2.513 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[27]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.040     ; 2.914      ;
; -2.513 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[29]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.040     ; 2.914      ;
; -2.513 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.040     ; 2.914      ;
; -2.513 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.040     ; 2.914      ;
; -2.513 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[19]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.037     ; 2.917      ;
; -2.513 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[18]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.037     ; 2.917      ;
; -2.513 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[6]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.037     ; 2.917      ;
; -2.513 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[3]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.037     ; 2.917      ;
; -2.513 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[5]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.037     ; 2.917      ;
; -2.513 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[4]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.037     ; 2.917      ;
; -2.512 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[2]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.040     ; 2.913      ;
; -2.512 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[0]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.040     ; 2.913      ;
; -2.512 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[1]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.040     ; 2.913      ;
; -2.512 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[6]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.040     ; 2.913      ;
; -2.512 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[4]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.040     ; 2.913      ;
; -2.512 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[3]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.040     ; 2.913      ;
; -2.512 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[5]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.040     ; 2.913      ;
; -2.512 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[14]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.040     ; 2.913      ;
; -2.512 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[12]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.040     ; 2.913      ;
; -2.512 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[13]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.040     ; 2.913      ;
; -2.512 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[11]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.040     ; 2.913      ;
; -2.512 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[9]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.039     ; 2.914      ;
+--------+-----------+---------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+-------+-----------+---------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                       ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; 1.476 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[27]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.965      ; 2.763      ;
; 1.476 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[26]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.965      ; 2.763      ;
; 1.476 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[25]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.965      ; 2.763      ;
; 1.476 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[24]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.965      ; 2.763      ;
; 1.478 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[30]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.961      ; 2.761      ;
; 1.478 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[18]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.962      ; 2.762      ;
; 1.478 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[17]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.962      ; 2.762      ;
; 1.478 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[9]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.962      ; 2.762      ;
; 1.479 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[6]                 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 2.753      ;
; 1.491 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[29]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.939      ; 2.752      ;
; 1.491 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[13]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.939      ; 2.752      ;
; 1.491 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[18]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.939      ; 2.752      ;
; 1.491 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[16]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.946      ; 2.759      ;
; 1.491 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[7]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.946      ; 2.759      ;
; 1.491 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[6]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.946      ; 2.759      ;
; 1.492 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[5]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.944      ; 2.758      ;
; 1.492 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[4]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.944      ; 2.758      ;
; 1.502 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[23]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.953      ; 2.777      ;
; 1.502 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[22]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.953      ; 2.777      ;
; 1.503 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[8]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.933      ; 2.758      ;
; 1.504 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[16]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.933      ; 2.759      ;
; 1.504 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[8]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.933      ; 2.759      ;
; 1.514 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[14]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.942      ; 2.778      ;
; 1.516 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[19]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.934      ; 2.772      ;
; 1.518 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[27]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.923      ; 2.763      ;
; 1.518 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[26]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.923      ; 2.763      ;
; 1.518 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[25]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.923      ; 2.763      ;
; 1.518 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[24]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.923      ; 2.763      ;
; 1.520 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.919      ; 2.761      ;
; 1.520 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[31]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.919      ; 2.761      ;
; 1.520 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[31]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.919      ; 2.761      ;
; 1.520 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[30]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.919      ; 2.761      ;
; 1.520 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[18]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.920      ; 2.762      ;
; 1.520 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[17]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.920      ; 2.762      ;
; 1.520 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[9]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.920      ; 2.762      ;
; 1.523 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[28]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.927      ; 2.772      ;
; 1.523 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[1]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.927      ; 2.772      ;
; 1.523 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[0]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.927      ; 2.772      ;
; 1.528 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[12]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.910      ; 2.760      ;
; 1.528 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[21]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.910      ; 2.760      ;
; 1.528 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.910      ; 2.760      ;
; 1.529 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW                  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.911      ; 2.762      ;
; 1.529 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE                  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.911      ; 2.762      ;
; 1.529 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.911      ; 2.762      ;
; 1.529 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|mac_state.CALC                  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.911      ; 2.762      ;
; 1.529 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|MAC_VALID_O                     ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.911      ; 2.762      ;
; 1.529 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE0_ST                     ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.911      ; 2.762      ;
; 1.529 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[2]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.916      ; 2.767      ;
; 1.530 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[19]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.921      ; 2.773      ;
; 1.533 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[7]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.904      ; 2.759      ;
; 1.533 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[6]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.904      ; 2.759      ;
; 1.534 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[5]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 2.758      ;
; 1.534 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[4]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 2.758      ;
; 1.535 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[3]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 2.774      ;
; 1.536 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[0]                 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.891      ; 2.749      ;
; 1.536 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[5]                 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.891      ; 2.749      ;
; 1.536 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[7]                 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.891      ; 2.749      ;
; 1.536 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[9]                 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.891      ; 2.749      ;
; 1.536 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[10]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.891      ; 2.749      ;
; 1.538 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[14]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.918      ; 2.778      ;
; 1.538 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[11]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.918      ; 2.778      ;
; 1.539 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.905      ; 2.766      ;
; 1.539 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[24]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.905      ; 2.766      ;
; 1.539 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.905      ; 2.766      ;
; 1.539 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.905      ; 2.766      ;
; 1.539 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[28]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.905      ; 2.766      ;
; 1.539 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[4]                 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.905      ; 2.766      ;
; 1.539 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[16]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.905      ; 2.766      ;
; 1.540 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[11]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.887      ; 2.749      ;
; 1.540 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[14]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.887      ; 2.749      ;
; 1.540 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[15]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.887      ; 2.749      ;
; 1.540 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[17]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.887      ; 2.749      ;
; 1.540 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[22]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.887      ; 2.749      ;
; 1.540 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[20]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.909      ; 2.771      ;
; 1.541 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[27]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.903      ; 2.766      ;
; 1.541 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.901      ; 2.764      ;
; 1.541 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[20]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.906      ; 2.769      ;
; 1.541 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[31]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.912      ; 2.775      ;
; 1.542 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.877      ; 2.741      ;
; 1.542 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[27]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.877      ; 2.741      ;
; 1.542 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[28]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.877      ; 2.741      ;
; 1.542 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.877      ; 2.741      ;
; 1.542 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.880      ; 2.744      ;
; 1.542 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.880      ; 2.744      ;
; 1.544 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[22]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.889      ; 2.755      ;
; 1.544 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[23]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.911      ; 2.777      ;
; 1.544 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[22]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.911      ; 2.777      ;
; 1.564 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[28]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.886      ; 2.772      ;
; 1.564 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[3]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.886      ; 2.772      ;
; 1.564 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[1]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.886      ; 2.772      ;
; 1.564 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[0]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.886      ; 2.772      ;
; 1.567 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[13]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.874      ; 2.763      ;
; 1.567 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[12]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.874      ; 2.763      ;
; 1.567 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[10]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.874      ; 2.763      ;
; 1.570 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[17]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.870      ; 2.762      ;
; 1.570 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[10]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.870      ; 2.762      ;
; 1.570 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[8]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.870      ; 2.762      ;
; 1.570 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[7]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.870      ; 2.762      ;
; 1.570 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[9]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.870      ; 2.762      ;
; 1.570 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[2]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.875      ; 2.767      ;
+-------+-----------+---------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+-----------+-----------------+----------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                         ; Note ;
+-----------+-----------------+----------------------------------------------------+------+
; 15.77 MHz ; 15.77 MHz       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; RSTL_I                                             ; -60.195 ; -1847.528     ;
; my_pll|altpll_component|auto_generated|pll1|clk[0] ; -3.309  ; -446.849      ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.382 ; 0.000         ;
; RSTL_I                                             ; 3.376 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                       ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; my_pll|altpll_component|auto_generated|pll1|clk[0] ; -2.285 ; -722.059      ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.219 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; RSTL_I                                             ; -3.000  ; -3.000        ;
; CLK_I                                              ; 9.943   ; 0.000         ;
; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 499.611 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'RSTL_I'                                                                                                                                                                                ;
+---------+--------------------------------------------------+--------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                    ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+--------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -60.195 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.969      ; 62.028     ;
; -60.174 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.969      ; 62.007     ;
; -60.160 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.503      ; 61.527     ;
; -60.101 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.508      ; 61.473     ;
; -60.064 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.503      ; 61.431     ;
; -60.014 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.992      ; 61.870     ;
; -60.006 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.508      ; 61.378     ;
; -59.996 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.852      ; 61.890     ;
; -59.993 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.972      ; 61.829     ;
; -59.993 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.992      ; 61.849     ;
; -59.979 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.526      ; 61.369     ;
; -59.975 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.852      ; 61.869     ;
; -59.972 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.972      ; 61.808     ;
; -59.961 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.386      ; 61.389     ;
; -59.937 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.969      ; 61.770     ;
; -59.930 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.969      ; 61.763     ;
; -59.920 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.531      ; 61.315     ;
; -59.907 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.995      ; 61.768     ;
; -59.907 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[27] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.503      ; 61.274     ;
; -59.904 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.969      ; 61.727     ;
; -59.902 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.391      ; 61.335     ;
; -59.894 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[27] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.969      ; 61.727     ;
; -59.889 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.838      ; 61.763     ;
; -59.886 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.995      ; 61.747     ;
; -59.883 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.526      ; 61.273     ;
; -59.883 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.969      ; 61.706     ;
; -59.872 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.529      ; 61.267     ;
; -59.869 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.503      ; 61.226     ;
; -59.868 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.838      ; 61.742     ;
; -59.865 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.386      ; 61.293     ;
; -59.854 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.372      ; 61.262     ;
; -59.825 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.531      ; 61.220     ;
; -59.819 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.979      ; 61.662     ;
; -59.813 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.534      ; 61.213     ;
; -59.812 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.995      ; 61.671     ;
; -59.812 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.503      ; 61.179     ;
; -59.810 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.508      ; 61.172     ;
; -59.807 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.391      ; 61.240     ;
; -59.798 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.979      ; 61.641     ;
; -59.797 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[29] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.969      ; 61.630     ;
; -59.795 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.377      ; 61.208     ;
; -59.794 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.855      ; 61.691     ;
; -59.791 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.995      ; 61.650     ;
; -59.784 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.513      ; 61.161     ;
; -59.776 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.529      ; 61.171     ;
; -59.773 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.855      ; 61.670     ;
; -59.773 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.503      ; 61.130     ;
; -59.771 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.984      ; 61.613     ;
; -59.771 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.969      ; 61.599     ;
; -59.758 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.372      ; 61.166     ;
; -59.756 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.992      ; 61.612     ;
; -59.750 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.984      ; 61.592     ;
; -59.750 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.969      ; 61.578     ;
; -59.749 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.992      ; 61.605     ;
; -59.741 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[29] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.972      ; 61.577     ;
; -59.738 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.852      ; 61.632     ;
; -59.736 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.518      ; 61.112     ;
; -59.736 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.503      ; 61.098     ;
; -59.731 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.852      ; 61.625     ;
; -59.726 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[27] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.526      ; 61.116     ;
; -59.725 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.518      ; 61.107     ;
; -59.720 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.972      ; 61.556     ;
; -59.718 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.534      ; 61.118     ;
; -59.715 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.508      ; 61.077     ;
; -59.713 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[27] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.992      ; 61.569     ;
; -59.708 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[27] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.386      ; 61.136     ;
; -59.705 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.998      ; 61.569     ;
; -59.702 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.969      ; 61.528     ;
; -59.702 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.972      ; 61.528     ;
; -59.700 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.377      ; 61.113     ;
; -59.695 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[27] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.852      ; 61.589     ;
; -59.694 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.015      ; 61.573     ;
; -59.688 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.513      ; 61.065     ;
; -59.687 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.841      ; 61.564     ;
; -59.684 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.998      ; 61.548     ;
; -59.681 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.972      ; 61.507     ;
; -59.681 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.969      ; 61.507     ;
; -59.677 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.523      ; 61.058     ;
; -59.677 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.508      ; 61.044     ;
; -59.673 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 2.015      ; 61.552     ;
; -59.667 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.503      ; 61.027     ;
; -59.666 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.841      ; 61.543     ;
; -59.660 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.976      ; 61.495     ;
; -59.659 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.549      ; 61.072     ;
; -59.649 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.995      ; 61.510     ;
; -59.646 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.969      ; 61.469     ;
; -59.642 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.995      ; 61.503     ;
; -59.640 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.518      ; 61.016     ;
; -59.640 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.503      ; 61.002     ;
; -59.639 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.969      ; 61.462     ;
; -59.639 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.976      ; 61.474     ;
; -59.631 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.838      ; 61.505     ;
; -59.631 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.526      ; 61.021     ;
; -59.630 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.518      ; 61.012     ;
; -59.625 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.510      ; 60.994     ;
; -59.624 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.838      ; 61.498     ;
; -59.619 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[27] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.529      ; 61.014     ;
; -59.617 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.982      ; 61.463     ;
; -59.616 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[29] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.992      ; 61.472     ;
; -59.616 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[27] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.503      ; 60.973     ;
+---------+--------------------------------------------------+--------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                         ;
+--------+--------------------------------------------+---------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                               ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -3.309 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[72] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.860      ;
; -3.308 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[88] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.859      ;
; -3.305 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[64] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.856      ;
; -3.183 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[58] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.504      ; 4.129      ;
; -3.182 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[50] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.504      ; 4.128      ;
; -3.131 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[67] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.682      ;
; -3.083 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[62] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.566      ; 4.091      ;
; -2.975 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[91] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.117      ; 3.534      ;
; -2.975 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[75] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.117      ; 3.534      ;
; -2.975 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[83] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.117      ; 3.534      ;
; -2.950 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[65] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.117      ; 3.509      ;
; -2.906 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[60] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.098      ; 3.446      ;
; -2.906 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[95] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.098      ; 3.446      ;
; -2.905 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[29]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.456      ;
; -2.905 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[16]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.456      ;
; -2.905 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[17]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.456      ;
; -2.905 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[18]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.456      ;
; -2.905 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[19]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.456      ;
; -2.905 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[20]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.456      ;
; -2.905 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[21]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.456      ;
; -2.905 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[22]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.456      ;
; -2.905 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[23]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.456      ;
; -2.905 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[24]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.456      ;
; -2.905 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[25]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.456      ;
; -2.905 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[26]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.456      ;
; -2.905 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[27]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.456      ;
; -2.905 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[28]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.456      ;
; -2.905 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[31]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.456      ;
; -2.905 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[30]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.456      ;
; -2.904 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[52] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.098      ; 3.444      ;
; -2.879 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[77] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.430      ;
; -2.877 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[69] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.428      ;
; -2.818 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[54] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.505      ; 3.765      ;
; -2.816 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[53] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.505      ; 3.763      ;
; -2.815 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[43] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.558      ; 3.815      ;
; -2.814 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[35] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.558      ; 3.814      ;
; -2.813 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[42] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.558      ; 3.813      ;
; -2.813 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[32] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.558      ; 3.813      ;
; -2.809 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[21] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.505      ; 3.756      ;
; -2.809 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[40] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.558      ; 3.809      ;
; -2.808 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[22] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.505      ; 3.755      ;
; -2.806 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[34] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.558      ; 3.806      ;
; -2.803 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[72] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.109      ; 3.854      ;
; -2.802 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[88] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.109      ; 3.853      ;
; -2.800 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[89] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.117      ; 3.359      ;
; -2.799 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[64] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.109      ; 3.850      ;
; -2.798 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[81] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.117      ; 3.357      ;
; -2.794 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[73] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.117      ; 3.353      ;
; -2.787 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[7]  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.504      ; 3.733      ;
; -2.787 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[6]  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.504      ; 3.733      ;
; -2.786 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[5]  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.504      ; 3.732      ;
; -2.770 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[36] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.558      ; 3.770      ;
; -2.769 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[46] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.558      ; 3.769      ;
; -2.764 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[44] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.558      ; 3.764      ;
; -2.761 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[41] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.312      ;
; -2.760 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[11] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.311      ;
; -2.760 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[3]  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.311      ;
; -2.759 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[33] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.310      ;
; -2.731 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[58] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.504      ; 4.177      ;
; -2.730 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[18] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 3.292      ;
; -2.729 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[50] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.504      ; 4.175      ;
; -2.727 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[0]  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 3.289      ;
; -2.726 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[17] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 3.288      ;
; -2.726 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[8]  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 3.288      ;
; -2.725 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[19] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 3.287      ;
; -2.721 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[94] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.544      ; 3.707      ;
; -2.720 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[92] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.544      ; 3.706      ;
; -2.710 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[55] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.558      ; 3.710      ;
; -2.689 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[79] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.558      ; 3.689      ;
; -2.688 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[62] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.566      ; 4.196      ;
; -2.688 ; RSTL_I                                     ; fp32_uart_tx:My_UART_Tx|tx_data[29]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.116      ; 3.246      ;
; -2.681 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[26] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.117      ; 3.240      ;
; -2.680 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[80] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.109      ; 3.231      ;
; -2.648 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[90] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.117      ; 3.207      ;
; -2.645 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[82] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.117      ; 3.204      ;
; -2.644 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[57] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 3.206      ;
; -2.644 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[66] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.117      ; 3.203      ;
; -2.644 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[74] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.117      ; 3.203      ;
; -2.628 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[67] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.109      ; 3.679      ;
; -2.573 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.110      ; 3.125      ;
; -2.573 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.110      ; 3.125      ;
; -2.573 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.110      ; 3.125      ;
; -2.573 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.110      ; 3.125      ;
; -2.573 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.110      ; 3.125      ;
; -2.573 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.110      ; 3.125      ;
; -2.573 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.110      ; 3.125      ;
; -2.573 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.110      ; 3.125      ;
; -2.573 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.110      ; 3.125      ;
; -2.573 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.110      ; 3.125      ;
; -2.573 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[10]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.110      ; 3.125      ;
; -2.573 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[11]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.110      ; 3.125      ;
; -2.573 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[12]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.110      ; 3.125      ;
; -2.573 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[13]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.110      ; 3.125      ;
; -2.573 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[14]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.110      ; 3.125      ;
; -2.573 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|clk_cnt[15]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.110      ; 3.125      ;
; -2.565 ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; fp32_uart_tx:My_UART_Tx|tx_data[21]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.394     ; 1.113      ;
; -2.562 ; RSTL_I                                     ; fp32_uart_tx:My_UART_Tx|tx_data[12]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 3.124      ;
; -2.553 ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; fp32_uart_tx:My_UART_Tx|tx_data[20]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.395     ; 1.100      ;
; -2.550 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[27] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.570      ; 3.562      ;
; -2.549 ; RSTL_I                                     ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[24] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.570      ; 3.561      ;
+--------+--------------------------------------------+---------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                        ;
+-------+----------------------------------------------+----------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[86]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[86]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[85]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[85]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[84]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[84]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[79]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[79]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[78]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[78]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[76]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[76]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[71]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[71]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[70]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[70]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[68]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[68]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[93]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[93]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[87]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[87]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[1]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[1]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[2]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[2]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[4]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[4]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[9]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[9]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[10]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[10]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[12]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[12]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[13]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[13]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[14]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[14]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[15]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[15]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[16]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[16]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[44]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[44]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[46]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[46]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[48]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[48]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[49]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[49]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[32]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[32]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[34]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[34]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[35]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[35]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[36]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[36]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[40]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[40]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[42]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[42]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[43]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[43]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[51]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[51]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[29]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[29]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[27]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[27]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[24]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[24]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[23]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[23]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[25]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[25]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[56]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[56]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[59]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[59]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[55]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[55]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[62]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[62]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; FP32_MAC_Combinatorial:My_MAC|mac_state.CALC ; FP32_MAC_Combinatorial:My_MAC|mac_state.CALC ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST  ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[63]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[63]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[31]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[31]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[94]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[94]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[92]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[92]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[45]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[45]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[47]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[47]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[37]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[37]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[38]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[38]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[39]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[39]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[20]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[20]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[28]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[28]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[30]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[30]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[61]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[61]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[21]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[21]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[22]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[22]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[53]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[53]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[54]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[54]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST   ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST   ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[5]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[5]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[6]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[6]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[7]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[7]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[50]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[50]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[58]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[58]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.400 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[0]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[0]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[8]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[8]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[17]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[17]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[18]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[18]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[19]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[19]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[57]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[57]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE   ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE   ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fp32_uart_rx:My_UART_Rx|rx_state.START       ; fp32_uart_rx:My_UART_Rx|rx_state.START       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fp32_uart_rx:My_UART_Rx|rx_state.IDLE        ; fp32_uart_rx:My_UART_Rx|rx_state.IDLE        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP   ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP   ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fp32_uart_rx:My_UART_Rx|rx_state.STOP        ; fp32_uart_rx:My_UART_Rx|rx_state.STOP        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[83]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[83]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[82]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[82]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[81]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[81]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[80]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[80]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[77]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[77]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[75]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[75]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[74]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[74]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[73]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[73]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[72]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[72]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[69]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[69]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[67]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[67]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[66]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[66]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[65]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[65]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[64]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[64]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[91]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[91]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[90]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[90]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[89]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[89]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[88]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[88]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[3]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[3]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[11]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[11]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
+-------+----------------------------------------------+----------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'RSTL_I'                                                                                                                                                                               ;
+-------+--------------------------------------------------+--------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                    ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; 3.376 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.950      ; 5.406      ;
; 3.427 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.944      ; 5.451      ;
; 3.435 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.944      ; 5.459      ;
; 3.484 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.937      ; 5.501      ;
; 3.495 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.950      ; 5.525      ;
; 3.546 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.944      ; 5.570      ;
; 3.554 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.944      ; 5.578      ;
; 3.571 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.956      ; 5.607      ;
; 3.663 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.991      ; 5.734      ;
; 3.664 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.943      ; 5.687      ;
; 3.675 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[24]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.956      ; 5.711      ;
; 3.682 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.937      ; 5.699      ;
; 3.689 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.944      ; 5.713      ;
; 3.693 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[8]    ; FP32_MAC_Combinatorial:My_MAC|delta[7]~97  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.254      ; 6.027      ;
; 3.693 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.956      ; 5.729      ;
; 3.694 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[12]~77 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.955      ; 5.729      ;
; 3.703 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.959      ; 5.742      ;
; 3.731 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.968      ; 5.779      ;
; 3.733 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.971      ; 5.784      ;
; 3.737 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.954      ; 5.771      ;
; 3.769 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[10]~85 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.795      ; 5.644      ;
; 3.782 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.991      ; 5.853      ;
; 3.782 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[7]~97  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.800      ; 5.662      ;
; 3.783 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.950      ; 5.813      ;
; 3.798 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[14]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.975      ; 5.853      ;
; 3.808 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.944      ; 5.832      ;
; 3.813 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[12]~77 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.955      ; 5.848      ;
; 3.822 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.959      ; 5.861      ;
; 3.834 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.944      ; 5.858      ;
; 3.837 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.943      ; 5.860      ;
; 3.842 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.944      ; 5.866      ;
; 3.850 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.968      ; 5.898      ;
; 3.852 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.971      ; 5.903      ;
; 3.856 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.954      ; 5.890      ;
; 3.888 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[10]~85 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.795      ; 5.763      ;
; 3.901 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[7]~97  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.800      ; 5.781      ;
; 3.905 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.961      ; 5.946      ;
; 3.915 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[8]    ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.398      ; 6.393      ;
; 3.927 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[11]~81 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.798      ; 5.805      ;
; 3.940 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[8]~93  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.821      ; 5.841      ;
; 3.942 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[6]~101 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.803      ; 5.825      ;
; 3.944 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[12]~77 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.948      ; 5.972      ;
; 3.956 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.943      ; 5.979      ;
; 3.972 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[10]~85 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.788      ; 5.840      ;
; 3.975 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[11]~81 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.805      ; 5.860      ;
; 3.976 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[15]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.975      ; 6.031      ;
; 3.985 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.955      ; 6.020      ;
; 4.010 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[16]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.956      ; 6.046      ;
; 4.019 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.822      ; 5.921      ;
; 4.027 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[12]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.943      ; 6.050      ;
; 4.029 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.956      ; 6.065      ;
; 4.029 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.937      ; 6.046      ;
; 4.036 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.949      ; 6.065      ;
; 4.044 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.949      ; 6.073      ;
; 4.054 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[2]~117 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.941      ; 6.075      ;
; 4.055 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[10]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.969      ; 6.104      ;
; 4.059 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[8]~93  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.821      ; 5.960      ;
; 4.061 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[6]~101 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.803      ; 5.944      ;
; 4.070 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.991      ; 6.141      ;
; 4.072 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[9]    ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.969      ; 6.121      ;
; 4.082 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[15]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.963      ; 6.125      ;
; 4.089 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[17]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.975      ; 6.144      ;
; 4.092 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.943      ; 6.115      ;
; 4.094 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[11]~81 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.805      ; 5.979      ;
; 4.096 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.944      ; 6.120      ;
; 4.101 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[12]~77 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.955      ; 6.136      ;
; 4.110 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.959      ; 6.149      ;
; 4.111 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.947      ; 6.138      ;
; 4.120 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.961      ; 6.161      ;
; 4.123 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.807      ; 6.010      ;
; 4.131 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.943      ; 6.154      ;
; 4.132 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[8]    ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.398      ; 6.610      ;
; 4.138 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.968      ; 6.186      ;
; 4.138 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.822      ; 6.040      ;
; 4.140 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.971      ; 6.191      ;
; 4.144 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.954      ; 6.178      ;
; 4.147 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[31]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.937      ; 6.164      ;
; 4.159 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[8]    ; FP32_MAC_Combinatorial:My_MAC|delta[8]~93  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 2.275      ; 6.514      ;
; 4.160 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[0]~125 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.822      ; 6.062      ;
; 4.173 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[2]~117 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.941      ; 6.194      ;
; 4.176 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[10]~85 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.795      ; 6.051      ;
; 4.178 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[25]~25 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.965      ; 6.223      ;
; 4.178 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.952      ; 6.210      ;
; 4.183 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[14]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.963      ; 6.226      ;
; 4.189 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[20]   ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.948      ; 6.217      ;
; 4.189 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[7]~97  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.800      ; 6.069      ;
; 4.242 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.807      ; 6.129      ;
; 4.244 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[12]   ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.943      ; 6.267      ;
; 4.244 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.943      ; 6.267      ;
; 4.246 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[2]~117 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.941      ; 6.267      ;
; 4.247 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.984      ; 6.311      ;
; 4.271 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[21]   ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.943      ; 6.294      ;
; 4.272 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.996      ; 6.348      ;
; 4.279 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[0]~125 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.822      ; 6.181      ;
; 4.287 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[21]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.955      ; 6.322      ;
; 4.298 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.949      ; 6.327      ;
; 4.300 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.964      ; 6.344      ;
; 4.303 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[12]~77 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.960      ; 6.343      ;
; 4.312 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.964      ; 6.356      ;
; 4.327 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[1]~121 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.822      ; 6.229      ;
+-------+--------------------------------------------------+--------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                             ;
+--------+-----------+---------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                       ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[11]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[10]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[9]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[8]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[7]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[6]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[5]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[4]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[3]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[2]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[1]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[0]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[17]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[16]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[15]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[14]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[13]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[12]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[17]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.239      ; 2.733      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[16]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.239      ; 2.733      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[15]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.239      ; 2.733      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[14]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.239      ; 2.733      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[13]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.239      ; 2.733      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[12]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.239      ; 2.733      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[11]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.239      ; 2.733      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[10]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.239      ; 2.733      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[9]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.239      ; 2.733      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[8]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.239      ; 2.733      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[7]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.239      ; 2.733      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[6]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.239      ; 2.733      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[5]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.239      ; 2.733      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[4]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.239      ; 2.733      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[3]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.239      ; 2.733      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[2]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.239      ; 2.733      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[1]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.239      ; 2.733      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[0]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.239      ; 2.733      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[17]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[16]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[15]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[14]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[13]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[12]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[11]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[10]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[9]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[8]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[7]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[6]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[5]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[4]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[3]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[2]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[1]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[0]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[17]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[16]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[15]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[14]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[13]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[12]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[11]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[10]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[9]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[8]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[7]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[6]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[5]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[4]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[3]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[2]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[1]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.285 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[0]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.734      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[2]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.091      ; 2.643      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[0]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.091      ; 2.643      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[1]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.091      ; 2.643      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[6]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.091      ; 2.643      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[4]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.091      ; 2.643      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[3]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.091      ; 2.643      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[5]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.091      ; 2.643      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[14]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.091      ; 2.643      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[12]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.091      ; 2.643      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[13]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.091      ; 2.643      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[11]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.091      ; 2.643      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[9]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.092      ; 2.644      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[7]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.092      ; 2.644      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[8]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.092      ; 2.644      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[10]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.092      ; 2.644      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[14]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.092      ; 2.644      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[11]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.092      ; 2.644      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[13]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.092      ; 2.644      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[12]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.092      ; 2.644      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[17]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.092      ; 2.644      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[15]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.092      ; 2.644      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[16]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.092      ; 2.644      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[1]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.092      ; 2.644      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[2]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.092      ; 2.644      ;
; -2.110 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[0]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.092      ; 2.644      ;
; -2.109 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST                       ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 2.671      ;
; -2.109 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[30]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.090      ; 2.641      ;
; -2.109 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[29]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.090      ; 2.641      ;
+--------+-----------+---------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                             ;
+-------+-----------+---------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                       ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; 1.219 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[18]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.009      ; 2.533      ;
; 1.219 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[17]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.009      ; 2.533      ;
; 1.219 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[9]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.009      ; 2.533      ;
; 1.220 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[30]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.008      ; 2.533      ;
; 1.220 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[27]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.012      ; 2.537      ;
; 1.220 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[26]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.012      ; 2.537      ;
; 1.220 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[25]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.012      ; 2.537      ;
; 1.220 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[24]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.012      ; 2.537      ;
; 1.221 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[6]                 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.000      ; 2.526      ;
; 1.230 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[29]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.990      ; 2.525      ;
; 1.230 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[13]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.990      ; 2.525      ;
; 1.230 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[18]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.990      ; 2.525      ;
; 1.233 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[16]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.997      ; 2.535      ;
; 1.233 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[7]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.997      ; 2.535      ;
; 1.233 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[6]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.997      ; 2.535      ;
; 1.233 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[5]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.995      ; 2.533      ;
; 1.233 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[4]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.995      ; 2.533      ;
; 1.243 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[23]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.000      ; 2.548      ;
; 1.243 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[22]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.000      ; 2.548      ;
; 1.244 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[16]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.986      ; 2.535      ;
; 1.244 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[8]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.986      ; 2.535      ;
; 1.244 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[8]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.985      ; 2.534      ;
; 1.253 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[14]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.993      ; 2.551      ;
; 1.255 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[19]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.987      ; 2.547      ;
; 1.263 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[27]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 2.537      ;
; 1.263 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[26]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 2.537      ;
; 1.263 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[25]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 2.537      ;
; 1.263 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[24]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 2.537      ;
; 1.263 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[18]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.965      ; 2.533      ;
; 1.263 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[17]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.965      ; 2.533      ;
; 1.263 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[9]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.965      ; 2.533      ;
; 1.264 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 2.533      ;
; 1.264 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[31]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 2.533      ;
; 1.264 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[31]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 2.533      ;
; 1.264 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[30]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 2.533      ;
; 1.264 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[28]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.976      ; 2.545      ;
; 1.264 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[1]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.976      ; 2.545      ;
; 1.264 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[0]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.976      ; 2.545      ;
; 1.269 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[12]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.958      ; 2.532      ;
; 1.269 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[21]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.958      ; 2.532      ;
; 1.269 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.958      ; 2.532      ;
; 1.272 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW                  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 2.534      ;
; 1.272 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE                  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 2.534      ;
; 1.272 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 2.534      ;
; 1.272 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|mac_state.CALC                  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 2.534      ;
; 1.272 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|MAC_VALID_O                     ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 2.534      ;
; 1.272 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE0_ST                     ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 2.534      ;
; 1.272 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[2]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.966      ; 2.543      ;
; 1.274 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[0]                 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.943      ; 2.522      ;
; 1.274 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[5]                 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.943      ; 2.522      ;
; 1.274 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[7]                 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.943      ; 2.522      ;
; 1.274 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[9]                 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.943      ; 2.522      ;
; 1.274 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[10]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.943      ; 2.522      ;
; 1.274 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[19]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 2.548      ;
; 1.274 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[3]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 2.548      ;
; 1.276 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 2.538      ;
; 1.276 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[24]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 2.538      ;
; 1.276 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 2.538      ;
; 1.276 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 2.538      ;
; 1.276 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[28]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 2.538      ;
; 1.276 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[4]                 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 2.538      ;
; 1.276 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[16]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 2.538      ;
; 1.276 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[7]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.954      ; 2.535      ;
; 1.276 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[6]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.954      ; 2.535      ;
; 1.277 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[5]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.951      ; 2.533      ;
; 1.277 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[4]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.951      ; 2.533      ;
; 1.279 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.933      ; 2.517      ;
; 1.279 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[27]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.933      ; 2.517      ;
; 1.279 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[28]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.933      ; 2.517      ;
; 1.279 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.933      ; 2.517      ;
; 1.280 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[11]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.937      ; 2.522      ;
; 1.280 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[14]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.937      ; 2.522      ;
; 1.280 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[15]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.937      ; 2.522      ;
; 1.280 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[17]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.937      ; 2.522      ;
; 1.280 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[22]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.937      ; 2.522      ;
; 1.280 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[14]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.967      ; 2.552      ;
; 1.280 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[11]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.967      ; 2.552      ;
; 1.281 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[27]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 2.538      ;
; 1.281 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[20]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.953      ; 2.539      ;
; 1.282 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.951      ; 2.538      ;
; 1.282 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[31]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.960      ; 2.547      ;
; 1.282 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[20]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.959      ; 2.546      ;
; 1.286 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[22]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.936      ; 2.527      ;
; 1.286 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[23]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 2.548      ;
; 1.286 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[22]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 2.548      ;
; 1.287 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.928      ; 2.520      ;
; 1.287 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.928      ; 2.520      ;
; 1.308 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[28]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.932      ; 2.545      ;
; 1.308 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[3]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.932      ; 2.545      ;
; 1.308 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[1]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.932      ; 2.545      ;
; 1.308 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[0]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.932      ; 2.545      ;
; 1.312 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[13]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.919      ; 2.536      ;
; 1.312 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[12]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.919      ; 2.536      ;
; 1.312 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[10]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.919      ; 2.536      ;
; 1.315 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[17]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.914      ; 2.534      ;
; 1.315 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[10]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.914      ; 2.534      ;
; 1.315 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[8]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.914      ; 2.534      ;
; 1.315 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[7]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.914      ; 2.534      ;
; 1.315 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[9]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.914      ; 2.534      ;
; 1.315 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[2]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.923      ; 2.543      ;
+-------+-----------+---------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; RSTL_I                                             ; -27.265 ; -835.576      ;
; my_pll|altpll_component|auto_generated|pll1|clk[0] ; -1.919  ; -246.873      ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.178 ; 0.000         ;
; RSTL_I                                             ; 1.335 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                       ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; my_pll|altpll_component|auto_generated|pll1|clk[0] ; -1.459 ; -492.788      ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.751 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; RSTL_I                                             ; -3.000  ; -3.000        ;
; CLK_I                                              ; 9.594   ; 0.000         ;
; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 499.768 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'RSTL_I'                                                                                                                                                                                ;
+---------+--------------------------------------------------+--------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                    ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+--------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -27.265 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.105      ; 28.789     ;
; -27.263 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.909      ; 28.591     ;
; -27.259 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.105      ; 28.783     ;
; -27.249 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.909      ; 28.577     ;
; -27.226 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.121      ; 28.768     ;
; -27.224 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.925      ; 28.570     ;
; -27.220 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.121      ; 28.762     ;
; -27.210 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.925      ; 28.556     ;
; -27.197 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.905      ; 28.521     ;
; -27.196 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.108      ; 28.723     ;
; -27.189 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.108      ; 28.716     ;
; -27.184 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.118      ; 28.723     ;
; -27.184 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.905      ; 28.508     ;
; -27.182 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.922      ; 28.525     ;
; -27.178 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.118      ; 28.717     ;
; -27.168 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.922      ; 28.511     ;
; -27.167 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.121      ; 28.707     ;
; -27.165 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.925      ; 28.509     ;
; -27.161 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.121      ; 28.701     ;
; -27.158 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.921      ; 28.500     ;
; -27.157 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.124      ; 28.702     ;
; -27.153 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.114      ; 28.684     ;
; -27.151 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.925      ; 28.495     ;
; -27.151 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.918      ; 28.486     ;
; -27.150 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.124      ; 28.695     ;
; -27.147 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.114      ; 28.678     ;
; -27.145 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.921      ; 28.487     ;
; -27.137 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.918      ; 28.472     ;
; -27.133 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[29] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.105      ; 28.657     ;
; -27.132 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.107      ; 28.655     ;
; -27.130 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.105      ; 28.654     ;
; -27.130 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.911      ; 28.457     ;
; -27.127 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.909      ; 28.455     ;
; -27.126 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.107      ; 28.649     ;
; -27.124 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.105      ; 28.648     ;
; -27.120 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[27] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.105      ; 28.644     ;
; -27.116 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.918      ; 28.455     ;
; -27.116 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.911      ; 28.443     ;
; -27.115 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.121      ; 28.657     ;
; -27.113 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[27] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.909      ; 28.441     ;
; -27.112 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.110      ; 28.639     ;
; -27.110 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.914      ; 28.441     ;
; -27.108 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.121      ; 28.650     ;
; -27.106 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.110      ; 28.633     ;
; -27.103 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.918      ; 28.442     ;
; -27.099 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.921      ; 28.439     ;
; -27.098 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.124      ; 28.641     ;
; -27.096 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.914      ; 28.427     ;
; -27.095 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.108      ; 28.616     ;
; -27.094 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[29] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.121      ; 28.636     ;
; -27.093 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.912      ; 28.418     ;
; -27.091 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.124      ; 28.634     ;
; -27.091 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.121      ; 28.633     ;
; -27.090 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.111      ; 28.621     ;
; -27.089 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.108      ; 28.610     ;
; -27.088 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.925      ; 28.434     ;
; -27.088 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.915      ; 28.423     ;
; -27.086 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.921      ; 28.426     ;
; -27.085 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.121      ; 28.627     ;
; -27.085 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.914      ; 28.416     ;
; -27.084 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.117      ; 28.618     ;
; -27.084 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.111      ; 28.615     ;
; -27.081 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[27] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.121      ; 28.623     ;
; -27.079 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.912      ; 28.404     ;
; -27.077 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.117      ; 28.611     ;
; -27.074 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[27] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.925      ; 28.420     ;
; -27.074 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.915      ; 28.409     ;
; -27.072 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.914      ; 28.403     ;
; -27.068 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[10]~85 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.046      ; 28.614     ;
; -27.066 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[10]~85 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.850      ; 28.416     ;
; -27.065 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.054      ; 28.612     ;
; -27.064 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.907      ; 28.387     ;
; -27.063 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.110      ; 28.589     ;
; -27.063 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.858      ; 28.414     ;
; -27.062 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.108      ; 28.588     ;
; -27.062 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[10]~85 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.046      ; 28.608     ;
; -27.060 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[29] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.108      ; 28.587     ;
; -27.060 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.912      ; 28.390     ;
; -27.059 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.054      ; 28.606     ;
; -27.056 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.110      ; 28.582     ;
; -27.056 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.108      ; 28.582     ;
; -27.054 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[30] ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.108      ; 28.581     ;
; -27.052 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[29] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.118      ; 28.591     ;
; -27.052 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[10]~85 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.850      ; 28.402     ;
; -27.051 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.907      ; 28.374     ;
; -27.049 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.118      ; 28.588     ;
; -27.049 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.858      ; 28.400     ;
; -27.046 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.922      ; 28.389     ;
; -27.046 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.912      ; 28.376     ;
; -27.044 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.910      ; 28.371     ;
; -27.043 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.118      ; 28.582     ;
; -27.043 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.113      ; 28.573     ;
; -27.039 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[27] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.118      ; 28.578     ;
; -27.036 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26] ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.113      ; 28.566     ;
; -27.035 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.061      ; 28.594     ;
; -27.035 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[29] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.121      ; 28.575     ;
; -27.033 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23] ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.865      ; 28.396     ;
; -27.032 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 1.121      ; 28.572     ;
; -27.032 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[27] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.922      ; 28.375     ;
; -27.031 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25] ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 1.000        ; 0.910      ; 28.358     ;
+---------+--------------------------------------------------+--------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                        ;
+--------+-----------+---------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                               ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -1.919 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[58] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 2.377      ;
; -1.917 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[50] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 2.375      ;
; -1.883 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[88] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.137     ; 2.173      ;
; -1.883 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[72] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.137     ; 2.173      ;
; -1.879 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[64] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.137     ; 2.169      ;
; -1.842 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[62] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.057      ; 2.326      ;
; -1.786 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[67] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.137     ; 2.076      ;
; -1.711 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[54] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.032      ; 2.170      ;
; -1.709 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[53] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.032      ; 2.168      ;
; -1.707 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[21] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.032      ; 2.166      ;
; -1.705 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[22] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.032      ; 2.164      ;
; -1.699 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[95] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.143     ; 1.983      ;
; -1.698 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[7]  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 2.156      ;
; -1.698 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[6]  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 2.156      ;
; -1.696 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[5]  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 2.154      ;
; -1.690 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[60] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.143     ; 1.974      ;
; -1.688 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[52] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.143     ; 1.972      ;
; -1.684 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[77] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.137     ; 1.974      ;
; -1.681 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[69] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.137     ; 1.971      ;
; -1.677 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[43] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.057      ; 2.161      ;
; -1.677 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[35] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.057      ; 2.161      ;
; -1.676 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[42] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.057      ; 2.160      ;
; -1.676 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[32] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.057      ; 2.160      ;
; -1.672 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[40] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.057      ; 2.156      ;
; -1.668 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[34] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.057      ; 2.152      ;
; -1.668 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[75] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.128     ; 1.967      ;
; -1.667 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[91] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.128     ; 1.966      ;
; -1.667 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[83] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.128     ; 1.966      ;
; -1.655 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[36] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.057      ; 2.139      ;
; -1.654 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[46] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.057      ; 2.138      ;
; -1.652 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[65] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.128     ; 1.951      ;
; -1.649 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[44] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.057      ; 2.133      ;
; -1.645 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[29]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.940      ;
; -1.645 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[16]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.940      ;
; -1.645 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[17]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.940      ;
; -1.645 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[18]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.940      ;
; -1.645 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[19]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.940      ;
; -1.645 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[20]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.940      ;
; -1.645 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[21]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.940      ;
; -1.645 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[22]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.940      ;
; -1.645 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[23]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.940      ;
; -1.645 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[24]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.940      ;
; -1.645 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[25]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.940      ;
; -1.645 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[26]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.940      ;
; -1.645 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[27]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.940      ;
; -1.645 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[28]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.940      ;
; -1.645 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[31]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.940      ;
; -1.645 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[30]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.940      ;
; -1.641 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[94] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.049      ; 2.117      ;
; -1.640 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[92] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.049      ; 2.116      ;
; -1.633 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[55] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.057      ; 2.117      ;
; -1.622 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[79] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.057      ; 2.106      ;
; -1.613 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[41] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.137     ; 1.903      ;
; -1.611 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[33] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.137     ; 1.901      ;
; -1.610 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[3]  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.137     ; 1.900      ;
; -1.609 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[11] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.137     ; 1.899      ;
; -1.587 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[89] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.128     ; 1.886      ;
; -1.586 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[81] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.128     ; 1.885      ;
; -1.582 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[73] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.128     ; 1.881      ;
; -1.560 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[80] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.137     ; 1.850      ;
; -1.557 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[18] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.126     ; 1.858      ;
; -1.553 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[8]  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.126     ; 1.854      ;
; -1.553 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[0]  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.126     ; 1.854      ;
; -1.552 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[17] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.126     ; 1.853      ;
; -1.551 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[19] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.126     ; 1.852      ;
; -1.533 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[57] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.126     ; 1.834      ;
; -1.527 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[26] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.128     ; 1.826      ;
; -1.519 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[27] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.069      ; 2.015      ;
; -1.518 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[24] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.069      ; 2.014      ;
; -1.502 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[90] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.128     ; 1.801      ;
; -1.499 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[16] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.064      ; 1.990      ;
; -1.498 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[74] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.128     ; 1.797      ;
; -1.498 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[82] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.128     ; 1.797      ;
; -1.497 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[66] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.128     ; 1.796      ;
; -1.481 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[29]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.129     ; 1.779      ;
; -1.472 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[20] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.049      ; 1.948      ;
; -1.470 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[61] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.044      ; 1.941      ;
; -1.467 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[23] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.056      ; 1.950      ;
; -1.467 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[28] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.049      ; 1.943      ;
; -1.465 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[29] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.056      ; 1.948      ;
; -1.459 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.131     ; 1.755      ;
; -1.459 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.131     ; 1.755      ;
; -1.459 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.131     ; 1.755      ;
; -1.459 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.131     ; 1.755      ;
; -1.459 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.131     ; 1.755      ;
; -1.459 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.131     ; 1.755      ;
; -1.459 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.131     ; 1.755      ;
; -1.459 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.131     ; 1.755      ;
; -1.459 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.131     ; 1.755      ;
; -1.459 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.131     ; 1.755      ;
; -1.459 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[10]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.131     ; 1.755      ;
; -1.459 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[11]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.131     ; 1.755      ;
; -1.459 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[12]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.131     ; 1.755      ;
; -1.459 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[13]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.131     ; 1.755      ;
; -1.459 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[14]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.131     ; 1.755      ;
; -1.459 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|clk_cnt[15]   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.131     ; 1.755      ;
; -1.426 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[93] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.060      ; 1.913      ;
; -1.426 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[85] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.060      ; 1.913      ;
; -1.424 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[70] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.060      ; 1.911      ;
; -1.423 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[48] ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.066      ; 1.916      ;
+--------+-----------+---------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                        ;
+-------+----------------------------------------------+----------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[86]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[86]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[85]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[85]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[84]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[84]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[79]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[79]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[78]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[78]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[76]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[76]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[71]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[71]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[70]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[70]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[68]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[68]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[93]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[93]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[87]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[87]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[1]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[1]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[2]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[2]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[4]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[4]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[9]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[9]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[10]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[10]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[12]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[12]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[13]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[13]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[14]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[14]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[15]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[15]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[16]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[16]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[44]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[44]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[46]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[46]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[48]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[48]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[49]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[49]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[32]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[32]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[34]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[34]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[35]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[35]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[36]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[36]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[40]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[40]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[42]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[42]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[43]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[43]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[51]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[51]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[29]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[29]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[27]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[27]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[24]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[24]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[23]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[23]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[25]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[25]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[56]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[56]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[59]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[59]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[55]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[55]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[62]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[62]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST   ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST   ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; FP32_MAC_Combinatorial:My_MAC|mac_state.CALC ; FP32_MAC_Combinatorial:My_MAC|mac_state.CALC ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST  ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[63]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[63]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[31]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[31]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[94]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[94]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[92]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[92]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[45]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[45]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[47]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[47]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[37]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[37]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[38]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[38]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[39]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[39]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[20]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[20]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[28]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[28]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[30]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[30]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[61]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[61]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[21]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[21]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[22]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[22]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[53]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[53]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[54]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[54]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[5]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[5]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[6]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[6]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[7]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[7]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[50]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[50]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[58]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[58]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[83]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[83]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[82]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[82]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[81]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[81]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[80]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[80]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[77]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[77]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[75]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[75]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[74]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[74]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[73]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[73]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[72]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[72]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[69]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[69]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[67]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[67]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[66]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[66]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[65]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[65]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[64]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[64]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[91]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[91]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[90]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[90]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[89]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[89]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[88]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[88]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[0]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[0]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[3]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[3]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[8]         ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[8]         ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[11]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[11]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[17]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[17]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[33]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[33]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[41]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[41]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[18]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[18]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[19]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[19]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[26]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[26]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[57]        ; fp32_uart_rx:My_UART_Rx|RX_DATA_O[57]        ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE   ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE   ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|rx_state.START       ; fp32_uart_rx:My_UART_Rx|rx_state.START       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
+-------+----------------------------------------------+----------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'RSTL_I'                                                                                                                                                                               ;
+-------+--------------------------------------------------+--------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                    ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; 1.335 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.149      ; 2.564      ;
; 1.344 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.148      ; 2.572      ;
; 1.348 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.148      ; 2.576      ;
; 1.359 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.137      ; 2.576      ;
; 1.370 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.140      ; 2.590      ;
; 1.399 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.149      ; 2.628      ;
; 1.408 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.137      ; 2.625      ;
; 1.408 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.148      ; 2.636      ;
; 1.412 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.148      ; 2.640      ;
; 1.437 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.153      ; 2.670      ;
; 1.437 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.160      ; 2.677      ;
; 1.442 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[8]    ; FP32_MAC_Combinatorial:My_MAC|delta[7]~97  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.278      ; 2.800      ;
; 1.453 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.146      ; 2.679      ;
; 1.467 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[12]~77 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.152      ; 2.699      ;
; 1.477 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[10]~85 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.082      ; 2.639      ;
; 1.480 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.158      ; 2.718      ;
; 1.481 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.161      ; 2.722      ;
; 1.486 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[7]~97  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.084      ; 2.650      ;
; 1.487 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.150      ; 2.717      ;
; 1.488 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[10]~85 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.071      ; 2.639      ;
; 1.492 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[11]~81 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.078      ; 2.650      ;
; 1.495 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[12]~77 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.141      ; 2.716      ;
; 1.501 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.144      ; 2.725      ;
; 1.501 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.153      ; 2.734      ;
; 1.501 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.160      ; 2.741      ;
; 1.515 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.149      ; 2.744      ;
; 1.517 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.146      ; 2.743      ;
; 1.524 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.148      ; 2.752      ;
; 1.528 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.148      ; 2.756      ;
; 1.531 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[12]~77 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.152      ; 2.763      ;
; 1.541 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[6]~101 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.087      ; 2.708      ;
; 1.541 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[10]~85 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.082      ; 2.703      ;
; 1.544 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.158      ; 2.782      ;
; 1.545 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.161      ; 2.786      ;
; 1.547 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.153      ; 2.780      ;
; 1.550 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[7]~97  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.084      ; 2.714      ;
; 1.551 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.150      ; 2.781      ;
; 1.558 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.135      ; 2.773      ;
; 1.565 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.140      ; 2.785      ;
; 1.565 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.144      ; 2.789      ;
; 1.572 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.138      ; 2.790      ;
; 1.575 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[11]~81 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.089      ; 2.744      ;
; 1.580 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[8]~93  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.095      ; 2.755      ;
; 1.599 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[12]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.140      ; 2.819      ;
; 1.599 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[24]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.153      ; 2.832      ;
; 1.605 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[6]~101 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.087      ; 2.772      ;
; 1.608 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[14]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.164      ; 2.852      ;
; 1.610 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[8]    ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.342      ; 3.032      ;
; 1.612 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.139      ; 2.831      ;
; 1.615 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.090      ; 2.785      ;
; 1.616 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.142      ; 2.838      ;
; 1.616 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.153      ; 2.849      ;
; 1.617 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[16]~61 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.153      ; 2.850      ;
; 1.617 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.160      ; 2.857      ;
; 1.622 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.097      ; 2.799      ;
; 1.623 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[2]~117 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.146      ; 2.849      ;
; 1.625 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[0]~125 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.099      ; 2.804      ;
; 1.633 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.146      ; 2.859      ;
; 1.634 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.147      ; 2.861      ;
; 1.639 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[11]~81 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.089      ; 2.808      ;
; 1.642 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[8]    ; FP32_MAC_Combinatorial:My_MAC|delta[8]~93  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.289      ; 3.011      ;
; 1.644 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[8]~93  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.095      ; 2.819      ;
; 1.646 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[31]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.137      ; 2.863      ;
; 1.647 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[12]~77 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.152      ; 2.879      ;
; 1.649 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[12]   ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.140      ; 2.869      ;
; 1.649 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[14]~69 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.149      ; 2.878      ;
; 1.649 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[2]~117 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.146      ; 2.875      ;
; 1.655 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[22]~37 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.149      ; 2.884      ;
; 1.657 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[10]~85 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.082      ; 2.819      ;
; 1.658 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.148      ; 2.886      ;
; 1.660 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[8]    ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.342      ; 3.082      ;
; 1.660 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[17]~57 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.158      ; 2.898      ;
; 1.661 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.161      ; 2.902      ;
; 1.662 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.148      ; 2.890      ;
; 1.666 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[7]~97  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.084      ; 2.830      ;
; 1.667 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[13]~73 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.150      ; 2.897      ;
; 1.678 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[15]   ; FP32_MAC_Combinatorial:My_MAC|delta[15]~65 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.159      ; 2.917      ;
; 1.679 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[3]~113 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.090      ; 2.849      ;
; 1.681 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[21]~41 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.144      ; 2.905      ;
; 1.682 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[25]~25 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.159      ; 2.921      ;
; 1.684 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[20]   ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.147      ; 2.911      ;
; 1.686 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]   ; FP32_MAC_Combinatorial:My_MAC|delta[1]~121 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.100      ; 2.866      ;
; 1.686 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[9]~89  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.097      ; 2.863      ;
; 1.687 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[2]~117 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.146      ; 2.913      ;
; 1.689 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[10]~85 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.074      ; 2.843      ;
; 1.689 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]   ; FP32_MAC_Combinatorial:My_MAC|delta[0]~125 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.099      ; 2.868      ;
; 1.690 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[1]    ; FP32_MAC_Combinatorial:My_MAC|delta[4]~109 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.270      ; 3.040      ;
; 1.692 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[18]~53 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.150      ; 2.922      ;
; 1.693 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[11]~81 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.081      ; 2.854      ;
; 1.695 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[31]   ; FP32_MAC_Combinatorial:My_MAC|delta[19]~49 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.137      ; 2.912      ;
; 1.696 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[12]~77 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.144      ; 2.920      ;
; 1.703 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[16]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.153      ; 2.936      ;
; 1.704 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[1]    ; FP32_MAC_Combinatorial:My_MAC|delta[2]~117 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.331      ; 3.115      ;
; 1.705 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[21]   ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.138      ; 2.923      ;
; 1.715 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31] ; FP32_MAC_Combinatorial:My_MAC|delta[20]~45 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.138      ; 2.933      ;
; 1.715 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[15]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.164      ; 2.959      ;
; 1.716 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.153      ; 2.949      ;
; 1.716 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[17]   ; FP32_MAC_Combinatorial:My_MAC|delta[31]~1  ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.164      ; 2.960      ;
; 1.719 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[1]    ; FP32_MAC_Combinatorial:My_MAC|delta[1]~121 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.285      ; 3.084      ;
; 1.721 ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]   ; FP32_MAC_Combinatorial:My_MAC|delta[6]~101 ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I      ; 0.000        ; 1.087      ; 2.888      ;
+-------+--------------------------------------------------+--------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                             ;
+--------+-----------+---------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                       ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[17]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.056     ; 1.715      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[16]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.056     ; 1.715      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[15]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.056     ; 1.715      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[14]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.056     ; 1.715      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[13]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.056     ; 1.715      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[12]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.056     ; 1.715      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[11]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.056     ; 1.715      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[10]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.056     ; 1.715      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[9]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.056     ; 1.715      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[8]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.056     ; 1.715      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[7]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.056     ; 1.715      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[6]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.056     ; 1.715      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[5]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.056     ; 1.715      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[4]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.056     ; 1.715      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[3]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.056     ; 1.715      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[2]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.056     ; 1.715      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[1]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.056     ; 1.715      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[0]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.056     ; 1.715      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[17]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[16]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[15]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[14]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[13]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[12]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[11]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[10]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[9]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[8]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[7]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[6]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[5]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[4]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[3]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[2]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[1]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[0]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[17]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[16]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[15]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[14]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[13]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[12]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[11]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[10]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[9]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[8]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[7]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[6]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[5]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[4]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[3]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[2]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[1]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.459 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[0]               ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.716      ;
; -1.458 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[11]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.715      ;
; -1.458 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[10]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.715      ;
; -1.458 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[9]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.715      ;
; -1.458 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[8]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.715      ;
; -1.458 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[7]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.715      ;
; -1.458 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[6]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.715      ;
; -1.458 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[5]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.715      ;
; -1.458 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[4]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.715      ;
; -1.458 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[3]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.715      ;
; -1.458 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[2]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.715      ;
; -1.458 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[1]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.715      ;
; -1.458 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[0]~_Duplicate_1  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.715      ;
; -1.458 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[17]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.715      ;
; -1.458 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[16]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.715      ;
; -1.458 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[15]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.715      ;
; -1.458 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[14]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.715      ;
; -1.458 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[13]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.715      ;
; -1.458 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[12]~_Duplicate_1 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.715      ;
; -1.411 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|received_byte[0]                      ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 1.714      ;
; -1.411 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|received_byte[1]                      ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 1.714      ;
; -1.411 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|received_byte[2]                      ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 1.714      ;
; -1.411 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|received_byte[3]                      ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 1.714      ;
; -1.411 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|received_byte[4]                      ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 1.714      ;
; -1.411 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|received_byte[5]                      ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 1.714      ;
; -1.411 ; RSTL_I    ; fp32_uart_rx:My_UART_Rx|received_byte[6]                      ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 1.714      ;
; -1.411 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE1_ST                     ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.125     ; 1.713      ;
; -1.411 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST                    ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.125     ; 1.713      ;
; -1.411 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST                        ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.125     ; 1.713      ;
; -1.411 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST                        ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.125     ; 1.713      ;
; -1.411 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST                       ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.129     ; 1.709      ;
; -1.411 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST                       ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.125     ; 1.713      ;
; -1.411 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST                       ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.125     ; 1.713      ;
; -1.411 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST                       ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.125     ; 1.713      ;
; -1.411 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST                       ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.125     ; 1.713      ;
; -1.411 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_state.D15_ST                       ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.125     ; 1.713      ;
; -1.411 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_state.STOP1_ST                     ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.125     ; 1.713      ;
; -1.411 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.144     ; 1.694      ;
; -1.411 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[26]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.144     ; 1.694      ;
; -1.411 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[27]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.144     ; 1.694      ;
; -1.411 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[29]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.144     ; 1.694      ;
; -1.411 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[30]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.144     ; 1.694      ;
; -1.411 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[28]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.144     ; 1.694      ;
; -1.410 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[30]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.147     ; 1.690      ;
; -1.410 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[29]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.147     ; 1.690      ;
; -1.410 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[26]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.147     ; 1.690      ;
; -1.410 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[25]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.147     ; 1.690      ;
+--------+-----------+---------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'my_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                             ;
+-------+-----------+---------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                       ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; 0.751 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[30]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.297      ; 1.242      ;
; 0.751 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[27]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.300      ; 1.245      ;
; 0.751 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[26]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.300      ; 1.245      ;
; 0.751 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[25]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.300      ; 1.245      ;
; 0.751 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[24]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.300      ; 1.245      ;
; 0.752 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[6]                 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.288      ; 1.234      ;
; 0.752 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[18]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.297      ; 1.243      ;
; 0.752 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[17]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.297      ; 1.243      ;
; 0.752 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[9]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.297      ; 1.243      ;
; 0.758 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[29]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.233      ;
; 0.758 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[13]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.233      ;
; 0.758 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[18]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.233      ;
; 0.758 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[5]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.288      ; 1.240      ;
; 0.758 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[4]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.288      ; 1.240      ;
; 0.759 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[16]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.242      ;
; 0.759 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[7]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.242      ;
; 0.759 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[6]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.242      ;
; 0.765 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[23]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.290      ; 1.249      ;
; 0.765 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[22]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.290      ; 1.249      ;
; 0.765 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[16]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.242      ;
; 0.765 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[8]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.242      ;
; 0.765 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[8]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.241      ;
; 0.766 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[31]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.242      ;
; 0.766 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[31]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.242      ;
; 0.766 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[31]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.242      ;
; 0.766 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[30]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.242      ;
; 0.766 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[27]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.245      ;
; 0.766 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[26]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.245      ;
; 0.766 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[25]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.245      ;
; 0.766 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[24]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.245      ;
; 0.766 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[18]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.243      ;
; 0.766 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[17]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.243      ;
; 0.766 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[9]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.243      ;
; 0.768 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[12]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.241      ;
; 0.768 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[21]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.241      ;
; 0.768 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.241      ;
; 0.769 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[28]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.287      ; 1.250      ;
; 0.769 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[1]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.287      ; 1.250      ;
; 0.769 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[0]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.287      ; 1.250      ;
; 0.770 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[19]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.249      ;
; 0.771 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW                  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.239      ;
; 0.771 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE                  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.239      ;
; 0.771 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                   ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.239      ;
; 0.771 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|mac_state.CALC                  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.239      ;
; 0.771 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|MAC_VALID_O                     ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.239      ;
; 0.771 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE0_ST                     ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.239      ;
; 0.771 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[19]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.249      ;
; 0.771 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[14]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.249      ;
; 0.771 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[2]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.247      ;
; 0.773 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[7]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.242      ;
; 0.773 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[6]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.242      ;
; 0.773 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[5]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.240      ;
; 0.773 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[4]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.240      ;
; 0.774 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[3]                            ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.250      ;
; 0.775 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[14]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.250      ;
; 0.775 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[11]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.250      ;
; 0.776 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[23]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 1.241      ;
; 0.776 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[24]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 1.241      ;
; 0.776 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[25]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 1.241      ;
; 0.776 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[26]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 1.241      ;
; 0.776 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[28]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 1.241      ;
; 0.776 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[30]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.270      ; 1.240      ;
; 0.776 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[0]                 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 1.230      ;
; 0.776 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[4]                 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 1.241      ;
; 0.776 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[5]                 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 1.230      ;
; 0.776 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[7]                 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 1.230      ;
; 0.776 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[9]                 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 1.230      ;
; 0.776 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[10]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 1.230      ;
; 0.776 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[16]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 1.241      ;
; 0.776 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[20]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.242      ;
; 0.776 ; RSTL_I    ; fp32_uart_tx:My_UART_Tx|tx_data[31]                           ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.249      ;
; 0.776 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[20]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 1.247      ;
; 0.777 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[25]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 1.232      ;
; 0.777 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[23]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 1.232      ;
; 0.777 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[22]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 1.235      ;
; 0.777 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[27]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.270      ; 1.241      ;
; 0.777 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[11]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 1.230      ;
; 0.777 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[14]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 1.230      ;
; 0.777 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[15]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 1.230      ;
; 0.777 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[17]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 1.230      ;
; 0.777 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|acc_internal[22]                ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 1.230      ;
; 0.778 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[23]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 1.229      ;
; 0.778 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[27]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 1.229      ;
; 0.778 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[28]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 1.229      ;
; 0.778 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[24]              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 1.229      ;
; 0.780 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[23]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.249      ;
; 0.780 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[22]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.249      ;
; 0.784 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[28]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.250      ;
; 0.784 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[3]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.250      ;
; 0.784 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[1]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.250      ;
; 0.784 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[0]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.250      ;
; 0.785 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[15]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.270      ; 1.249      ;
; 0.785 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[13]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 1.242      ;
; 0.785 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[12]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 1.242      ;
; 0.785 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[10]~_emulated             ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 1.242      ;
; 0.786 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|delta[2]~_emulated              ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.247      ;
; 0.787 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[17]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.239      ;
; 0.787 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[10]~_Duplicate_2 ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.239      ;
; 0.787 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[8]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.239      ;
; 0.787 ; RSTL_I    ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[7]~_Duplicate_2  ; RSTL_I       ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.239      ;
+-------+-----------+---------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-----------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                               ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; -63.811   ; 0.178 ; -2.674   ; 0.751   ; -3.000              ;
;  CLK_I                                              ; N/A       ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  RSTL_I                                             ; -63.811   ; 1.335 ; N/A      ; N/A     ; -3.000              ;
;  my_pll|altpll_component|auto_generated|pll1|clk[0] ; -3.743    ; 0.178 ; -2.674   ; 0.751   ; 499.580             ;
; Design-wide TNS                                     ; -2474.717 ; 0.0   ; -864.005 ; 0.0     ; -3.0                ;
;  CLK_I                                              ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  RSTL_I                                             ; -1960.982 ; 0.000 ; N/A      ; N/A     ; -3.000              ;
;  my_pll|altpll_component|auto_generated|pll1|clk[0] ; -513.735  ; 0.000 ; -864.005 ; 0.000   ; 0.000               ;
+-----------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TX_DATA_O     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RSTL_I                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_I                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RX_I               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX_DATA_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX_DATA_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX_DATA_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+----------+----------+
; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; RSTL_I                                             ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 224          ; 160      ; 0        ; 0        ;
; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I                                             ; > 2147483647 ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+----------+----------+
; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; RSTL_I                                             ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 224          ; 160      ; 0        ; 0        ;
; my_pll|altpll_component|auto_generated|pll1|clk[0] ; RSTL_I                                             ; > 2147483647 ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                          ;
+------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------+----------+----------+----------+----------+
; RSTL_I     ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 366      ; 366      ; 0        ; 0        ;
+------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                           ;
+------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------+----------+----------+----------+----------+
; RSTL_I     ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; 366      ; 366      ; 0        ; 0        ;
+------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 132   ; 132  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 72    ; 72   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                              ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; Target                                             ; Clock                                              ; Type      ; Status      ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; CLK_I                                              ; CLK_I                                              ; Base      ; Constrained ;
; RSTL_I                                             ; RSTL_I                                             ; Base      ; Constrained ;
; my_pll|altpll_component|auto_generated|pll1|clk[0] ; my_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; UART_RX_I  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TX_DATA_O   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; UART_RX_I  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TX_DATA_O   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Nov 24 21:28:55 2022
Info: Command: quartus_sta fp32_rx_mac_tx_onefile -c fp32_rx_mac_tx
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'SDC2.sdc'
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK_I CLK_I
    Info (332110): create_generated_clock -source {my_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {my_pll|altpll_component|auto_generated|pll1|clk[0]} {my_pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name RSTL_I RSTL_I
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -63.811
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -63.811           -1960.982 RSTL_I 
    Info (332119):    -3.743            -513.735 my_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.432               0.000 my_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.570               0.000 RSTL_I 
Info (332146): Worst-case recovery slack is -2.674
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.674            -864.005 my_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.476
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.476               0.000 my_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 RSTL_I 
    Info (332119):     9.934               0.000 CLK_I 
    Info (332119):   499.580               0.000 my_pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -60.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -60.195           -1847.528 RSTL_I 
    Info (332119):    -3.309            -446.849 my_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 my_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.376               0.000 RSTL_I 
Info (332146): Worst-case recovery slack is -2.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.285            -722.059 my_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.219
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.219               0.000 my_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 RSTL_I 
    Info (332119):     9.943               0.000 CLK_I 
    Info (332119):   499.611               0.000 my_pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -27.265
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -27.265            -835.576 RSTL_I 
    Info (332119):    -1.919            -246.873 my_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 my_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.335               0.000 RSTL_I 
Info (332146): Worst-case recovery slack is -1.459
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.459            -492.788 my_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.751
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.751               0.000 my_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 RSTL_I 
    Info (332119):     9.594               0.000 CLK_I 
    Info (332119):   499.768               0.000 my_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4893 megabytes
    Info: Processing ended: Thu Nov 24 21:28:58 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


