#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Nov 23 16:22:53 2025
# Process ID         : 21468
# Current directory  : C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line       : vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file           : C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file       : C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
# Running On         : DESKTOP-92OKADH
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-8750H CPU @ 2.20GHz
# CPU Frequency      : 2208 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16901 MB
# Swap memory        : 7971 MB
# Total Virtual      : 24872 MB
# Available Virtual  : 640 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 57214
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMD/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xck26-sfvc784-2LV-c -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11344
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1678.344 ; gain = 180.395
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS.v:9]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_FIR_filter_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_FIR_filter_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_mul_16s_13s_29_1_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mul_16s_13s_29_1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_mul_16s_13s_29_1_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mul_16s_13s_29_1_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0.v:54]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_FIR_filter_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_FIR_filter_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_FIR_filter_3' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_FIR_filter_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0.v:61]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_FIR_filter_3' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_FIR_filter_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_FIR_filter_2' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_FIR_filter_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0.v:61]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_FIR_filter_2' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_FIR_filter_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_FIR_filter' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_FIR_filter.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_mul_18s_8ns_25_1_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mul_18s_8ns_25_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_mul_18s_8ns_25_1_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mul_18s_8ns_25_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1.v:12]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1.v:61]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_FIR_filter' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_FIR_filter.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS_regslice_both' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Cascade_HLS' (0#1) [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS.v:9]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1815.914 ; gain = 317.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1815.914 ; gain = 317.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1815.914 ; gain = 317.965
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.170 . Memory (MB): peak = 1815.914 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/FIR_Cascade_HLS_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1926.320 ; gain = 0.430
Finished Parsing XDC File [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/FIR_Cascade_HLS_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1926.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 1926.406 ; gain = 0.086
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1926.406 ; gain = 428.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1926.406 ; gain = 428.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1926.406 ; gain = 428.457
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FIR_Cascade_HLS_regslice_both'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FIR_Cascade_HLS_regslice_both'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1926.406 ; gain = 428.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   6 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 3     
	   3 Input   30 Bit       Adders := 1     
	   2 Input   29 Bit       Adders := 2     
	   4 Input   29 Bit       Adders := 1     
	   3 Input   29 Bit       Adders := 1     
	   2 Input   28 Bit       Adders := 2     
	   2 Input   27 Bit       Adders := 3     
	   3 Input   27 Bit       Adders := 1     
	   3 Input   26 Bit       Adders := 3     
	   2 Input   26 Bit       Adders := 4     
	   5 Input   25 Bit       Adders := 1     
	   3 Input   25 Bit       Adders := 1     
	   3 Input   24 Bit       Adders := 2     
	   3 Input   23 Bit       Adders := 1     
	   4 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 19    
	   3 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
+---Registers : 
	               53 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 2     
	               28 Bit    Registers := 2     
	               27 Bit    Registers := 3     
	               26 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	               23 Bit    Registers := 3     
	               18 Bit    Registers := 7     
	               17 Bit    Registers := 20    
	               16 Bit    Registers := 304   
	               13 Bit    Registers := 8     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input   53 Bit        Muxes := 2     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 36    
	   2 Input   13 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 21    
	   4 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_8s_24s_25_4_1_U27/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_8s_24s_25_4_1_U27/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7s_26s_26_4_1_U69/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9s_26_4_1_U46/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9s_26_4_1_U46/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7s_26s_26_4_1_U69/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_8ns_25_4_1_U45/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_8ns_25_4_1_U45/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_26s_27_4_1_U63/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7s_26s_26_4_1_U43/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7s_26s_26_4_1_U43/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_26s_27_4_1_U63/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9ns_26_4_1_U42/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9ns_26_4_1_U42/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_28_4_1_U68/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_17s_17s_9ns_27_4_1_U25/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_17s_17s_9ns_27_4_1_U25/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_28_4_1_U68/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9ns_27_4_1_U40/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9ns_27_4_1_U40/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10s_27_4_1_U39/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10s_27_4_1_U39/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U58/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U58/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10ns_27_4_1_U38/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10ns_27_4_1_U38/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_27s_27_4_1_U57/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_27s_27_4_1_U57/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10ns_28_4_1_U36/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10ns_28_4_1_U36/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_28s_28_4_1_U55/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_11s_28_4_1_U35/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_11s_28_4_1_U35/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_28s_28_4_1_U55/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12s_28s_29_4_1_U67/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_11ns_28_4_1_U34/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_11ns_28_4_1_U34/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12s_28s_29_4_1_U67/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_29s_29_4_1_U53/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_29s_29_4_1_U53/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_12s_29_4_1_U32/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '29' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_12s_29_4_1_U32/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_29s_29_4_1_U52/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_29s_29_4_1_U52/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '30' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_13s_30_4_1_U30/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '30' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_13s_30_4_1_U30/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '30' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '30' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_13s_30s_30_4_1_U29/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '30' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_13s_30s_30_4_1_U29/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '30' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_14s_32s_32_4_0_U50/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_14s_32s_32_4_0_U50/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_15ns_32_4_0_U28/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '32' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_15ns_32_4_0_U28/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0.v:40]
DSP Report: Generating DSP am_addmul_16s_16s_11ns_28_4_1_U34/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x460)')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_78_reg is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U34/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11ns_28_4_1_U34/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U34/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_46_reg is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U34/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_45_reg is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U34/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11ns_28_4_1_U34/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U34/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11ns_28_4_1_U34/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U34/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11ns_28_4_1_U34/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U34/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11ns_28_4_1_U34/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U34/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11ns_28_4_1_U34/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U34/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x76)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_77_load_reg_3426_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_46_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_46_load_reg_3491_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_12s_28s_29_4_1_U67/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x3fad4)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_76_load_reg_3431_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_28s_29_4_1_U67/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_28s_29_4_1_U67/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_28s_29_4_1_U67/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_47_load_reg_3486_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_28s_29_4_1_U67/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_47_load_reg_3486_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_28s_29_4_1_U67/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_28s_29_4_1_U67/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_28s_29_4_1_U67/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_28s_29_4_1_U67/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_28s_29_4_1_U67/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_28s_29_4_1_U67/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_28s_29_4_1_U67/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_28s_29_4_1_U67/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_12s_28s_29_4_1_U67/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_28s_29_4_1_U67/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_12s_28s_29_4_1_U67/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_28s_29_4_1_U67/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_12s_28s_29_4_1_U67/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_11s_28_4_1_U35/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x3fc4a)')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_80_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U35/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U35/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U35/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_44_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U35/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_43_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U35/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U35/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U35/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U35/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U35/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U35/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U35/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_28_4_1_U35/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U35/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_28_4_1_U35/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U35/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_28s_28_4_1_U55/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3ff22)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_79_load_reg_3421_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_28s_28_4_1_U55/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_28s_28_4_1_U55/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_28s_28_4_1_U55/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_44_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_28s_28_4_1_U55/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_44_load_reg_3496_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_28s_28_4_1_U55/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_28s_28_4_1_U55/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_28s_28_4_1_U55/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_28s_28_4_1_U55/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_28s_28_4_1_U55/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_28s_28_4_1_U55/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_28s_28_4_1_U55/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_28s_28_4_1_U55/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_28s_28_4_1_U55/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_28s_28_4_1_U55/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_28s_28_4_1_U55/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_28s_28_4_1_U55/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_28s_28_4_1_U55/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10ns_28_4_1_U36/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x31e)')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_82_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U36/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U36/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U36/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_42_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U36/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_41_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U36/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U36/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U36/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U36/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U36/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U36/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U36/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10ns_28_4_1_U36/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U36/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10ns_28_4_1_U36/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U36/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x126)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_81_load_reg_3416_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_42_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_42_load_reg_3501_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_9s_26_4_1_U46/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x3ff4c)')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_107_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U46/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U46/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U46/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_17_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U46/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_16_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U46/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U46/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U46/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U46/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U46/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U46/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U46/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9s_26_4_1_U46/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U46/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9s_26_4_1_U46/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U46/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x96)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_109_load_reg_3361_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_14_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_14_load_reg_3556_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U69/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3ffd2)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_106_load_reg_3366_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U69/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7s_26s_26_4_1_U69/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U69/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_17_load_reg_3551_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U69/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_17_load_reg_3551_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U69/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7s_26s_26_4_1_U69/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U69/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7s_26s_26_4_1_U69/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U69/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7s_26s_26_4_1_U69/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U69/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7s_26s_26_4_1_U69/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U69/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7s_26s_26_4_1_U69/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U69/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7s_26s_26_4_1_U69/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U69/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x62)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_113_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_11_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_10_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((D+A)*(B:0x3a)')'.
DSP Report: register ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: PCIN+A''*(B:0x46).
DSP Report: register tmp7_reg_3561_reg is absorbed into DSP ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp7_reg_3561_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_18s_8ns_25_1_1_U24/tmp_product is absorbed into DSP ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_8s_24s_25_4_1_U27/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A)*(B:0x3ffb4)')')'.
DSP Report: register ama_addmuladd_17s_17s_8s_24s_25_4_1_U27/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_24s_25_4_1_U27/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_8s_24s_25_4_1_U27/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_24s_25_4_1_U27/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_8s_24s_25_4_1_U27/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_24s_25_4_1_U27/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_8s_24s_25_4_1_U27/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_24s_25_4_1_U27/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_8s_24s_25_4_1_U27/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_17s_8s_24s_25_4_1_U27/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_8s_24s_25_4_1_U27/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_17s_8s_24s_25_4_1_U27/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_8s_24s_25_4_1_U27/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_17s_8s_24s_25_4_1_U27/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x34)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_121_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_3_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_2_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+ACIN'')*(B:0x64)')')'.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_1_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_0_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_17s_17s_9ns_27_4_1_U25/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A)*(B:0x176)')'.
DSP Report: register am_addmul_17s_17s_9ns_27_4_1_U25/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_17s_17s_9ns_27_4_1_U25/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_9ns_27_4_1_U25/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_17s_17s_9ns_27_4_1_U25/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_9ns_27_4_1_U25/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_17s_17s_9ns_27_4_1_U25/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_9ns_27_4_1_U25/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_17s_17s_9ns_27_4_1_U25/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_17s_9ns_27_4_1_U25/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_17s_17s_9ns_27_4_1_U25/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_17s_9ns_27_4_1_U25/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_17s_17s_9ns_27_4_1_U25/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0xc4)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_94_load_reg_3386_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_29_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_29_load_reg_3531_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61/FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_27s_28_4_1_U68/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x3fef4)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_92_load_reg_3391_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_28_4_1_U68/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_28_4_1_U68/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_28_4_1_U68/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_31_load_reg_3526_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_28_4_1_U68/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_31_load_reg_3526_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_28_4_1_U68/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_28_4_1_U68/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_28_4_1_U68/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_28_4_1_U68/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_28_4_1_U68/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_28_4_1_U68/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_28_4_1_U68/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_28_4_1_U68/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_28_4_1_U68/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_28_4_1_U68/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_28_4_1_U68/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_28_4_1_U68/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_28_4_1_U68/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x3fe9c)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_95_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_29_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_28_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_9ns_26_4_1_U42/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+ACIN'')*(B:0x14a)')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_97_reg is absorbed into DSP am_addmul_16s_16s_9ns_26_4_1_U42/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_26_4_1_U42/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_26_4_1_U42/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_27_reg is absorbed into DSP am_addmul_16s_16s_9ns_26_4_1_U42/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_26_reg is absorbed into DSP am_addmul_16s_16s_9ns_26_4_1_U42/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_26_4_1_U42/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_26_4_1_U42/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_26_4_1_U42/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_26_4_1_U42/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_26_4_1_U42/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_26_4_1_U42/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_26_4_1_U42/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_9ns_26_4_1_U42/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_26_4_1_U42/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_9ns_26_4_1_U42/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x52)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_98_load_reg_3381_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_25_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_25_load_reg_3536_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A'')*(B:0x3ff0e)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_103_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_21_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_20_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_8ns_25_4_1_U45/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+ACIN'')*(B:0xd2)')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_105_reg is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U45/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_25_4_1_U45/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U45/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_19_reg is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U45/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_18_reg is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U45/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_25_4_1_U45/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U45/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_25_4_1_U45/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U45/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_25_4_1_U45/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U45/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8ns_25_4_1_U45/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U45/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8ns_25_4_1_U45/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U45/FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x16)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_104_load_reg_3371_reg is absorbed into DSP ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_19_reg is absorbed into DSP ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_19_load_reg_3546_reg is absorbed into DSP ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64/FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U43/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+ACIN'')*(B:0x3ffd6)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_100_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U43/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7s_26s_26_4_1_U43/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U43/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_24_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U43/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_23_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U43/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7s_26s_26_4_1_U43/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U43/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7s_26s_26_4_1_U43/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U43/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7s_26s_26_4_1_U43/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U43/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7s_26s_26_4_1_U43/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U43/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7s_26s_26_4_1_U43/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U43/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7s_26s_26_4_1_U43/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7s_26s_26_4_1_U43/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U63/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x3fed0)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_99_load_reg_3376_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U63/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U63/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U63/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_24_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U63/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_24_load_reg_3541_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U63/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U63/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U63/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U63/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U63/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U63/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U63/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_26s_27_4_1_U63/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U63/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_26s_27_4_1_U63/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U63/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_26s_27_4_1_U63/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U63/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_15ns_32_4_0_U28/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x7674)')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_62_reg is absorbed into DSP am_addmul_16s_16s_15ns_32_4_0_U28/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_15ns_32_4_0_U28/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_15ns_32_4_0_U28/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_62_reg is absorbed into DSP am_addmul_16s_16s_15ns_32_4_0_U28/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_61_reg is absorbed into DSP am_addmul_16s_16s_15ns_32_4_0_U28/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_15ns_32_4_0_U28/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_15ns_32_4_0_U28/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_15ns_32_4_0_U28/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_15ns_32_4_0_U28/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_15ns_32_4_0_U28/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_15ns_32_4_0_U28/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_15ns_32_4_0_U28/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_15ns_32_4_0_U28/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_15ns_32_4_0_U28/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_15ns_32_4_0_U28/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_14s_32s_32_4_0_U50/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3e5fc)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_64_load_reg_3451_reg is absorbed into DSP ama_addmuladd_16s_16s_14s_32s_32_4_0_U50/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_14s_32s_32_4_0_U50/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_14s_32s_32_4_0_U50/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_59_reg is absorbed into DSP ama_addmuladd_16s_16s_14s_32s_32_4_0_U50/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_59_load_reg_3466_reg is absorbed into DSP ama_addmuladd_16s_16s_14s_32s_32_4_0_U50/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_14s_32s_32_4_0_U50/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_14s_32s_32_4_0_U50/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_14s_32s_32_4_0_U50/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_14s_32s_32_4_0_U50/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_14s_32s_32_4_0_U50/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_14s_32s_32_4_0_U50/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_14s_32s_32_4_0_U50/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_14s_32s_32_4_0_U50/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_14s_32s_32_4_0_U50/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_14s_32s_32_4_0_U50/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_14s_32s_32_4_0_U50/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_14s_32s_32_4_0_U50/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x22f8)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_63_load_reg_3456_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_60_load_reg_3461_reg is absorbed into DSP ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_60_load_reg_3461_pp0_iter1_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_13s_30s_30_4_1_U29/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x3f32c)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_65_reg is absorbed into DSP ama_addmuladd_16s_16s_13s_30s_30_4_1_U29/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13s_30s_30_4_1_U29/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13s_30s_30_4_1_U29/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_59_reg is absorbed into DSP ama_addmuladd_16s_16s_13s_30s_30_4_1_U29/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_58_reg is absorbed into DSP ama_addmuladd_16s_16s_13s_30s_30_4_1_U29/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13s_30s_30_4_1_U29/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13s_30s_30_4_1_U29/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13s_30s_30_4_1_U29/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13s_30s_30_4_1_U29/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13s_30s_30_4_1_U29/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13s_30s_30_4_1_U29/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13s_30s_30_4_1_U29/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_13s_30s_30_4_1_U29/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13s_30s_30_4_1_U29/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_13s_30s_30_4_1_U29/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13s_30s_30_4_1_U29/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_13s_30s_30_4_1_U29/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_13s_30_4_1_U30/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x3f4b8)')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_68_reg is absorbed into DSP am_addmul_16s_16s_13s_30_4_1_U30/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13s_30_4_1_U30/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_13s_30_4_1_U30/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_56_reg is absorbed into DSP am_addmul_16s_16s_13s_30_4_1_U30/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_55_reg is absorbed into DSP am_addmul_16s_16s_13s_30_4_1_U30/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13s_30_4_1_U30/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_13s_30_4_1_U30/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13s_30_4_1_U30/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_13s_30_4_1_U30/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13s_30_4_1_U30/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_13s_30_4_1_U30/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_13s_30_4_1_U30/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_13s_30_4_1_U30/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_13s_30_4_1_U30/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_13s_30_4_1_U30/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x6aa)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_67_load_reg_3446_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_56_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_56_load_reg_3471_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x8e4)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_70_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_54_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_53_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U52/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3fc42)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_69_load_reg_3441_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U52/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_29s_29_4_1_U52/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U52/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_54_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U52/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_54_load_reg_3476_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U52/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_29s_29_4_1_U52/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U52/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_29s_29_4_1_U52/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U52/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_29s_29_4_1_U52/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U52/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_29s_29_4_1_U52/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U52/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_29s_29_4_1_U52/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U52/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_29s_29_4_1_U52/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U52/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_12s_29_4_1_U32/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x3f8b2)')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_72_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U32/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U32/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U32/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_52_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U32/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_51_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U32/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U32/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U32/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U32/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U32/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U32/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U32/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12s_29_4_1_U32/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U32/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12s_29_4_1_U32/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U32/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_29s_29_4_1_U53/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3ff1e)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_73_load_reg_3436_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_29s_29_4_1_U53/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_29s_29_4_1_U53/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_29s_29_4_1_U53/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_50_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_29s_29_4_1_U53/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_50_load_reg_3481_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_29s_29_4_1_U53/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_29s_29_4_1_U53/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_29s_29_4_1_U53/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_29s_29_4_1_U53/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_29s_29_4_1_U53/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_29s_29_4_1_U53/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_29s_29_4_1_U53/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_29s_29_4_1_U53/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_29s_29_4_1_U53/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_29s_29_4_1_U53/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_29s_29_4_1_U53/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_29s_29_4_1_U53/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_29s_29_4_1_U53/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A'')*(B:0x61c)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_74_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_50_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_49_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x3fea8)')'.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_84_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_83_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_40_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U57/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3fd66)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_84_load_reg_3411_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U57/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_27s_27_4_1_U57/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U57/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_39_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U57/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_39_load_reg_3506_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U57/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_27s_27_4_1_U57/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U57/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_27s_27_4_1_U57/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U57/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_27s_27_4_1_U57/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U57/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_27s_27_4_1_U57/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U57/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_27s_27_4_1_U57/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U57/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_27s_27_4_1_U57/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U57/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10s_27_4_1_U39/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x3fe44)')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_88_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U39/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U39/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U39/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_36_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U39/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_35_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U39/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U39/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U39/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U39/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U39/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U39/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U39/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U39/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U39/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U39/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U39/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x18a)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_89_load_reg_3401_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_34_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_34_load_reg_3516_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10ns_27_4_1_U38/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+ACIN'')*(B:0x222)')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_86_reg is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U38/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_27_4_1_U38/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U38/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_38_reg is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U38/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_37_reg is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U38/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_27_4_1_U38/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U38/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_27_4_1_U38/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U38/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_27_4_1_U38/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U38/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10ns_27_4_1_U38/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U38/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10ns_27_4_1_U38/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U38/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U58/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3fe78)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_87_load_reg_3406_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U58/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U58/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U58/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_36_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U58/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_36_load_reg_3511_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U58/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U58/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U58/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U58/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U58/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U58/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U58/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U58/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U58/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U58/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U58/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U58/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U58/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_9ns_27_4_1_U40/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x15c)')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_90_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U40/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U40/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U40/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_34_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U40/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_33_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U40/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U40/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U40/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U40/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U40/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U40/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U40/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U40/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U40/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U40/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U40/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3fe7a)')')'.
DSP Report: register p_ZL19H_filter_FIR_kernel_91_load_reg_3396_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_32_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_kernel_32_load_reg_3521_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U60/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_FIR_filter_1_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_FIR_filter_1_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_FIR_filter_1_fu_419/ap_return_0_int_reg_reg' and it is trimmed from '16' to '15' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_FIR_filter_1.v:151]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_FIR_filter_1_fu_419/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_FIR_filter_1_fu_419/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'storemerge2_in_in_in_reg_371_reg' and it is trimmed from '16' to '15' bits. [c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/812a/hdl/verilog/FIR_Cascade_HLS.v:459]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP grp_FIR_filter_2_fu_440/mac_muladd_16s_16ns_26s_32_4_0_U111/FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (C+((A:0x81b2)'*B'')')'.
DSP Report: register grp_FIR_filter_2_fu_440/mac_muladd_16s_16ns_26s_32_4_0_U111/FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_FIR_filter_2_fu_440/mac_muladd_16s_16ns_26s_32_4_0_U111/FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_2_fu_440/mac_muladd_16s_16ns_26s_32_4_0_U111/FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_FIR_filter_2_fu_440/mac_muladd_16s_16ns_26s_32_4_0_U111/FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_2_fu_440/mac_muladd_16s_16ns_26s_32_4_0_U111/FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP grp_FIR_filter_2_fu_440/mac_muladd_16s_16ns_26s_32_4_0_U111/FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_2_fu_440/mac_muladd_16s_16ns_26s_32_4_0_U111/FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_FIR_filter_2_fu_440/mac_muladd_16s_16ns_26s_32_4_0_U111/FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_2_fu_440/mac_muladd_16s_16ns_26s_32_4_0_U111/FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP grp_FIR_filter_2_fu_440/mac_muladd_16s_16ns_26s_32_4_0_U111/FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_FIR_filter_2_fu_440/mac_muladd_16s_16ns_26s_32_4_0_U111/FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0_U/p is absorbed into DSP grp_FIR_filter_2_fu_440/mac_muladd_16s_16ns_26s_32_4_0_U111/FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_FIR_filter_2_fu_440/mac_muladd_16s_16ns_26s_32_4_0_U111/FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0_U/m is absorbed into DSP grp_FIR_filter_2_fu_440/mac_muladd_16s_16ns_26s_32_4_0_U111/FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_FIR_filter_2_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U112/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3feb0)')')'.
DSP Report: register grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_reg is absorbed into DSP grp_FIR_filter_2_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U112/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_2_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U112/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP grp_FIR_filter_2_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U112/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_2_fu_440/FIR_delays_read_22_int_reg_reg is absorbed into DSP grp_FIR_filter_2_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U112/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_reg is absorbed into DSP grp_FIR_filter_2_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U112/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_2_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U112/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_FIR_filter_2_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U112/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_2_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U112/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP grp_FIR_filter_2_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U112/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_2_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U112/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/ad_reg_reg is absorbed into DSP grp_FIR_filter_2_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U112/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_FIR_filter_2_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U112/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p is absorbed into DSP grp_FIR_filter_2_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U112/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_FIR_filter_2_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U112/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/m is absorbed into DSP grp_FIR_filter_2_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U112/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_FIR_filter_2_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U112/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/ad is absorbed into DSP grp_FIR_filter_2_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U112/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_FIR_filter_3_fu_430/am_addmul_16s_16s_15ns_32_4_0_U12/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A2)*(B:0x4d04)')'.
DSP Report: register grp_FIR_filter_3_fu_430/FIR_delays_read_11_int_reg_reg is absorbed into DSP grp_FIR_filter_3_fu_430/am_addmul_16s_16s_15ns_32_4_0_U12/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_3_fu_430/am_addmul_16s_16s_15ns_32_4_0_U12/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP grp_FIR_filter_3_fu_430/am_addmul_16s_16s_15ns_32_4_0_U12/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_3_fu_430/FIR_delays_read_10_int_reg_reg is absorbed into DSP grp_FIR_filter_3_fu_430/am_addmul_16s_16s_15ns_32_4_0_U12/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_3_fu_430/am_addmul_16s_16s_15ns_32_4_0_U12/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_FIR_filter_3_fu_430/am_addmul_16s_16s_15ns_32_4_0_U12/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_3_fu_430/am_addmul_16s_16s_15ns_32_4_0_U12/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP grp_FIR_filter_3_fu_430/am_addmul_16s_16s_15ns_32_4_0_U12/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_3_fu_430/am_addmul_16s_16s_15ns_32_4_0_U12/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/ad_reg_reg is absorbed into DSP grp_FIR_filter_3_fu_430/am_addmul_16s_16s_15ns_32_4_0_U12/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_FIR_filter_3_fu_430/am_addmul_16s_16s_15ns_32_4_0_U12/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/m is absorbed into DSP grp_FIR_filter_3_fu_430/am_addmul_16s_16s_15ns_32_4_0_U12/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_FIR_filter_3_fu_430/am_addmul_16s_16s_15ns_32_4_0_U12/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/ad is absorbed into DSP grp_FIR_filter_3_fu_430/am_addmul_16s_16s_15ns_32_4_0_U12/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x2ca)')')'.
DSP Report: register grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_reg is absorbed into DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_3_fu_430/FIR_delays_read_int_reg_reg is absorbed into DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_3_fu_430/FIR_delays_read11_reg_189_reg is absorbed into DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0_U/ad_reg_reg is absorbed into DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0_U/p is absorbed into DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0_U/m is absorbed into DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0_U/ad is absorbed into DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3efd4)')')'.
DSP Report: register grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter1_reg_reg is absorbed into DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_reg is absorbed into DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter1_reg_reg is absorbed into DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/ad_reg_reg is absorbed into DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p is absorbed into DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/m is absorbed into DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/ad is absorbed into DSP grp_FIR_filter_3_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg.
DSP Report: operator grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m is absorbed into DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register grp_FIR_filter_1_fu_419/FIR_coe_0_2_val_read_reg_148_reg is absorbed into DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_419/FIR_coe_0_2_val_read_reg_148_pp0_iter1_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_419/FIR_delays_read_26_reg_159_reg is absorbed into DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_419/FIR_delays_read_26_reg_159_pp0_iter1_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p is absorbed into DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_FIR_filter_1_fu_419/mul_16s_13s_29_1_0_U1/tmp_product is absorbed into DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (C+((A:0x76ee)'*B'')')'.
DSP Report: register grp_FIR_filter_1_fu_419/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_419/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_419/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_419/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_419/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_FIR_filter_1_fu_419/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p is absorbed into DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_FIR_filter_1_fu_419/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/m is absorbed into DSP grp_FIR_filter_1_fu_419/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg.
DSP Report: operator grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m is absorbed into DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register grp_FIR_filter_1_fu_405/FIR_coe_0_2_val_read_reg_148_reg is absorbed into DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_405/FIR_coe_0_2_val_read_reg_148_pp0_iter1_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_405/FIR_delays_read_26_reg_159_reg is absorbed into DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_405/FIR_delays_read_26_reg_159_pp0_iter1_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p is absorbed into DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_FIR_filter_1_fu_405/mul_16s_13s_29_1_0_U1/tmp_product is absorbed into DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (C+((A:0x76ee)'*B'')')'.
DSP Report: register grp_FIR_filter_1_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_FIR_filter_1_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_FIR_filter_1_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p is absorbed into DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_FIR_filter_1_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/m is absorbed into DSP grp_FIR_filter_1_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1937.746 ; gain = 439.797
---------------------------------------------------------------------------------
 Sort Area is  ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/p_reg_reg_13 : 0 0 : 2746 10909 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/p_reg_reg_13 : 0 1 : 2671 10909 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/p_reg_reg_13 : 0 2 : 2746 10909 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_10s_26s_26_4_1_U41/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U/p_reg_reg_13 : 0 3 : 2746 10909 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_3 : 0 0 : 2671 10844 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_3 : 0 1 : 2751 10844 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_3 : 0 2 : 2671 10844 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_27_4_1_U37/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_3 : 0 3 : 2751 10844 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_15ns_32_4_0_U28/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg_11 : 0 0 : 2671 8223 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_15ns_32_4_0_U28/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg_11 : 0 1 : 2776 8223 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_15ns_32_4_0_U28/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg_11 : 0 2 : 2776 8223 : Used 1 time 0
 Sort Area is  grp_FIR_filter_3_fu_430/am_addmul_16s_16s_15ns_32_4_0_U12/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg_2f : 0 0 : 2665 8217 : Used 1 time 0
 Sort Area is  grp_FIR_filter_3_fu_430/am_addmul_16s_16s_15ns_32_4_0_U12/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg_2f : 0 1 : 2776 8217 : Used 1 time 0
 Sort Area is  grp_FIR_filter_3_fu_430/am_addmul_16s_16s_15ns_32_4_0_U12/FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U/p_reg_reg_2f : 0 2 : 2776 8217 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/p_reg_reg_17 : 0 0 : 2767 8179 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/p_reg_reg_17 : 0 1 : 2671 8179 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9s_19s_25_4_1_U44/FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U/p_reg_reg_17 : 0 2 : 2741 8179 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9s_26_4_1_U46/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg_27 : 0 0 : 2671 8163 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9s_26_4_1_U46/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg_27 : 0 1 : 2746 8163 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9s_26_4_1_U46/FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg_27 : 0 2 : 2746 8163 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/p_reg_reg_b : 0 0 : 2764 5525 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U/p_reg_reg_b : 0 1 : 2761 5525 : Used 1 time 0
 Sort Area is  am_addmul_17s_17s_9ns_27_4_1_U25/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg_1a : 0 0 : 2736 5487 : Used 1 time 0
 Sort Area is  am_addmul_17s_17s_9ns_27_4_1_U25/FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0_U/p_reg_reg_1a : 0 1 : 2751 5487 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg_1d : 0 0 : 2736 5466 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48/FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg_1d : 0 1 : 2730 5466 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_13s_30_4_1_U30/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U/p_reg_reg_d : 0 0 : 2671 5437 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_13s_30_4_1_U30/FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U/p_reg_reg_d : 0 1 : 2766 5437 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_12s_29_4_1_U32/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg_9 : 0 0 : 2671 5432 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_12s_29_4_1_U32/FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg_9 : 0 1 : 2761 5432 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10ns_28_4_1_U36/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg_29 : 0 0 : 2671 5427 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10ns_28_4_1_U36/FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg_29 : 0 1 : 2756 5427 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11ns_28_4_1_U34/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg_2c : 0 0 : 2671 5427 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11ns_28_4_1_U34/FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg_2c : 0 1 : 2756 5427 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_28_4_1_U35/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_2b : 0 0 : 2671 5427 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_28_4_1_U35/FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_2b : 0 1 : 2756 5427 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_27_4_1_U39/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_6 : 0 0 : 2671 5422 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_27_4_1_U39/FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_6 : 0 1 : 2751 5422 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9ns_27_4_1_U40/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 2671 5422 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9ns_27_4_1_U40/FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg_0 : 0 1 : 2751 5422 : Used 1 time 0
 Sort Area is  grp_FIR_filter_2_fu_440/mac_muladd_16s_16ns_26s_32_4_0_U111/FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0_U/p_reg_reg_31 : 0 0 : 2585 5361 : Used 1 time 0
 Sort Area is  grp_FIR_filter_2_fu_440/mac_muladd_16s_16ns_26s_32_4_0_U111/FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0_U/p_reg_reg_31 : 0 1 : 2776 5361 : Used 1 time 0
 Sort Area is  grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg_33 : 0 0 : 1831 3501 : Used 1 time 0
 Sort Area is  grp_FIR_filter_1_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg_33 : 0 1 : 1670 3501 : Used 1 time 0
 Sort Area is  grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg_38 : 0 0 : 1831 3501 : Used 1 time 0
 Sort Area is  grp_FIR_filter_1_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2/FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U/m_reg_reg_38 : 0 1 : 1670 3501 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg_22 : 0 0 : 2707 3106 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26/FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg_22 : 0 1 : 399 3106 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_17s_8s_24s_25_4_1_U27/FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg_20 : 0 0 : 2808 2808 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_13s_30s_30_4_1_U29/FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U/p_reg_reg_f : 0 0 : 2766 2766 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_10s_27s_28_4_1_U68/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg_1c : 0 0 : 2764 2764 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_12s_28s_29_4_1_U67/FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg_2d : 0 0 : 2763 2763 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33/FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U/p_reg_reg_7 : 0 0 : 2762 2762 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_10s_26s_27_4_1_U63/FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg_16 : 0 0 : 2746 2746 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47/FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg_25 : 0 0 : 2741 2741 : Used 1 time 0
 Sort Area is  grp_FIR_filter_1_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg_36 : 0 0 : 2581 2581 : Used 1 time 0
 Sort Area is  grp_FIR_filter_1_fu_419/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/p_reg_reg_39 : 0 0 : 2581 2581 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------------------------------------------+----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                  | DSP Mapping                      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------------+----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR_Cascade_HLS_FIR_filter                                   | ((D'+A'')*(B:0x460)')'           | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x76)')')'    | 16     | 18     | -      | 16     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x3fad4)')')'    | 16     | 18     | 28     | 16     | 29     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | ((D'+A'')*(B:0x3fc4a)')'         | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3ff22)')')' | 16     | 18     | -      | 16     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | ((D'+A'')*(B:0x31e)')'           | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x126)')')'   | 16     | 18     | -      | 16     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | ((D'+A'')*(B:0x3ff4c)')'         | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x96)')')'    | 16     | 18     | -      | 16     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3ffd2)')')' | 16     | 18     | -      | 16     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x62)')')'       | 16     | 18     | 25     | 16     | 25     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0 | ((D+A)*(B:0x3a)')'               | 17     | 18     | -      | 17     | 37     | 0    | 1    | -    | 0    | 1     | 1    | 0    | 
|FIR_Cascade_HLS_FIR_filter                                   | PCIN+A''*(B:0x46)                | 18     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0  | (C+((D+A)*(B:0x3ffb4)')')'       | 17     | 18     | 24     | 17     | 25     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x34)')')'       | 16     | 18     | 24     | 16     | 24     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0 | (C+((D+ACIN'')*(B:0x64)')')'     | 16     | 18     | 26     | 16     | 26     | 2    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0         | ((D+A)*(B:0x176)')'              | 17     | 18     | -      | 17     | 37     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0xc4)')')'    | 16     | 18     | -      | 16     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x3fef4)')')'    | 16     | 18     | 27     | 16     | 28     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x3fe9c)')')'    | 16     | 18     | 26     | 16     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | ((D'+ACIN'')*(B:0x14a)')'        | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x52)')')'    | 16     | 18     | -      | 16     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C'+((D'+A'')*(B:0x3ff0e)')')'   | 16     | 18     | 19     | 16     | 25     | 2    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | ((D'+ACIN'')*(B:0xd2)')'         | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x16)')')'    | 16     | 18     | -      | 16     | 25     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C+((D'+ACIN'')*(B:0x3ffd6)')')' | 16     | 18     | 26     | 16     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x3fed0)')')'    | 16     | 18     | 26     | 16     | 27     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | ((D'+A'')*(B:0x7674)')'          | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3e5fc)')')' | 16     | 18     | -      | 16     | 32     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x22f8)')')'  | 16     | 18     | -      | 16     | 32     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x3f32c)')')'    | 16     | 18     | 30     | 16     | 30     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | ((D'+A'')*(B:0x3f4b8)')'         | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x6aa)')')'   | 16     | 18     | -      | 16     | 30     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x8e4)')')'      | 16     | 18     | 27     | 16     | 29     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3fc42)')')' | 16     | 18     | -      | 16     | 29     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | ((D'+A'')*(B:0x3f8b2)')'         | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3ff1e)')')' | 16     | 18     | -      | 16     | 29     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C+((D'+A'')*(B:0x61c)')')'      | 16     | 18     | 23     | 16     | 28     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0         | ((D'+A'')*(B:0x3fea8)')'         | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3fd66)')')' | 16     | 18     | -      | 16     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | ((D'+A'')*(B:0x3fe44)')'         | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x18a)')')'   | 16     | 18     | -      | 16     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | ((D'+ACIN'')*(B:0x222)')'        | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3fe78)')')' | 16     | 18     | -      | 16     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | ((D'+A'')*(B:0x15c)')'           | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')*(B:0x3fe7a)')')' | 16     | 18     | -      | 16     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS                                              | (C+((A:0x81b2)'*B'')')'          | 17     | 18     | 26     | -      | 32     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|FIR_Cascade_HLS                                              | (PCIN+((D'+A'')*(B:0x3feb0)')')' | 16     | 18     | -      | 16     | 32     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS                                              | ((D'+A2)*(B:0x4d04)')'           | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS                                              | (PCIN+((D'+A'')*(B:0x2ca)')')'   | 16     | 18     | -      | 16     | 32     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS                                              | (PCIN+((D'+A'')*(B:0x3efd4)')')' | 16     | 18     | -      | 16     | 32     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS                                              | (A''*B'')'                       | 17     | 14     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|FIR_Cascade_HLS                                              | (PCIN+A''*B'')'                  | 16     | 13     | -      | -      | 29     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|FIR_Cascade_HLS                                              | (C+((A:0x76ee)'*B'')')'          | 17     | 18     | 30     | -      | 32     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|FIR_Cascade_HLS                                              | (A''*B'')'                       | 17     | 14     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|FIR_Cascade_HLS                                              | (PCIN+A''*B'')'                  | 16     | 13     | -      | -      | 29     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|FIR_Cascade_HLS                                              | (C+((A:0x76ee)'*B'')')'          | 17     | 18     | 30     | -      | 32     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
+-------------------------------------------------------------+----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 2589.246 ; gain = 1091.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 2666.547 ; gain = 1168.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 2675.480 ; gain = 1177.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 2863.840 ; gain = 1365.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 2863.840 ; gain = 1365.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 2863.840 ; gain = 1365.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 2863.840 ; gain = 1365.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 2863.840 ; gain = 1365.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 2863.840 ; gain = 1365.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|FIR_Cascade_HLS | grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_60_reg[15]                  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_Cascade_HLS | grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_57_reg[15]                  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_Cascade_HLS | grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_48_reg[15]                  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_Cascade_HLS | grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_27_reg[15]                  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_Cascade_HLS | grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_22_reg[15]                  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_Cascade_HLS | grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[15]    | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_Cascade_HLS | grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[15]    | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_Cascade_HLS | grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[15]    | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_Cascade_HLS | grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter4_reg_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_Cascade_HLS | grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[15]     | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_Cascade_HLS | grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[15]     | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_Cascade_HLS | grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[15]     | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_Cascade_HLS | grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[15]     | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_Cascade_HLS | grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15] | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|FIR_Cascade_HLS | grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]    | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|FIR_Cascade_HLS | grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FIR_Cascade_HLS | grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]    | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+----------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                  | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR_Cascade_HLS                                              | (A''*B'')'              | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|FIR_Cascade_HLS                                              | (PCIN+A''*B'')'         | 30     | 18     | -      | -      | 29     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|FIR_Cascade_HLS                                              | (C+(A''*B')')'          | 30     | 15     | 48     | -      | 32     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|FIR_Cascade_HLS                                              | (A''*B'')'              | 30     | 12     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|FIR_Cascade_HLS                                              | (PCIN+A''*B'')'         | 30     | 18     | -      | -      | 29     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|FIR_Cascade_HLS                                              | (C+(A''*B')')'          | 30     | 15     | 48     | -      | 32     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|FIR_Cascade_HLS                                              | (PCIN+((D'+A'')'*B')')' | 30     | 18     | -      | 27     | 32     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS                                              | (C+(A''*B')')'          | 30     | 16     | 48     | -      | 0      | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|FIR_Cascade_HLS                                              | (((D'+A')'*B')')'       | 30     | 15     | -      | 27     | 0      | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS                                              | (PCIN+((D'+A'')'*B')')' | 30     | 10     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS                                              | (PCIN+((D'+A'')'*B')')' | 30     | 18     | -      | 27     | 32     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (((D'+A'')'*B')')'      | 0      | 10     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (((D'+A'')'*B')')'      | 30     | 10     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0         | (((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (((D'+A'')'*B')')'      | 30     | 11     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (((D'+A'')'*B')')'      | 30     | 15     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (((D'+A'')'*B')')'      | 0      | 8      | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (((D'+A'')'*B')')'      | 0      | 9      | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (((D'+A'')'*B')')'      | 30     | 9      | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (((D'+A'')'*B')')'      | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0         | (((D+A)'*B')')'         | 30     | 9      | -      | 27     | 0      | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'    | 30     | 18     | 48     | 27     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'    | 30     | 18     | 48     | 27     | 27     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')' | 30     | 18     | -      | 27     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')' | 30     | 18     | -      | 27     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'    | 30     | 18     | 48     | 27     | 28     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'    | 30     | 11     | 48     | 27     | 28     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')' | 30     | 11     | -      | 27     | 30     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')' | 30     | 18     | -      | 27     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')' | 30     | 18     | -      | 27     | 29     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'    | 30     | 12     | 48     | 27     | 0      | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'    | 30     | 18     | 48     | 27     | 29     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'    | 30     | 18     | 48     | 27     | 30     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')' | 30     | 14     | -      | 27     | 32     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')' | 30     | 18     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')' | 30     | 5      | -      | 27     | 25     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'    | 30     | 6      | 48     | 27     | 24     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'    | 30     | 7      | 48     | 27     | 25     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0 | (C+((D+A'')'*B')')'     | 0      | 7      | 48     | 27     | 26     | 2    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')' | 30     | 7      | -      | 27     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')' | 30     | 7      | -      | 27     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C+((D'+A'')'*B')')'    | 0      | 18     | 48     | 27     | 26     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')' | 30     | 18     | -      | 27     | 26     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')' | 30     | 8      | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')' | 30     | 8      | -      | 27     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')' | 30     | 9      | -      | 27     | 27     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')' | 30     | 9      | -      | 27     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (C'+((D'+A'')'*B')')'   | 30     | 18     | 48     | 27     | 25     | 2    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')' | 30     | 18     | -      | 27     | 28     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+((D'+A'')'*B')')' | 30     | 18     | -      | 27     | 29     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0 | ((D+A)'*B')'            | 30     | 6      | -      | 27     | 0      | 0    | 1    | -    | 0    | 1     | 1    | 0    | 
|FIR_Cascade_HLS_FIR_filter                                   | (PCIN+A''*B)'           | 30     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0  | (C+((D+A)'*B')')'       | 30     | 18     | 48     | 27     | 25     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
+-------------------------------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   174|
|2     |DSP_ALU         |    57|
|4     |DSP_A_B_DATA    |    57|
|11    |DSP_C_DATA      |    57|
|13    |DSP_MULTIPLIER  |    57|
|15    |DSP_M_DATA      |    57|
|17    |DSP_OUTPUT      |    57|
|19    |DSP_PREADD      |    57|
|20    |DSP_PREADD_DATA |    57|
|23    |LUT1            |    58|
|24    |LUT2            |   858|
|25    |LUT3            |   565|
|26    |LUT4            |   243|
|27    |LUT5            |   126|
|28    |LUT6            |   217|
|29    |SRL16E          |   270|
|30    |FDRE            |  4089|
|31    |FDSE            |     5|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 2863.840 ; gain = 1365.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 111 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 2863.840 ; gain = 1255.398
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 2863.840 ; gain = 1365.891
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 2863.840 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 231 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2863.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 57 instances

Synth Design complete | Checksum: d8a4b55a
INFO: [Common 17-83] Releasing license: Synthesis
228 Infos, 151 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 2863.840 ; gain = 2357.023
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2863.840 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 57f3191d4a801617
INFO: [Coretcl 2-1174] Renamed 116 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2863.840 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 23 16:24:34 2025...
