vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 13:26:50 on Oct 23,2023
# Loading work.TB
# Loading work.Top
# Loading work.StageIF
# Loading work.MUX2to1
# Loading work.Register
# Loading work.InstructionMemory
# Loading work.Adder
add wave -position insertpoint sim:/TB/*
run -all
# ** Note: $stop    : F:/University_terms/term 9/CALab/Projects/ARM/TB.v(18)
#    Time: 10100 ns  Iteration: 0  Instance: /TB
# Break in Module TB at F:/University_terms/term 9/CALab/Projects/ARM/TB.v line 18
# Compile of ARM.v was successful.
# Compile of StageIF.v failed with 1 errors.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# 17 compiles, 1 failed with 1 error.
# Compile of StageIF.v was successful.
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -gui work.TB
# End time: 13:48:32 on Oct 23,2023, Elapsed time: 0:21:42
# Errors: 0, Warnings: 4
# vsim -gui work.TB 
# Start time: 13:48:32 on Oct 23,2023
# Loading work.TB
# Loading work.Top
# Loading work.StageIF
# Loading work.MUX2to1
# Loading work.Register
# Loading work.InstructionMemory
# Loading work.Adder
# Loading work.RegIFID
# ** Error: (vsim-3063) Port 'instructionIF' not found in the connected module (6th connection).
#    Time: 0 ns  Iteration: 0  Instance: /TB/top File: F:/University_terms/term 9/CALab/Projects/ARM/TB.v Line: 7
# ** Error: (vsim-3063) Port 'pcout' not found in the connected module (7th connection).
#    Time: 0 ns  Iteration: 0  Instance: /TB/top/regIFID File: F:/University_terms/term 9/CALab/Projects/ARM/Top.v Line: 18
# Error loading design
# End time: 13:48:32 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v failed with 1 errors.
# 17 compiles, 1 failed with 1 error.
# Compile of TB.v was successful.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 13:50:09 on Oct 23,2023
# Loading work.TB
# Loading work.Top
# Loading work.StageIF
# Loading work.MUX2to1
# Loading work.Register
# Loading work.InstructionMemory
# Loading work.Adder
# Loading work.RegIFID
# ** Error: (vsim-3063) Port 'pcout' not found in the connected module (7th connection).
#    Time: 0 ns  Iteration: 0  Instance: /TB/top/regIFID File: F:/University_terms/term 9/CALab/Projects/ARM/Top.v Line: 18
# Error loading design
# End time: 13:50:10 on Oct 23,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 13:51:16 on Oct 23,2023
# Loading work.TB
# Loading work.Top
# Loading work.StageIF
# Loading work.MUX2to1
# Loading work.Register
# Loading work.InstructionMemory
# Loading work.Adder
# Loading work.RegIFID
add wave -position insertpoint sim:/TB/*
run -all
# ** Note: $stop    : F:/University_terms/term 9/CALab/Projects/ARM/TB.v(21)
#    Time: 10100 ns  Iteration: 0  Instance: /TB
# Break in Module TB at F:/University_terms/term 9/CALab/Projects/ARM/TB.v line 21
add wave -position insertpoint sim:/TB/top/regIFID/*
quit -sim
# End time: 14:13:24 on Oct 23,2023, Elapsed time: 0:22:08
# Errors: 0, Warnings: 3
# Compile of register_file.v was successful.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 14:22:11 on Oct 23,2023
# Loading work.TB
# Loading work.Top
# Loading work.StageIF
# Loading work.MUX2to1
# Loading work.Register
# Loading work.InstructionMemory
# Loading work.Adder
# Loading work.RegIFID
# WARNING: No extended dataflow license exists
run -all
# ** Note: $stop    : F:/University_terms/term 9/CALab/Projects/ARM/TB.v(21)
#    Time: 10100 ns  Iteration: 0  Instance: /TB
# Break in Module TB at F:/University_terms/term 9/CALab/Projects/ARM/TB.v line 21
add wave -position insertpoint sim:/TB/*
add wave -position insertpoint sim:/TB/top/regIFID/*
run -all
add wave -position insertpoint sim:/TB/*
run -all
quit -sim
# End time: 14:24:02 on Oct 23,2023, Elapsed time: 0:01:51
# Errors: 0, Warnings: 2
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# Compile of register_file.v was successful.
# 18 compiles, 0 failed with no errors.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 14:24:19 on Oct 23,2023
# Loading work.TB
# Loading work.Top
# Loading work.StageIF
# Loading work.MUX2to1
# Loading work.Register
# Loading work.InstructionMemory
# Loading work.Adder
# Loading work.RegIFID
add wave -position insertpoint sim:/TB/*
run -all
# ** Note: $stop    : F:/University_terms/term 9/CALab/Projects/ARM/TB.v(21)
#    Time: 10100 ns  Iteration: 0  Instance: /TB
# Break in Module TB at F:/University_terms/term 9/CALab/Projects/ARM/TB.v line 21
add wave -position insertpoint sim:/TB/top/regIFID/*
add wave -position insertpoint sim:/TB/top/*
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : F:/University_terms/term 9/CALab/Projects/ARM/TB.v(21)
#    Time: 10100 ns  Iteration: 0  Instance: /TB
# Break in Module TB at F:/University_terms/term 9/CALab/Projects/ARM/TB.v line 21
quit -sim
# End time: 14:30:31 on Oct 23,2023, Elapsed time: 0:06:12
# Errors: 0, Warnings: 1
# Compile of register_file.v failed with 1 errors.
# Compile of register_file.v was successful.
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# Compile of register_file.v was successful.
# Compile of control_unit.v was successful.
# Compile of condition_check.v was successful.
# 20 compiles, 0 failed with no errors.
# Compile of StageID.v was successful.
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# Compile of register_file.v was successful.
# Compile of control_unit.v was successful.
# Compile of condition_check.v was successful.
# 20 compiles, 0 failed with no errors.
