{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701143503860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701143503870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 19:51:43 2023 " "Processing started: Mon Nov 27 19:51:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701143503870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143503870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143503870 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701143504711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701143504711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/state_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/state_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StateController " "Found entity 1: StateController" {  } { { "modules/state_controller.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/state_controller.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143515265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143515265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "modules/shifter.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143515278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143515278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "modules/regfile.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143515289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143515289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pc_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/pc_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_controller " "Found entity 1: pc_controller" {  } { { "modules/pc_controller.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/pc_controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143515300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143515300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "modules/MEM.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/MEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143515311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143515311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/lab7_autograder_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/lab7_autograder_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_check_tb " "Found entity 1: lab7_check_tb" {  } { { "modules/lab7_autograder_check.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/lab7_autograder_check.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143515323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143515323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/lab6_top.sv 4 4 " "Found 4 design units, including 4 entities, in source file modules/lab6_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_top " "Found entity 1: lab6_top" {  } { { "modules/lab6_top.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/lab6_top.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143515337 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_iface " "Found entity 2: input_iface" {  } { { "modules/lab6_top.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/lab6_top.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143515337 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFF " "Found entity 3: vDFF" {  } { { "modules/lab6_top.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/lab6_top.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143515337 ""} { "Info" "ISGN_ENTITY_NAME" "4 sseg " "Found entity 4: sseg" {  } { { "modules/lab6_top.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/lab6_top.sv" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143515337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143515337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/instructiondecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/instructiondecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "modules/instructionDecoder.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/instructionDecoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143515349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143515349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "modules/datapath.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/datapath.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143515358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143515358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc cpu.sv(39) " "Verilog HDL Declaration information at cpu.sv(39): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701143515367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143515370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143515370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "modules/alu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143515379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143515379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_top " "Found entity 1: lab7_top" {  } { { "lab7_top.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/lab7_top.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143515399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143515399 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "selB state_controller.sv(98) " "Verilog HDL Implicit Net warning at state_controller.sv(98): created implicit net for \"selB\"" {  } { { "modules/state_controller.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/state_controller.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701143515400 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "selA state_controller.sv(98) " "Verilog HDL Implicit Net warning at state_controller.sv(98): created implicit net for \"selA\"" {  } { { "modules/state_controller.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/state_controller.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701143515400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7_top " "Elaborating entity \"lab7_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701143515528 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] lab7_top.sv(102) " "Output port \"LEDR\[9..8\]\" at lab7_top.sv(102) has no driver" {  } { { "lab7_top.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/lab7_top.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701143515530 "|lab7_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 lab7_top.sv(103) " "Output port \"HEX0\" at lab7_top.sv(103) has no driver" {  } { { "lab7_top.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/lab7_top.sv" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701143515530 "|lab7_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 lab7_top.sv(103) " "Output port \"HEX1\" at lab7_top.sv(103) has no driver" {  } { { "lab7_top.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/lab7_top.sv" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701143515530 "|lab7_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 lab7_top.sv(103) " "Output port \"HEX2\" at lab7_top.sv(103) has no driver" {  } { { "lab7_top.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/lab7_top.sv" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701143515530 "|lab7_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 lab7_top.sv(103) " "Output port \"HEX3\" at lab7_top.sv(103) has no driver" {  } { { "lab7_top.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/lab7_top.sv" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701143515530 "|lab7_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 lab7_top.sv(103) " "Output port \"HEX4\" at lab7_top.sv(103) has no driver" {  } { { "lab7_top.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/lab7_top.sv" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701143515530 "|lab7_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 lab7_top.sv(103) " "Output port \"HEX5\" at lab7_top.sv(103) has no driver" {  } { { "lab7_top.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/lab7_top.sv" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701143515530 "|lab7_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "lab7_top.sv" "CPU" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/lab7_top.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701143515545 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.sv(152) " "Verilog HDL Case Statement information at cpu.sv(152): all case item expressions in this case statement are onehot" {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 152 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701143515548 "|lab7_top|cpu:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder cpu:CPU\|InstructionDecoder:Dec " "Elaborating entity \"InstructionDecoder\" for hierarchy \"cpu:CPU\|InstructionDecoder:Dec\"" {  } { { "modules/cpu.sv" "Dec" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701143515551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_controller cpu:CPU\|pc_controller:PC_CON " "Elaborating entity \"pc_controller\" for hierarchy \"cpu:CPU\|pc_controller:PC_CON\"" {  } { { "modules/cpu.sv" "PC_CON" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701143515556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pc_controller.sv(10) " "Verilog HDL assignment warning at pc_controller.sv(10): truncated value with size 32 to match size of target (9)" {  } { { "modules/pc_controller.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/pc_controller.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701143515558 "|lab7_top|cpu:CPU|pc_controller:PC_CON"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateController cpu:CPU\|StateController:FSM " "Elaborating entity \"StateController\" for hierarchy \"cpu:CPU\|StateController:FSM\"" {  } { { "modules/cpu.sv" "FSM" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701143515562 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selB state_controller.sv(98) " "Verilog HDL or VHDL warning at state_controller.sv(98): object \"selB\" assigned a value but never read" {  } { { "modules/state_controller.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/state_controller.sv" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701143515564 "|lab7_top|cpu:CPU|StateController:FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selA state_controller.sv(98) " "Verilog HDL or VHDL warning at state_controller.sv(98): object \"selA\" assigned a value but never read" {  } { { "modules/state_controller.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/state_controller.sv" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701143515564 "|lab7_top|cpu:CPU|StateController:FSM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "state_controller.sv(107) " "Verilog HDL Case Statement information at state_controller.sv(107): all case item expressions in this case statement are onehot" {  } { { "modules/state_controller.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/state_controller.sv" 107 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701143515564 "|lab7_top|cpu:CPU|StateController:FSM"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "state_controller.sv(258) " "Verilog HDL Case Statement warning at state_controller.sv(258): incomplete case statement has no default case item" {  } { { "modules/state_controller.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/state_controller.sv" 258 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701143515564 "|lab7_top|cpu:CPU|StateController:FSM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "state_controller.sv(258) " "Verilog HDL Case Statement information at state_controller.sv(258): all case item expressions in this case statement are onehot" {  } { { "modules/state_controller.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/state_controller.sv" 258 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701143515564 "|lab7_top|cpu:CPU|StateController:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:CPU\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:CPU\|datapath:DP\"" {  } { { "modules/cpu.sv" "DP" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701143515566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:CPU\|datapath:DP\|shifter:FileShifter " "Elaborating entity \"shifter\" for hierarchy \"cpu:CPU\|datapath:DP\|shifter:FileShifter\"" {  } { { "modules/datapath.sv" "FileShifter" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701143515571 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 shifter.sv(16) " "Verilog HDL assignment warning at shifter.sv(16): truncated value with size 16 to match size of target (15)" {  } { { "modules/shifter.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/shifter.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701143515572 "|lab7_top|cpu:CPU|datapath:DP|shifter:FileShifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:CPU\|datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\"" {  } { { "modules/datapath.sv" "REGFILE" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/datapath.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701143515575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF cpu:CPU\|datapath:DP\|regfile:REGFILE\|vDFF:reg0 " "Elaborating entity \"vDFF\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|vDFF:reg0\"" {  } { { "modules/regfile.sv" "reg0" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/regfile.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701143515582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:CPU\|datapath:DP\|ALU:ALUModule " "Elaborating entity \"ALU\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:ALUModule\"" {  } { { "modules/datapath.sv" "ALUModule" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/datapath.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701143515600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:MEM " "Elaborating entity \"RAM\" for hierarchy \"RAM:MEM\"" {  } { { "lab7_top.sv" "MEM" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/lab7_top.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701143515607 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:MEM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:MEM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701143516093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701143516093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701143516093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701143516093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701143516093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701143516093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701143516093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701143516093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701143516093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701143516093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701143516093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701143516093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701143516093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701143516093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab7_top.ram0_RAM_435e26e7.hdl.mif " "Parameter INIT_FILE set to db/lab7_top.ram0_RAM_435e26e7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701143516093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701143516093 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701143516093 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701143516093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:MEM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM:MEM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701143516209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:MEM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM:MEM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701143516209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701143516209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701143516209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701143516209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701143516209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701143516209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701143516209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701143516209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701143516209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701143516209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701143516209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701143516209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701143516209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701143516209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab7_top.ram0_RAM_435e26e7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab7_top.ram0_RAM_435e26e7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701143516209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701143516209 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701143516209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_adr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_adr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_adr1 " "Found entity 1: altsyncram_adr1" {  } { { "db/altsyncram_adr1.tdf" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/db/altsyncram_adr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143516277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143516277 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cpu:CPU\|next_instruction\[13\] " "Inserted always-enabled tri-state buffer between \"cpu:CPU\|next_instruction\[13\]\" and its non-tri-state driver." {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701143516424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cpu:CPU\|next_instruction\[14\] " "Inserted always-enabled tri-state buffer between \"cpu:CPU\|next_instruction\[14\]\" and its non-tri-state driver." {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701143516424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cpu:CPU\|next_instruction\[15\] " "Inserted always-enabled tri-state buffer between \"cpu:CPU\|next_instruction\[15\]\" and its non-tri-state driver." {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701143516424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cpu:CPU\|next_instruction\[11\] " "Inserted always-enabled tri-state buffer between \"cpu:CPU\|next_instruction\[11\]\" and its non-tri-state driver." {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701143516424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cpu:CPU\|next_instruction\[12\] " "Inserted always-enabled tri-state buffer between \"cpu:CPU\|next_instruction\[12\]\" and its non-tri-state driver." {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701143516424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cpu:CPU\|next_instruction\[3\] " "Inserted always-enabled tri-state buffer between \"cpu:CPU\|next_instruction\[3\]\" and its non-tri-state driver." {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701143516424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cpu:CPU\|next_instruction\[4\] " "Inserted always-enabled tri-state buffer between \"cpu:CPU\|next_instruction\[4\]\" and its non-tri-state driver." {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701143516424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cpu:CPU\|next_instruction\[0\] " "Inserted always-enabled tri-state buffer between \"cpu:CPU\|next_instruction\[0\]\" and its non-tri-state driver." {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701143516424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cpu:CPU\|next_instruction\[8\] " "Inserted always-enabled tri-state buffer between \"cpu:CPU\|next_instruction\[8\]\" and its non-tri-state driver." {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701143516424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cpu:CPU\|next_instruction\[5\] " "Inserted always-enabled tri-state buffer between \"cpu:CPU\|next_instruction\[5\]\" and its non-tri-state driver." {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701143516424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cpu:CPU\|next_instruction\[1\] " "Inserted always-enabled tri-state buffer between \"cpu:CPU\|next_instruction\[1\]\" and its non-tri-state driver." {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701143516424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cpu:CPU\|next_instruction\[9\] " "Inserted always-enabled tri-state buffer between \"cpu:CPU\|next_instruction\[9\]\" and its non-tri-state driver." {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701143516424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cpu:CPU\|next_instruction\[6\] " "Inserted always-enabled tri-state buffer between \"cpu:CPU\|next_instruction\[6\]\" and its non-tri-state driver." {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701143516424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cpu:CPU\|next_instruction\[2\] " "Inserted always-enabled tri-state buffer between \"cpu:CPU\|next_instruction\[2\]\" and its non-tri-state driver." {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701143516424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cpu:CPU\|next_instruction\[10\] " "Inserted always-enabled tri-state buffer between \"cpu:CPU\|next_instruction\[10\]\" and its non-tri-state driver." {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701143516424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cpu:CPU\|next_instruction\[7\] " "Inserted always-enabled tri-state buffer between \"cpu:CPU\|next_instruction\[7\]\" and its non-tri-state driver." {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701143516424 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1701143516424 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node cpu:CPU\|next_instruction\[13\] non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a13\" " "The node \"cpu:CPU\|next_instruction\[13\]\" has multiple drivers due to the non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a13\"" {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143516426 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node cpu:CPU\|next_instruction\[14\] non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a14\" " "The node \"cpu:CPU\|next_instruction\[14\]\" has multiple drivers due to the non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a14\"" {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143516426 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node cpu:CPU\|next_instruction\[15\] non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a15\" " "The node \"cpu:CPU\|next_instruction\[15\]\" has multiple drivers due to the non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a15\"" {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143516426 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node cpu:CPU\|next_instruction\[11\] non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a11\" " "The node \"cpu:CPU\|next_instruction\[11\]\" has multiple drivers due to the non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a11\"" {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143516426 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node cpu:CPU\|next_instruction\[12\] non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a12\" " "The node \"cpu:CPU\|next_instruction\[12\]\" has multiple drivers due to the non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a12\"" {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143516426 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node cpu:CPU\|next_instruction\[3\] non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a3\" " "The node \"cpu:CPU\|next_instruction\[3\]\" has multiple drivers due to the non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a3\"" {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143516426 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node cpu:CPU\|next_instruction\[4\] non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a4\" " "The node \"cpu:CPU\|next_instruction\[4\]\" has multiple drivers due to the non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a4\"" {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143516426 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node cpu:CPU\|next_instruction\[0\] non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a0\" " "The node \"cpu:CPU\|next_instruction\[0\]\" has multiple drivers due to the non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a0\"" {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143516426 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node cpu:CPU\|next_instruction\[8\] non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a8\" " "The node \"cpu:CPU\|next_instruction\[8\]\" has multiple drivers due to the non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a8\"" {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143516426 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node cpu:CPU\|next_instruction\[5\] non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a5\" " "The node \"cpu:CPU\|next_instruction\[5\]\" has multiple drivers due to the non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a5\"" {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143516426 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node cpu:CPU\|next_instruction\[1\] non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a1\" " "The node \"cpu:CPU\|next_instruction\[1\]\" has multiple drivers due to the non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a1\"" {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143516426 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node cpu:CPU\|next_instruction\[9\] non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a9\" " "The node \"cpu:CPU\|next_instruction\[9\]\" has multiple drivers due to the non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a9\"" {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143516426 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node cpu:CPU\|next_instruction\[6\] non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a6\" " "The node \"cpu:CPU\|next_instruction\[6\]\" has multiple drivers due to the non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a6\"" {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143516426 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node cpu:CPU\|next_instruction\[2\] non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a2\" " "The node \"cpu:CPU\|next_instruction\[2\]\" has multiple drivers due to the non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a2\"" {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143516426 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node cpu:CPU\|next_instruction\[10\] non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a10\" " "The node \"cpu:CPU\|next_instruction\[10\]\" has multiple drivers due to the non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a10\"" {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143516426 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node cpu:CPU\|next_instruction\[7\] non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a7\" " "The node \"cpu:CPU\|next_instruction\[7\]\" has multiple drivers due to the non-tri-state driver \"RAM:MEM\|altsyncram:mem_rtl_0\|altsyncram_adr1:auto_generated\|ram_block1a7\"" {  } { { "modules/cpu.sv" "" { Text "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/modules/cpu.sv" 167 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143516426 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/output_files/lab7_top.map.smsg " "Generated suppressed messages file C:/Users/altha/OneDrive - UBC/UBC/2ndYear/CPEN 211/Lab7_shared/Shared-/output_files/lab7_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143516476 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 32 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701143516559 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 27 19:51:56 2023 " "Processing ended: Mon Nov 27 19:51:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701143516559 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701143516559 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701143516559 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143516559 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 32 s " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 32 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143517194 ""}
