[2025-09-15 16:19:41] START suite=spec trace=654.roms_s-294B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/654.roms_s-294B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2450830 heartbeat IPC: 4.08 cumulative IPC: 4.08 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4884963 cumulative IPC: 4.094 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4884963 cumulative IPC: 4.094 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4884964 heartbeat IPC: 4.108 cumulative IPC: 5 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 11876968 heartbeat IPC: 1.43 cumulative IPC: 1.43 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 18895319 heartbeat IPC: 1.425 cumulative IPC: 1.428 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 25884758 heartbeat IPC: 1.431 cumulative IPC: 1.429 (Simulation time: 00 hr 04 min 50 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 32895976 heartbeat IPC: 1.426 cumulative IPC: 1.428 (Simulation time: 00 hr 06 min 04 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 39896095 heartbeat IPC: 1.429 cumulative IPC: 1.428 (Simulation time: 00 hr 07 min 18 sec)
Heartbeat CPU 0 instructions: 80000021 cycles: 46885397 heartbeat IPC: 1.431 cumulative IPC: 1.429 (Simulation time: 00 hr 08 min 28 sec)
Heartbeat CPU 0 instructions: 90000023 cycles: 53885879 heartbeat IPC: 1.428 cumulative IPC: 1.429 (Simulation time: 00 hr 09 min 40 sec)
Heartbeat CPU 0 instructions: 100000025 cycles: 60868172 heartbeat IPC: 1.432 cumulative IPC: 1.429 (Simulation time: 00 hr 10 min 53 sec)
Heartbeat CPU 0 instructions: 110000027 cycles: 67879941 heartbeat IPC: 1.426 cumulative IPC: 1.429 (Simulation time: 00 hr 12 min 08 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 69978427 cumulative IPC: 1.429 (Simulation time: 00 hr 13 min 22 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 69978427 cumulative IPC: 1.429 (Simulation time: 00 hr 13 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/654.roms_s-294B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.429 instructions: 100000003 cycles: 69978427
CPU 0 Branch Prediction Accuracy: 99.93% MPKI: 0.03585 Average ROB Occupancy at Mispredict: 329.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.03585
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 46181195
LQ_STALL: 710
SQ_STALL: 43293


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 449.9468
REPLAY_LOAD: 104.1986
NON_REPLAY_LOAD: 10.902998

== Total ==
ADDR_TRANS: 6724905
REPLAY_LOAD: 1757101
NON_REPLAY_LOAD: 37699189

== Counts ==
ADDR_TRANS: 14946
REPLAY_LOAD: 16863
NON_REPLAY_LOAD: 3457690

cpu0->cpu0_STLB TOTAL        ACCESS:      39978 HIT:       7105 MISS:      32873 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      39978 HIT:       7105 MISS:      32873 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 631.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1389743 HIT:      35491 MISS:    1354252 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1294533 HIT:      20569 MISS:    1273964 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      10550 HIT:          1 MISS:      10549 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      24333 HIT:      14566 MISS:       9767 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      60327 HIT:        355 MISS:      59972 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 121 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   19494211 HIT:   19494211 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   19494211 HIT:   19494211 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30265275 HIT:   25774177 MISS:    4491098 MSHR_MERGE:    3125684
cpu0->cpu0_L1D LOAD         ACCESS:   26782612 HIT:   22413610 MISS:    4369002 MSHR_MERGE:    3074465
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3400350 HIT:    3338619 MISS:      61731 MSHR_MERGE:      51181
cpu0->cpu0_L1D TRANSLATION  ACCESS:      82313 HIT:      21948 MISS:      60365 MSHR_MERGE:         38
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 132.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   15677772 HIT:   15677772 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   15677772 HIT:   15677772 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29762653 HIT:   29612396 MISS:     150257 MSHR_MERGE:     110279
cpu0->cpu0_DTLB LOAD         ACCESS:   29762653 HIT:   29612396 MISS:     150257 MSHR_MERGE:     110279
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 525 cycles
cpu0->LLC TOTAL        ACCESS:    1358452 HIT:     246882 MISS:    1111570 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1273961 HIT:     209301 MISS:    1064660 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      10549 HIT:         79 MISS:      10470 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      13970 HIT:      12990 MISS:        980 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59972 HIT:      24512 MISS:      35460 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 110.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1586
  ROW_BUFFER_MISS:    1109004
  AVG DBUS CONGESTED CYCLE: 2.95
Channel 0 WQ ROW_BUFFER_HIT:        399
  ROW_BUFFER_MISS:      10503
  FULL:          0
Channel 0 REFRESHES ISSUED:       5831
[2025-09-15 16:33:04] END   suite=spec trace=654.roms_s-294B (rc=0)
