<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="30" />
   <irq preferredWidth="34" />
   <description preferredWidth="194" />
   <export preferredWidth="177" />
   <name preferredWidth="207" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="307" />
   <clocksource preferredWidth="306" />
   <frequency preferredWidth="293" />
  </columns>
 </clocktable>
 <library expandedCategories="Project,Library" />
 <window width="1374" height="739" x="-4" y="14" />
 <hdlexample language="VERILOG" />
</preferences>
