5 18 1fd81 4 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (always8.vcd) 2 -o (always8.cdd) 2 -v (always8.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 always8.v 1 31 1 
2 1 11 11 11 90009 2 1 1008 0 0 2 1 a
2 2 11 11 11 90009 5 29 100a 1 0 1 18 0 1 0 0 0 0
2 3 13 13 13 40004 1 32 1004 0 0 2 1 A
2 4 12 12 12 80008 6 1 100a 0 0 2 1 a
2 5 13 13 13 0 2 2d 1006 3 4 1 18 0 1 1 0 0 0
2 6 14 14 14 40004 1 32 1008 0 0 2 1 B
2 7 14 14 14 0 2 2d 100e 6 4 1 18 0 1 1 1 0 0
2 8 15 15 15 40004 1 32 1008 0 0 2 1 C
2 9 15 15 15 0 1 2d 1006 8 4 1 18 0 1 1 0 0 0
2 10 16 16 16 40004 1 32 1008 0 0 2 1 D
2 11 16 16 16 0 1 2d 100a 10 4 1 18 0 1 0 1 0 0
2 12 16 16 16 c0013 1 0 81008 0 0 48 16 535455464634 0
2 13 16 16 16 80008 0 1 1410 0 0 49 1 b
2 14 16 16 16 80013 1 37 1a 12 13
2 15 15 15 15 c0013 0 0 81010 0 0 48 16 535455464633 0
2 16 15 15 15 80008 0 1 1410 0 0 49 1 b
2 17 15 15 15 80013 0 37 32 15 16
2 18 14 14 14 c0013 1 0 81008 0 0 48 16 535455464632 0
2 19 14 14 14 80008 0 1 1410 0 0 49 1 b
2 20 14 14 14 80013 1 37 1a 18 19
2 21 13 13 13 c0013 0 0 81010 0 0 48 16 535455464631 0
2 22 13 13 13 80008 0 1 1410 0 0 49 1 b
2 23 13 13 13 80013 0 37 32 21 22
1 a 1 8 7000e 1 0 1 0 2 17 0 3 0 2 0 0
1 b 2 9 107000e 1 0 49 1 49 17 0 1ffffffffffff 0 4 2 0
1 A 3 0 c0000 1 0 31 0 2 17 0 0 0 0 0 0
1 B 4 0 c0000 1 0 31 0 2 17 1 0 0 0 0 0
1 C 5 0 c0000 1 0 31 0 2 17 2 0 0 0 0 0
1 D 6 0 c0000 1 0 31 0 2 17 3 0 0 0 0 0
4 2 1 5 0 2
4 5 0 23 7 2
4 23 6 2 2 2
4 7 0 20 9 2
4 20 6 2 2 2
4 9 0 17 11 2
4 17 6 2 2 2
4 11 4 14 2 2
4 14 6 2 2 2
3 1 main.u$0 "main.u$0" 0 always8.v 19 29 1 
