/*---------------------------------------------------------------------------------------------------------*/
/*  Nuvoton Technology Corporation confidential                                                            */
/*                                                                                                         */
/*  Copyright (c) 2008 by Nuvoton Technology Corporation                                                   */
/*  All rights reserved                                                                                    */
/*                                                                                                         */
/*<<<------------------------------------------------------------------------------------------------------*/
/* File Contents:                                                                                          */
/*   map.h                                                                                                 */
/*            This file contains virtual memory mapping                                                    */
/*  Project:                                                                                               */
/*            Linux Kernel                                                                                 */
/*---------------------------------------------------------------------------------------------------------*/

#ifndef __ASM_ARCH_MAP_H_
#define __ASM_ARCH_MAP_H_

/*---------------------------------------------------------------------------------------------------------*/
/* Setting dynamic base address                                                                            */
/*---------------------------------------------------------------------------------------------------------*/
#define DYNAMIC_BASE_ADDRESS            1


/*---------------------------------------------------------------------------------------------------------*/
/* Notice: the following definitions are used for static memory allocations.                               */
/*---------------------------------------------------------------------------------------------------------*/

#ifdef CONFIG_MACH_NPCM750
	#include "chip_npcm750.h"
#else 
	#error "Need to select one of CONFIG_MACH_WPCM450/CONFIG_MACH_NPCM650/CONFIG_MACH_NPCM750"
#endif





/*---------------------------------------------------------------------------------------------------------*/
/* Virtual Base address                                                                                    */
/*---------------------------------------------------------------------------------------------------------*/
#define IOMEMORY(phys_addr)         ((phys_addr) < VMALLOC_END ? (phys_addr): (phys_addr) - 0xF650000)

/*---------------------------------------------------------------------------------------------------------*/
/* Palladium PLL0 GLOBAL Register                                                                          */
/*---------------------------------------------------------------------------------------------------------*/
#define PALLADIUM_PLL0_VIRT_BASE_ADDR         IOMEMORY(NPCMX50_PALLADIUM_PLL0_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* VDM virtual base                                                                                        */
/*---------------------------------------------------------------------------------------------------------*/
#define VDM_VIRT_BASE_ADDR         IOMEMORY(NPCMX50_VDM_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* VDMA virtual base                                                                                       */
/*---------------------------------------------------------------------------------------------------------*/
#define VDMA_VIRT_BASE_ADDR         IOMEMORY(NPCMX50_VDMA_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* UART virtual base                                                                                       */
/*---------------------------------------------------------------------------------------------------------*/
#define UART_VIRT_BASE_ADDR(module)         IOMEMORY(NPCMX50_UART_PHYS_BASE_ADDR(module))

/*---------------------------------------------------------------------------------------------------------*/
/* AES Module                                                                                              */
/*---------------------------------------------------------------------------------------------------------*/
#define AES_VIRT_BASE_ADDR                  IOMEMORY(NPCMX50_AES_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* DES Module                                                                                              */
/*---------------------------------------------------------------------------------------------------------*/
#define DES_VIRT_BASE_ADDR                  IOMEMORY(NPCMX50_DES_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* AIC Module                                                                                              */
/*---------------------------------------------------------------------------------------------------------*/
#define AIC_VIRT_BASE_ADDR                  IOMEMORY(NPCMX50_AIC_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* SCU Module                                                                                              */
/*---------------------------------------------------------------------------------------------------------*/
#define SCU_VIRT_BASE_ADDR                  IOMEMORY(NPCMX50_SCU_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* TWD Module                                                                                              */
/*---------------------------------------------------------------------------------------------------------*/
#define TWD_VIRT_BASE_ADDR                  IOMEMORY(NPCMX50_TWD_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* Clock Module                                                                                            */
/*---------------------------------------------------------------------------------------------------------*/
#define CLK_VIRT_BASE_ADDR                  IOMEMORY(NPCMX50_CLK_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* Ethernet 100 Mac Controler                                                                              */
/*---------------------------------------------------------------------------------------------------------*/
#define EMC_VIRT_BASE_ADDR(module)          IOMEMORY(NPCMX50_EMC_PHYS_BASE_ADDR(module))

/*---------------------------------------------------------------------------------------------------------*/
/* FIU Module  - since FIU3 base address is 0xC0000000 , we use different formula                                                                                         */
/*---------------------------------------------------------------------------------------------------------*/
#define FIU_VIRT_BASE_ADDR(module)          (NPCMX50_FIU0_BASE_ADDR + ((module) * 0x1000))
                                            //IOMEMORY(NPCMX50_FIU_PHYS_BASE_ADDR(module))

/*---------------------------------------------------------------------------------------------------------*/
/* GCR Module                                                                                              */
/*---------------------------------------------------------------------------------------------------------*/
#define GCR_VIRT_BASE_ADDR                  IOMEMORY(NPCMX50_GCR_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* GMAC Module                                                                                             */
/*---------------------------------------------------------------------------------------------------------*/
#define GMAC_VIRT_BASE_ADDR(module)         IOMEMORY(NPCMX50_GMAC_PHYS_BASE_ADDR(module))

/*---------------------------------------------------------------------------------------------------------*/
/* Memory Control                                                                                          */
/*---------------------------------------------------------------------------------------------------------*/
#define MC_VIRT_BASE_ADDR                   IOMEMORY(NPCMX50_MC_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* Phy Memory Control                                                                                      */
/*---------------------------------------------------------------------------------------------------------*/
#define MCPHY_VIRT_BASE_ADDR                   IOMEMORY(NPCMX50_MCPHY_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* SHM Module                                                                                              */
/*---------------------------------------------------------------------------------------------------------*/
#define SHM_VIRT_BASE_ADDR                  IOMEMORY(NPCMX50_SHM_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* Timer Module                                                                                            */
/*---------------------------------------------------------------------------------------------------------*/
#define TIMER_VIRT_BASE_ADDR(module)        IOMEMORY(NPCMX50_TIMER_PHYS_BASE_ADDR(module))

/*---------------------------------------------------------------------------------------------------------*/
/* SMB Module                                                                                              */
/*---------------------------------------------------------------------------------------------------------*/
#define SMB_VIRT_BASE_ADDR(module)          IOMEMORY(NPCMX50_SMB_PHYS_BASE_ADDR(module))

/*---------------------------------------------------------------------------------------------------------*/
/* KCS Module                                                                                              */
/*---------------------------------------------------------------------------------------------------------*/
#define KCS_VIRT_BASE_ADDR                  IOMEMORY(NPCMX50_KCS_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* ADC Module                                                                                              */
/*---------------------------------------------------------------------------------------------------------*/
#define ADC_VIRT_BASE_ADDR                  IOMEMORY(NPCMX50_ADC_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* PWM Module                                                                                              */
/*---------------------------------------------------------------------------------------------------------*/
#define PWM_VIRT_BASE_ADDR(module)          IOMEMORY(NPCMX50_PWM_PHYS_BASE_ADDR(module))

/*---------------------------------------------------------------------------------------------------------*/
/* GPIO Module                                                                                             */
/*---------------------------------------------------------------------------------------------------------*/
#define GPIO_VIRT_BASE_ADDR(module)         IOMEMORY(NPCMX50_GPIO_PHYS_BASE_ADDR(module))

/*---------------------------------------------------------------------------------------------------------*/
/* PSPI Module                                                                                             */
/*---------------------------------------------------------------------------------------------------------*/
#define PSPI_VIRT_BASE_ADDR(module)         IOMEMORY(NPCMX50_PSPI_PHYS_BASE_ADDR(module))

/*---------------------------------------------------------------------------------------------------------*/
/* VCD Module                                                                                              */
/*---------------------------------------------------------------------------------------------------------*/
#define VCD_VIRT_BASE_ADDR                  IOMEMORY(NPCMX50_VCD_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* ECE Module                                                                                              */
/*---------------------------------------------------------------------------------------------------------*/
#define ECE_VIRT_BASE_ADDR                  IOMEMORY(NPCMX50_ECE_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* GFX                                                                                                     */
/*---------------------------------------------------------------------------------------------------------*/
#define GFX_VIRT_BASE_ADDR                  IOMEMORY(NPCMX50_GFX_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* SD                                                                                                      */
/*---------------------------------------------------------------------------------------------------------*/
#define SD_VIRT_BASE_ADDR(module)           IOMEMORY(NPCMX50_SD_PHYS_BASE_ADDR(module))

/*---------------------------------------------------------------------------------------------------------*/
/* USB                                                                                                     */
/*---------------------------------------------------------------------------------------------------------*/
#define USB_VIRT_BASE_ADDR(module)          IOMEMORY(NPCMX50_USB_PHYS_BASE_ADDR(module))

/*---------------------------------------------------------------------------------------------------------*/
/* PCTL                                                                                                    */
/*---------------------------------------------------------------------------------------------------------*/
#define PCTL_VIRT_BASE_ADDR                 IOMEMORY(NPCMX50_PCTL_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* PCIBMX                                                                                                   */
/*---------------------------------------------------------------------------------------------------------*/
#define PCIMBX_VIRT_BASE_ADDR                 IOMEMORY(NPCMX50_PCIMBX_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* Fuse                                                                                                    */
/*---------------------------------------------------------------------------------------------------------*/
#define FUSE_VIRT_BASE_ADDR(module)         IOMEMORY(NPCMX50_FUSE_PHYS_BASE_ADDR(module))

/*---------------------------------------------------------------------------------------------------------*/
/* SRAM2                                                                                                   */
/*---------------------------------------------------------------------------------------------------------*/
#define SRAM2_VIRT_BASE_ADDR                IOMEMORY(NPCMX50_SRAM2_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* SRAM7                                                                                                   */
/*---------------------------------------------------------------------------------------------------------*/
#define SRAM7_VIRT_BASE_ADDR                IOMEMORY(NPCMX50_SRAM7_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* MFT Module                                                                                              */
/*---------------------------------------------------------------------------------------------------------*/
#define MFT_VIRT_BASE_ADDR(module)          IOMEMORY(NPCMX50_MFT_PHYS_BASE_ADDR(module))

/*---------------------------------------------------------------------------------------------------------*/
/* A9 and L2 cache Module                                                                                  */
/*---------------------------------------------------------------------------------------------------------*/
#define L2_CACHE_VIRT_BASE_ADDR             IOMEMORY(NPCMX50_L2_CACHE_PHYS_BASE_ADDR)

/*---------------------------------------------------------------------------------------------------------*/
/* NON_CACHED_BASE_ADDR                                                                                    */
/*---------------------------------------------------------------------------------------------------------*/
#define NON_CACHED_VIRT_BASE_ADDR           IOMEMORY(NPCMX50_NON_CACHED_PHYS_BASE_ADDR)


#endif // __ASM_ARCH_MAP_H_
