# Risc-V
Risc-V single cycle core design using verilog HDL.
![Single cycle top](https://github.com/Omm355/Risc-V/assets/173472616/c0589e80-e575-4258-abff-6820007caefd)
