Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (win64) Build 6060944 Thu Mar 06 19:10:01 MST 2025
| Date         : Mon Nov 24 11:12:22 2025
| Host         : Alex running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file memory_top_timing_summary_routed.rpt -pb memory_top_timing_summary_routed.pb -rpx memory_top_timing_summary_routed.rpx -warn_on_violation
| Design       : memory_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     102         
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   39          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (122)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (103)
5. checking no_input_delay (21)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (122)
--------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: bdb/div1/cnt_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp/U1/reg_count_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (103)
--------------------------------------------------
 There are 103 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.986        0.000                      0                  270        0.167        0.000                      0                  270        3.750        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.986        0.000                      0                  270        0.167        0.000                      0                  270        3.750        0.000                       0                   141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/sum67_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.931ns (32.063%)  route 4.091ns (67.937%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.626     5.147    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.912     7.515    IM/mem_reg_0_15_1_1/A1
    SLICE_X6Y37          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.625 r  IM/mem_reg_0_15_1_1/SP/O
                         net (fo=1, routed)           1.017     8.641    bdb/l_btn/mem_reg_0_15_15_15[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.152     8.793 r  bdb/l_btn/mem_reg_0_15_1_1_i_1__0/O
                         net (fo=14, routed)          1.163     9.957    UUT/Ibus_data[1]
    SLICE_X5Y38          LUT4 (Prop_lut4_I0_O)        0.326    10.283 r  UUT/sum67[9]_i_7/O
                         net (fo=1, routed)           0.000    10.283    bdb/l_btn/S[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.833 r  bdb/l_btn/sum67_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.833    bdb/l_btn/sum67_reg[9]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.947 r  bdb/l_btn/sum67_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.947    bdb/l_btn/sum67_reg[13]_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.170 r  bdb/l_btn/sum67_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.170    UUT/D[8]
    SLICE_X5Y40          FDRE                                         r  UUT/sum67_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.515    14.856    UUT/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  UUT/sum67_reg[14]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)        0.062    15.156    UUT/sum67_reg[14]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.170    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/sum67_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 1.928ns (32.030%)  route 4.091ns (67.970%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.626     5.147    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.912     7.515    IM/mem_reg_0_15_1_1/A1
    SLICE_X6Y37          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.625 r  IM/mem_reg_0_15_1_1/SP/O
                         net (fo=1, routed)           1.017     8.641    bdb/l_btn/mem_reg_0_15_15_15[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.152     8.793 r  bdb/l_btn/mem_reg_0_15_1_1_i_1__0/O
                         net (fo=14, routed)          1.163     9.957    UUT/Ibus_data[1]
    SLICE_X5Y38          LUT4 (Prop_lut4_I0_O)        0.326    10.283 r  UUT/sum67[9]_i_7/O
                         net (fo=1, routed)           0.000    10.283    bdb/l_btn/S[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.833 r  bdb/l_btn/sum67_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.833    bdb/l_btn/sum67_reg[9]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.167 r  bdb/l_btn/sum67_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.167    UUT/D[5]
    SLICE_X5Y39          FDRE                                         r  UUT/sum67_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.515    14.856    UUT/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  UUT/sum67_reg[11]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)        0.062    15.156    UUT/sum67_reg[11]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.167    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/sum67_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.907ns (31.792%)  route 4.091ns (68.208%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.626     5.147    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.912     7.515    IM/mem_reg_0_15_1_1/A1
    SLICE_X6Y37          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.625 r  IM/mem_reg_0_15_1_1/SP/O
                         net (fo=1, routed)           1.017     8.641    bdb/l_btn/mem_reg_0_15_15_15[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.152     8.793 r  bdb/l_btn/mem_reg_0_15_1_1_i_1__0/O
                         net (fo=14, routed)          1.163     9.957    UUT/Ibus_data[1]
    SLICE_X5Y38          LUT4 (Prop_lut4_I0_O)        0.326    10.283 r  UUT/sum67[9]_i_7/O
                         net (fo=1, routed)           0.000    10.283    bdb/l_btn/S[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.833 r  bdb/l_btn/sum67_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.833    bdb/l_btn/sum67_reg[9]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.146 r  bdb/l_btn/sum67_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.146    UUT/D[7]
    SLICE_X5Y39          FDRE                                         r  UUT/sum67_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.515    14.856    UUT/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  UUT/sum67_reg[13]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)        0.062    15.156    UUT/sum67_reg[13]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                  4.010    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/sum67_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.865ns (31.311%)  route 4.091ns (68.689%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.626     5.147    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.912     7.515    IM/mem_reg_0_15_1_1/A1
    SLICE_X6Y37          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.625 r  IM/mem_reg_0_15_1_1/SP/O
                         net (fo=1, routed)           1.017     8.641    bdb/l_btn/mem_reg_0_15_15_15[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.152     8.793 r  bdb/l_btn/mem_reg_0_15_1_1_i_1__0/O
                         net (fo=14, routed)          1.163     9.957    UUT/Ibus_data[1]
    SLICE_X5Y38          LUT4 (Prop_lut4_I0_O)        0.326    10.283 r  UUT/sum67[9]_i_7/O
                         net (fo=1, routed)           0.000    10.283    bdb/l_btn/S[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.833 r  bdb/l_btn/sum67_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.833    bdb/l_btn/sum67_reg[9]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.947 r  bdb/l_btn/sum67_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.947    bdb/l_btn/sum67_reg[13]_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.104 r  bdb/l_btn/sum67_reg[15]_i_1/CO[1]
                         net (fo=1, routed)           0.000    11.104    UUT/D[9]
    SLICE_X5Y40          FDRE                                         r  UUT/sum67_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.515    14.856    UUT/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  UUT/sum67_reg[15]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)        0.046    15.140    UUT/sum67_reg[15]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -11.104    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/sum67_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 1.833ns (30.940%)  route 4.091ns (69.060%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.626     5.147    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.912     7.515    IM/mem_reg_0_15_1_1/A1
    SLICE_X6Y37          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.625 r  IM/mem_reg_0_15_1_1/SP/O
                         net (fo=1, routed)           1.017     8.641    bdb/l_btn/mem_reg_0_15_15_15[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.152     8.793 r  bdb/l_btn/mem_reg_0_15_1_1_i_1__0/O
                         net (fo=14, routed)          1.163     9.957    UUT/Ibus_data[1]
    SLICE_X5Y38          LUT4 (Prop_lut4_I0_O)        0.326    10.283 r  UUT/sum67[9]_i_7/O
                         net (fo=1, routed)           0.000    10.283    bdb/l_btn/S[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.833 r  bdb/l_btn/sum67_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.833    bdb/l_btn/sum67_reg[9]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.072 r  bdb/l_btn/sum67_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.072    UUT/D[6]
    SLICE_X5Y39          FDRE                                         r  UUT/sum67_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.515    14.856    UUT/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  UUT/sum67_reg[12]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)        0.062    15.156    UUT/sum67_reg[12]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/sum45_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 1.931ns (32.665%)  route 3.980ns (67.335%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.626     5.147    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.912     7.515    IM/mem_reg_0_15_1_1/A1
    SLICE_X6Y37          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.625 r  IM/mem_reg_0_15_1_1/SP/O
                         net (fo=1, routed)           1.017     8.641    bdb/l_btn/mem_reg_0_15_15_15[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.152     8.793 r  bdb/l_btn/mem_reg_0_15_1_1_i_1__0/O
                         net (fo=14, routed)          1.052     9.846    UUT/Ibus_data[1]
    SLICE_X5Y35          LUT4 (Prop_lut4_I0_O)        0.326    10.172 r  UUT/sum45[7]_i_7/O
                         net (fo=1, routed)           0.000    10.172    bdb/l_btn/sum45_reg[7][0]
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.722 r  bdb/l_btn/sum45_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.722    bdb/l_btn/sum45_reg[7]_i_1_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  bdb/l_btn/sum45_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    bdb/l_btn/sum45_reg[11]_i_1_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.059 r  bdb/l_btn/sum45_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.059    UUT/sum45_reg[13]_0[8]
    SLICE_X5Y37          FDRE                                         r  UUT/sum45_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.513    14.854    UUT/clk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  UUT/sum45_reg[12]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y37          FDRE (Setup_fdre_C_D)        0.062    15.154    UUT/sum45_reg[12]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/sum45_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 1.928ns (32.631%)  route 3.980ns (67.369%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.626     5.147    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.912     7.515    IM/mem_reg_0_15_1_1/A1
    SLICE_X6Y37          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.625 r  IM/mem_reg_0_15_1_1/SP/O
                         net (fo=1, routed)           1.017     8.641    bdb/l_btn/mem_reg_0_15_15_15[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.152     8.793 r  bdb/l_btn/mem_reg_0_15_1_1_i_1__0/O
                         net (fo=14, routed)          1.052     9.846    UUT/Ibus_data[1]
    SLICE_X5Y35          LUT4 (Prop_lut4_I0_O)        0.326    10.172 r  UUT/sum45[7]_i_7/O
                         net (fo=1, routed)           0.000    10.172    bdb/l_btn/sum45_reg[7][0]
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.722 r  bdb/l_btn/sum45_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.722    bdb/l_btn/sum45_reg[7]_i_1_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.056 r  bdb/l_btn/sum45_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.056    UUT/sum45_reg[13]_0[5]
    SLICE_X5Y36          FDRE                                         r  UUT/sum45_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.512    14.853    UUT/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  UUT/sum45_reg[9]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y36          FDRE (Setup_fdre_C_D)        0.062    15.153    UUT/sum45_reg[9]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -11.056    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/sum67_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 1.817ns (30.753%)  route 4.091ns (69.247%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.626     5.147    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.912     7.515    IM/mem_reg_0_15_1_1/A1
    SLICE_X6Y37          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.625 r  IM/mem_reg_0_15_1_1/SP/O
                         net (fo=1, routed)           1.017     8.641    bdb/l_btn/mem_reg_0_15_15_15[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.152     8.793 r  bdb/l_btn/mem_reg_0_15_1_1_i_1__0/O
                         net (fo=14, routed)          1.163     9.957    UUT/Ibus_data[1]
    SLICE_X5Y38          LUT4 (Prop_lut4_I0_O)        0.326    10.283 r  UUT/sum67[9]_i_7/O
                         net (fo=1, routed)           0.000    10.283    bdb/l_btn/S[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.833 r  bdb/l_btn/sum67_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.833    bdb/l_btn/sum67_reg[9]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.056 r  bdb/l_btn/sum67_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.056    UUT/D[4]
    SLICE_X5Y39          FDRE                                         r  UUT/sum67_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.515    14.856    UUT/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  UUT/sum67_reg[10]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)        0.062    15.156    UUT/sum67_reg[10]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.056    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/sum45_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 1.907ns (32.391%)  route 3.980ns (67.609%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.626     5.147    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.912     7.515    IM/mem_reg_0_15_1_1/A1
    SLICE_X6Y37          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.625 r  IM/mem_reg_0_15_1_1/SP/O
                         net (fo=1, routed)           1.017     8.641    bdb/l_btn/mem_reg_0_15_15_15[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.152     8.793 r  bdb/l_btn/mem_reg_0_15_1_1_i_1__0/O
                         net (fo=14, routed)          1.052     9.846    UUT/Ibus_data[1]
    SLICE_X5Y35          LUT4 (Prop_lut4_I0_O)        0.326    10.172 r  UUT/sum45[7]_i_7/O
                         net (fo=1, routed)           0.000    10.172    bdb/l_btn/sum45_reg[7][0]
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.722 r  bdb/l_btn/sum45_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.722    bdb/l_btn/sum45_reg[7]_i_1_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.035 r  bdb/l_btn/sum45_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.035    UUT/sum45_reg[13]_0[7]
    SLICE_X5Y36          FDRE                                         r  UUT/sum45_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.512    14.853    UUT/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  UUT/sum45_reg[11]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y36          FDRE (Setup_fdre_C_D)        0.062    15.153    UUT/sum45_reg[11]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -11.035    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/sum45_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 1.865ns (31.905%)  route 3.980ns (68.095%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.626     5.147    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.912     7.515    IM/mem_reg_0_15_1_1/A1
    SLICE_X6Y37          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.625 r  IM/mem_reg_0_15_1_1/SP/O
                         net (fo=1, routed)           1.017     8.641    bdb/l_btn/mem_reg_0_15_15_15[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.152     8.793 r  bdb/l_btn/mem_reg_0_15_1_1_i_1__0/O
                         net (fo=14, routed)          1.052     9.846    UUT/Ibus_data[1]
    SLICE_X5Y35          LUT4 (Prop_lut4_I0_O)        0.326    10.172 r  UUT/sum45[7]_i_7/O
                         net (fo=1, routed)           0.000    10.172    bdb/l_btn/sum45_reg[7][0]
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.722 r  bdb/l_btn/sum45_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.722    bdb/l_btn/sum45_reg[7]_i_1_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  bdb/l_btn/sum45_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    bdb/l_btn/sum45_reg[11]_i_1_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.993 r  bdb/l_btn/sum45_reg[13]_i_1/CO[1]
                         net (fo=1, routed)           0.000    10.993    UUT/sum45_reg[13]_0[9]
    SLICE_X5Y37          FDRE                                         r  UUT/sum45_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.513    14.854    UUT/clk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  UUT/sum45_reg[13]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y37          FDRE (Setup_fdre_C_D)        0.046    15.138    UUT/sum45_reg[13]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                  4.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_2_2/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.247%)  route 0.329ns (66.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.587     1.470    addrcont/clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          0.329     1.963    IM/mem_reg_0_15_2_2/A0
    SLICE_X6Y34          RAMS32                                       r  IM/mem_reg_0_15_2_2/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.858     1.985    IM/mem_reg_0_15_2_2/WCLK
    SLICE_X6Y34          RAMS32                                       r  IM/mem_reg_0_15_2_2/SP/CLK
                         clock pessimism             -0.499     1.486    
    SLICE_X6Y34          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.796    IM/mem_reg_0_15_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_3_3/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.247%)  route 0.329ns (66.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.587     1.470    addrcont/clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          0.329     1.963    IM/mem_reg_0_15_3_3/A0
    SLICE_X6Y34          RAMS32                                       r  IM/mem_reg_0_15_3_3/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.858     1.985    IM/mem_reg_0_15_3_3/WCLK
    SLICE_X6Y34          RAMS32                                       r  IM/mem_reg_0_15_3_3/SP/CLK
                         clock pessimism             -0.499     1.486    
    SLICE_X6Y34          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.796    IM/mem_reg_0_15_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_4_4/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.247%)  route 0.329ns (66.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.587     1.470    addrcont/clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          0.329     1.963    IM/mem_reg_0_15_4_4/A0
    SLICE_X6Y34          RAMS32                                       r  IM/mem_reg_0_15_4_4/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.858     1.985    IM/mem_reg_0_15_4_4/WCLK
    SLICE_X6Y34          RAMS32                                       r  IM/mem_reg_0_15_4_4/SP/CLK
                         clock pessimism             -0.499     1.486    
    SLICE_X6Y34          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.796    IM/mem_reg_0_15_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_5_5/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.247%)  route 0.329ns (66.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.587     1.470    addrcont/clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          0.329     1.963    IM/mem_reg_0_15_5_5/A0
    SLICE_X6Y34          RAMS32                                       r  IM/mem_reg_0_15_5_5/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.858     1.985    IM/mem_reg_0_15_5_5/WCLK
    SLICE_X6Y34          RAMS32                                       r  IM/mem_reg_0_15_5_5/SP/CLK
                         clock pessimism             -0.499     1.486    
    SLICE_X6Y34          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.796    IM/mem_reg_0_15_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addrcont/addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.780%)  route 0.160ns (46.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.587     1.470    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          0.160     1.771    addrcont/dec/Q[1]
    SLICE_X6Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  addrcont/dec/addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    addrcont/dec_n_1
    SLICE_X6Y32          FDRE                                         r  addrcont/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.856     1.983    addrcont/clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  addrcont/addr_reg[2]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.121     1.604    addrcont/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 UUT/sum01_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/sum0123_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.272ns (80.895%)  route 0.064ns (19.105%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.591     1.474    UUT/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  UUT/sum01_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  UUT/sum01_reg[9]/Q
                         net (fo=2, routed)           0.064     1.702    UUT/sum01[9]
    SLICE_X3Y34          LUT2 (Prop_lut2_I0_O)        0.045     1.747 r  UUT/sum0123[9]_i_2/O
                         net (fo=1, routed)           0.000     1.747    UUT/sum0123[9]_i_2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.810 r  UUT/sum0123_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    UUT/sum01230[9]
    SLICE_X3Y34          FDRE                                         r  UUT/sum0123_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.860     1.987    UUT/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  UUT/sum0123_reg[9]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.105     1.592    UUT/sum0123_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 UUT/sum01_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/sum0123_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.272ns (80.880%)  route 0.064ns (19.120%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.590     1.473    UUT/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  UUT/sum01_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  UUT/sum01_reg[5]/Q
                         net (fo=2, routed)           0.064     1.701    UUT/sum01[5]
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.045     1.746 r  UUT/sum0123[5]_i_2/O
                         net (fo=1, routed)           0.000     1.746    UUT/sum0123[5]_i_2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.809 r  UUT/sum0123_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    UUT/sum01230[5]
    SLICE_X3Y33          FDRE                                         r  UUT/sum0123_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.859     1.986    UUT/clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  UUT/sum0123_reg[5]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.105     1.591    UUT/sum0123_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 addrcont/inc/step_tm1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addrcont/inc/step_tm2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.789%)  route 0.174ns (55.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.586     1.469    addrcont/inc/clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  addrcont/inc/step_tm1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  addrcont/inc/step_tm1_reg/Q
                         net (fo=2, routed)           0.174     1.784    addrcont/inc/step_tm1
    SLICE_X5Y32          FDRE                                         r  addrcont/inc/step_tm2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.856     1.983    addrcont/inc/clk_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  addrcont/inc/step_tm2_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.076     1.560    addrcont/inc/step_tm2_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addrcont/addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.587     1.470    addrcont/clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          0.129     1.763    addrcont/dec/Q[0]
    SLICE_X7Y32          LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  addrcont/dec/addr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    addrcont/dec_n_2
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.856     1.983    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.091     1.574    addrcont/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_13_13/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.161%)  route 0.360ns (71.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.587     1.470    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  addrcont/addr_reg[3]/Q
                         net (fo=38, routed)          0.360     1.971    IM/mem_reg_0_15_13_13/A3
    SLICE_X6Y37          RAMS32                                       r  IM/mem_reg_0_15_13_13/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.860     1.987    IM/mem_reg_0_15_13_13/WCLK
    SLICE_X6Y37          RAMS32                                       r  IM/mem_reg_0_15_13_13/SP/CLK
                         clock pessimism             -0.499     1.488    
    SLICE_X6Y37          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.728    IM/mem_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y36    IOcont/disp_ID_ODb_reg_C/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X4Y36    IOcont/disp_ID_ODb_reg_P/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y35    UUT/sum0123_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y35    UUT/sum0123_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y35    UUT/sum0123_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y35    UUT/sum0123_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y35    UUT/sum0123_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y33    UUT/sum0123_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y33    UUT/sum0123_reg[3]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y37    IM/mem_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y37    IM/mem_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    IM/mem_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y37    IM/mem_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y37    IM/mem_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.336ns  (logic 5.235ns (30.200%)  route 12.100ns (69.800%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[18]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           1.099     1.617    bdb/l_btn/btn_shift_reg_n_0_[18]
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.124     1.741 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4/O
                         net (fo=1, routed)           1.613     3.354    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.478 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=20, routed)          2.421     5.899    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.149     6.048 r  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=14, routed)          1.192     7.240    IOcont/Ibus_data[7]
    SLICE_X3Y36          LUT5 (Prop_lut5_I0_O)        0.332     7.572 r  IOcont/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.035     8.608    IOcont/data1[3]
    SLICE_X4Y35          LUT6 (Prop_lut6_I2_O)        0.124     8.732 r  IOcont/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.966     9.697    IOcont/sel0[3]
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.153     9.850 r  IOcont/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.774    13.624    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    17.336 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.336    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.150ns  (logic 5.026ns (29.309%)  route 12.123ns (70.691%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[18]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           1.099     1.617    bdb/l_btn/btn_shift_reg_n_0_[18]
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.124     1.741 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4/O
                         net (fo=1, routed)           1.613     3.354    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.478 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=20, routed)          2.421     5.899    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.149     6.048 r  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=14, routed)          1.192     7.240    IOcont/Ibus_data[7]
    SLICE_X3Y36          LUT5 (Prop_lut5_I0_O)        0.332     7.572 r  IOcont/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.035     8.608    IOcont/data1[3]
    SLICE_X4Y35          LUT6 (Prop_lut6_I2_O)        0.124     8.732 r  IOcont/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.915     9.646    IOcont/sel0[3]
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124     9.770 r  IOcont/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.848    13.618    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    17.150 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.150    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.100ns  (logic 5.015ns (29.327%)  route 12.085ns (70.673%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[18]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           1.099     1.617    bdb/l_btn/btn_shift_reg_n_0_[18]
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.124     1.741 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4/O
                         net (fo=1, routed)           1.613     3.354    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.478 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=20, routed)          2.421     5.899    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.149     6.048 f  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=14, routed)          1.192     7.240    IOcont/Ibus_data[7]
    SLICE_X3Y36          LUT5 (Prop_lut5_I0_O)        0.332     7.572 f  IOcont/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.035     8.608    IOcont/data1[3]
    SLICE_X4Y35          LUT6 (Prop_lut6_I2_O)        0.124     8.732 f  IOcont/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.966     9.697    IOcont/sel0[3]
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124     9.821 r  IOcont/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.759    13.580    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.100 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.100    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.904ns  (logic 5.236ns (30.972%)  route 11.669ns (69.028%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[18]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           1.099     1.617    bdb/l_btn/btn_shift_reg_n_0_[18]
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.124     1.741 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4/O
                         net (fo=1, routed)           1.613     3.354    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.478 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=20, routed)          2.420     5.898    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.154     6.052 r  bdb/l_btn/mem_reg_0_15_6_6_i_1__0/O
                         net (fo=14, routed)          0.935     6.987    IOcont/Ibus_data[6]
    SLICE_X3Y36          LUT5 (Prop_lut5_I0_O)        0.327     7.314 r  IOcont/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.649     7.962    IOcont/data1[2]
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  IOcont/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.343     9.429    IOcont/sel0[2]
    SLICE_X8Y31          LUT4 (Prop_lut4_I1_O)        0.150     9.579 r  IOcont/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.611    13.190    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    16.904 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.904    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.671ns  (logic 5.024ns (30.136%)  route 11.647ns (69.864%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[18]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           1.099     1.617    bdb/l_btn/btn_shift_reg_n_0_[18]
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.124     1.741 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4/O
                         net (fo=1, routed)           1.613     3.354    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.478 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=20, routed)          2.421     5.899    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.149     6.048 r  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=14, routed)          1.192     7.240    IOcont/Ibus_data[7]
    SLICE_X3Y36          LUT5 (Prop_lut5_I0_O)        0.332     7.572 r  IOcont/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.035     8.608    IOcont/data1[3]
    SLICE_X4Y35          LUT6 (Prop_lut6_I2_O)        0.124     8.732 r  IOcont/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.726     9.457    IOcont/sel0[3]
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124     9.581 r  IOcont/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.561    13.142    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.671 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.671    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.580ns  (logic 5.030ns (30.338%)  route 11.550ns (69.662%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[18]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           1.099     1.617    bdb/l_btn/btn_shift_reg_n_0_[18]
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.124     1.741 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4/O
                         net (fo=1, routed)           1.613     3.354    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.478 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=20, routed)          2.421     5.899    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.149     6.048 r  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=14, routed)          1.192     7.240    IOcont/Ibus_data[7]
    SLICE_X3Y36          LUT5 (Prop_lut5_I0_O)        0.332     7.572 r  IOcont/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.035     8.608    IOcont/data1[3]
    SLICE_X4Y35          LUT6 (Prop_lut6_I2_O)        0.124     8.732 r  IOcont/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.737     9.468    IOcont/sel0[3]
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124     9.592 r  IOcont/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.453    13.045    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.580 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.580    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.227ns  (logic 5.248ns (32.338%)  route 10.980ns (67.662%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[18]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           1.099     1.617    bdb/l_btn/btn_shift_reg_n_0_[18]
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.124     1.741 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4/O
                         net (fo=1, routed)           1.613     3.354    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.478 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=20, routed)          2.421     5.899    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.149     6.048 r  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=14, routed)          1.192     7.240    IOcont/Ibus_data[7]
    SLICE_X3Y36          LUT5 (Prop_lut5_I0_O)        0.332     7.572 r  IOcont/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.035     8.608    IOcont/data1[3]
    SLICE_X4Y35          LUT6 (Prop_lut6_I2_O)        0.124     8.732 r  IOcont/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.737     9.468    IOcont/sel0[3]
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.117     9.585 r  IOcont/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.882    12.468    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    16.227 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.227    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.105ns  (logic 4.625ns (32.791%)  route 9.480ns (67.209%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[18]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           1.099     1.617    bdb/l_btn/btn_shift_reg_n_0_[18]
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.124     1.741 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4/O
                         net (fo=1, routed)           1.613     3.354    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.478 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=20, routed)          2.168     5.646    bdb/r_btn/led_OBUF[11]
    SLICE_X7Y36          LUT3 (Prop_lut3_I1_O)        0.150     5.796 r  bdb/r_btn/led_OBUF[13]_inst_i_1/O
                         net (fo=17, routed)          4.600    10.396    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.709    14.105 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.105    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.712ns  (logic 4.636ns (33.810%)  route 9.076ns (66.190%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[18]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           1.099     1.617    bdb/l_btn/btn_shift_reg_n_0_[18]
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.124     1.741 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4/O
                         net (fo=1, routed)           1.613     3.354    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.478 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=20, routed)          1.920     5.398    bdb/r_btn/led_OBUF[11]
    SLICE_X7Y39          LUT3 (Prop_lut3_I1_O)        0.150     5.548 r  bdb/r_btn/led_OBUF[12]_inst_i_1/O
                         net (fo=17, routed)          4.444     9.992    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.720    13.712 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.712    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.734ns  (logic 4.366ns (40.673%)  route 6.368ns (59.327%))
  Logic Levels:           5  (BUFG=1 FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[18]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           1.099     1.617    bdb/l_btn/btn_shift_reg_n_0_[18]
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.124     1.741 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4/O
                         net (fo=1, routed)           1.613     3.354    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.478 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=20, routed)          0.723     4.201    led_OBUF[11]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.297 r  led_OBUF_BUFG[11]_inst/O
                         net (fo=3, routed)           2.933     7.230    led_OBUF_BUFG[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    10.734 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.734    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/r_btn/btn_shift_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.462%)  route 0.126ns (49.538%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[4]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/r_btn/btn_shift_reg[4]/Q
                         net (fo=2, routed)           0.126     0.254    bdb/r_btn/btn_shift_reg_n_0_[4]
    SLICE_X1Y15          FDRE                                         r  bdb/r_btn/btn_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/d_btn/btn_shift_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/d_btn/btn_shift_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE                         0.000     0.000 r  bdb/d_btn/btn_shift_reg[6]/C
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/d_btn/btn_shift_reg[6]/Q
                         net (fo=2, routed)           0.131     0.259    bdb/d_btn/btn_shift_reg_n_0_[6]
    SLICE_X7Y31          FDRE                                         r  bdb/d_btn/btn_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/r_btn/btn_shift_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[17]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/r_btn/btn_shift_reg[17]/Q
                         net (fo=2, routed)           0.131     0.259    bdb/r_btn/btn_shift_reg_n_0_[17]
    SLICE_X1Y16          FDRE                                         r  bdb/r_btn/btn_shift_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/u_btn/btn_shift_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[14]/C
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/u_btn/btn_shift_reg[14]/Q
                         net (fo=2, routed)           0.131     0.259    bdb/u_btn/btn_shift[14]
    SLICE_X4Y30          FDRE                                         r  bdb/u_btn/btn_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/u_btn/btn_shift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[5]/C
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/u_btn/btn_shift_reg[5]/Q
                         net (fo=2, routed)           0.131     0.259    bdb/u_btn/btn_shift[5]
    SLICE_X5Y30          FDRE                                         r  bdb/u_btn/btn_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/l_btn/btn_shift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[5]/C
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/l_btn/btn_shift_reg[5]/Q
                         net (fo=2, routed)           0.121     0.262    bdb/l_btn/btn_shift_reg_n_0_[5]
    SLICE_X8Y40          FDRE                                         r  bdb/l_btn/btn_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/d_btn/btn_shift_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/d_btn/btn_shift_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE                         0.000     0.000 r  bdb/d_btn/btn_shift_reg[7]/C
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/d_btn/btn_shift_reg[7]/Q
                         net (fo=2, routed)           0.134     0.262    bdb/d_btn/btn_shift_reg_n_0_[7]
    SLICE_X7Y31          FDRE                                         r  bdb/d_btn/btn_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/r_btn/btn_shift_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[18]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/r_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           0.134     0.262    bdb/r_btn/btn_shift_reg_n_0_[18]
    SLICE_X1Y16          FDRE                                         r  bdb/r_btn/btn_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/u_btn/btn_shift_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[6]/C
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/u_btn/btn_shift_reg[6]/Q
                         net (fo=2, routed)           0.134     0.262    bdb/u_btn/btn_shift[6]
    SLICE_X5Y30          FDRE                                         r  bdb/u_btn/btn_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/l_btn/btn_shift_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[11]/C
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/l_btn/btn_shift_reg[11]/Q
                         net (fo=2, routed)           0.121     0.262    bdb/l_btn/btn_shift_reg_n_0_[11]
    SLICE_X9Y41          FDRE                                         r  bdb/l_btn/btn_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.914ns  (logic 5.167ns (34.647%)  route 9.747ns (65.353%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.626     5.147    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.542     7.145    OM/mem_reg_0_15_10_10/A1
    SLICE_X6Y38          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.475     7.620 r  OM/mem_reg_0_15_10_10/SP/O
                         net (fo=1, routed)           1.188     8.808    bdb/r_btn/data1[10]
    SLICE_X2Y39          LUT3 (Prop_lut3_I1_O)        0.124     8.932 r  bdb/r_btn/mem_reg_0_15_10_10_i_2/O
                         net (fo=2, routed)           1.266    10.198    IOcont/I2[10]
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.124    10.322 r  IOcont/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.797    11.119    IOcont/data2[2]
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.124    11.243 r  IOcont/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.343    12.586    IOcont/sel0[2]
    SLICE_X8Y31          LUT4 (Prop_lut4_I1_O)        0.150    12.736 r  IOcont/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.611    16.347    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    20.062 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.062    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.730ns  (logic 4.958ns (33.660%)  route 9.772ns (66.340%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.626     5.147    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.542     7.145    OM/mem_reg_0_15_10_10/A1
    SLICE_X6Y38          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.475     7.620 r  OM/mem_reg_0_15_10_10/SP/O
                         net (fo=1, routed)           1.188     8.808    bdb/r_btn/data1[10]
    SLICE_X2Y39          LUT3 (Prop_lut3_I1_O)        0.124     8.932 r  bdb/r_btn/mem_reg_0_15_10_10_i_2/O
                         net (fo=2, routed)           1.266    10.198    IOcont/I2[10]
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.124    10.322 r  IOcont/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.797    11.119    IOcont/data2[2]
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.124    11.243 r  IOcont/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.131    12.374    IOcont/sel0[2]
    SLICE_X8Y31          LUT4 (Prop_lut4_I2_O)        0.124    12.498 r  IOcont/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.848    16.346    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    19.877 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.877    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.653ns  (logic 4.956ns (33.822%)  route 9.697ns (66.178%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.626     5.147    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.542     7.145    OM/mem_reg_0_15_10_10/A1
    SLICE_X6Y38          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.475     7.620 r  OM/mem_reg_0_15_10_10/SP/O
                         net (fo=1, routed)           1.188     8.808    bdb/r_btn/data1[10]
    SLICE_X2Y39          LUT3 (Prop_lut3_I1_O)        0.124     8.932 r  bdb/r_btn/mem_reg_0_15_10_10_i_2/O
                         net (fo=2, routed)           1.266    10.198    IOcont/I2[10]
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.124    10.322 r  IOcont/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.797    11.119    IOcont/data2[2]
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.124    11.243 r  IOcont/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.343    12.586    IOcont/sel0[2]
    SLICE_X8Y31          LUT4 (Prop_lut4_I1_O)        0.124    12.710 r  IOcont/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.561    16.271    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    19.800 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.800    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.645ns  (logic 5.167ns (35.282%)  route 9.478ns (64.718%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.626     5.147    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.542     7.145    OM/mem_reg_0_15_10_10/A1
    SLICE_X6Y38          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.475     7.620 r  OM/mem_reg_0_15_10_10/SP/O
                         net (fo=1, routed)           1.188     8.808    bdb/r_btn/data1[10]
    SLICE_X2Y39          LUT3 (Prop_lut3_I1_O)        0.124     8.932 r  bdb/r_btn/mem_reg_0_15_10_10_i_2/O
                         net (fo=2, routed)           1.266    10.198    IOcont/I2[10]
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.124    10.322 r  IOcont/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.797    11.119    IOcont/data2[2]
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.124    11.243 r  IOcont/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.911    12.154    IOcont/sel0[2]
    SLICE_X8Y31          LUT4 (Prop_lut4_I1_O)        0.153    12.307 r  IOcont/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.774    16.081    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    19.792 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.792    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.540ns  (logic 4.962ns (34.124%)  route 9.579ns (65.876%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.626     5.147    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.542     7.145    OM/mem_reg_0_15_10_10/A1
    SLICE_X6Y38          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.475     7.620 r  OM/mem_reg_0_15_10_10/SP/O
                         net (fo=1, routed)           1.188     8.808    bdb/r_btn/data1[10]
    SLICE_X2Y39          LUT3 (Prop_lut3_I1_O)        0.124     8.932 r  bdb/r_btn/mem_reg_0_15_10_10_i_2/O
                         net (fo=2, routed)           1.266    10.198    IOcont/I2[10]
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.124    10.322 r  IOcont/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.797    11.119    IOcont/data2[2]
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.124    11.243 r  IOcont/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.333    12.576    IOcont/sel0[2]
    SLICE_X8Y31          LUT4 (Prop_lut4_I3_O)        0.124    12.700 r  IOcont/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.453    16.153    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    19.688 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.688    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.409ns  (logic 4.947ns (34.330%)  route 9.462ns (65.670%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.626     5.147    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.542     7.145    OM/mem_reg_0_15_10_10/A1
    SLICE_X6Y38          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.475     7.620 r  OM/mem_reg_0_15_10_10/SP/O
                         net (fo=1, routed)           1.188     8.808    bdb/r_btn/data1[10]
    SLICE_X2Y39          LUT3 (Prop_lut3_I1_O)        0.124     8.932 r  bdb/r_btn/mem_reg_0_15_10_10_i_2/O
                         net (fo=2, routed)           1.266    10.198    IOcont/I2[10]
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.124    10.322 r  IOcont/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.797    11.119    IOcont/data2[2]
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.124    11.243 r  IOcont/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.911    12.154    IOcont/sel0[2]
    SLICE_X8Y31          LUT4 (Prop_lut4_I2_O)        0.124    12.278 r  IOcont/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.759    16.036    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    19.556 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.556    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.223ns  (logic 5.214ns (36.662%)  route 9.008ns (63.338%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.626     5.147    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.542     7.145    OM/mem_reg_0_15_10_10/A1
    SLICE_X6Y38          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.475     7.620 r  OM/mem_reg_0_15_10_10/SP/O
                         net (fo=1, routed)           1.188     8.808    bdb/r_btn/data1[10]
    SLICE_X2Y39          LUT3 (Prop_lut3_I1_O)        0.124     8.932 r  bdb/r_btn/mem_reg_0_15_10_10_i_2/O
                         net (fo=2, routed)           1.266    10.198    IOcont/I2[10]
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.124    10.322 r  IOcont/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.797    11.119    IOcont/data2[2]
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.124    11.243 r  IOcont/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.333    12.576    IOcont/sel0[2]
    SLICE_X8Y31          LUT4 (Prop_lut4_I1_O)        0.152    12.728 r  IOcont/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.882    15.610    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    19.370 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.370    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.373ns  (logic 4.356ns (41.997%)  route 6.017ns (58.003%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.630     5.151    IOcont/clk_IBUF_BUFG
    SLICE_X4Y36          FDPE                                         r  IOcont/disp_ID_ODb_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDPE (Prop_fdpe_C_Q)         0.456     5.607 r  IOcont/disp_ID_ODb_reg_P/Q
                         net (fo=17, routed)          1.008     6.615    IOcont/disp_ID_ODb_reg_P_n_0
    SLICE_X4Y36          LUT3 (Prop_lut3_I0_O)        0.150     6.765 r  IOcont/led_OBUF[15]_inst_i_1/O
                         net (fo=3, routed)           5.009    11.774    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.750    15.524 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.524    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.607ns  (logic 4.023ns (52.881%)  route 3.584ns (47.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.626     5.147    addrcont/clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          3.584     9.250    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.754 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.754    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.933ns  (logic 3.965ns (57.191%)  route 2.968ns (42.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.626     5.147    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  addrcont/addr_reg[3]/Q
                         net (fo=38, routed)          2.968     8.571    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.080 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.080    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addrcont/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.366ns (69.649%)  route 0.595ns (30.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.587     1.470    addrcont/clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  addrcont/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  addrcont/addr_reg[2]/Q
                         net (fo=38, routed)          0.595     2.229    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.432 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.432    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.372ns (58.957%)  route 0.955ns (41.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.587     1.470    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          0.955     2.566    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.797 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.797    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.351ns (57.566%)  route 0.996ns (42.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.587     1.470    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  addrcont/addr_reg[3]/Q
                         net (fo=38, routed)          0.996     2.607    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.817 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.817    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.567ns  (logic 1.370ns (53.360%)  route 1.197ns (46.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.587     1.470    addrcont/clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          1.197     2.832    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.037 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.037    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.273ns  (logic 1.588ns (48.533%)  route 1.684ns (51.467%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.589     1.472    IOcont/clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  IOcont/disp_ID_ODb_reg_C/Q
                         net (fo=17, routed)          0.215     1.828    IOcont/disp_ID_ODb_reg_C_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.045     1.873 r  IOcont/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.218     2.090    IOcont/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I5_O)        0.045     2.135 r  IOcont/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.339     2.474    IOcont/sel0[3]
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.048     2.522 r  IOcont/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.913     3.436    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     4.745 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.745    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.528ns  (logic 1.512ns (42.860%)  route 2.016ns (57.140%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.589     1.472    IOcont/clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  IOcont/disp_ID_ODb_reg_C/Q
                         net (fo=17, routed)          0.215     1.828    IOcont/disp_ID_ODb_reg_C_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.045     1.873 r  IOcont/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.218     2.090    IOcont/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I5_O)        0.045     2.135 r  IOcont/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.339     2.474    IOcont/sel0[3]
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.045     2.519 r  IOcont/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.245     3.764    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     5.000 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.000    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.554ns  (logic 1.506ns (42.381%)  route 2.048ns (57.619%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.589     1.472    IOcont/clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  IOcont/disp_ID_ODb_reg_C/Q
                         net (fo=17, routed)          0.195     1.808    IOcont/disp_ID_ODb_reg_C_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I3_O)        0.045     1.853 r  IOcont/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.182     2.035    IOcont/data3[0]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.045     2.080 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.389     2.469    IOcont/sel0[0]
    SLICE_X8Y31          LUT4 (Prop_lut4_I3_O)        0.045     2.514 r  IOcont/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.282     3.796    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     5.026 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.026    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.609ns  (logic 1.508ns (41.794%)  route 2.101ns (58.206%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.589     1.472    IOcont/clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  IOcont/disp_ID_ODb_reg_C/Q
                         net (fo=17, routed)          0.195     1.808    IOcont/disp_ID_ODb_reg_C_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I3_O)        0.045     1.853 r  IOcont/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.182     2.035    IOcont/data3[0]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.045     2.080 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.301     2.381    IOcont/sel0[0]
    SLICE_X8Y31          LUT4 (Prop_lut4_I1_O)        0.045     2.426 r  IOcont/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.423     3.849    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     5.081 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.081    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.626ns  (logic 1.497ns (41.284%)  route 2.129ns (58.716%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.589     1.472    IOcont/clk_IBUF_BUFG
    SLICE_X4Y36          FDPE                                         r  IOcont/disp_ID_ODb_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  IOcont/disp_ID_ODb_reg_P/Q
                         net (fo=17, routed)          0.177     1.790    IOcont/disp_ID_ODb_reg_P_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I1_O)        0.045     1.835 r  IOcont/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.192     2.027    IOcont/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.045     2.072 r  IOcont/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.381     2.452    IOcont/sel0[2]
    SLICE_X8Y31          LUT4 (Prop_lut4_I2_O)        0.045     2.497 r  IOcont/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.380     3.877    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     5.098 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.098    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.640ns  (logic 1.555ns (42.719%)  route 2.085ns (57.281%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.589     1.472    IOcont/clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  IOcont/disp_ID_ODb_reg_C/Q
                         net (fo=17, routed)          0.195     1.808    IOcont/disp_ID_ODb_reg_C_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I3_O)        0.045     1.853 r  IOcont/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.182     2.035    IOcont/data3[0]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.045     2.080 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.389     2.469    IOcont/sel0[0]
    SLICE_X8Y31          LUT4 (Prop_lut4_I2_O)        0.046     2.515 r  IOcont/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.319     3.834    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     5.112 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.112    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UUT/sum67_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.340ns  (logic 1.752ns (21.007%)  route 6.588ns (78.993%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[18]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           1.099     1.617    bdb/l_btn/btn_shift_reg_n_0_[18]
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.124     1.741 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4/O
                         net (fo=1, routed)           1.613     3.354    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.478 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=20, routed)          2.248     5.726    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.124     5.850 r  bdb/l_btn/mem_reg_0_15_2_2_i_1__0/O
                         net (fo=14, routed)          1.628     7.478    UUT/Ibus_data[2]
    SLICE_X5Y38          LUT4 (Prop_lut4_I2_O)        0.124     7.602 r  UUT/sum67[9]_i_5/O
                         net (fo=1, routed)           0.000     7.602    bdb/l_btn/S[2]
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.003 r  bdb/l_btn/sum67_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.003    bdb/l_btn/sum67_reg[9]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.117 r  bdb/l_btn/sum67_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.117    bdb/l_btn/sum67_reg[13]_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.340 r  bdb/l_btn/sum67_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.340    UUT/D[8]
    SLICE_X5Y40          FDRE                                         r  UUT/sum67_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.515     4.856    UUT/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  UUT/sum67_reg[14]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UUT/sum67_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.337ns  (logic 1.749ns (20.978%)  route 6.588ns (79.022%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[18]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           1.099     1.617    bdb/l_btn/btn_shift_reg_n_0_[18]
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.124     1.741 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4/O
                         net (fo=1, routed)           1.613     3.354    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.478 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=20, routed)          2.248     5.726    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.124     5.850 r  bdb/l_btn/mem_reg_0_15_2_2_i_1__0/O
                         net (fo=14, routed)          1.628     7.478    UUT/Ibus_data[2]
    SLICE_X5Y38          LUT4 (Prop_lut4_I2_O)        0.124     7.602 r  UUT/sum67[9]_i_5/O
                         net (fo=1, routed)           0.000     7.602    bdb/l_btn/S[2]
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.003 r  bdb/l_btn/sum67_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.003    bdb/l_btn/sum67_reg[9]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.337 r  bdb/l_btn/sum67_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.337    UUT/D[5]
    SLICE_X5Y39          FDRE                                         r  UUT/sum67_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.515     4.856    UUT/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  UUT/sum67_reg[11]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UUT/sum67_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.316ns  (logic 1.728ns (20.779%)  route 6.588ns (79.221%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[18]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           1.099     1.617    bdb/l_btn/btn_shift_reg_n_0_[18]
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.124     1.741 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4/O
                         net (fo=1, routed)           1.613     3.354    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.478 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=20, routed)          2.248     5.726    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.124     5.850 r  bdb/l_btn/mem_reg_0_15_2_2_i_1__0/O
                         net (fo=14, routed)          1.628     7.478    UUT/Ibus_data[2]
    SLICE_X5Y38          LUT4 (Prop_lut4_I2_O)        0.124     7.602 r  UUT/sum67[9]_i_5/O
                         net (fo=1, routed)           0.000     7.602    bdb/l_btn/S[2]
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.003 r  bdb/l_btn/sum67_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.003    bdb/l_btn/sum67_reg[9]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.316 r  bdb/l_btn/sum67_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.316    UUT/D[7]
    SLICE_X5Y39          FDRE                                         r  UUT/sum67_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.515     4.856    UUT/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  UUT/sum67_reg[13]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UUT/sum67_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.274ns  (logic 1.686ns (20.376%)  route 6.588ns (79.624%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[18]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           1.099     1.617    bdb/l_btn/btn_shift_reg_n_0_[18]
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.124     1.741 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4/O
                         net (fo=1, routed)           1.613     3.354    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.478 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=20, routed)          2.248     5.726    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.124     5.850 r  bdb/l_btn/mem_reg_0_15_2_2_i_1__0/O
                         net (fo=14, routed)          1.628     7.478    UUT/Ibus_data[2]
    SLICE_X5Y38          LUT4 (Prop_lut4_I2_O)        0.124     7.602 r  UUT/sum67[9]_i_5/O
                         net (fo=1, routed)           0.000     7.602    bdb/l_btn/S[2]
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.003 r  bdb/l_btn/sum67_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.003    bdb/l_btn/sum67_reg[9]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.117 r  bdb/l_btn/sum67_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.117    bdb/l_btn/sum67_reg[13]_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.274 r  bdb/l_btn/sum67_reg[15]_i_1/CO[1]
                         net (fo=1, routed)           0.000     8.274    UUT/D[9]
    SLICE_X5Y40          FDRE                                         r  UUT/sum67_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.515     4.856    UUT/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  UUT/sum67_reg[15]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UUT/sum01_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.268ns  (logic 1.962ns (23.729%)  route 6.306ns (76.271%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[18]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           1.099     1.617    bdb/l_btn/btn_shift_reg_n_0_[18]
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.124     1.741 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4/O
                         net (fo=1, routed)           1.613     3.354    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.478 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=20, routed)          2.248     5.726    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.152     5.878 r  bdb/l_btn/mem_reg_0_15_3_3_i_1__0/O
                         net (fo=14, routed)          1.346     7.224    UUT/Ibus_data[3]
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.332     7.556 r  UUT/sum01[3]_i_5/O
                         net (fo=1, routed)           0.000     7.556    bdb/l_btn/sum01_reg[3][2]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.932 r  bdb/l_btn/sum01_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.932    bdb/l_btn/sum01_reg[3]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.049 r  bdb/l_btn/sum01_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.049    bdb/l_btn/sum01_reg[7]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.268 r  bdb/l_btn/sum01_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.268    UUT/sum01_reg[9]_0[8]
    SLICE_X2Y34          FDRE                                         r  UUT/sum01_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.513     4.854    UUT/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  UUT/sum01_reg[8]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UUT/sum01_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.255ns  (logic 1.949ns (23.609%)  route 6.306ns (76.391%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[18]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           1.099     1.617    bdb/l_btn/btn_shift_reg_n_0_[18]
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.124     1.741 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4/O
                         net (fo=1, routed)           1.613     3.354    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.478 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=20, routed)          2.248     5.726    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.152     5.878 r  bdb/l_btn/mem_reg_0_15_3_3_i_1__0/O
                         net (fo=14, routed)          1.346     7.224    UUT/Ibus_data[3]
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.332     7.556 r  UUT/sum01[3]_i_5/O
                         net (fo=1, routed)           0.000     7.556    bdb/l_btn/sum01_reg[3][2]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.932 r  bdb/l_btn/sum01_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.932    bdb/l_btn/sum01_reg[3]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.255 r  bdb/l_btn/sum01_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.255    UUT/sum01_reg[9]_0[5]
    SLICE_X2Y33          FDRE                                         r  UUT/sum01_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.512     4.853    UUT/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  UUT/sum01_reg[5]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UUT/sum01_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.247ns  (logic 1.941ns (23.535%)  route 6.306ns (76.465%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[18]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           1.099     1.617    bdb/l_btn/btn_shift_reg_n_0_[18]
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.124     1.741 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4/O
                         net (fo=1, routed)           1.613     3.354    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.478 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=20, routed)          2.248     5.726    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.152     5.878 r  bdb/l_btn/mem_reg_0_15_3_3_i_1__0/O
                         net (fo=14, routed)          1.346     7.224    UUT/Ibus_data[3]
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.332     7.556 r  UUT/sum01[3]_i_5/O
                         net (fo=1, routed)           0.000     7.556    bdb/l_btn/sum01_reg[3][2]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.932 r  bdb/l_btn/sum01_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.932    bdb/l_btn/sum01_reg[3]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.247 r  bdb/l_btn/sum01_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.247    UUT/sum01_reg[9]_0[7]
    SLICE_X2Y33          FDRE                                         r  UUT/sum01_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.512     4.853    UUT/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  UUT/sum01_reg[7]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UUT/sum67_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.242ns  (logic 1.654ns (20.067%)  route 6.588ns (79.933%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[18]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           1.099     1.617    bdb/l_btn/btn_shift_reg_n_0_[18]
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.124     1.741 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4/O
                         net (fo=1, routed)           1.613     3.354    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.478 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=20, routed)          2.248     5.726    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.124     5.850 r  bdb/l_btn/mem_reg_0_15_2_2_i_1__0/O
                         net (fo=14, routed)          1.628     7.478    UUT/Ibus_data[2]
    SLICE_X5Y38          LUT4 (Prop_lut4_I2_O)        0.124     7.602 r  UUT/sum67[9]_i_5/O
                         net (fo=1, routed)           0.000     7.602    bdb/l_btn/S[2]
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.003 r  bdb/l_btn/sum67_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.003    bdb/l_btn/sum67_reg[9]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.242 r  bdb/l_btn/sum67_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.242    UUT/D[6]
    SLICE_X5Y39          FDRE                                         r  UUT/sum67_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.515     4.856    UUT/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  UUT/sum67_reg[12]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UUT/sum67_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.226ns  (logic 1.638ns (19.912%)  route 6.588ns (80.088%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[18]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           1.099     1.617    bdb/l_btn/btn_shift_reg_n_0_[18]
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.124     1.741 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4/O
                         net (fo=1, routed)           1.613     3.354    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.478 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=20, routed)          2.248     5.726    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.124     5.850 r  bdb/l_btn/mem_reg_0_15_2_2_i_1__0/O
                         net (fo=14, routed)          1.628     7.478    UUT/Ibus_data[2]
    SLICE_X5Y38          LUT4 (Prop_lut4_I2_O)        0.124     7.602 r  UUT/sum67[9]_i_5/O
                         net (fo=1, routed)           0.000     7.602    bdb/l_btn/S[2]
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.003 r  bdb/l_btn/sum67_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.003    bdb/l_btn/sum67_reg[9]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.226 r  bdb/l_btn/sum67_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.226    UUT/D[4]
    SLICE_X5Y39          FDRE                                         r  UUT/sum67_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.515     4.856    UUT/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  UUT/sum67_reg[10]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UUT/sum01_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.206ns  (logic 1.900ns (23.153%)  route 6.306ns (76.847%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[18]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           1.099     1.617    bdb/l_btn/btn_shift_reg_n_0_[18]
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.124     1.741 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4/O
                         net (fo=1, routed)           1.613     3.354    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_4_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.478 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=20, routed)          2.248     5.726    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.152     5.878 r  bdb/l_btn/mem_reg_0_15_3_3_i_1__0/O
                         net (fo=14, routed)          1.346     7.224    UUT/Ibus_data[3]
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.332     7.556 r  UUT/sum01[3]_i_5/O
                         net (fo=1, routed)           0.000     7.556    bdb/l_btn/sum01_reg[3][2]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.932 r  bdb/l_btn/sum01_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.932    bdb/l_btn/sum01_reg[3]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.049 r  bdb/l_btn/sum01_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.049    bdb/l_btn/sum01_reg[7]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.206 r  bdb/l_btn/sum01_reg[9]_i_1/CO[1]
                         net (fo=1, routed)           0.000     8.206    UUT/sum01_reg[9]_0[9]
    SLICE_X2Y34          FDRE                                         r  UUT/sum01_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.513     4.854    UUT/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  UUT/sum01_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            IOcont/disp_ID_ODb_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.204ns (38.539%)  route 0.325ns (61.461%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          LDCE                         0.000     0.000 r  IOcont/disp_ID_ODb_reg_LDC/G
    SLICE_X4Y35          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  IOcont/disp_ID_ODb_reg_LDC/Q
                         net (fo=17, routed)          0.325     0.483    IOcont/disp_ID_ODb_reg_LDC_n_0
    SLICE_X4Y36          LUT3 (Prop_lut3_I1_O)        0.046     0.529 r  IOcont/led_OBUF[15]_inst_i_1/O
                         net (fo=3, routed)           0.000     0.529    IOcont/disp_ID_ODb_reg_P_0[0]
    SLICE_X4Y36          FDPE                                         r  IOcont/disp_ID_ODb_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.859     1.986    IOcont/clk_IBUF_BUFG
    SLICE_X4Y36          FDPE                                         r  IOcont/disp_ID_ODb_reg_P/C

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/inc/step_tm1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.231ns (43.410%)  route 0.301ns (56.590%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[19]/C
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/u_btn/btn_shift_reg[19]/Q
                         net (fo=1, routed)           0.157     0.298    bdb/u_btn/btn_shift[19]
    SLICE_X4Y32          LUT4 (Prop_lut4_I2_O)        0.045     0.343 f  bdb/u_btn/step_tm1_i_4/O
                         net (fo=2, routed)           0.144     0.487    bdb/u_btn/step_tm1_i_4_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I2_O)        0.045     0.532 r  bdb/u_btn/step_tm1_i_1/O
                         net (fo=1, routed)           0.000     0.532    addrcont/inc/up
    SLICE_X5Y31          FDRE                                         r  addrcont/inc/step_tm1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.855     1.982    addrcont/inc/clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  addrcont/inc/step_tm1_reg/C

Slack:                    inf
  Source:                 bdb/d_btn/btn_shift_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/dec/step_tm1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.291ns (52.893%)  route 0.259ns (47.107%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  bdb/d_btn/btn_shift_reg[19]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  bdb/d_btn/btn_shift_reg[19]/Q
                         net (fo=1, routed)           0.094     0.242    bdb/d_btn/btn_shift_reg_n_0_[19]
    SLICE_X6Y31          LUT4 (Prop_lut4_I2_O)        0.098     0.340 f  bdb/d_btn/step_tm1_i_4__0/O
                         net (fo=1, routed)           0.052     0.392    bdb/d_btn/step_tm1_i_4__0_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I2_O)        0.045     0.437 r  bdb/d_btn/step_tm1_i_1__0/O
                         net (fo=2, routed)           0.113     0.550    addrcont/dec/down
    SLICE_X5Y32          FDRE                                         r  addrcont/dec/step_tm1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.856     1.983    addrcont/dec/clk_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  addrcont/dec/step_tm1_reg/C

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.231ns (32.917%)  route 0.471ns (67.083%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[19]/C
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/u_btn/btn_shift_reg[19]/Q
                         net (fo=1, routed)           0.157     0.298    bdb/u_btn/btn_shift[19]
    SLICE_X4Y32          LUT4 (Prop_lut4_I2_O)        0.045     0.343 f  bdb/u_btn/step_tm1_i_4/O
                         net (fo=2, routed)           0.145     0.488    bdb/u_btn/step_tm1_i_4_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I2_O)        0.045     0.533 r  bdb/u_btn/addr[3]_i_1/O
                         net (fo=4, routed)           0.169     0.702    addrcont/SR[0]
    SLICE_X6Y32          FDRE                                         r  addrcont/addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.856     1.983    addrcont/clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  addrcont/addr_reg[0]/C

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.231ns (32.917%)  route 0.471ns (67.083%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[19]/C
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/u_btn/btn_shift_reg[19]/Q
                         net (fo=1, routed)           0.157     0.298    bdb/u_btn/btn_shift[19]
    SLICE_X4Y32          LUT4 (Prop_lut4_I2_O)        0.045     0.343 f  bdb/u_btn/step_tm1_i_4/O
                         net (fo=2, routed)           0.145     0.488    bdb/u_btn/step_tm1_i_4_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I2_O)        0.045     0.533 r  bdb/u_btn/addr[3]_i_1/O
                         net (fo=4, routed)           0.169     0.702    addrcont/SR[0]
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.856     1.983    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[1]/C

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.231ns (32.917%)  route 0.471ns (67.083%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[19]/C
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/u_btn/btn_shift_reg[19]/Q
                         net (fo=1, routed)           0.157     0.298    bdb/u_btn/btn_shift[19]
    SLICE_X4Y32          LUT4 (Prop_lut4_I2_O)        0.045     0.343 f  bdb/u_btn/step_tm1_i_4/O
                         net (fo=2, routed)           0.145     0.488    bdb/u_btn/step_tm1_i_4_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I2_O)        0.045     0.533 r  bdb/u_btn/addr[3]_i_1/O
                         net (fo=4, routed)           0.169     0.702    addrcont/SR[0]
    SLICE_X6Y32          FDRE                                         r  addrcont/addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.856     1.983    addrcont/clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  addrcont/addr_reg[2]/C

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.231ns (32.917%)  route 0.471ns (67.083%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[19]/C
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/u_btn/btn_shift_reg[19]/Q
                         net (fo=1, routed)           0.157     0.298    bdb/u_btn/btn_shift[19]
    SLICE_X4Y32          LUT4 (Prop_lut4_I2_O)        0.045     0.343 f  bdb/u_btn/step_tm1_i_4/O
                         net (fo=2, routed)           0.145     0.488    bdb/u_btn/step_tm1_i_4_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I2_O)        0.045     0.533 r  bdb/u_btn/addr[3]_i_1/O
                         net (fo=4, routed)           0.169     0.702    addrcont/SR[0]
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.856     1.983    addrcont/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  addrcont/addr_reg[3]/C

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            IOcont/disp_ID_ODb_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.204ns (28.757%)  route 0.505ns (71.243%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          LDCE                         0.000     0.000 r  IOcont/disp_ID_ODb_reg_LDC/G
    SLICE_X4Y35          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  IOcont/disp_ID_ODb_reg_LDC/Q
                         net (fo=17, routed)          0.325     0.483    IOcont/disp_ID_ODb_reg_LDC_n_0
    SLICE_X4Y36          LUT3 (Prop_lut3_I1_O)        0.046     0.529 r  IOcont/led_OBUF[15]_inst_i_1/O
                         net (fo=3, routed)           0.180     0.709    IOcont/disp_ID_ODb_reg_P_0[0]
    SLICE_X7Y36          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.859     1.986    IOcont/clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/C

Slack:                    inf
  Source:                 bdb/c_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OM/mem_reg_0_15_6_6/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.279ns (32.425%)  route 0.581ns (67.575%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/c_btn/btn_shift_reg[18]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/c_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           0.065     0.206    bdb/c_btn/btn_shift_reg_n_0_[18]
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.045     0.251 f  bdb/c_btn/led_OBUF[13]_inst_i_5/O
                         net (fo=1, routed)           0.140     0.391    bdb/c_btn/led_OBUF[13]_inst_i_5_n_0
    SLICE_X6Y41          LUT5 (Prop_lut5_I2_O)        0.045     0.436 r  bdb/c_btn/led_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.165     0.601    bdb/r_btn/center
    SLICE_X7Y39          LUT3 (Prop_lut3_I2_O)        0.048     0.649 r  bdb/r_btn/led_OBUF[12]_inst_i_1/O
                         net (fo=17, routed)          0.212     0.860    OM/mem_reg_0_15_6_6/WE
    SLICE_X2Y38          RAMS32                                       r  OM/mem_reg_0_15_6_6/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.864     1.991    OM/mem_reg_0_15_6_6/WCLK
    SLICE_X2Y38          RAMS32                                       r  OM/mem_reg_0_15_6_6/SP/CLK

Slack:                    inf
  Source:                 bdb/c_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OM/mem_reg_0_15_7_7/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.279ns (32.425%)  route 0.581ns (67.575%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/c_btn/btn_shift_reg[18]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/c_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           0.065     0.206    bdb/c_btn/btn_shift_reg_n_0_[18]
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.045     0.251 f  bdb/c_btn/led_OBUF[13]_inst_i_5/O
                         net (fo=1, routed)           0.140     0.391    bdb/c_btn/led_OBUF[13]_inst_i_5_n_0
    SLICE_X6Y41          LUT5 (Prop_lut5_I2_O)        0.045     0.436 r  bdb/c_btn/led_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.165     0.601    bdb/r_btn/center
    SLICE_X7Y39          LUT3 (Prop_lut3_I2_O)        0.048     0.649 r  bdb/r_btn/led_OBUF[12]_inst_i_1/O
                         net (fo=17, routed)          0.212     0.860    OM/mem_reg_0_15_7_7/WE
    SLICE_X2Y38          RAMS32                                       r  OM/mem_reg_0_15_7_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.864     1.991    OM/mem_reg_0_15_7_7/WCLK
    SLICE_X2Y38          RAMS32                                       r  OM/mem_reg_0_15_7_7/SP/CLK





