
MSC_STM32F411RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa28  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000224  0800abc0  0800abc0  0000bbc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ade4  0800ade4  0000c024  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ade4  0800ade4  0000bde4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800adec  0800adec  0000c024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800adec  0800adec  0000bdec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800adf0  0800adf0  0000bdf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20000000  0800adf4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000cdd8  20000024  0800ae18  0000c024  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000cdfc  0800ae18  0000cdfc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c37b  00000000  00000000  0000c054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000447e  00000000  00000000  000283cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001180  00000000  00000000  0002c850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ea6  00000000  00000000  0002d9d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c1d8  00000000  00000000  0002e876  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017484  00000000  00000000  0004aa4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aacfa  00000000  00000000  00061ed2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010cbcc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049b4  00000000  00000000  0010cc10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  001115c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000024 	.word	0x20000024
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800aba8 	.word	0x0800aba8

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000028 	.word	0x20000028
 80001d4:	0800aba8 	.word	0x0800aba8

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <tud_hid_set_report_cb>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// 1. Set Report Callback
void tud_hid_set_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t const* buffer, uint16_t bufsize)
{
 8000504:	b480      	push	{r7}
 8000506:	b083      	sub	sp, #12
 8000508:	af00      	add	r7, sp, #0
 800050a:	603b      	str	r3, [r7, #0]
 800050c:	4603      	mov	r3, r0
 800050e:	71fb      	strb	r3, [r7, #7]
 8000510:	460b      	mov	r3, r1
 8000512:	71bb      	strb	r3, [r7, #6]
 8000514:	4613      	mov	r3, r2
 8000516:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) bufsize;
}
 8000518:	bf00      	nop
 800051a:	370c      	adds	r7, #12
 800051c:	46bd      	mov	sp, r7
 800051e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000522:	4770      	bx	lr

08000524 <tud_hid_get_report_cb>:

// 2. Get Report Callback
uint16_t tud_hid_get_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t* buffer, uint16_t reqlen)
{
 8000524:	b480      	push	{r7}
 8000526:	b083      	sub	sp, #12
 8000528:	af00      	add	r7, sp, #0
 800052a:	603b      	str	r3, [r7, #0]
 800052c:	4603      	mov	r3, r0
 800052e:	71fb      	strb	r3, [r7, #7]
 8000530:	460b      	mov	r3, r1
 8000532:	71bb      	strb	r3, [r7, #6]
 8000534:	4613      	mov	r3, r2
 8000536:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) reqlen;
  return 0;
 8000538:	2300      	movs	r3, #0
}
 800053a:	4618      	mov	r0, r3
 800053c:	370c      	adds	r7, #12
 800053e:	46bd      	mov	sp, r7
 8000540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000544:	4770      	bx	lr
	...

08000548 <tud_vendor_rx_cb>:
  }
}

// Vendor 데이터 수신 콜백
void tud_vendor_rx_cb(uint8_t itf, uint8_t const* buffer, uint32_t bufsize)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b09a      	sub	sp, #104	@ 0x68
 800054c:	af00      	add	r7, sp, #0
 800054e:	4603      	mov	r3, r0
 8000550:	60b9      	str	r1, [r7, #8]
 8000552:	607a      	str	r2, [r7, #4]
 8000554:	73fb      	strb	r3, [r7, #15]
  return tud_vendor_n_mounted(0);
}

#if CFG_TUD_VENDOR_RX_BUFSIZE > 0
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_available(void) {
  return tud_vendor_n_available(0);
 8000556:	2000      	movs	r0, #0
 8000558:	f004 fa32 	bl	80049c0 <tud_vendor_n_available>
 800055c:	4603      	mov	r3, r0
  (void) itf;    // 사용 안 함
  (void) buffer; // [중요] 매개변수 무시! (믿지 않음)
  (void) bufsize;// [중요] 매개변수 무시! (믿지 않음)

  // 1. TinyUSB 내부에 진짜 쌓여있는 데이터 양을 확인
  uint32_t available = tud_vendor_available();
 800055e:	667b      	str	r3, [r7, #100]	@ 0x64

  // 2. 데이터가 진짜 있다면?
  if ( available > 0 )
 8000560:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000562:	2b00      	cmp	r3, #0
 8000564:	d01f      	beq.n	80005a6 <tud_vendor_rx_cb+0x5e>
 8000566:	f107 0310 	add.w	r3, r7, #16
 800056a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800056c:	2340      	movs	r3, #64	@ 0x40
 800056e:	65bb      	str	r3, [r7, #88]	@ 0x58
TU_ATTR_ALWAYS_INLINE static inline bool tud_vendor_peek(uint8_t *ui8) {
  return tud_vendor_n_peek(0, ui8);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_read(void *buffer, uint32_t bufsize) {
  return tud_vendor_n_read(0, buffer, bufsize);
 8000570:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000572:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8000574:	2000      	movs	r0, #0
 8000576:	f004 fa6d 	bl	8004a54 <tud_vendor_n_read>
 800057a:	4603      	mov	r3, r0
  {
    uint8_t my_buffer[64]; // 우리가 직접 마련한 그릇

    // 3. 수동으로 읽어오기 (여기서 FIFO를 비웁니다)
    // 읽어온 바이트 수를 리턴받음
    uint32_t count = tud_vendor_read(my_buffer, sizeof(my_buffer));
 800057c:	663b      	str	r3, [r7, #96]	@ 0x60

    // 읽어온 만큼만 처리
    if (count > 0)
 800057e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000580:	2b00      	cmp	r3, #0
 8000582:	d010      	beq.n	80005a6 <tud_vendor_rx_cb+0x5e>
    {
       // [디버깅] LED 토글 (데이터 진짜 읽음!)
       HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000584:	2120      	movs	r1, #32
 8000586:	480a      	ldr	r0, [pc, #40]	@ (80005b0 <tud_vendor_rx_cb+0x68>)
 8000588:	f000 ffb7 	bl	80014fa <HAL_GPIO_TogglePin>
 800058c:	f107 0310 	add.w	r3, r7, #16
 8000590:	657b      	str	r3, [r7, #84]	@ 0x54
 8000592:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000594:	653b      	str	r3, [r7, #80]	@ 0x50
  return tud_vendor_n_read_xfer(0);
}
#endif

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write(const void *buffer, uint32_t bufsize) {
  return tud_vendor_n_write(0, buffer, bufsize);
 8000596:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000598:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800059a:	2000      	movs	r0, #0
 800059c:	f004 fa7e 	bl	8004a9c <tud_vendor_n_write>
  return tud_vendor_n_write_str(0, str);
}

#if CFG_TUD_VENDOR_TX_BUFSIZE > 0
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write_flush(void) {
  return tud_vendor_n_write_flush(0);
 80005a0:	2000      	movs	r0, #0
 80005a2:	f004 fa9f 	bl	8004ae4 <tud_vendor_n_write_flush>

       // 5. [필수] 즉시 전송 명령 (Flush)
       tud_vendor_write_flush();
    }
  }
}
 80005a6:	bf00      	nop
 80005a8:	3768      	adds	r7, #104	@ 0x68
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	40020000 	.word	0x40020000

080005b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ba:	f000 fc59 	bl	8000e70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005be:	f000 f829 	bl	8000614 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c2:	f000 f8e7 	bl	8000794 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005c6:	f000 f88d 	bl	80006e4 <MX_USART2_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005ca:	f000 f8b5 	bl	8000738 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
  init_disk_data();
 80005ce:	f000 f955 	bl	800087c <init_disk_data>
  tusb_init();
 80005d2:	2100      	movs	r1, #0
 80005d4:	2000      	movs	r0, #0
 80005d6:	f009 fc7f 	bl	8009ed8 <tusb_rhport_init>

  for(int i=0; i<3; i++) {
 80005da:	2300      	movs	r3, #0
 80005dc:	607b      	str	r3, [r7, #4]
 80005de:	e009      	b.n	80005f4 <main+0x40>
        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); // 핀 번호 확인!
 80005e0:	2120      	movs	r1, #32
 80005e2:	480b      	ldr	r0, [pc, #44]	@ (8000610 <main+0x5c>)
 80005e4:	f000 ff89 	bl	80014fa <HAL_GPIO_TogglePin>
        HAL_Delay(200);
 80005e8:	20c8      	movs	r0, #200	@ 0xc8
 80005ea:	f000 fcb3 	bl	8000f54 <HAL_Delay>
  for(int i=0; i<3; i++) {
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	3301      	adds	r3, #1
 80005f2:	607b      	str	r3, [r7, #4]
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	2b02      	cmp	r3, #2
 80005f8:	ddf2      	ble.n	80005e0 <main+0x2c>
void tud_task_ext(uint32_t timeout_ms, bool in_isr);

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void) {
  tud_task_ext(UINT32_MAX, false);
 80005fa:	2100      	movs	r1, #0
 80005fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000600:	f005 fc92 	bl	8005f28 <tud_task_ext>
}
 8000604:	bf00      	nop
  while (1)
  {
	  tud_task();
//	  vendor_task();
//	  hid_task();
	  check_usb_file_command();
 8000606:	f000 f9cf 	bl	80009a8 <check_usb_file_command>
	  tud_task();
 800060a:	bf00      	nop
 800060c:	e7f5      	b.n	80005fa <main+0x46>
 800060e:	bf00      	nop
 8000610:	40020000 	.word	0x40020000

08000614 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b094      	sub	sp, #80	@ 0x50
 8000618:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800061a:	f107 0320 	add.w	r3, r7, #32
 800061e:	2230      	movs	r2, #48	@ 0x30
 8000620:	2100      	movs	r1, #0
 8000622:	4618      	mov	r0, r3
 8000624:	f00a fa6f 	bl	800ab06 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000628:	f107 030c 	add.w	r3, r7, #12
 800062c:	2200      	movs	r2, #0
 800062e:	601a      	str	r2, [r3, #0]
 8000630:	605a      	str	r2, [r3, #4]
 8000632:	609a      	str	r2, [r3, #8]
 8000634:	60da      	str	r2, [r3, #12]
 8000636:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000638:	2300      	movs	r3, #0
 800063a:	60bb      	str	r3, [r7, #8]
 800063c:	4b27      	ldr	r3, [pc, #156]	@ (80006dc <SystemClock_Config+0xc8>)
 800063e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000640:	4a26      	ldr	r2, [pc, #152]	@ (80006dc <SystemClock_Config+0xc8>)
 8000642:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000646:	6413      	str	r3, [r2, #64]	@ 0x40
 8000648:	4b24      	ldr	r3, [pc, #144]	@ (80006dc <SystemClock_Config+0xc8>)
 800064a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800064c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000650:	60bb      	str	r3, [r7, #8]
 8000652:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000654:	2300      	movs	r3, #0
 8000656:	607b      	str	r3, [r7, #4]
 8000658:	4b21      	ldr	r3, [pc, #132]	@ (80006e0 <SystemClock_Config+0xcc>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a20      	ldr	r2, [pc, #128]	@ (80006e0 <SystemClock_Config+0xcc>)
 800065e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000662:	6013      	str	r3, [r2, #0]
 8000664:	4b1e      	ldr	r3, [pc, #120]	@ (80006e0 <SystemClock_Config+0xcc>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800066c:	607b      	str	r3, [r7, #4]
 800066e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000670:	2301      	movs	r3, #1
 8000672:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000674:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000678:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800067a:	2302      	movs	r3, #2
 800067c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800067e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000682:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000684:	2304      	movs	r3, #4
 8000686:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000688:	2348      	movs	r3, #72	@ 0x48
 800068a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800068c:	2302      	movs	r3, #2
 800068e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000690:	2303      	movs	r3, #3
 8000692:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000694:	f107 0320 	add.w	r3, r7, #32
 8000698:	4618      	mov	r0, r3
 800069a:	f001 f857 	bl	800174c <HAL_RCC_OscConfig>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d001      	beq.n	80006a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006a4:	f000 f8e4 	bl	8000870 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006a8:	230f      	movs	r3, #15
 80006aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ac:	2302      	movs	r3, #2
 80006ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006b0:	2300      	movs	r3, #0
 80006b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ba:	2300      	movs	r3, #0
 80006bc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006be:	f107 030c 	add.w	r3, r7, #12
 80006c2:	2102      	movs	r1, #2
 80006c4:	4618      	mov	r0, r3
 80006c6:	f001 fab9 	bl	8001c3c <HAL_RCC_ClockConfig>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80006d0:	f000 f8ce 	bl	8000870 <Error_Handler>
  }
}
 80006d4:	bf00      	nop
 80006d6:	3750      	adds	r7, #80	@ 0x50
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	40023800 	.word	0x40023800
 80006e0:	40007000 	.word	0x40007000

080006e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006e8:	4b11      	ldr	r3, [pc, #68]	@ (8000730 <MX_USART2_UART_Init+0x4c>)
 80006ea:	4a12      	ldr	r2, [pc, #72]	@ (8000734 <MX_USART2_UART_Init+0x50>)
 80006ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006ee:	4b10      	ldr	r3, [pc, #64]	@ (8000730 <MX_USART2_UART_Init+0x4c>)
 80006f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000730 <MX_USART2_UART_Init+0x4c>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000730 <MX_USART2_UART_Init+0x4c>)
 80006fe:	2200      	movs	r2, #0
 8000700:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000702:	4b0b      	ldr	r3, [pc, #44]	@ (8000730 <MX_USART2_UART_Init+0x4c>)
 8000704:	2200      	movs	r2, #0
 8000706:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000708:	4b09      	ldr	r3, [pc, #36]	@ (8000730 <MX_USART2_UART_Init+0x4c>)
 800070a:	220c      	movs	r2, #12
 800070c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800070e:	4b08      	ldr	r3, [pc, #32]	@ (8000730 <MX_USART2_UART_Init+0x4c>)
 8000710:	2200      	movs	r2, #0
 8000712:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000714:	4b06      	ldr	r3, [pc, #24]	@ (8000730 <MX_USART2_UART_Init+0x4c>)
 8000716:	2200      	movs	r2, #0
 8000718:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800071a:	4805      	ldr	r0, [pc, #20]	@ (8000730 <MX_USART2_UART_Init+0x4c>)
 800071c:	f001 fcae 	bl	800207c <HAL_UART_Init>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000726:	f000 f8a3 	bl	8000870 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800072a:	bf00      	nop
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	20000040 	.word	0x20000040
 8000734:	40004400 	.word	0x40004400

08000738 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800073c:	4b14      	ldr	r3, [pc, #80]	@ (8000790 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800073e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000742:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000744:	4b12      	ldr	r3, [pc, #72]	@ (8000790 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000746:	2204      	movs	r2, #4
 8000748:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800074a:	4b11      	ldr	r3, [pc, #68]	@ (8000790 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800074c:	2202      	movs	r2, #2
 800074e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000750:	4b0f      	ldr	r3, [pc, #60]	@ (8000790 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000752:	2200      	movs	r2, #0
 8000754:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000756:	4b0e      	ldr	r3, [pc, #56]	@ (8000790 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000758:	2202      	movs	r2, #2
 800075a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800075c:	4b0c      	ldr	r3, [pc, #48]	@ (8000790 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800075e:	2200      	movs	r2, #0
 8000760:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000762:	4b0b      	ldr	r3, [pc, #44]	@ (8000790 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000764:	2200      	movs	r2, #0
 8000766:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000768:	4b09      	ldr	r3, [pc, #36]	@ (8000790 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800076a:	2200      	movs	r2, #0
 800076c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800076e:	4b08      	ldr	r3, [pc, #32]	@ (8000790 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000770:	2200      	movs	r2, #0
 8000772:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000774:	4b06      	ldr	r3, [pc, #24]	@ (8000790 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000776:	2200      	movs	r2, #0
 8000778:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800077a:	4805      	ldr	r0, [pc, #20]	@ (8000790 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800077c:	f000 fed7 	bl	800152e <HAL_PCD_Init>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000786:	f000 f873 	bl	8000870 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800078a:	bf00      	nop
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	20000088 	.word	0x20000088

08000794 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b08a      	sub	sp, #40	@ 0x28
 8000798:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800079a:	f107 0314 	add.w	r3, r7, #20
 800079e:	2200      	movs	r2, #0
 80007a0:	601a      	str	r2, [r3, #0]
 80007a2:	605a      	str	r2, [r3, #4]
 80007a4:	609a      	str	r2, [r3, #8]
 80007a6:	60da      	str	r2, [r3, #12]
 80007a8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	613b      	str	r3, [r7, #16]
 80007ae:	4b2d      	ldr	r3, [pc, #180]	@ (8000864 <MX_GPIO_Init+0xd0>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b2:	4a2c      	ldr	r2, [pc, #176]	@ (8000864 <MX_GPIO_Init+0xd0>)
 80007b4:	f043 0304 	orr.w	r3, r3, #4
 80007b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ba:	4b2a      	ldr	r3, [pc, #168]	@ (8000864 <MX_GPIO_Init+0xd0>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007be:	f003 0304 	and.w	r3, r3, #4
 80007c2:	613b      	str	r3, [r7, #16]
 80007c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	60fb      	str	r3, [r7, #12]
 80007ca:	4b26      	ldr	r3, [pc, #152]	@ (8000864 <MX_GPIO_Init+0xd0>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ce:	4a25      	ldr	r2, [pc, #148]	@ (8000864 <MX_GPIO_Init+0xd0>)
 80007d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007d6:	4b23      	ldr	r3, [pc, #140]	@ (8000864 <MX_GPIO_Init+0xd0>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007de:	60fb      	str	r3, [r7, #12]
 80007e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	60bb      	str	r3, [r7, #8]
 80007e6:	4b1f      	ldr	r3, [pc, #124]	@ (8000864 <MX_GPIO_Init+0xd0>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ea:	4a1e      	ldr	r2, [pc, #120]	@ (8000864 <MX_GPIO_Init+0xd0>)
 80007ec:	f043 0301 	orr.w	r3, r3, #1
 80007f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007f2:	4b1c      	ldr	r3, [pc, #112]	@ (8000864 <MX_GPIO_Init+0xd0>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f6:	f003 0301 	and.w	r3, r3, #1
 80007fa:	60bb      	str	r3, [r7, #8]
 80007fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	607b      	str	r3, [r7, #4]
 8000802:	4b18      	ldr	r3, [pc, #96]	@ (8000864 <MX_GPIO_Init+0xd0>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	4a17      	ldr	r2, [pc, #92]	@ (8000864 <MX_GPIO_Init+0xd0>)
 8000808:	f043 0302 	orr.w	r3, r3, #2
 800080c:	6313      	str	r3, [r2, #48]	@ 0x30
 800080e:	4b15      	ldr	r3, [pc, #84]	@ (8000864 <MX_GPIO_Init+0xd0>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000812:	f003 0302 	and.w	r3, r3, #2
 8000816:	607b      	str	r3, [r7, #4]
 8000818:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800081a:	2200      	movs	r2, #0
 800081c:	2120      	movs	r1, #32
 800081e:	4812      	ldr	r0, [pc, #72]	@ (8000868 <MX_GPIO_Init+0xd4>)
 8000820:	f000 fe52 	bl	80014c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000824:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000828:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800082a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800082e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000830:	2300      	movs	r3, #0
 8000832:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000834:	f107 0314 	add.w	r3, r7, #20
 8000838:	4619      	mov	r1, r3
 800083a:	480c      	ldr	r0, [pc, #48]	@ (800086c <MX_GPIO_Init+0xd8>)
 800083c:	f000 fcc0 	bl	80011c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000840:	2320      	movs	r3, #32
 8000842:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000844:	2301      	movs	r3, #1
 8000846:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000848:	2300      	movs	r3, #0
 800084a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800084c:	2300      	movs	r3, #0
 800084e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000850:	f107 0314 	add.w	r3, r7, #20
 8000854:	4619      	mov	r1, r3
 8000856:	4804      	ldr	r0, [pc, #16]	@ (8000868 <MX_GPIO_Init+0xd4>)
 8000858:	f000 fcb2 	bl	80011c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800085c:	bf00      	nop
 800085e:	3728      	adds	r7, #40	@ 0x28
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	40023800 	.word	0x40023800
 8000868:	40020000 	.word	0x40020000
 800086c:	40020800 	.word	0x40020800

08000870 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000874:	b672      	cpsid	i
}
 8000876:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000878:	bf00      	nop
 800087a:	e7fd      	b.n	8000878 <Error_Handler+0x8>

0800087c <init_disk_data>:
uint8_t msc_disk[DISK_BLOCK_NUM][DISK_BLOCK_SIZE];

#define DEFAULT_FILE_CONTENT "MODE=TURBO\r\n"

void init_disk_data(void)
{
 800087c:	b5b0      	push	{r4, r5, r7, lr}
 800087e:	b0a4      	sub	sp, #144	@ 0x90
 8000880:	af00      	add	r7, sp, #0
  // 1. 전체 초기화
  memset(msc_disk, 0, sizeof(msc_disk));
 8000882:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8000886:	2100      	movs	r1, #0
 8000888:	483f      	ldr	r0, [pc, #252]	@ (8000988 <init_disk_data+0x10c>)
 800088a:	f00a f93c 	bl	800ab06 <memset>

  // --------------------------------------------------------
  // 2. [LBA 0] 부트 섹터 (Boot Sector)
  // --------------------------------------------------------
  uint8_t const boot_sector[] = {
 800088e:	4b3f      	ldr	r3, [pc, #252]	@ (800098c <init_disk_data+0x110>)
 8000890:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8000894:	461d      	mov	r5, r3
 8000896:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000898:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800089a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800089c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800089e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008a2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80008a6:	c407      	stmia	r4!, {r0, r1, r2}
 80008a8:	8023      	strh	r3, [r4, #0]
    0x29,                         // Extended Boot Signature
    0x30, 0x12, 0x34, 0x56,       // Volume Serial Number
    'S', 'T', 'M', '3', '2', ' ', 'U', 'S', 'B', ' ', ' ', // Volume Label (11 bytes)
    'F', 'A', 'T', '1', '2', ' ', ' ', ' '  // FS Type
  };
  memcpy(msc_disk[0], boot_sector, sizeof(boot_sector));
 80008aa:	4b37      	ldr	r3, [pc, #220]	@ (8000988 <init_disk_data+0x10c>)
 80008ac:	461c      	mov	r4, r3
 80008ae:	f107 054c 	add.w	r5, r7, #76	@ 0x4c
 80008b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008be:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80008c2:	c407      	stmia	r4!, {r0, r1, r2}
 80008c4:	8023      	strh	r3, [r4, #0]
  msc_disk[0][510] = 0x55; msc_disk[0][511] = 0xAA; // Boot Signature
 80008c6:	4b30      	ldr	r3, [pc, #192]	@ (8000988 <init_disk_data+0x10c>)
 80008c8:	2255      	movs	r2, #85	@ 0x55
 80008ca:	f883 21fe 	strb.w	r2, [r3, #510]	@ 0x1fe
 80008ce:	4b2e      	ldr	r3, [pc, #184]	@ (8000988 <init_disk_data+0x10c>)
 80008d0:	22aa      	movs	r2, #170	@ 0xaa
 80008d2:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
  // Byte 3: Entry 2 (Low 8)  = 0xFF
  // Byte 4: Entry 2 (High 4) = 0x0F
  // 결과: F8 FF FF FF 0F

  // [수정] 0xF0(Floppy)가 아니라 0xF8(HDD)로 시작해야 함!
  uint8_t fat_data[] = { 0xF8, 0xFF, 0xFF, 0xFF, 0x0F };
 80008d6:	4a2e      	ldr	r2, [pc, #184]	@ (8000990 <init_disk_data+0x114>)
 80008d8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80008dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008e0:	6018      	str	r0, [r3, #0]
 80008e2:	3304      	adds	r3, #4
 80008e4:	7019      	strb	r1, [r3, #0]
  memcpy(msc_disk[1], fat_data, sizeof(fat_data));
 80008e6:	4b28      	ldr	r3, [pc, #160]	@ (8000988 <init_disk_data+0x10c>)
 80008e8:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80008ec:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 80008f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008f4:	6018      	str	r0, [r3, #0]
 80008f6:	3304      	adds	r3, #4
 80008f8:	7019      	strb	r1, [r3, #0]
  memcpy(msc_disk[2], fat_data, sizeof(fat_data));
 80008fa:	4b23      	ldr	r3, [pc, #140]	@ (8000988 <init_disk_data+0x10c>)
 80008fc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000900:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8000904:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000908:	6018      	str	r0, [r3, #0]
 800090a:	3304      	adds	r3, #4
 800090c:	7019      	strb	r1, [r3, #0]

  // --------------------------------------------------------
  // 4. [LBA 3] 루트 디렉토리
  // --------------------------------------------------------
  uint8_t* root_dir = msc_disk[3];
 800090e:	4b21      	ldr	r3, [pc, #132]	@ (8000994 <init_disk_data+0x118>)
 8000910:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

  // (1) 볼륨 레이블 (Entry 0)
  uint8_t const vol_entry[] = {
 8000914:	4b20      	ldr	r3, [pc, #128]	@ (8000998 <init_disk_data+0x11c>)
 8000916:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 800091a:	461d      	mov	r5, r3
 800091c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800091e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000920:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000924:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    'S', 'T', 'M', '3', '2', ' ', 'U', 'S', 'B', ' ', ' ',
    0x08, 0,0,0,0,0,0,0,0,0,0, 0,0,0,0, 0,0, 0,0,0,0
  };
  memcpy(root_dir, vol_entry, 32);
 8000928:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800092c:	461d      	mov	r5, r3
 800092e:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8000932:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000934:	6028      	str	r0, [r5, #0]
 8000936:	6069      	str	r1, [r5, #4]
 8000938:	60aa      	str	r2, [r5, #8]
 800093a:	60eb      	str	r3, [r5, #12]
 800093c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800093e:	6128      	str	r0, [r5, #16]
 8000940:	6169      	str	r1, [r5, #20]
 8000942:	61aa      	str	r2, [r5, #24]
 8000944:	61eb      	str	r3, [r5, #28]

  // (2) 파일 엔트리 "CONFIG.TXT" (Entry 1)
  uint8_t const file_entry[] = {
 8000946:	4b15      	ldr	r3, [pc, #84]	@ (800099c <init_disk_data+0x120>)
 8000948:	1d3c      	adds	r4, r7, #4
 800094a:	461d      	mov	r5, r3
 800094c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800094e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000950:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000954:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    0x21, 0x54,                             // 시간 (대략 10:33:02) - 0이면 일부 OS 싫어함
    0x69, 0x54,                             // 날짜 (대략 2022-03-09)
    0x02, 0x00,                             // 시작 클러스터 (2번)
    (uint8_t)strlen(DEFAULT_FILE_CONTENT), 0, 0, 0  // 파일 크기
  };
  memcpy(root_dir + 32, file_entry, 32);
 8000958:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800095c:	3320      	adds	r3, #32
 800095e:	461d      	mov	r5, r3
 8000960:	1d3c      	adds	r4, r7, #4
 8000962:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000964:	6028      	str	r0, [r5, #0]
 8000966:	6069      	str	r1, [r5, #4]
 8000968:	60aa      	str	r2, [r5, #8]
 800096a:	60eb      	str	r3, [r5, #12]
 800096c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800096e:	6128      	str	r0, [r5, #16]
 8000970:	6169      	str	r1, [r5, #20]
 8000972:	61aa      	str	r2, [r5, #24]
 8000974:	61eb      	str	r3, [r5, #28]

  // --------------------------------------------------------
  // 5. [LBA 4] 데이터 영역 (Cluster 2)
  // --------------------------------------------------------
  memcpy(msc_disk[4], DEFAULT_FILE_CONTENT, strlen(DEFAULT_FILE_CONTENT));
 8000976:	220c      	movs	r2, #12
 8000978:	4909      	ldr	r1, [pc, #36]	@ (80009a0 <init_disk_data+0x124>)
 800097a:	480a      	ldr	r0, [pc, #40]	@ (80009a4 <init_disk_data+0x128>)
 800097c:	f00a f906 	bl	800ab8c <memcpy>
}
 8000980:	bf00      	nop
 8000982:	3790      	adds	r7, #144	@ 0x90
 8000984:	46bd      	mov	sp, r7
 8000986:	bdb0      	pop	{r4, r5, r7, pc}
 8000988:	2000056c 	.word	0x2000056c
 800098c:	0800abd0 	.word	0x0800abd0
 8000990:	0800ac10 	.word	0x0800ac10
 8000994:	20000b6c 	.word	0x20000b6c
 8000998:	0800ac18 	.word	0x0800ac18
 800099c:	0800ac38 	.word	0x0800ac38
 80009a0:	0800abc0 	.word	0x0800abc0
 80009a4:	20000d6c 	.word	0x20000d6c

080009a8 <check_usb_file_command>:

// LBA 4번(Cluster 2)이 CONFIG.TXT의 시작 위치임을 우리는 알고 있습니다.
// 복잡한 파일 시스템 파싱 없이, 그냥 배열 주소로 접근하면 됩니다.

void check_usb_file_command(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
  // 디스크 전체 블록을 뒤집니다 (0, 1, 2번은 시스템 영역이니 3번부터)
  for (int i = 3; i < DISK_BLOCK_NUM; i++)
 80009ae:	2303      	movs	r3, #3
 80009b0:	607b      	str	r3, [r7, #4]
 80009b2:	e021      	b.n	80009f8 <check_usb_file_command+0x50>
  {
    char* sector_data = (char*)msc_disk[i];
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	025b      	lsls	r3, r3, #9
 80009b8:	4a12      	ldr	r2, [pc, #72]	@ (8000a04 <check_usb_file_command+0x5c>)
 80009ba:	4413      	add	r3, r2
 80009bc:	603b      	str	r3, [r7, #0]

    // 해당 섹터에 "MODE=" 라는 글자가 있는지 확인
    if (strstr(sector_data, "MODE=LINUX") != NULL)
 80009be:	4912      	ldr	r1, [pc, #72]	@ (8000a08 <check_usb_file_command+0x60>)
 80009c0:	6838      	ldr	r0, [r7, #0]
 80009c2:	f00a f8a8 	bl	800ab16 <strstr>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d005      	beq.n	80009d8 <check_usb_file_command+0x30>
    {
      // [찾았다!]

      // 1. 반응 (LED)
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); // LED 켜기
 80009cc:	2201      	movs	r2, #1
 80009ce:	2120      	movs	r1, #32
 80009d0:	480e      	ldr	r0, [pc, #56]	@ (8000a0c <check_usb_file_command+0x64>)
 80009d2:	f000 fd79 	bl	80014c8 <HAL_GPIO_WritePin>
      // sprintf(msg, "Found at LBA %d\n", i);
      // tud_vendor_write(msg, strlen(msg));
      // tud_vendor_write_flush();

      // 한 번 찾으면 루프 종료 (중복 실행 방지)
      return;
 80009d6:	e012      	b.n	80009fe <check_usb_file_command+0x56>
    }
    else if (strstr(sector_data, "MODE=TURBO") != NULL)
 80009d8:	490d      	ldr	r1, [pc, #52]	@ (8000a10 <check_usb_file_command+0x68>)
 80009da:	6838      	ldr	r0, [r7, #0]
 80009dc:	f00a f89b 	bl	800ab16 <strstr>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d005      	beq.n	80009f2 <check_usb_file_command+0x4a>
    {
       // 다른 모드 동작...
       HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); // LED 끄기
 80009e6:	2200      	movs	r2, #0
 80009e8:	2120      	movs	r1, #32
 80009ea:	4808      	ldr	r0, [pc, #32]	@ (8000a0c <check_usb_file_command+0x64>)
 80009ec:	f000 fd6c 	bl	80014c8 <HAL_GPIO_WritePin>
       return;
 80009f0:	e005      	b.n	80009fe <check_usb_file_command+0x56>
  for (int i = 3; i < DISK_BLOCK_NUM; i++)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	3301      	adds	r3, #1
 80009f6:	607b      	str	r3, [r7, #4]
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	2b5f      	cmp	r3, #95	@ 0x5f
 80009fc:	ddda      	ble.n	80009b4 <check_usb_file_command+0xc>
    }
  }
}
 80009fe:	3708      	adds	r7, #8
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	2000056c 	.word	0x2000056c
 8000a08:	0800ac58 	.word	0x0800ac58
 8000a0c:	40020000 	.word	0x40020000
 8000a10:	0800ac64 	.word	0x0800ac64

08000a14 <tud_msc_inquiry_cb>:
// TinyUSB Callbacks
// ---------------------------------------------------------

// Inquiry
void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4])
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b084      	sub	sp, #16
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	60b9      	str	r1, [r7, #8]
 8000a1c:	607a      	str	r2, [r7, #4]
 8000a1e:	603b      	str	r3, [r7, #0]
 8000a20:	4603      	mov	r3, r0
 8000a22:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  memcpy(vendor_id,  "STM32   ", 8);
 8000a24:	2208      	movs	r2, #8
 8000a26:	4909      	ldr	r1, [pc, #36]	@ (8000a4c <tud_msc_inquiry_cb+0x38>)
 8000a28:	68b8      	ldr	r0, [r7, #8]
 8000a2a:	f00a f8af 	bl	800ab8c <memcpy>
  memcpy(product_id, "RAM Disk        ", 16);
 8000a2e:	2210      	movs	r2, #16
 8000a30:	4907      	ldr	r1, [pc, #28]	@ (8000a50 <tud_msc_inquiry_cb+0x3c>)
 8000a32:	6878      	ldr	r0, [r7, #4]
 8000a34:	f00a f8aa 	bl	800ab8c <memcpy>
  memcpy(product_rev, "1.0 ", 4);
 8000a38:	2204      	movs	r2, #4
 8000a3a:	4906      	ldr	r1, [pc, #24]	@ (8000a54 <tud_msc_inquiry_cb+0x40>)
 8000a3c:	6838      	ldr	r0, [r7, #0]
 8000a3e:	f00a f8a5 	bl	800ab8c <memcpy>
}
 8000a42:	bf00      	nop
 8000a44:	3710      	adds	r7, #16
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	0800ac70 	.word	0x0800ac70
 8000a50:	0800ac7c 	.word	0x0800ac7c
 8000a54:	0800ac90 	.word	0x0800ac90

08000a58 <tud_msc_test_unit_ready_cb>:

// Ready Check
bool tud_msc_test_unit_ready_cb(uint8_t lun) { (void) lun; return true; }
 8000a58:	b480      	push	{r7}
 8000a5a:	b083      	sub	sp, #12
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	4603      	mov	r3, r0
 8000a60:	71fb      	strb	r3, [r7, #7]
 8000a62:	2301      	movs	r3, #1
 8000a64:	4618      	mov	r0, r3
 8000a66:	370c      	adds	r7, #12
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr

08000a70 <tud_msc_capacity_cb>:

// Capacity
void tud_msc_capacity_cb(uint8_t lun, uint32_t* block_count, uint16_t* block_size)
{
 8000a70:	b480      	push	{r7}
 8000a72:	b085      	sub	sp, #20
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	4603      	mov	r3, r0
 8000a78:	60b9      	str	r1, [r7, #8]
 8000a7a:	607a      	str	r2, [r7, #4]
 8000a7c:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  *block_count = DISK_BLOCK_NUM;
 8000a7e:	68bb      	ldr	r3, [r7, #8]
 8000a80:	2260      	movs	r2, #96	@ 0x60
 8000a82:	601a      	str	r2, [r3, #0]
  *block_size  = DISK_BLOCK_SIZE;
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a8a:	801a      	strh	r2, [r3, #0]
}
 8000a8c:	bf00      	nop
 8000a8e:	3714      	adds	r7, #20
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr

08000a98 <tud_msc_read10_cb>:

// READ (이제 배열에서 그냥 읽으면 됩니다!)
int32_t tud_msc_read10_cb(uint8_t lun, uint32_t lba, uint32_t offset, void* buffer, uint32_t bufsize)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b088      	sub	sp, #32
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	60b9      	str	r1, [r7, #8]
 8000aa0:	607a      	str	r2, [r7, #4]
 8000aa2:	603b      	str	r3, [r7, #0]
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  uint8_t* ptr = (uint8_t*)buffer;
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	61fb      	str	r3, [r7, #28]

  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000aac:	2300      	movs	r3, #0
 8000aae:	61bb      	str	r3, [r7, #24]
 8000ab0:	e020      	b.n	8000af4 <tud_msc_read10_cb+0x5c>
    uint32_t current_lba = lba + i;
 8000ab2:	68ba      	ldr	r2, [r7, #8]
 8000ab4:	69bb      	ldr	r3, [r7, #24]
 8000ab6:	4413      	add	r3, r2
 8000ab8:	617b      	str	r3, [r7, #20]

    if (current_lba < DISK_BLOCK_NUM) {
 8000aba:	697b      	ldr	r3, [r7, #20]
 8000abc:	2b5f      	cmp	r3, #95	@ 0x5f
 8000abe:	d80c      	bhi.n	8000ada <tud_msc_read10_cb+0x42>
      memcpy(ptr, msc_disk[current_lba] + offset, 512);
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	025b      	lsls	r3, r3, #9
 8000ac4:	4a10      	ldr	r2, [pc, #64]	@ (8000b08 <tud_msc_read10_cb+0x70>)
 8000ac6:	441a      	add	r2, r3
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	4413      	add	r3, r2
 8000acc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	69f8      	ldr	r0, [r7, #28]
 8000ad4:	f00a f85a 	bl	800ab8c <memcpy>
 8000ad8:	e005      	b.n	8000ae6 <tud_msc_read10_cb+0x4e>
    } else {
      memset(ptr, 0, 512); // 범위 밖은 0 처리
 8000ada:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ade:	2100      	movs	r1, #0
 8000ae0:	69f8      	ldr	r0, [r7, #28]
 8000ae2:	f00a f810 	bl	800ab06 <memset>
    }
    ptr += 512;
 8000ae6:	69fb      	ldr	r3, [r7, #28]
 8000ae8:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000aec:	61fb      	str	r3, [r7, #28]
  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000aee:	69bb      	ldr	r3, [r7, #24]
 8000af0:	3301      	adds	r3, #1
 8000af2:	61bb      	str	r3, [r7, #24]
 8000af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000af6:	0a5b      	lsrs	r3, r3, #9
 8000af8:	69ba      	ldr	r2, [r7, #24]
 8000afa:	429a      	cmp	r2, r3
 8000afc:	d3d9      	bcc.n	8000ab2 <tud_msc_read10_cb+0x1a>
  }
  return bufsize;
 8000afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8000b00:	4618      	mov	r0, r3
 8000b02:	3720      	adds	r7, #32
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	2000056c 	.word	0x2000056c

08000b0c <tud_msc_write10_cb>:

// WRITE (이제 배열에 쓰면 됩니다!)
int32_t tud_msc_write10_cb(uint8_t lun, uint32_t lba, uint32_t offset, uint8_t* buffer, uint32_t bufsize)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b088      	sub	sp, #32
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	60b9      	str	r1, [r7, #8]
 8000b14:	607a      	str	r2, [r7, #4]
 8000b16:	603b      	str	r3, [r7, #0]
 8000b18:	4603      	mov	r3, r0
 8000b1a:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  uint8_t* ptr = (uint8_t*)buffer;
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	61fb      	str	r3, [r7, #28]

  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000b20:	2300      	movs	r3, #0
 8000b22:	61bb      	str	r3, [r7, #24]
 8000b24:	e019      	b.n	8000b5a <tud_msc_write10_cb+0x4e>
    uint32_t current_lba = lba + i;
 8000b26:	68ba      	ldr	r2, [r7, #8]
 8000b28:	69bb      	ldr	r3, [r7, #24]
 8000b2a:	4413      	add	r3, r2
 8000b2c:	617b      	str	r3, [r7, #20]

    if (current_lba < DISK_BLOCK_NUM) {
 8000b2e:	697b      	ldr	r3, [r7, #20]
 8000b30:	2b5f      	cmp	r3, #95	@ 0x5f
 8000b32:	d80b      	bhi.n	8000b4c <tud_msc_write10_cb+0x40>
      memcpy(msc_disk[current_lba] + offset, ptr, 512);
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	025b      	lsls	r3, r3, #9
 8000b38:	4a0d      	ldr	r2, [pc, #52]	@ (8000b70 <tud_msc_write10_cb+0x64>)
 8000b3a:	441a      	add	r2, r3
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	4413      	add	r3, r2
 8000b40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b44:	69f9      	ldr	r1, [r7, #28]
 8000b46:	4618      	mov	r0, r3
 8000b48:	f00a f820 	bl	800ab8c <memcpy>
    }
    ptr += 512;
 8000b4c:	69fb      	ldr	r3, [r7, #28]
 8000b4e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000b52:	61fb      	str	r3, [r7, #28]
  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000b54:	69bb      	ldr	r3, [r7, #24]
 8000b56:	3301      	adds	r3, #1
 8000b58:	61bb      	str	r3, [r7, #24]
 8000b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b5c:	0a5b      	lsrs	r3, r3, #9
 8000b5e:	69ba      	ldr	r2, [r7, #24]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	d3e0      	bcc.n	8000b26 <tud_msc_write10_cb+0x1a>
  }
  return bufsize;
 8000b64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	3720      	adds	r7, #32
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	2000056c 	.word	0x2000056c

08000b74 <tud_msc_scsi_cb>:

// SCSI
int32_t tud_msc_scsi_cb(uint8_t lun, uint8_t const scsi_cmd[16], void* buffer, uint16_t bufsize)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b085      	sub	sp, #20
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	60b9      	str	r1, [r7, #8]
 8000b7c:	607a      	str	r2, [r7, #4]
 8000b7e:	461a      	mov	r2, r3
 8000b80:	4603      	mov	r3, r0
 8000b82:	73fb      	strb	r3, [r7, #15]
 8000b84:	4613      	mov	r3, r2
 8000b86:	81bb      	strh	r3, [r7, #12]
  (void) lun; (void) scsi_cmd; (void) buffer; (void) bufsize;
  return -1;
 8000b88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	3714      	adds	r7, #20
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr

08000b98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	607b      	str	r3, [r7, #4]
 8000ba2:	4b10      	ldr	r3, [pc, #64]	@ (8000be4 <HAL_MspInit+0x4c>)
 8000ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ba6:	4a0f      	ldr	r2, [pc, #60]	@ (8000be4 <HAL_MspInit+0x4c>)
 8000ba8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bac:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bae:	4b0d      	ldr	r3, [pc, #52]	@ (8000be4 <HAL_MspInit+0x4c>)
 8000bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bb6:	607b      	str	r3, [r7, #4]
 8000bb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bba:	2300      	movs	r3, #0
 8000bbc:	603b      	str	r3, [r7, #0]
 8000bbe:	4b09      	ldr	r3, [pc, #36]	@ (8000be4 <HAL_MspInit+0x4c>)
 8000bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bc2:	4a08      	ldr	r2, [pc, #32]	@ (8000be4 <HAL_MspInit+0x4c>)
 8000bc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bca:	4b06      	ldr	r3, [pc, #24]	@ (8000be4 <HAL_MspInit+0x4c>)
 8000bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bd2:	603b      	str	r3, [r7, #0]
 8000bd4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000bd6:	2007      	movs	r0, #7
 8000bd8:	f000 fab0 	bl	800113c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bdc:	bf00      	nop
 8000bde:	3708      	adds	r7, #8
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	40023800 	.word	0x40023800

08000be8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b08a      	sub	sp, #40	@ 0x28
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf0:	f107 0314 	add.w	r3, r7, #20
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	601a      	str	r2, [r3, #0]
 8000bf8:	605a      	str	r2, [r3, #4]
 8000bfa:	609a      	str	r2, [r3, #8]
 8000bfc:	60da      	str	r2, [r3, #12]
 8000bfe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a19      	ldr	r2, [pc, #100]	@ (8000c6c <HAL_UART_MspInit+0x84>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d12b      	bne.n	8000c62 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	613b      	str	r3, [r7, #16]
 8000c0e:	4b18      	ldr	r3, [pc, #96]	@ (8000c70 <HAL_UART_MspInit+0x88>)
 8000c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c12:	4a17      	ldr	r2, [pc, #92]	@ (8000c70 <HAL_UART_MspInit+0x88>)
 8000c14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c18:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c1a:	4b15      	ldr	r3, [pc, #84]	@ (8000c70 <HAL_UART_MspInit+0x88>)
 8000c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c22:	613b      	str	r3, [r7, #16]
 8000c24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c26:	2300      	movs	r3, #0
 8000c28:	60fb      	str	r3, [r7, #12]
 8000c2a:	4b11      	ldr	r3, [pc, #68]	@ (8000c70 <HAL_UART_MspInit+0x88>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2e:	4a10      	ldr	r2, [pc, #64]	@ (8000c70 <HAL_UART_MspInit+0x88>)
 8000c30:	f043 0301 	orr.w	r3, r3, #1
 8000c34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c36:	4b0e      	ldr	r3, [pc, #56]	@ (8000c70 <HAL_UART_MspInit+0x88>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c3a:	f003 0301 	and.w	r3, r3, #1
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000c42:	230c      	movs	r3, #12
 8000c44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c46:	2302      	movs	r3, #2
 8000c48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c4e:	2303      	movs	r3, #3
 8000c50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c52:	2307      	movs	r3, #7
 8000c54:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c56:	f107 0314 	add.w	r3, r7, #20
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	4805      	ldr	r0, [pc, #20]	@ (8000c74 <HAL_UART_MspInit+0x8c>)
 8000c5e:	f000 faaf 	bl	80011c0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c62:	bf00      	nop
 8000c64:	3728      	adds	r7, #40	@ 0x28
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40004400 	.word	0x40004400
 8000c70:	40023800 	.word	0x40023800
 8000c74:	40020000 	.word	0x40020000

08000c78 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b08a      	sub	sp, #40	@ 0x28
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c80:	f107 0314 	add.w	r3, r7, #20
 8000c84:	2200      	movs	r2, #0
 8000c86:	601a      	str	r2, [r3, #0]
 8000c88:	605a      	str	r2, [r3, #4]
 8000c8a:	609a      	str	r2, [r3, #8]
 8000c8c:	60da      	str	r2, [r3, #12]
 8000c8e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000c98:	d13a      	bne.n	8000d10 <HAL_PCD_MspInit+0x98>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	613b      	str	r3, [r7, #16]
 8000c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8000d18 <HAL_PCD_MspInit+0xa0>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca2:	4a1d      	ldr	r2, [pc, #116]	@ (8000d18 <HAL_PCD_MspInit+0xa0>)
 8000ca4:	f043 0301 	orr.w	r3, r3, #1
 8000ca8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000caa:	4b1b      	ldr	r3, [pc, #108]	@ (8000d18 <HAL_PCD_MspInit+0xa0>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cae:	f003 0301 	and.w	r3, r3, #1
 8000cb2:	613b      	str	r3, [r7, #16]
 8000cb4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000cb6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000cba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cbc:	2302      	movs	r3, #2
 8000cbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cc4:	2303      	movs	r3, #3
 8000cc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000cc8:	230a      	movs	r3, #10
 8000cca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ccc:	f107 0314 	add.w	r3, r7, #20
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	4812      	ldr	r0, [pc, #72]	@ (8000d1c <HAL_PCD_MspInit+0xa4>)
 8000cd4:	f000 fa74 	bl	80011c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000cd8:	4b0f      	ldr	r3, [pc, #60]	@ (8000d18 <HAL_PCD_MspInit+0xa0>)
 8000cda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cdc:	4a0e      	ldr	r2, [pc, #56]	@ (8000d18 <HAL_PCD_MspInit+0xa0>)
 8000cde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ce2:	6353      	str	r3, [r2, #52]	@ 0x34
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	60fb      	str	r3, [r7, #12]
 8000ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8000d18 <HAL_PCD_MspInit+0xa0>)
 8000cea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cec:	4a0a      	ldr	r2, [pc, #40]	@ (8000d18 <HAL_PCD_MspInit+0xa0>)
 8000cee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cf2:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cf4:	4b08      	ldr	r3, [pc, #32]	@ (8000d18 <HAL_PCD_MspInit+0xa0>)
 8000cf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cf8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cfc:	60fb      	str	r3, [r7, #12]
 8000cfe:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8000d00:	2200      	movs	r2, #0
 8000d02:	2100      	movs	r1, #0
 8000d04:	2043      	movs	r0, #67	@ 0x43
 8000d06:	f000 fa24 	bl	8001152 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8000d0a:	2043      	movs	r0, #67	@ 0x43
 8000d0c:	f000 fa3d 	bl	800118a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000d10:	bf00      	nop
 8000d12:	3728      	adds	r7, #40	@ 0x28
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	40023800 	.word	0x40023800
 8000d1c:	40020000 	.word	0x40020000

08000d20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d24:	bf00      	nop
 8000d26:	e7fd      	b.n	8000d24 <NMI_Handler+0x4>

08000d28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d2c:	bf00      	nop
 8000d2e:	e7fd      	b.n	8000d2c <HardFault_Handler+0x4>

08000d30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d34:	bf00      	nop
 8000d36:	e7fd      	b.n	8000d34 <MemManage_Handler+0x4>

08000d38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d3c:	bf00      	nop
 8000d3e:	e7fd      	b.n	8000d3c <BusFault_Handler+0x4>

08000d40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d44:	bf00      	nop
 8000d46:	e7fd      	b.n	8000d44 <UsageFault_Handler+0x4>

08000d48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d4c:	bf00      	nop
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr

08000d56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d56:	b480      	push	{r7}
 8000d58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d5a:	bf00      	nop
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d62:	4770      	bx	lr

08000d64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d68:	bf00      	nop
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr

08000d72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d72:	b580      	push	{r7, lr}
 8000d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d76:	f000 f8cd 	bl	8000f14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d7a:	bf00      	nop
 8000d7c:	bd80      	pop	{r7, pc}

08000d7e <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d7e:	b580      	push	{r7, lr}
 8000d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */
	tud_int_handler(0);
 8000d82:	2000      	movs	r0, #0
 8000d84:	f008 fc8a 	bl	800969c <dcd_int_handler>
	return;
 8000d88:	bf00      	nop
  /* USER CODE END OTG_FS_IRQn 0 */
	HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d8a:	bd80      	pop	{r7, pc}

08000d8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d90:	4b06      	ldr	r3, [pc, #24]	@ (8000dac <SystemInit+0x20>)
 8000d92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d96:	4a05      	ldr	r2, [pc, #20]	@ (8000dac <SystemInit+0x20>)
 8000d98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000da0:	bf00      	nop
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr
 8000daa:	bf00      	nop
 8000dac:	e000ed00 	.word	0xe000ed00

08000db0 <tud_descriptor_device_cb>:
    .iSerialNumber      = 0x03,

    .bNumConfigurations = 0x01
};

uint8_t const * tud_descriptor_device_cb(void) { return (uint8_t const *) &desc_device; }
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
 8000db4:	4b02      	ldr	r3, [pc, #8]	@ (8000dc0 <tud_descriptor_device_cb+0x10>)
 8000db6:	4618      	mov	r0, r3
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr
 8000dc0:	0800acb0 	.word	0x0800acb0

08000dc4 <tud_descriptor_configuration_cb>:
  // Vendor Class는 자동으로 0xFF로 설정됩니다.
  TUD_VENDOR_DESCRIPTOR(ITF_NUM_VENDOR, 0, EPNUM_VENDOR_OUT, EPNUM_VENDOR_IN, 64)
};

// Configuration 요청 콜백
uint8_t const * tud_descriptor_configuration_cb(uint8_t index) {
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return desc_configuration;
 8000dce:	4b03      	ldr	r3, [pc, #12]	@ (8000ddc <tud_descriptor_configuration_cb+0x18>)
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	370c      	adds	r7, #12
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr
 8000ddc:	0800ad08 	.word	0x0800ad08

08000de0 <tud_hid_descriptor_report_cb>:

// HID Report 요청 콜백
uint8_t const * tud_hid_descriptor_report_cb(uint8_t instance) {
 8000de0:	b480      	push	{r7}
 8000de2:	b083      	sub	sp, #12
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	4603      	mov	r3, r0
 8000de8:	71fb      	strb	r3, [r7, #7]
  (void) instance;
  return desc_hid_report;
 8000dea:	4b03      	ldr	r3, [pc, #12]	@ (8000df8 <tud_hid_descriptor_report_cb+0x18>)
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	370c      	adds	r7, #12
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr
 8000df8:	0800acc4 	.word	0x0800acc4

08000dfc <tud_descriptor_string_cb>:

// 문자열 요청 콜백 (기본값)
uint16_t const* tud_descriptor_string_cb(uint8_t index, uint16_t langid) {
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4603      	mov	r3, r0
 8000e04:	460a      	mov	r2, r1
 8000e06:	71fb      	strb	r3, [r7, #7]
 8000e08:	4613      	mov	r3, r2
 8000e0a:	80bb      	strh	r3, [r7, #4]
  (void) index; (void) langid;
  return NULL;
 8000e0c:	2300      	movs	r3, #0
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	370c      	adds	r7, #12
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr
	...

08000e1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000e1c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e54 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e20:	f7ff ffb4 	bl	8000d8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e24:	480c      	ldr	r0, [pc, #48]	@ (8000e58 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e26:	490d      	ldr	r1, [pc, #52]	@ (8000e5c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e28:	4a0d      	ldr	r2, [pc, #52]	@ (8000e60 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e2c:	e002      	b.n	8000e34 <LoopCopyDataInit>

08000e2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e32:	3304      	adds	r3, #4

08000e34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e38:	d3f9      	bcc.n	8000e2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e64 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e3c:	4c0a      	ldr	r4, [pc, #40]	@ (8000e68 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e40:	e001      	b.n	8000e46 <LoopFillZerobss>

08000e42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e44:	3204      	adds	r2, #4

08000e46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e48:	d3fb      	bcc.n	8000e42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e4a:	f009 fe7b 	bl	800ab44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e4e:	f7ff fbb1 	bl	80005b4 <main>
  bx  lr    
 8000e52:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000e54:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e5c:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8000e60:	0800adf4 	.word	0x0800adf4
  ldr r2, =_sbss
 8000e64:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8000e68:	2000cdfc 	.word	0x2000cdfc

08000e6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e6c:	e7fe      	b.n	8000e6c <ADC_IRQHandler>
	...

08000e70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e74:	4b0e      	ldr	r3, [pc, #56]	@ (8000eb0 <HAL_Init+0x40>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a0d      	ldr	r2, [pc, #52]	@ (8000eb0 <HAL_Init+0x40>)
 8000e7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e80:	4b0b      	ldr	r3, [pc, #44]	@ (8000eb0 <HAL_Init+0x40>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a0a      	ldr	r2, [pc, #40]	@ (8000eb0 <HAL_Init+0x40>)
 8000e86:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e8c:	4b08      	ldr	r3, [pc, #32]	@ (8000eb0 <HAL_Init+0x40>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a07      	ldr	r2, [pc, #28]	@ (8000eb0 <HAL_Init+0x40>)
 8000e92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e98:	2003      	movs	r0, #3
 8000e9a:	f000 f94f 	bl	800113c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e9e:	2000      	movs	r0, #0
 8000ea0:	f000 f808 	bl	8000eb4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ea4:	f7ff fe78 	bl	8000b98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ea8:	2300      	movs	r3, #0
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	40023c00 	.word	0x40023c00

08000eb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ebc:	4b12      	ldr	r3, [pc, #72]	@ (8000f08 <HAL_InitTick+0x54>)
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	4b12      	ldr	r3, [pc, #72]	@ (8000f0c <HAL_InitTick+0x58>)
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000eca:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ece:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f000 f967 	bl	80011a6 <HAL_SYSTICK_Config>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d001      	beq.n	8000ee2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	e00e      	b.n	8000f00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	2b0f      	cmp	r3, #15
 8000ee6:	d80a      	bhi.n	8000efe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ee8:	2200      	movs	r2, #0
 8000eea:	6879      	ldr	r1, [r7, #4]
 8000eec:	f04f 30ff 	mov.w	r0, #4294967295
 8000ef0:	f000 f92f 	bl	8001152 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ef4:	4a06      	ldr	r2, [pc, #24]	@ (8000f10 <HAL_InitTick+0x5c>)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000efa:	2300      	movs	r3, #0
 8000efc:	e000      	b.n	8000f00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000efe:	2301      	movs	r3, #1
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	3708      	adds	r7, #8
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	20000000 	.word	0x20000000
 8000f0c:	20000008 	.word	0x20000008
 8000f10:	20000004 	.word	0x20000004

08000f14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f18:	4b06      	ldr	r3, [pc, #24]	@ (8000f34 <HAL_IncTick+0x20>)
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	4b06      	ldr	r3, [pc, #24]	@ (8000f38 <HAL_IncTick+0x24>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	4413      	add	r3, r2
 8000f24:	4a04      	ldr	r2, [pc, #16]	@ (8000f38 <HAL_IncTick+0x24>)
 8000f26:	6013      	str	r3, [r2, #0]
}
 8000f28:	bf00      	nop
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop
 8000f34:	20000008 	.word	0x20000008
 8000f38:	2000c56c 	.word	0x2000c56c

08000f3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f40:	4b03      	ldr	r3, [pc, #12]	@ (8000f50 <HAL_GetTick+0x14>)
 8000f42:	681b      	ldr	r3, [r3, #0]
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	2000c56c 	.word	0x2000c56c

08000f54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f5c:	f7ff ffee 	bl	8000f3c <HAL_GetTick>
 8000f60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f6c:	d005      	beq.n	8000f7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f98 <HAL_Delay+0x44>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	461a      	mov	r2, r3
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	4413      	add	r3, r2
 8000f78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f7a:	bf00      	nop
 8000f7c:	f7ff ffde 	bl	8000f3c <HAL_GetTick>
 8000f80:	4602      	mov	r2, r0
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	1ad3      	subs	r3, r2, r3
 8000f86:	68fa      	ldr	r2, [r7, #12]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	d8f7      	bhi.n	8000f7c <HAL_Delay+0x28>
  {
  }
}
 8000f8c:	bf00      	nop
 8000f8e:	bf00      	nop
 8000f90:	3710      	adds	r7, #16
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	20000008 	.word	0x20000008

08000f9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	f003 0307 	and.w	r3, r3, #7
 8000faa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fac:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fb2:	68ba      	ldr	r2, [r7, #8]
 8000fb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fb8:	4013      	ands	r3, r2
 8000fba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fc4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fce:	4a04      	ldr	r2, [pc, #16]	@ (8000fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	60d3      	str	r3, [r2, #12]
}
 8000fd4:	bf00      	nop
 8000fd6:	3714      	adds	r7, #20
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr
 8000fe0:	e000ed00 	.word	0xe000ed00

08000fe4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fe8:	4b04      	ldr	r3, [pc, #16]	@ (8000ffc <__NVIC_GetPriorityGrouping+0x18>)
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	0a1b      	lsrs	r3, r3, #8
 8000fee:	f003 0307 	and.w	r3, r3, #7
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr
 8000ffc:	e000ed00 	.word	0xe000ed00

08001000 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800100a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100e:	2b00      	cmp	r3, #0
 8001010:	db0b      	blt.n	800102a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001012:	79fb      	ldrb	r3, [r7, #7]
 8001014:	f003 021f 	and.w	r2, r3, #31
 8001018:	4907      	ldr	r1, [pc, #28]	@ (8001038 <__NVIC_EnableIRQ+0x38>)
 800101a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101e:	095b      	lsrs	r3, r3, #5
 8001020:	2001      	movs	r0, #1
 8001022:	fa00 f202 	lsl.w	r2, r0, r2
 8001026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800102a:	bf00      	nop
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	e000e100 	.word	0xe000e100

0800103c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	6039      	str	r1, [r7, #0]
 8001046:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001048:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800104c:	2b00      	cmp	r3, #0
 800104e:	db0a      	blt.n	8001066 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	b2da      	uxtb	r2, r3
 8001054:	490c      	ldr	r1, [pc, #48]	@ (8001088 <__NVIC_SetPriority+0x4c>)
 8001056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105a:	0112      	lsls	r2, r2, #4
 800105c:	b2d2      	uxtb	r2, r2
 800105e:	440b      	add	r3, r1
 8001060:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001064:	e00a      	b.n	800107c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	b2da      	uxtb	r2, r3
 800106a:	4908      	ldr	r1, [pc, #32]	@ (800108c <__NVIC_SetPriority+0x50>)
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	f003 030f 	and.w	r3, r3, #15
 8001072:	3b04      	subs	r3, #4
 8001074:	0112      	lsls	r2, r2, #4
 8001076:	b2d2      	uxtb	r2, r2
 8001078:	440b      	add	r3, r1
 800107a:	761a      	strb	r2, [r3, #24]
}
 800107c:	bf00      	nop
 800107e:	370c      	adds	r7, #12
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	e000e100 	.word	0xe000e100
 800108c:	e000ed00 	.word	0xe000ed00

08001090 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001090:	b480      	push	{r7}
 8001092:	b089      	sub	sp, #36	@ 0x24
 8001094:	af00      	add	r7, sp, #0
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	60b9      	str	r1, [r7, #8]
 800109a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	f003 0307 	and.w	r3, r3, #7
 80010a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	f1c3 0307 	rsb	r3, r3, #7
 80010aa:	2b04      	cmp	r3, #4
 80010ac:	bf28      	it	cs
 80010ae:	2304      	movcs	r3, #4
 80010b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	3304      	adds	r3, #4
 80010b6:	2b06      	cmp	r3, #6
 80010b8:	d902      	bls.n	80010c0 <NVIC_EncodePriority+0x30>
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	3b03      	subs	r3, #3
 80010be:	e000      	b.n	80010c2 <NVIC_EncodePriority+0x32>
 80010c0:	2300      	movs	r3, #0
 80010c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c4:	f04f 32ff 	mov.w	r2, #4294967295
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	fa02 f303 	lsl.w	r3, r2, r3
 80010ce:	43da      	mvns	r2, r3
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	401a      	ands	r2, r3
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010d8:	f04f 31ff 	mov.w	r1, #4294967295
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	fa01 f303 	lsl.w	r3, r1, r3
 80010e2:	43d9      	mvns	r1, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010e8:	4313      	orrs	r3, r2
         );
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3724      	adds	r7, #36	@ 0x24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
	...

080010f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	3b01      	subs	r3, #1
 8001104:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001108:	d301      	bcc.n	800110e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800110a:	2301      	movs	r3, #1
 800110c:	e00f      	b.n	800112e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800110e:	4a0a      	ldr	r2, [pc, #40]	@ (8001138 <SysTick_Config+0x40>)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	3b01      	subs	r3, #1
 8001114:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001116:	210f      	movs	r1, #15
 8001118:	f04f 30ff 	mov.w	r0, #4294967295
 800111c:	f7ff ff8e 	bl	800103c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001120:	4b05      	ldr	r3, [pc, #20]	@ (8001138 <SysTick_Config+0x40>)
 8001122:	2200      	movs	r2, #0
 8001124:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001126:	4b04      	ldr	r3, [pc, #16]	@ (8001138 <SysTick_Config+0x40>)
 8001128:	2207      	movs	r2, #7
 800112a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800112c:	2300      	movs	r3, #0
}
 800112e:	4618      	mov	r0, r3
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	e000e010 	.word	0xe000e010

0800113c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f7ff ff29 	bl	8000f9c <__NVIC_SetPriorityGrouping>
}
 800114a:	bf00      	nop
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}

08001152 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001152:	b580      	push	{r7, lr}
 8001154:	b086      	sub	sp, #24
 8001156:	af00      	add	r7, sp, #0
 8001158:	4603      	mov	r3, r0
 800115a:	60b9      	str	r1, [r7, #8]
 800115c:	607a      	str	r2, [r7, #4]
 800115e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001160:	2300      	movs	r3, #0
 8001162:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001164:	f7ff ff3e 	bl	8000fe4 <__NVIC_GetPriorityGrouping>
 8001168:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	68b9      	ldr	r1, [r7, #8]
 800116e:	6978      	ldr	r0, [r7, #20]
 8001170:	f7ff ff8e 	bl	8001090 <NVIC_EncodePriority>
 8001174:	4602      	mov	r2, r0
 8001176:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800117a:	4611      	mov	r1, r2
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff ff5d 	bl	800103c <__NVIC_SetPriority>
}
 8001182:	bf00      	nop
 8001184:	3718      	adds	r7, #24
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	b082      	sub	sp, #8
 800118e:	af00      	add	r7, sp, #0
 8001190:	4603      	mov	r3, r0
 8001192:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff ff31 	bl	8001000 <__NVIC_EnableIRQ>
}
 800119e:	bf00      	nop
 80011a0:	3708      	adds	r7, #8
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}

080011a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011a6:	b580      	push	{r7, lr}
 80011a8:	b082      	sub	sp, #8
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011ae:	6878      	ldr	r0, [r7, #4]
 80011b0:	f7ff ffa2 	bl	80010f8 <SysTick_Config>
 80011b4:	4603      	mov	r3, r0
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
	...

080011c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b089      	sub	sp, #36	@ 0x24
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011ca:	2300      	movs	r3, #0
 80011cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011ce:	2300      	movs	r3, #0
 80011d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011d2:	2300      	movs	r3, #0
 80011d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011d6:	2300      	movs	r3, #0
 80011d8:	61fb      	str	r3, [r7, #28]
 80011da:	e159      	b.n	8001490 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011dc:	2201      	movs	r2, #1
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	fa02 f303 	lsl.w	r3, r2, r3
 80011e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	697a      	ldr	r2, [r7, #20]
 80011ec:	4013      	ands	r3, r2
 80011ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011f0:	693a      	ldr	r2, [r7, #16]
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	429a      	cmp	r2, r3
 80011f6:	f040 8148 	bne.w	800148a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f003 0303 	and.w	r3, r3, #3
 8001202:	2b01      	cmp	r3, #1
 8001204:	d005      	beq.n	8001212 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800120e:	2b02      	cmp	r3, #2
 8001210:	d130      	bne.n	8001274 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001218:	69fb      	ldr	r3, [r7, #28]
 800121a:	005b      	lsls	r3, r3, #1
 800121c:	2203      	movs	r2, #3
 800121e:	fa02 f303 	lsl.w	r3, r2, r3
 8001222:	43db      	mvns	r3, r3
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	4013      	ands	r3, r2
 8001228:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	68da      	ldr	r2, [r3, #12]
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	fa02 f303 	lsl.w	r3, r2, r3
 8001236:	69ba      	ldr	r2, [r7, #24]
 8001238:	4313      	orrs	r3, r2
 800123a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	69ba      	ldr	r2, [r7, #24]
 8001240:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001248:	2201      	movs	r2, #1
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	43db      	mvns	r3, r3
 8001252:	69ba      	ldr	r2, [r7, #24]
 8001254:	4013      	ands	r3, r2
 8001256:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	091b      	lsrs	r3, r3, #4
 800125e:	f003 0201 	and.w	r2, r3, #1
 8001262:	69fb      	ldr	r3, [r7, #28]
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	4313      	orrs	r3, r2
 800126c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f003 0303 	and.w	r3, r3, #3
 800127c:	2b03      	cmp	r3, #3
 800127e:	d017      	beq.n	80012b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	68db      	ldr	r3, [r3, #12]
 8001284:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	2203      	movs	r2, #3
 800128c:	fa02 f303 	lsl.w	r3, r2, r3
 8001290:	43db      	mvns	r3, r3
 8001292:	69ba      	ldr	r2, [r7, #24]
 8001294:	4013      	ands	r3, r2
 8001296:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	689a      	ldr	r2, [r3, #8]
 800129c:	69fb      	ldr	r3, [r7, #28]
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f003 0303 	and.w	r3, r3, #3
 80012b8:	2b02      	cmp	r3, #2
 80012ba:	d123      	bne.n	8001304 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	08da      	lsrs	r2, r3, #3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	3208      	adds	r2, #8
 80012c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012ca:	69fb      	ldr	r3, [r7, #28]
 80012cc:	f003 0307 	and.w	r3, r3, #7
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	220f      	movs	r2, #15
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	43db      	mvns	r3, r3
 80012da:	69ba      	ldr	r2, [r7, #24]
 80012dc:	4013      	ands	r3, r2
 80012de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	691a      	ldr	r2, [r3, #16]
 80012e4:	69fb      	ldr	r3, [r7, #28]
 80012e6:	f003 0307 	and.w	r3, r3, #7
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	fa02 f303 	lsl.w	r3, r2, r3
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	4313      	orrs	r3, r2
 80012f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012f6:	69fb      	ldr	r3, [r7, #28]
 80012f8:	08da      	lsrs	r2, r3, #3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	3208      	adds	r2, #8
 80012fe:	69b9      	ldr	r1, [r7, #24]
 8001300:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	005b      	lsls	r3, r3, #1
 800130e:	2203      	movs	r2, #3
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	43db      	mvns	r3, r3
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	4013      	ands	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	f003 0203 	and.w	r2, r3, #3
 8001324:	69fb      	ldr	r3, [r7, #28]
 8001326:	005b      	lsls	r3, r3, #1
 8001328:	fa02 f303 	lsl.w	r3, r2, r3
 800132c:	69ba      	ldr	r2, [r7, #24]
 800132e:	4313      	orrs	r3, r2
 8001330:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	69ba      	ldr	r2, [r7, #24]
 8001336:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001340:	2b00      	cmp	r3, #0
 8001342:	f000 80a2 	beq.w	800148a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001346:	2300      	movs	r3, #0
 8001348:	60fb      	str	r3, [r7, #12]
 800134a:	4b57      	ldr	r3, [pc, #348]	@ (80014a8 <HAL_GPIO_Init+0x2e8>)
 800134c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800134e:	4a56      	ldr	r2, [pc, #344]	@ (80014a8 <HAL_GPIO_Init+0x2e8>)
 8001350:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001354:	6453      	str	r3, [r2, #68]	@ 0x44
 8001356:	4b54      	ldr	r3, [pc, #336]	@ (80014a8 <HAL_GPIO_Init+0x2e8>)
 8001358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800135a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001362:	4a52      	ldr	r2, [pc, #328]	@ (80014ac <HAL_GPIO_Init+0x2ec>)
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	089b      	lsrs	r3, r3, #2
 8001368:	3302      	adds	r3, #2
 800136a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800136e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	f003 0303 	and.w	r3, r3, #3
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	220f      	movs	r2, #15
 800137a:	fa02 f303 	lsl.w	r3, r2, r3
 800137e:	43db      	mvns	r3, r3
 8001380:	69ba      	ldr	r2, [r7, #24]
 8001382:	4013      	ands	r3, r2
 8001384:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4a49      	ldr	r2, [pc, #292]	@ (80014b0 <HAL_GPIO_Init+0x2f0>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d019      	beq.n	80013c2 <HAL_GPIO_Init+0x202>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4a48      	ldr	r2, [pc, #288]	@ (80014b4 <HAL_GPIO_Init+0x2f4>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d013      	beq.n	80013be <HAL_GPIO_Init+0x1fe>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4a47      	ldr	r2, [pc, #284]	@ (80014b8 <HAL_GPIO_Init+0x2f8>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d00d      	beq.n	80013ba <HAL_GPIO_Init+0x1fa>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4a46      	ldr	r2, [pc, #280]	@ (80014bc <HAL_GPIO_Init+0x2fc>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d007      	beq.n	80013b6 <HAL_GPIO_Init+0x1f6>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	4a45      	ldr	r2, [pc, #276]	@ (80014c0 <HAL_GPIO_Init+0x300>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d101      	bne.n	80013b2 <HAL_GPIO_Init+0x1f2>
 80013ae:	2304      	movs	r3, #4
 80013b0:	e008      	b.n	80013c4 <HAL_GPIO_Init+0x204>
 80013b2:	2307      	movs	r3, #7
 80013b4:	e006      	b.n	80013c4 <HAL_GPIO_Init+0x204>
 80013b6:	2303      	movs	r3, #3
 80013b8:	e004      	b.n	80013c4 <HAL_GPIO_Init+0x204>
 80013ba:	2302      	movs	r3, #2
 80013bc:	e002      	b.n	80013c4 <HAL_GPIO_Init+0x204>
 80013be:	2301      	movs	r3, #1
 80013c0:	e000      	b.n	80013c4 <HAL_GPIO_Init+0x204>
 80013c2:	2300      	movs	r3, #0
 80013c4:	69fa      	ldr	r2, [r7, #28]
 80013c6:	f002 0203 	and.w	r2, r2, #3
 80013ca:	0092      	lsls	r2, r2, #2
 80013cc:	4093      	lsls	r3, r2
 80013ce:	69ba      	ldr	r2, [r7, #24]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013d4:	4935      	ldr	r1, [pc, #212]	@ (80014ac <HAL_GPIO_Init+0x2ec>)
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	089b      	lsrs	r3, r3, #2
 80013da:	3302      	adds	r3, #2
 80013dc:	69ba      	ldr	r2, [r7, #24]
 80013de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013e2:	4b38      	ldr	r3, [pc, #224]	@ (80014c4 <HAL_GPIO_Init+0x304>)
 80013e4:	689b      	ldr	r3, [r3, #8]
 80013e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	43db      	mvns	r3, r3
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	4013      	ands	r3, r2
 80013f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d003      	beq.n	8001406 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80013fe:	69ba      	ldr	r2, [r7, #24]
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	4313      	orrs	r3, r2
 8001404:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001406:	4a2f      	ldr	r2, [pc, #188]	@ (80014c4 <HAL_GPIO_Init+0x304>)
 8001408:	69bb      	ldr	r3, [r7, #24]
 800140a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800140c:	4b2d      	ldr	r3, [pc, #180]	@ (80014c4 <HAL_GPIO_Init+0x304>)
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	43db      	mvns	r3, r3
 8001416:	69ba      	ldr	r2, [r7, #24]
 8001418:	4013      	ands	r3, r2
 800141a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001424:	2b00      	cmp	r3, #0
 8001426:	d003      	beq.n	8001430 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	4313      	orrs	r3, r2
 800142e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001430:	4a24      	ldr	r2, [pc, #144]	@ (80014c4 <HAL_GPIO_Init+0x304>)
 8001432:	69bb      	ldr	r3, [r7, #24]
 8001434:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001436:	4b23      	ldr	r3, [pc, #140]	@ (80014c4 <HAL_GPIO_Init+0x304>)
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	43db      	mvns	r3, r3
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	4013      	ands	r3, r2
 8001444:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d003      	beq.n	800145a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001452:	69ba      	ldr	r2, [r7, #24]
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	4313      	orrs	r3, r2
 8001458:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800145a:	4a1a      	ldr	r2, [pc, #104]	@ (80014c4 <HAL_GPIO_Init+0x304>)
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001460:	4b18      	ldr	r3, [pc, #96]	@ (80014c4 <HAL_GPIO_Init+0x304>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	43db      	mvns	r3, r3
 800146a:	69ba      	ldr	r2, [r7, #24]
 800146c:	4013      	ands	r3, r2
 800146e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001478:	2b00      	cmp	r3, #0
 800147a:	d003      	beq.n	8001484 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800147c:	69ba      	ldr	r2, [r7, #24]
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	4313      	orrs	r3, r2
 8001482:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001484:	4a0f      	ldr	r2, [pc, #60]	@ (80014c4 <HAL_GPIO_Init+0x304>)
 8001486:	69bb      	ldr	r3, [r7, #24]
 8001488:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	3301      	adds	r3, #1
 800148e:	61fb      	str	r3, [r7, #28]
 8001490:	69fb      	ldr	r3, [r7, #28]
 8001492:	2b0f      	cmp	r3, #15
 8001494:	f67f aea2 	bls.w	80011dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001498:	bf00      	nop
 800149a:	bf00      	nop
 800149c:	3724      	adds	r7, #36	@ 0x24
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	40023800 	.word	0x40023800
 80014ac:	40013800 	.word	0x40013800
 80014b0:	40020000 	.word	0x40020000
 80014b4:	40020400 	.word	0x40020400
 80014b8:	40020800 	.word	0x40020800
 80014bc:	40020c00 	.word	0x40020c00
 80014c0:	40021000 	.word	0x40021000
 80014c4:	40013c00 	.word	0x40013c00

080014c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	460b      	mov	r3, r1
 80014d2:	807b      	strh	r3, [r7, #2]
 80014d4:	4613      	mov	r3, r2
 80014d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014d8:	787b      	ldrb	r3, [r7, #1]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d003      	beq.n	80014e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014de:	887a      	ldrh	r2, [r7, #2]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80014e4:	e003      	b.n	80014ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014e6:	887b      	ldrh	r3, [r7, #2]
 80014e8:	041a      	lsls	r2, r3, #16
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	619a      	str	r2, [r3, #24]
}
 80014ee:	bf00      	nop
 80014f0:	370c      	adds	r7, #12
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr

080014fa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80014fa:	b480      	push	{r7}
 80014fc:	b085      	sub	sp, #20
 80014fe:	af00      	add	r7, sp, #0
 8001500:	6078      	str	r0, [r7, #4]
 8001502:	460b      	mov	r3, r1
 8001504:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	695b      	ldr	r3, [r3, #20]
 800150a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800150c:	887a      	ldrh	r2, [r7, #2]
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	4013      	ands	r3, r2
 8001512:	041a      	lsls	r2, r3, #16
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	43d9      	mvns	r1, r3
 8001518:	887b      	ldrh	r3, [r7, #2]
 800151a:	400b      	ands	r3, r1
 800151c:	431a      	orrs	r2, r3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	619a      	str	r2, [r3, #24]
}
 8001522:	bf00      	nop
 8001524:	3714      	adds	r7, #20
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr

0800152e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	b086      	sub	sp, #24
 8001532:	af02      	add	r7, sp, #8
 8001534:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d101      	bne.n	8001540 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800153c:	2301      	movs	r3, #1
 800153e:	e101      	b.n	8001744 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800154c:	b2db      	uxtb	r3, r3
 800154e:	2b00      	cmp	r3, #0
 8001550:	d106      	bne.n	8001560 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2200      	movs	r2, #0
 8001556:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	f7ff fb8c 	bl	8000c78 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2203      	movs	r2, #3
 8001564:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800156e:	d102      	bne.n	8001576 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2200      	movs	r2, #0
 8001574:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4618      	mov	r0, r3
 800157c:	f001 f8a6 	bl	80026cc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6818      	ldr	r0, [r3, #0]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	7c1a      	ldrb	r2, [r3, #16]
 8001588:	f88d 2000 	strb.w	r2, [sp]
 800158c:	3304      	adds	r3, #4
 800158e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001590:	f001 f838 	bl	8002604 <USB_CoreInit>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d005      	beq.n	80015a6 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2202      	movs	r2, #2
 800159e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e0ce      	b.n	8001744 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2100      	movs	r1, #0
 80015ac:	4618      	mov	r0, r3
 80015ae:	f001 f89e 	bl	80026ee <USB_SetCurrentMode>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d005      	beq.n	80015c4 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2202      	movs	r2, #2
 80015bc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80015c0:	2301      	movs	r3, #1
 80015c2:	e0bf      	b.n	8001744 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015c4:	2300      	movs	r3, #0
 80015c6:	73fb      	strb	r3, [r7, #15]
 80015c8:	e04a      	b.n	8001660 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80015ca:	7bfa      	ldrb	r2, [r7, #15]
 80015cc:	6879      	ldr	r1, [r7, #4]
 80015ce:	4613      	mov	r3, r2
 80015d0:	00db      	lsls	r3, r3, #3
 80015d2:	4413      	add	r3, r2
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	440b      	add	r3, r1
 80015d8:	3315      	adds	r3, #21
 80015da:	2201      	movs	r2, #1
 80015dc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80015de:	7bfa      	ldrb	r2, [r7, #15]
 80015e0:	6879      	ldr	r1, [r7, #4]
 80015e2:	4613      	mov	r3, r2
 80015e4:	00db      	lsls	r3, r3, #3
 80015e6:	4413      	add	r3, r2
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	440b      	add	r3, r1
 80015ec:	3314      	adds	r3, #20
 80015ee:	7bfa      	ldrb	r2, [r7, #15]
 80015f0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80015f2:	7bfa      	ldrb	r2, [r7, #15]
 80015f4:	7bfb      	ldrb	r3, [r7, #15]
 80015f6:	b298      	uxth	r0, r3
 80015f8:	6879      	ldr	r1, [r7, #4]
 80015fa:	4613      	mov	r3, r2
 80015fc:	00db      	lsls	r3, r3, #3
 80015fe:	4413      	add	r3, r2
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	440b      	add	r3, r1
 8001604:	332e      	adds	r3, #46	@ 0x2e
 8001606:	4602      	mov	r2, r0
 8001608:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800160a:	7bfa      	ldrb	r2, [r7, #15]
 800160c:	6879      	ldr	r1, [r7, #4]
 800160e:	4613      	mov	r3, r2
 8001610:	00db      	lsls	r3, r3, #3
 8001612:	4413      	add	r3, r2
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	440b      	add	r3, r1
 8001618:	3318      	adds	r3, #24
 800161a:	2200      	movs	r2, #0
 800161c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800161e:	7bfa      	ldrb	r2, [r7, #15]
 8001620:	6879      	ldr	r1, [r7, #4]
 8001622:	4613      	mov	r3, r2
 8001624:	00db      	lsls	r3, r3, #3
 8001626:	4413      	add	r3, r2
 8001628:	009b      	lsls	r3, r3, #2
 800162a:	440b      	add	r3, r1
 800162c:	331c      	adds	r3, #28
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001632:	7bfa      	ldrb	r2, [r7, #15]
 8001634:	6879      	ldr	r1, [r7, #4]
 8001636:	4613      	mov	r3, r2
 8001638:	00db      	lsls	r3, r3, #3
 800163a:	4413      	add	r3, r2
 800163c:	009b      	lsls	r3, r3, #2
 800163e:	440b      	add	r3, r1
 8001640:	3320      	adds	r3, #32
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001646:	7bfa      	ldrb	r2, [r7, #15]
 8001648:	6879      	ldr	r1, [r7, #4]
 800164a:	4613      	mov	r3, r2
 800164c:	00db      	lsls	r3, r3, #3
 800164e:	4413      	add	r3, r2
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	440b      	add	r3, r1
 8001654:	3324      	adds	r3, #36	@ 0x24
 8001656:	2200      	movs	r2, #0
 8001658:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800165a:	7bfb      	ldrb	r3, [r7, #15]
 800165c:	3301      	adds	r3, #1
 800165e:	73fb      	strb	r3, [r7, #15]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	791b      	ldrb	r3, [r3, #4]
 8001664:	7bfa      	ldrb	r2, [r7, #15]
 8001666:	429a      	cmp	r2, r3
 8001668:	d3af      	bcc.n	80015ca <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800166a:	2300      	movs	r3, #0
 800166c:	73fb      	strb	r3, [r7, #15]
 800166e:	e044      	b.n	80016fa <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001670:	7bfa      	ldrb	r2, [r7, #15]
 8001672:	6879      	ldr	r1, [r7, #4]
 8001674:	4613      	mov	r3, r2
 8001676:	00db      	lsls	r3, r3, #3
 8001678:	4413      	add	r3, r2
 800167a:	009b      	lsls	r3, r3, #2
 800167c:	440b      	add	r3, r1
 800167e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001682:	2200      	movs	r2, #0
 8001684:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001686:	7bfa      	ldrb	r2, [r7, #15]
 8001688:	6879      	ldr	r1, [r7, #4]
 800168a:	4613      	mov	r3, r2
 800168c:	00db      	lsls	r3, r3, #3
 800168e:	4413      	add	r3, r2
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	440b      	add	r3, r1
 8001694:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001698:	7bfa      	ldrb	r2, [r7, #15]
 800169a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800169c:	7bfa      	ldrb	r2, [r7, #15]
 800169e:	6879      	ldr	r1, [r7, #4]
 80016a0:	4613      	mov	r3, r2
 80016a2:	00db      	lsls	r3, r3, #3
 80016a4:	4413      	add	r3, r2
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	440b      	add	r3, r1
 80016aa:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80016ae:	2200      	movs	r2, #0
 80016b0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80016b2:	7bfa      	ldrb	r2, [r7, #15]
 80016b4:	6879      	ldr	r1, [r7, #4]
 80016b6:	4613      	mov	r3, r2
 80016b8:	00db      	lsls	r3, r3, #3
 80016ba:	4413      	add	r3, r2
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	440b      	add	r3, r1
 80016c0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80016c8:	7bfa      	ldrb	r2, [r7, #15]
 80016ca:	6879      	ldr	r1, [r7, #4]
 80016cc:	4613      	mov	r3, r2
 80016ce:	00db      	lsls	r3, r3, #3
 80016d0:	4413      	add	r3, r2
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	440b      	add	r3, r1
 80016d6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80016de:	7bfa      	ldrb	r2, [r7, #15]
 80016e0:	6879      	ldr	r1, [r7, #4]
 80016e2:	4613      	mov	r3, r2
 80016e4:	00db      	lsls	r3, r3, #3
 80016e6:	4413      	add	r3, r2
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	440b      	add	r3, r1
 80016ec:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016f4:	7bfb      	ldrb	r3, [r7, #15]
 80016f6:	3301      	adds	r3, #1
 80016f8:	73fb      	strb	r3, [r7, #15]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	791b      	ldrb	r3, [r3, #4]
 80016fe:	7bfa      	ldrb	r2, [r7, #15]
 8001700:	429a      	cmp	r2, r3
 8001702:	d3b5      	bcc.n	8001670 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6818      	ldr	r0, [r3, #0]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	7c1a      	ldrb	r2, [r3, #16]
 800170c:	f88d 2000 	strb.w	r2, [sp]
 8001710:	3304      	adds	r3, #4
 8001712:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001714:	f001 f838 	bl	8002788 <USB_DevInit>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d005      	beq.n	800172a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2202      	movs	r2, #2
 8001722:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e00c      	b.n	8001744 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2200      	movs	r2, #0
 800172e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2201      	movs	r2, #1
 8001734:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4618      	mov	r0, r3
 800173e:	f001 fa00 	bl	8002b42 <USB_DevDisconnect>

  return HAL_OK;
 8001742:	2300      	movs	r3, #0
}
 8001744:	4618      	mov	r0, r3
 8001746:	3710      	adds	r7, #16
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}

0800174c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b086      	sub	sp, #24
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d101      	bne.n	800175e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e267      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 0301 	and.w	r3, r3, #1
 8001766:	2b00      	cmp	r3, #0
 8001768:	d075      	beq.n	8001856 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800176a:	4b88      	ldr	r3, [pc, #544]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	f003 030c 	and.w	r3, r3, #12
 8001772:	2b04      	cmp	r3, #4
 8001774:	d00c      	beq.n	8001790 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001776:	4b85      	ldr	r3, [pc, #532]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800177e:	2b08      	cmp	r3, #8
 8001780:	d112      	bne.n	80017a8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001782:	4b82      	ldr	r3, [pc, #520]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800178a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800178e:	d10b      	bne.n	80017a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001790:	4b7e      	ldr	r3, [pc, #504]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001798:	2b00      	cmp	r3, #0
 800179a:	d05b      	beq.n	8001854 <HAL_RCC_OscConfig+0x108>
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d157      	bne.n	8001854 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e242      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017b0:	d106      	bne.n	80017c0 <HAL_RCC_OscConfig+0x74>
 80017b2:	4b76      	ldr	r3, [pc, #472]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a75      	ldr	r2, [pc, #468]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80017b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017bc:	6013      	str	r3, [r2, #0]
 80017be:	e01d      	b.n	80017fc <HAL_RCC_OscConfig+0xb0>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80017c8:	d10c      	bne.n	80017e4 <HAL_RCC_OscConfig+0x98>
 80017ca:	4b70      	ldr	r3, [pc, #448]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a6f      	ldr	r2, [pc, #444]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80017d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017d4:	6013      	str	r3, [r2, #0]
 80017d6:	4b6d      	ldr	r3, [pc, #436]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4a6c      	ldr	r2, [pc, #432]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80017dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017e0:	6013      	str	r3, [r2, #0]
 80017e2:	e00b      	b.n	80017fc <HAL_RCC_OscConfig+0xb0>
 80017e4:	4b69      	ldr	r3, [pc, #420]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a68      	ldr	r2, [pc, #416]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80017ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017ee:	6013      	str	r3, [r2, #0]
 80017f0:	4b66      	ldr	r3, [pc, #408]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a65      	ldr	r2, [pc, #404]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80017f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d013      	beq.n	800182c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001804:	f7ff fb9a 	bl	8000f3c <HAL_GetTick>
 8001808:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800180a:	e008      	b.n	800181e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800180c:	f7ff fb96 	bl	8000f3c <HAL_GetTick>
 8001810:	4602      	mov	r2, r0
 8001812:	693b      	ldr	r3, [r7, #16]
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	2b64      	cmp	r3, #100	@ 0x64
 8001818:	d901      	bls.n	800181e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800181a:	2303      	movs	r3, #3
 800181c:	e207      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800181e:	4b5b      	ldr	r3, [pc, #364]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001826:	2b00      	cmp	r3, #0
 8001828:	d0f0      	beq.n	800180c <HAL_RCC_OscConfig+0xc0>
 800182a:	e014      	b.n	8001856 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800182c:	f7ff fb86 	bl	8000f3c <HAL_GetTick>
 8001830:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001832:	e008      	b.n	8001846 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001834:	f7ff fb82 	bl	8000f3c <HAL_GetTick>
 8001838:	4602      	mov	r2, r0
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	2b64      	cmp	r3, #100	@ 0x64
 8001840:	d901      	bls.n	8001846 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001842:	2303      	movs	r3, #3
 8001844:	e1f3      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001846:	4b51      	ldr	r3, [pc, #324]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d1f0      	bne.n	8001834 <HAL_RCC_OscConfig+0xe8>
 8001852:	e000      	b.n	8001856 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001854:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f003 0302 	and.w	r3, r3, #2
 800185e:	2b00      	cmp	r3, #0
 8001860:	d063      	beq.n	800192a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001862:	4b4a      	ldr	r3, [pc, #296]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	f003 030c 	and.w	r3, r3, #12
 800186a:	2b00      	cmp	r3, #0
 800186c:	d00b      	beq.n	8001886 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800186e:	4b47      	ldr	r3, [pc, #284]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001876:	2b08      	cmp	r3, #8
 8001878:	d11c      	bne.n	80018b4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800187a:	4b44      	ldr	r3, [pc, #272]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d116      	bne.n	80018b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001886:	4b41      	ldr	r3, [pc, #260]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0302 	and.w	r3, r3, #2
 800188e:	2b00      	cmp	r3, #0
 8001890:	d005      	beq.n	800189e <HAL_RCC_OscConfig+0x152>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	68db      	ldr	r3, [r3, #12]
 8001896:	2b01      	cmp	r3, #1
 8001898:	d001      	beq.n	800189e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e1c7      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800189e:	4b3b      	ldr	r3, [pc, #236]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	691b      	ldr	r3, [r3, #16]
 80018aa:	00db      	lsls	r3, r3, #3
 80018ac:	4937      	ldr	r1, [pc, #220]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80018ae:	4313      	orrs	r3, r2
 80018b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018b2:	e03a      	b.n	800192a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d020      	beq.n	80018fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018bc:	4b34      	ldr	r3, [pc, #208]	@ (8001990 <HAL_RCC_OscConfig+0x244>)
 80018be:	2201      	movs	r2, #1
 80018c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018c2:	f7ff fb3b 	bl	8000f3c <HAL_GetTick>
 80018c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018c8:	e008      	b.n	80018dc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018ca:	f7ff fb37 	bl	8000f3c <HAL_GetTick>
 80018ce:	4602      	mov	r2, r0
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	d901      	bls.n	80018dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80018d8:	2303      	movs	r3, #3
 80018da:	e1a8      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018dc:	4b2b      	ldr	r3, [pc, #172]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0302 	and.w	r3, r3, #2
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d0f0      	beq.n	80018ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018e8:	4b28      	ldr	r3, [pc, #160]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	691b      	ldr	r3, [r3, #16]
 80018f4:	00db      	lsls	r3, r3, #3
 80018f6:	4925      	ldr	r1, [pc, #148]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80018f8:	4313      	orrs	r3, r2
 80018fa:	600b      	str	r3, [r1, #0]
 80018fc:	e015      	b.n	800192a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018fe:	4b24      	ldr	r3, [pc, #144]	@ (8001990 <HAL_RCC_OscConfig+0x244>)
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001904:	f7ff fb1a 	bl	8000f3c <HAL_GetTick>
 8001908:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800190a:	e008      	b.n	800191e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800190c:	f7ff fb16 	bl	8000f3c <HAL_GetTick>
 8001910:	4602      	mov	r2, r0
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	2b02      	cmp	r3, #2
 8001918:	d901      	bls.n	800191e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e187      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800191e:	4b1b      	ldr	r3, [pc, #108]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 0302 	and.w	r3, r3, #2
 8001926:	2b00      	cmp	r3, #0
 8001928:	d1f0      	bne.n	800190c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0308 	and.w	r3, r3, #8
 8001932:	2b00      	cmp	r3, #0
 8001934:	d036      	beq.n	80019a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	695b      	ldr	r3, [r3, #20]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d016      	beq.n	800196c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800193e:	4b15      	ldr	r3, [pc, #84]	@ (8001994 <HAL_RCC_OscConfig+0x248>)
 8001940:	2201      	movs	r2, #1
 8001942:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001944:	f7ff fafa 	bl	8000f3c <HAL_GetTick>
 8001948:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800194a:	e008      	b.n	800195e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800194c:	f7ff faf6 	bl	8000f3c <HAL_GetTick>
 8001950:	4602      	mov	r2, r0
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	2b02      	cmp	r3, #2
 8001958:	d901      	bls.n	800195e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800195a:	2303      	movs	r3, #3
 800195c:	e167      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800195e:	4b0b      	ldr	r3, [pc, #44]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 8001960:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001962:	f003 0302 	and.w	r3, r3, #2
 8001966:	2b00      	cmp	r3, #0
 8001968:	d0f0      	beq.n	800194c <HAL_RCC_OscConfig+0x200>
 800196a:	e01b      	b.n	80019a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800196c:	4b09      	ldr	r3, [pc, #36]	@ (8001994 <HAL_RCC_OscConfig+0x248>)
 800196e:	2200      	movs	r2, #0
 8001970:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001972:	f7ff fae3 	bl	8000f3c <HAL_GetTick>
 8001976:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001978:	e00e      	b.n	8001998 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800197a:	f7ff fadf 	bl	8000f3c <HAL_GetTick>
 800197e:	4602      	mov	r2, r0
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	2b02      	cmp	r3, #2
 8001986:	d907      	bls.n	8001998 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001988:	2303      	movs	r3, #3
 800198a:	e150      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
 800198c:	40023800 	.word	0x40023800
 8001990:	42470000 	.word	0x42470000
 8001994:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001998:	4b88      	ldr	r3, [pc, #544]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 800199a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800199c:	f003 0302 	and.w	r3, r3, #2
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d1ea      	bne.n	800197a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 0304 	and.w	r3, r3, #4
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	f000 8097 	beq.w	8001ae0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019b2:	2300      	movs	r3, #0
 80019b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019b6:	4b81      	ldr	r3, [pc, #516]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d10f      	bne.n	80019e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019c2:	2300      	movs	r3, #0
 80019c4:	60bb      	str	r3, [r7, #8]
 80019c6:	4b7d      	ldr	r3, [pc, #500]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 80019c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ca:	4a7c      	ldr	r2, [pc, #496]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 80019cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80019d2:	4b7a      	ldr	r3, [pc, #488]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 80019d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019da:	60bb      	str	r3, [r7, #8]
 80019dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019de:	2301      	movs	r3, #1
 80019e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019e2:	4b77      	ldr	r3, [pc, #476]	@ (8001bc0 <HAL_RCC_OscConfig+0x474>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d118      	bne.n	8001a20 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019ee:	4b74      	ldr	r3, [pc, #464]	@ (8001bc0 <HAL_RCC_OscConfig+0x474>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a73      	ldr	r2, [pc, #460]	@ (8001bc0 <HAL_RCC_OscConfig+0x474>)
 80019f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019fa:	f7ff fa9f 	bl	8000f3c <HAL_GetTick>
 80019fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a00:	e008      	b.n	8001a14 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a02:	f7ff fa9b 	bl	8000f3c <HAL_GetTick>
 8001a06:	4602      	mov	r2, r0
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d901      	bls.n	8001a14 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001a10:	2303      	movs	r3, #3
 8001a12:	e10c      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a14:	4b6a      	ldr	r3, [pc, #424]	@ (8001bc0 <HAL_RCC_OscConfig+0x474>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d0f0      	beq.n	8001a02 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d106      	bne.n	8001a36 <HAL_RCC_OscConfig+0x2ea>
 8001a28:	4b64      	ldr	r3, [pc, #400]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a2c:	4a63      	ldr	r2, [pc, #396]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a2e:	f043 0301 	orr.w	r3, r3, #1
 8001a32:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a34:	e01c      	b.n	8001a70 <HAL_RCC_OscConfig+0x324>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	2b05      	cmp	r3, #5
 8001a3c:	d10c      	bne.n	8001a58 <HAL_RCC_OscConfig+0x30c>
 8001a3e:	4b5f      	ldr	r3, [pc, #380]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a42:	4a5e      	ldr	r2, [pc, #376]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a44:	f043 0304 	orr.w	r3, r3, #4
 8001a48:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a4a:	4b5c      	ldr	r3, [pc, #368]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a4e:	4a5b      	ldr	r2, [pc, #364]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a50:	f043 0301 	orr.w	r3, r3, #1
 8001a54:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a56:	e00b      	b.n	8001a70 <HAL_RCC_OscConfig+0x324>
 8001a58:	4b58      	ldr	r3, [pc, #352]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a5c:	4a57      	ldr	r2, [pc, #348]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a5e:	f023 0301 	bic.w	r3, r3, #1
 8001a62:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a64:	4b55      	ldr	r3, [pc, #340]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a68:	4a54      	ldr	r2, [pc, #336]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a6a:	f023 0304 	bic.w	r3, r3, #4
 8001a6e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d015      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a78:	f7ff fa60 	bl	8000f3c <HAL_GetTick>
 8001a7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a7e:	e00a      	b.n	8001a96 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a80:	f7ff fa5c 	bl	8000f3c <HAL_GetTick>
 8001a84:	4602      	mov	r2, r0
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d901      	bls.n	8001a96 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e0cb      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a96:	4b49      	ldr	r3, [pc, #292]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a9a:	f003 0302 	and.w	r3, r3, #2
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d0ee      	beq.n	8001a80 <HAL_RCC_OscConfig+0x334>
 8001aa2:	e014      	b.n	8001ace <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aa4:	f7ff fa4a 	bl	8000f3c <HAL_GetTick>
 8001aa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aaa:	e00a      	b.n	8001ac2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aac:	f7ff fa46 	bl	8000f3c <HAL_GetTick>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d901      	bls.n	8001ac2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	e0b5      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ac2:	4b3e      	ldr	r3, [pc, #248]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001ac4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ac6:	f003 0302 	and.w	r3, r3, #2
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d1ee      	bne.n	8001aac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ace:	7dfb      	ldrb	r3, [r7, #23]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d105      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ad4:	4b39      	ldr	r3, [pc, #228]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad8:	4a38      	ldr	r2, [pc, #224]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001ada:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ade:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	699b      	ldr	r3, [r3, #24]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	f000 80a1 	beq.w	8001c2c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001aea:	4b34      	ldr	r3, [pc, #208]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	f003 030c 	and.w	r3, r3, #12
 8001af2:	2b08      	cmp	r3, #8
 8001af4:	d05c      	beq.n	8001bb0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	699b      	ldr	r3, [r3, #24]
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d141      	bne.n	8001b82 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001afe:	4b31      	ldr	r3, [pc, #196]	@ (8001bc4 <HAL_RCC_OscConfig+0x478>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b04:	f7ff fa1a 	bl	8000f3c <HAL_GetTick>
 8001b08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b0a:	e008      	b.n	8001b1e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b0c:	f7ff fa16 	bl	8000f3c <HAL_GetTick>
 8001b10:	4602      	mov	r2, r0
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	1ad3      	subs	r3, r2, r3
 8001b16:	2b02      	cmp	r3, #2
 8001b18:	d901      	bls.n	8001b1e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	e087      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b1e:	4b27      	ldr	r3, [pc, #156]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d1f0      	bne.n	8001b0c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	69da      	ldr	r2, [r3, #28]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6a1b      	ldr	r3, [r3, #32]
 8001b32:	431a      	orrs	r2, r3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b38:	019b      	lsls	r3, r3, #6
 8001b3a:	431a      	orrs	r2, r3
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b40:	085b      	lsrs	r3, r3, #1
 8001b42:	3b01      	subs	r3, #1
 8001b44:	041b      	lsls	r3, r3, #16
 8001b46:	431a      	orrs	r2, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b4c:	061b      	lsls	r3, r3, #24
 8001b4e:	491b      	ldr	r1, [pc, #108]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001b50:	4313      	orrs	r3, r2
 8001b52:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b54:	4b1b      	ldr	r3, [pc, #108]	@ (8001bc4 <HAL_RCC_OscConfig+0x478>)
 8001b56:	2201      	movs	r2, #1
 8001b58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b5a:	f7ff f9ef 	bl	8000f3c <HAL_GetTick>
 8001b5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b60:	e008      	b.n	8001b74 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b62:	f7ff f9eb 	bl	8000f3c <HAL_GetTick>
 8001b66:	4602      	mov	r2, r0
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	2b02      	cmp	r3, #2
 8001b6e:	d901      	bls.n	8001b74 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001b70:	2303      	movs	r3, #3
 8001b72:	e05c      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b74:	4b11      	ldr	r3, [pc, #68]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d0f0      	beq.n	8001b62 <HAL_RCC_OscConfig+0x416>
 8001b80:	e054      	b.n	8001c2c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b82:	4b10      	ldr	r3, [pc, #64]	@ (8001bc4 <HAL_RCC_OscConfig+0x478>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b88:	f7ff f9d8 	bl	8000f3c <HAL_GetTick>
 8001b8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b8e:	e008      	b.n	8001ba2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b90:	f7ff f9d4 	bl	8000f3c <HAL_GetTick>
 8001b94:	4602      	mov	r2, r0
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	2b02      	cmp	r3, #2
 8001b9c:	d901      	bls.n	8001ba2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e045      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ba2:	4b06      	ldr	r3, [pc, #24]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d1f0      	bne.n	8001b90 <HAL_RCC_OscConfig+0x444>
 8001bae:	e03d      	b.n	8001c2c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d107      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e038      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	40007000 	.word	0x40007000
 8001bc4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001bc8:	4b1b      	ldr	r3, [pc, #108]	@ (8001c38 <HAL_RCC_OscConfig+0x4ec>)
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	699b      	ldr	r3, [r3, #24]
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d028      	beq.n	8001c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d121      	bne.n	8001c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d11a      	bne.n	8001c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001bf2:	68fa      	ldr	r2, [r7, #12]
 8001bf4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001bfe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d111      	bne.n	8001c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c0e:	085b      	lsrs	r3, r3, #1
 8001c10:	3b01      	subs	r3, #1
 8001c12:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d107      	bne.n	8001c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c22:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d001      	beq.n	8001c2c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e000      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3718      	adds	r7, #24
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40023800 	.word	0x40023800

08001c3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d101      	bne.n	8001c50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e0cc      	b.n	8001dea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c50:	4b68      	ldr	r3, [pc, #416]	@ (8001df4 <HAL_RCC_ClockConfig+0x1b8>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0307 	and.w	r3, r3, #7
 8001c58:	683a      	ldr	r2, [r7, #0]
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d90c      	bls.n	8001c78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c5e:	4b65      	ldr	r3, [pc, #404]	@ (8001df4 <HAL_RCC_ClockConfig+0x1b8>)
 8001c60:	683a      	ldr	r2, [r7, #0]
 8001c62:	b2d2      	uxtb	r2, r2
 8001c64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c66:	4b63      	ldr	r3, [pc, #396]	@ (8001df4 <HAL_RCC_ClockConfig+0x1b8>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 0307 	and.w	r3, r3, #7
 8001c6e:	683a      	ldr	r2, [r7, #0]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d001      	beq.n	8001c78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	e0b8      	b.n	8001dea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 0302 	and.w	r3, r3, #2
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d020      	beq.n	8001cc6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f003 0304 	and.w	r3, r3, #4
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d005      	beq.n	8001c9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c90:	4b59      	ldr	r3, [pc, #356]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	4a58      	ldr	r2, [pc, #352]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001c96:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001c9a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 0308 	and.w	r3, r3, #8
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d005      	beq.n	8001cb4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ca8:	4b53      	ldr	r3, [pc, #332]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	4a52      	ldr	r2, [pc, #328]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001cae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001cb2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cb4:	4b50      	ldr	r3, [pc, #320]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	494d      	ldr	r1, [pc, #308]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 0301 	and.w	r3, r3, #1
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d044      	beq.n	8001d5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d107      	bne.n	8001cea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cda:	4b47      	ldr	r3, [pc, #284]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d119      	bne.n	8001d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e07f      	b.n	8001dea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d003      	beq.n	8001cfa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001cf6:	2b03      	cmp	r3, #3
 8001cf8:	d107      	bne.n	8001d0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cfa:	4b3f      	ldr	r3, [pc, #252]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d109      	bne.n	8001d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e06f      	b.n	8001dea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d0a:	4b3b      	ldr	r3, [pc, #236]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d101      	bne.n	8001d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e067      	b.n	8001dea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d1a:	4b37      	ldr	r3, [pc, #220]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	f023 0203 	bic.w	r2, r3, #3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	4934      	ldr	r1, [pc, #208]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d2c:	f7ff f906 	bl	8000f3c <HAL_GetTick>
 8001d30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d32:	e00a      	b.n	8001d4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d34:	f7ff f902 	bl	8000f3c <HAL_GetTick>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e04f      	b.n	8001dea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d4a:	4b2b      	ldr	r3, [pc, #172]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	f003 020c 	and.w	r2, r3, #12
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d1eb      	bne.n	8001d34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d5c:	4b25      	ldr	r3, [pc, #148]	@ (8001df4 <HAL_RCC_ClockConfig+0x1b8>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 0307 	and.w	r3, r3, #7
 8001d64:	683a      	ldr	r2, [r7, #0]
 8001d66:	429a      	cmp	r2, r3
 8001d68:	d20c      	bcs.n	8001d84 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d6a:	4b22      	ldr	r3, [pc, #136]	@ (8001df4 <HAL_RCC_ClockConfig+0x1b8>)
 8001d6c:	683a      	ldr	r2, [r7, #0]
 8001d6e:	b2d2      	uxtb	r2, r2
 8001d70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d72:	4b20      	ldr	r3, [pc, #128]	@ (8001df4 <HAL_RCC_ClockConfig+0x1b8>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 0307 	and.w	r3, r3, #7
 8001d7a:	683a      	ldr	r2, [r7, #0]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d001      	beq.n	8001d84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e032      	b.n	8001dea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0304 	and.w	r3, r3, #4
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d008      	beq.n	8001da2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d90:	4b19      	ldr	r3, [pc, #100]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	4916      	ldr	r1, [pc, #88]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0308 	and.w	r3, r3, #8
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d009      	beq.n	8001dc2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001dae:	4b12      	ldr	r3, [pc, #72]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	691b      	ldr	r3, [r3, #16]
 8001dba:	00db      	lsls	r3, r3, #3
 8001dbc:	490e      	ldr	r1, [pc, #56]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001dc2:	f000 f821 	bl	8001e08 <HAL_RCC_GetSysClockFreq>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	091b      	lsrs	r3, r3, #4
 8001dce:	f003 030f 	and.w	r3, r3, #15
 8001dd2:	490a      	ldr	r1, [pc, #40]	@ (8001dfc <HAL_RCC_ClockConfig+0x1c0>)
 8001dd4:	5ccb      	ldrb	r3, [r1, r3]
 8001dd6:	fa22 f303 	lsr.w	r3, r2, r3
 8001dda:	4a09      	ldr	r2, [pc, #36]	@ (8001e00 <HAL_RCC_ClockConfig+0x1c4>)
 8001ddc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001dde:	4b09      	ldr	r3, [pc, #36]	@ (8001e04 <HAL_RCC_ClockConfig+0x1c8>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7ff f866 	bl	8000eb4 <HAL_InitTick>

  return HAL_OK;
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3710      	adds	r7, #16
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	40023c00 	.word	0x40023c00
 8001df8:	40023800 	.word	0x40023800
 8001dfc:	0800ac98 	.word	0x0800ac98
 8001e00:	20000000 	.word	0x20000000
 8001e04:	20000004 	.word	0x20000004

08001e08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e0c:	b094      	sub	sp, #80	@ 0x50
 8001e0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001e10:	2300      	movs	r3, #0
 8001e12:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001e14:	2300      	movs	r3, #0
 8001e16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e20:	4b79      	ldr	r3, [pc, #484]	@ (8002008 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	f003 030c 	and.w	r3, r3, #12
 8001e28:	2b08      	cmp	r3, #8
 8001e2a:	d00d      	beq.n	8001e48 <HAL_RCC_GetSysClockFreq+0x40>
 8001e2c:	2b08      	cmp	r3, #8
 8001e2e:	f200 80e1 	bhi.w	8001ff4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d002      	beq.n	8001e3c <HAL_RCC_GetSysClockFreq+0x34>
 8001e36:	2b04      	cmp	r3, #4
 8001e38:	d003      	beq.n	8001e42 <HAL_RCC_GetSysClockFreq+0x3a>
 8001e3a:	e0db      	b.n	8001ff4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e3c:	4b73      	ldr	r3, [pc, #460]	@ (800200c <HAL_RCC_GetSysClockFreq+0x204>)
 8001e3e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001e40:	e0db      	b.n	8001ffa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e42:	4b73      	ldr	r3, [pc, #460]	@ (8002010 <HAL_RCC_GetSysClockFreq+0x208>)
 8001e44:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001e46:	e0d8      	b.n	8001ffa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e48:	4b6f      	ldr	r3, [pc, #444]	@ (8002008 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e50:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e52:	4b6d      	ldr	r3, [pc, #436]	@ (8002008 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d063      	beq.n	8001f26 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e5e:	4b6a      	ldr	r3, [pc, #424]	@ (8002008 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	099b      	lsrs	r3, r3, #6
 8001e64:	2200      	movs	r2, #0
 8001e66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001e68:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001e6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e70:	633b      	str	r3, [r7, #48]	@ 0x30
 8001e72:	2300      	movs	r3, #0
 8001e74:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e76:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001e7a:	4622      	mov	r2, r4
 8001e7c:	462b      	mov	r3, r5
 8001e7e:	f04f 0000 	mov.w	r0, #0
 8001e82:	f04f 0100 	mov.w	r1, #0
 8001e86:	0159      	lsls	r1, r3, #5
 8001e88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e8c:	0150      	lsls	r0, r2, #5
 8001e8e:	4602      	mov	r2, r0
 8001e90:	460b      	mov	r3, r1
 8001e92:	4621      	mov	r1, r4
 8001e94:	1a51      	subs	r1, r2, r1
 8001e96:	6139      	str	r1, [r7, #16]
 8001e98:	4629      	mov	r1, r5
 8001e9a:	eb63 0301 	sbc.w	r3, r3, r1
 8001e9e:	617b      	str	r3, [r7, #20]
 8001ea0:	f04f 0200 	mov.w	r2, #0
 8001ea4:	f04f 0300 	mov.w	r3, #0
 8001ea8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001eac:	4659      	mov	r1, fp
 8001eae:	018b      	lsls	r3, r1, #6
 8001eb0:	4651      	mov	r1, sl
 8001eb2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001eb6:	4651      	mov	r1, sl
 8001eb8:	018a      	lsls	r2, r1, #6
 8001eba:	4651      	mov	r1, sl
 8001ebc:	ebb2 0801 	subs.w	r8, r2, r1
 8001ec0:	4659      	mov	r1, fp
 8001ec2:	eb63 0901 	sbc.w	r9, r3, r1
 8001ec6:	f04f 0200 	mov.w	r2, #0
 8001eca:	f04f 0300 	mov.w	r3, #0
 8001ece:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ed2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ed6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001eda:	4690      	mov	r8, r2
 8001edc:	4699      	mov	r9, r3
 8001ede:	4623      	mov	r3, r4
 8001ee0:	eb18 0303 	adds.w	r3, r8, r3
 8001ee4:	60bb      	str	r3, [r7, #8]
 8001ee6:	462b      	mov	r3, r5
 8001ee8:	eb49 0303 	adc.w	r3, r9, r3
 8001eec:	60fb      	str	r3, [r7, #12]
 8001eee:	f04f 0200 	mov.w	r2, #0
 8001ef2:	f04f 0300 	mov.w	r3, #0
 8001ef6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001efa:	4629      	mov	r1, r5
 8001efc:	024b      	lsls	r3, r1, #9
 8001efe:	4621      	mov	r1, r4
 8001f00:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001f04:	4621      	mov	r1, r4
 8001f06:	024a      	lsls	r2, r1, #9
 8001f08:	4610      	mov	r0, r2
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f0e:	2200      	movs	r2, #0
 8001f10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001f14:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001f18:	f7fe f95e 	bl	80001d8 <__aeabi_uldivmod>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	460b      	mov	r3, r1
 8001f20:	4613      	mov	r3, r2
 8001f22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001f24:	e058      	b.n	8001fd8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f26:	4b38      	ldr	r3, [pc, #224]	@ (8002008 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	099b      	lsrs	r3, r3, #6
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	4618      	mov	r0, r3
 8001f30:	4611      	mov	r1, r2
 8001f32:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001f36:	623b      	str	r3, [r7, #32]
 8001f38:	2300      	movs	r3, #0
 8001f3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f3c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001f40:	4642      	mov	r2, r8
 8001f42:	464b      	mov	r3, r9
 8001f44:	f04f 0000 	mov.w	r0, #0
 8001f48:	f04f 0100 	mov.w	r1, #0
 8001f4c:	0159      	lsls	r1, r3, #5
 8001f4e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f52:	0150      	lsls	r0, r2, #5
 8001f54:	4602      	mov	r2, r0
 8001f56:	460b      	mov	r3, r1
 8001f58:	4641      	mov	r1, r8
 8001f5a:	ebb2 0a01 	subs.w	sl, r2, r1
 8001f5e:	4649      	mov	r1, r9
 8001f60:	eb63 0b01 	sbc.w	fp, r3, r1
 8001f64:	f04f 0200 	mov.w	r2, #0
 8001f68:	f04f 0300 	mov.w	r3, #0
 8001f6c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001f70:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001f74:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001f78:	ebb2 040a 	subs.w	r4, r2, sl
 8001f7c:	eb63 050b 	sbc.w	r5, r3, fp
 8001f80:	f04f 0200 	mov.w	r2, #0
 8001f84:	f04f 0300 	mov.w	r3, #0
 8001f88:	00eb      	lsls	r3, r5, #3
 8001f8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f8e:	00e2      	lsls	r2, r4, #3
 8001f90:	4614      	mov	r4, r2
 8001f92:	461d      	mov	r5, r3
 8001f94:	4643      	mov	r3, r8
 8001f96:	18e3      	adds	r3, r4, r3
 8001f98:	603b      	str	r3, [r7, #0]
 8001f9a:	464b      	mov	r3, r9
 8001f9c:	eb45 0303 	adc.w	r3, r5, r3
 8001fa0:	607b      	str	r3, [r7, #4]
 8001fa2:	f04f 0200 	mov.w	r2, #0
 8001fa6:	f04f 0300 	mov.w	r3, #0
 8001faa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001fae:	4629      	mov	r1, r5
 8001fb0:	028b      	lsls	r3, r1, #10
 8001fb2:	4621      	mov	r1, r4
 8001fb4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001fb8:	4621      	mov	r1, r4
 8001fba:	028a      	lsls	r2, r1, #10
 8001fbc:	4610      	mov	r0, r2
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	61bb      	str	r3, [r7, #24]
 8001fc6:	61fa      	str	r2, [r7, #28]
 8001fc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001fcc:	f7fe f904 	bl	80001d8 <__aeabi_uldivmod>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	460b      	mov	r3, r1
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8002008 <HAL_RCC_GetSysClockFreq+0x200>)
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	0c1b      	lsrs	r3, r3, #16
 8001fde:	f003 0303 	and.w	r3, r3, #3
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001fe8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001fea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fec:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ff0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001ff2:	e002      	b.n	8001ffa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ff4:	4b05      	ldr	r3, [pc, #20]	@ (800200c <HAL_RCC_GetSysClockFreq+0x204>)
 8001ff6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001ff8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ffa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3750      	adds	r7, #80	@ 0x50
 8002000:	46bd      	mov	sp, r7
 8002002:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002006:	bf00      	nop
 8002008:	40023800 	.word	0x40023800
 800200c:	00f42400 	.word	0x00f42400
 8002010:	007a1200 	.word	0x007a1200

08002014 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002018:	4b03      	ldr	r3, [pc, #12]	@ (8002028 <HAL_RCC_GetHCLKFreq+0x14>)
 800201a:	681b      	ldr	r3, [r3, #0]
}
 800201c:	4618      	mov	r0, r3
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	20000000 	.word	0x20000000

0800202c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002030:	f7ff fff0 	bl	8002014 <HAL_RCC_GetHCLKFreq>
 8002034:	4602      	mov	r2, r0
 8002036:	4b05      	ldr	r3, [pc, #20]	@ (800204c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	0a9b      	lsrs	r3, r3, #10
 800203c:	f003 0307 	and.w	r3, r3, #7
 8002040:	4903      	ldr	r1, [pc, #12]	@ (8002050 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002042:	5ccb      	ldrb	r3, [r1, r3]
 8002044:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002048:	4618      	mov	r0, r3
 800204a:	bd80      	pop	{r7, pc}
 800204c:	40023800 	.word	0x40023800
 8002050:	0800aca8 	.word	0x0800aca8

08002054 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002058:	f7ff ffdc 	bl	8002014 <HAL_RCC_GetHCLKFreq>
 800205c:	4602      	mov	r2, r0
 800205e:	4b05      	ldr	r3, [pc, #20]	@ (8002074 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	0b5b      	lsrs	r3, r3, #13
 8002064:	f003 0307 	and.w	r3, r3, #7
 8002068:	4903      	ldr	r1, [pc, #12]	@ (8002078 <HAL_RCC_GetPCLK2Freq+0x24>)
 800206a:	5ccb      	ldrb	r3, [r1, r3]
 800206c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002070:	4618      	mov	r0, r3
 8002072:	bd80      	pop	{r7, pc}
 8002074:	40023800 	.word	0x40023800
 8002078:	0800aca8 	.word	0x0800aca8

0800207c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d101      	bne.n	800208e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e042      	b.n	8002114 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2b00      	cmp	r3, #0
 8002098:	d106      	bne.n	80020a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f7fe fda0 	bl	8000be8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2224      	movs	r2, #36	@ 0x24
 80020ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	68da      	ldr	r2, [r3, #12]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80020be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f000 f82b 	bl	800211c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	691a      	ldr	r2, [r3, #16]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80020d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	695a      	ldr	r2, [r3, #20]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80020e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	68da      	ldr	r2, [r3, #12]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80020f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2220      	movs	r2, #32
 8002100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2220      	movs	r2, #32
 8002108:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2200      	movs	r2, #0
 8002110:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002112:	2300      	movs	r3, #0
}
 8002114:	4618      	mov	r0, r3
 8002116:	3708      	adds	r7, #8
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}

0800211c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800211c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002120:	b0c0      	sub	sp, #256	@ 0x100
 8002122:	af00      	add	r7, sp, #0
 8002124:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	691b      	ldr	r3, [r3, #16]
 8002130:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002138:	68d9      	ldr	r1, [r3, #12]
 800213a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	ea40 0301 	orr.w	r3, r0, r1
 8002144:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002146:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800214a:	689a      	ldr	r2, [r3, #8]
 800214c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	431a      	orrs	r2, r3
 8002154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002158:	695b      	ldr	r3, [r3, #20]
 800215a:	431a      	orrs	r2, r3
 800215c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002160:	69db      	ldr	r3, [r3, #28]
 8002162:	4313      	orrs	r3, r2
 8002164:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002174:	f021 010c 	bic.w	r1, r1, #12
 8002178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002182:	430b      	orrs	r3, r1
 8002184:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	695b      	ldr	r3, [r3, #20]
 800218e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002192:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002196:	6999      	ldr	r1, [r3, #24]
 8002198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	ea40 0301 	orr.w	r3, r0, r1
 80021a2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80021a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	4b8f      	ldr	r3, [pc, #572]	@ (80023e8 <UART_SetConfig+0x2cc>)
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d005      	beq.n	80021bc <UART_SetConfig+0xa0>
 80021b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	4b8d      	ldr	r3, [pc, #564]	@ (80023ec <UART_SetConfig+0x2d0>)
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d104      	bne.n	80021c6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80021bc:	f7ff ff4a 	bl	8002054 <HAL_RCC_GetPCLK2Freq>
 80021c0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80021c4:	e003      	b.n	80021ce <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80021c6:	f7ff ff31 	bl	800202c <HAL_RCC_GetPCLK1Freq>
 80021ca:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80021ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021d2:	69db      	ldr	r3, [r3, #28]
 80021d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80021d8:	f040 810c 	bne.w	80023f4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80021dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80021e0:	2200      	movs	r2, #0
 80021e2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80021e6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80021ea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80021ee:	4622      	mov	r2, r4
 80021f0:	462b      	mov	r3, r5
 80021f2:	1891      	adds	r1, r2, r2
 80021f4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80021f6:	415b      	adcs	r3, r3
 80021f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80021fa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80021fe:	4621      	mov	r1, r4
 8002200:	eb12 0801 	adds.w	r8, r2, r1
 8002204:	4629      	mov	r1, r5
 8002206:	eb43 0901 	adc.w	r9, r3, r1
 800220a:	f04f 0200 	mov.w	r2, #0
 800220e:	f04f 0300 	mov.w	r3, #0
 8002212:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002216:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800221a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800221e:	4690      	mov	r8, r2
 8002220:	4699      	mov	r9, r3
 8002222:	4623      	mov	r3, r4
 8002224:	eb18 0303 	adds.w	r3, r8, r3
 8002228:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800222c:	462b      	mov	r3, r5
 800222e:	eb49 0303 	adc.w	r3, r9, r3
 8002232:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002236:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	2200      	movs	r2, #0
 800223e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002242:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002246:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800224a:	460b      	mov	r3, r1
 800224c:	18db      	adds	r3, r3, r3
 800224e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002250:	4613      	mov	r3, r2
 8002252:	eb42 0303 	adc.w	r3, r2, r3
 8002256:	657b      	str	r3, [r7, #84]	@ 0x54
 8002258:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800225c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002260:	f7fd ffba 	bl	80001d8 <__aeabi_uldivmod>
 8002264:	4602      	mov	r2, r0
 8002266:	460b      	mov	r3, r1
 8002268:	4b61      	ldr	r3, [pc, #388]	@ (80023f0 <UART_SetConfig+0x2d4>)
 800226a:	fba3 2302 	umull	r2, r3, r3, r2
 800226e:	095b      	lsrs	r3, r3, #5
 8002270:	011c      	lsls	r4, r3, #4
 8002272:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002276:	2200      	movs	r2, #0
 8002278:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800227c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002280:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002284:	4642      	mov	r2, r8
 8002286:	464b      	mov	r3, r9
 8002288:	1891      	adds	r1, r2, r2
 800228a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800228c:	415b      	adcs	r3, r3
 800228e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002290:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002294:	4641      	mov	r1, r8
 8002296:	eb12 0a01 	adds.w	sl, r2, r1
 800229a:	4649      	mov	r1, r9
 800229c:	eb43 0b01 	adc.w	fp, r3, r1
 80022a0:	f04f 0200 	mov.w	r2, #0
 80022a4:	f04f 0300 	mov.w	r3, #0
 80022a8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80022ac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80022b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80022b4:	4692      	mov	sl, r2
 80022b6:	469b      	mov	fp, r3
 80022b8:	4643      	mov	r3, r8
 80022ba:	eb1a 0303 	adds.w	r3, sl, r3
 80022be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80022c2:	464b      	mov	r3, r9
 80022c4:	eb4b 0303 	adc.w	r3, fp, r3
 80022c8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80022cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	2200      	movs	r2, #0
 80022d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80022d8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80022dc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80022e0:	460b      	mov	r3, r1
 80022e2:	18db      	adds	r3, r3, r3
 80022e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80022e6:	4613      	mov	r3, r2
 80022e8:	eb42 0303 	adc.w	r3, r2, r3
 80022ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80022ee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80022f2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80022f6:	f7fd ff6f 	bl	80001d8 <__aeabi_uldivmod>
 80022fa:	4602      	mov	r2, r0
 80022fc:	460b      	mov	r3, r1
 80022fe:	4611      	mov	r1, r2
 8002300:	4b3b      	ldr	r3, [pc, #236]	@ (80023f0 <UART_SetConfig+0x2d4>)
 8002302:	fba3 2301 	umull	r2, r3, r3, r1
 8002306:	095b      	lsrs	r3, r3, #5
 8002308:	2264      	movs	r2, #100	@ 0x64
 800230a:	fb02 f303 	mul.w	r3, r2, r3
 800230e:	1acb      	subs	r3, r1, r3
 8002310:	00db      	lsls	r3, r3, #3
 8002312:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002316:	4b36      	ldr	r3, [pc, #216]	@ (80023f0 <UART_SetConfig+0x2d4>)
 8002318:	fba3 2302 	umull	r2, r3, r3, r2
 800231c:	095b      	lsrs	r3, r3, #5
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002324:	441c      	add	r4, r3
 8002326:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800232a:	2200      	movs	r2, #0
 800232c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002330:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002334:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002338:	4642      	mov	r2, r8
 800233a:	464b      	mov	r3, r9
 800233c:	1891      	adds	r1, r2, r2
 800233e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002340:	415b      	adcs	r3, r3
 8002342:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002344:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002348:	4641      	mov	r1, r8
 800234a:	1851      	adds	r1, r2, r1
 800234c:	6339      	str	r1, [r7, #48]	@ 0x30
 800234e:	4649      	mov	r1, r9
 8002350:	414b      	adcs	r3, r1
 8002352:	637b      	str	r3, [r7, #52]	@ 0x34
 8002354:	f04f 0200 	mov.w	r2, #0
 8002358:	f04f 0300 	mov.w	r3, #0
 800235c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002360:	4659      	mov	r1, fp
 8002362:	00cb      	lsls	r3, r1, #3
 8002364:	4651      	mov	r1, sl
 8002366:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800236a:	4651      	mov	r1, sl
 800236c:	00ca      	lsls	r2, r1, #3
 800236e:	4610      	mov	r0, r2
 8002370:	4619      	mov	r1, r3
 8002372:	4603      	mov	r3, r0
 8002374:	4642      	mov	r2, r8
 8002376:	189b      	adds	r3, r3, r2
 8002378:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800237c:	464b      	mov	r3, r9
 800237e:	460a      	mov	r2, r1
 8002380:	eb42 0303 	adc.w	r3, r2, r3
 8002384:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002388:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	2200      	movs	r2, #0
 8002390:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002394:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002398:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800239c:	460b      	mov	r3, r1
 800239e:	18db      	adds	r3, r3, r3
 80023a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80023a2:	4613      	mov	r3, r2
 80023a4:	eb42 0303 	adc.w	r3, r2, r3
 80023a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80023ae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80023b2:	f7fd ff11 	bl	80001d8 <__aeabi_uldivmod>
 80023b6:	4602      	mov	r2, r0
 80023b8:	460b      	mov	r3, r1
 80023ba:	4b0d      	ldr	r3, [pc, #52]	@ (80023f0 <UART_SetConfig+0x2d4>)
 80023bc:	fba3 1302 	umull	r1, r3, r3, r2
 80023c0:	095b      	lsrs	r3, r3, #5
 80023c2:	2164      	movs	r1, #100	@ 0x64
 80023c4:	fb01 f303 	mul.w	r3, r1, r3
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	00db      	lsls	r3, r3, #3
 80023cc:	3332      	adds	r3, #50	@ 0x32
 80023ce:	4a08      	ldr	r2, [pc, #32]	@ (80023f0 <UART_SetConfig+0x2d4>)
 80023d0:	fba2 2303 	umull	r2, r3, r2, r3
 80023d4:	095b      	lsrs	r3, r3, #5
 80023d6:	f003 0207 	and.w	r2, r3, #7
 80023da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4422      	add	r2, r4
 80023e2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80023e4:	e106      	b.n	80025f4 <UART_SetConfig+0x4d8>
 80023e6:	bf00      	nop
 80023e8:	40011000 	.word	0x40011000
 80023ec:	40011400 	.word	0x40011400
 80023f0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80023f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80023f8:	2200      	movs	r2, #0
 80023fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80023fe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002402:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002406:	4642      	mov	r2, r8
 8002408:	464b      	mov	r3, r9
 800240a:	1891      	adds	r1, r2, r2
 800240c:	6239      	str	r1, [r7, #32]
 800240e:	415b      	adcs	r3, r3
 8002410:	627b      	str	r3, [r7, #36]	@ 0x24
 8002412:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002416:	4641      	mov	r1, r8
 8002418:	1854      	adds	r4, r2, r1
 800241a:	4649      	mov	r1, r9
 800241c:	eb43 0501 	adc.w	r5, r3, r1
 8002420:	f04f 0200 	mov.w	r2, #0
 8002424:	f04f 0300 	mov.w	r3, #0
 8002428:	00eb      	lsls	r3, r5, #3
 800242a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800242e:	00e2      	lsls	r2, r4, #3
 8002430:	4614      	mov	r4, r2
 8002432:	461d      	mov	r5, r3
 8002434:	4643      	mov	r3, r8
 8002436:	18e3      	adds	r3, r4, r3
 8002438:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800243c:	464b      	mov	r3, r9
 800243e:	eb45 0303 	adc.w	r3, r5, r3
 8002442:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002446:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	2200      	movs	r2, #0
 800244e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002452:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002456:	f04f 0200 	mov.w	r2, #0
 800245a:	f04f 0300 	mov.w	r3, #0
 800245e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002462:	4629      	mov	r1, r5
 8002464:	008b      	lsls	r3, r1, #2
 8002466:	4621      	mov	r1, r4
 8002468:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800246c:	4621      	mov	r1, r4
 800246e:	008a      	lsls	r2, r1, #2
 8002470:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002474:	f7fd feb0 	bl	80001d8 <__aeabi_uldivmod>
 8002478:	4602      	mov	r2, r0
 800247a:	460b      	mov	r3, r1
 800247c:	4b60      	ldr	r3, [pc, #384]	@ (8002600 <UART_SetConfig+0x4e4>)
 800247e:	fba3 2302 	umull	r2, r3, r3, r2
 8002482:	095b      	lsrs	r3, r3, #5
 8002484:	011c      	lsls	r4, r3, #4
 8002486:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800248a:	2200      	movs	r2, #0
 800248c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002490:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002494:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002498:	4642      	mov	r2, r8
 800249a:	464b      	mov	r3, r9
 800249c:	1891      	adds	r1, r2, r2
 800249e:	61b9      	str	r1, [r7, #24]
 80024a0:	415b      	adcs	r3, r3
 80024a2:	61fb      	str	r3, [r7, #28]
 80024a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024a8:	4641      	mov	r1, r8
 80024aa:	1851      	adds	r1, r2, r1
 80024ac:	6139      	str	r1, [r7, #16]
 80024ae:	4649      	mov	r1, r9
 80024b0:	414b      	adcs	r3, r1
 80024b2:	617b      	str	r3, [r7, #20]
 80024b4:	f04f 0200 	mov.w	r2, #0
 80024b8:	f04f 0300 	mov.w	r3, #0
 80024bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80024c0:	4659      	mov	r1, fp
 80024c2:	00cb      	lsls	r3, r1, #3
 80024c4:	4651      	mov	r1, sl
 80024c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80024ca:	4651      	mov	r1, sl
 80024cc:	00ca      	lsls	r2, r1, #3
 80024ce:	4610      	mov	r0, r2
 80024d0:	4619      	mov	r1, r3
 80024d2:	4603      	mov	r3, r0
 80024d4:	4642      	mov	r2, r8
 80024d6:	189b      	adds	r3, r3, r2
 80024d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80024dc:	464b      	mov	r3, r9
 80024de:	460a      	mov	r2, r1
 80024e0:	eb42 0303 	adc.w	r3, r2, r3
 80024e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80024e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80024f2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80024f4:	f04f 0200 	mov.w	r2, #0
 80024f8:	f04f 0300 	mov.w	r3, #0
 80024fc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002500:	4649      	mov	r1, r9
 8002502:	008b      	lsls	r3, r1, #2
 8002504:	4641      	mov	r1, r8
 8002506:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800250a:	4641      	mov	r1, r8
 800250c:	008a      	lsls	r2, r1, #2
 800250e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002512:	f7fd fe61 	bl	80001d8 <__aeabi_uldivmod>
 8002516:	4602      	mov	r2, r0
 8002518:	460b      	mov	r3, r1
 800251a:	4611      	mov	r1, r2
 800251c:	4b38      	ldr	r3, [pc, #224]	@ (8002600 <UART_SetConfig+0x4e4>)
 800251e:	fba3 2301 	umull	r2, r3, r3, r1
 8002522:	095b      	lsrs	r3, r3, #5
 8002524:	2264      	movs	r2, #100	@ 0x64
 8002526:	fb02 f303 	mul.w	r3, r2, r3
 800252a:	1acb      	subs	r3, r1, r3
 800252c:	011b      	lsls	r3, r3, #4
 800252e:	3332      	adds	r3, #50	@ 0x32
 8002530:	4a33      	ldr	r2, [pc, #204]	@ (8002600 <UART_SetConfig+0x4e4>)
 8002532:	fba2 2303 	umull	r2, r3, r2, r3
 8002536:	095b      	lsrs	r3, r3, #5
 8002538:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800253c:	441c      	add	r4, r3
 800253e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002542:	2200      	movs	r2, #0
 8002544:	673b      	str	r3, [r7, #112]	@ 0x70
 8002546:	677a      	str	r2, [r7, #116]	@ 0x74
 8002548:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800254c:	4642      	mov	r2, r8
 800254e:	464b      	mov	r3, r9
 8002550:	1891      	adds	r1, r2, r2
 8002552:	60b9      	str	r1, [r7, #8]
 8002554:	415b      	adcs	r3, r3
 8002556:	60fb      	str	r3, [r7, #12]
 8002558:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800255c:	4641      	mov	r1, r8
 800255e:	1851      	adds	r1, r2, r1
 8002560:	6039      	str	r1, [r7, #0]
 8002562:	4649      	mov	r1, r9
 8002564:	414b      	adcs	r3, r1
 8002566:	607b      	str	r3, [r7, #4]
 8002568:	f04f 0200 	mov.w	r2, #0
 800256c:	f04f 0300 	mov.w	r3, #0
 8002570:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002574:	4659      	mov	r1, fp
 8002576:	00cb      	lsls	r3, r1, #3
 8002578:	4651      	mov	r1, sl
 800257a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800257e:	4651      	mov	r1, sl
 8002580:	00ca      	lsls	r2, r1, #3
 8002582:	4610      	mov	r0, r2
 8002584:	4619      	mov	r1, r3
 8002586:	4603      	mov	r3, r0
 8002588:	4642      	mov	r2, r8
 800258a:	189b      	adds	r3, r3, r2
 800258c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800258e:	464b      	mov	r3, r9
 8002590:	460a      	mov	r2, r1
 8002592:	eb42 0303 	adc.w	r3, r2, r3
 8002596:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	2200      	movs	r2, #0
 80025a0:	663b      	str	r3, [r7, #96]	@ 0x60
 80025a2:	667a      	str	r2, [r7, #100]	@ 0x64
 80025a4:	f04f 0200 	mov.w	r2, #0
 80025a8:	f04f 0300 	mov.w	r3, #0
 80025ac:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80025b0:	4649      	mov	r1, r9
 80025b2:	008b      	lsls	r3, r1, #2
 80025b4:	4641      	mov	r1, r8
 80025b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80025ba:	4641      	mov	r1, r8
 80025bc:	008a      	lsls	r2, r1, #2
 80025be:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80025c2:	f7fd fe09 	bl	80001d8 <__aeabi_uldivmod>
 80025c6:	4602      	mov	r2, r0
 80025c8:	460b      	mov	r3, r1
 80025ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002600 <UART_SetConfig+0x4e4>)
 80025cc:	fba3 1302 	umull	r1, r3, r3, r2
 80025d0:	095b      	lsrs	r3, r3, #5
 80025d2:	2164      	movs	r1, #100	@ 0x64
 80025d4:	fb01 f303 	mul.w	r3, r1, r3
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	011b      	lsls	r3, r3, #4
 80025dc:	3332      	adds	r3, #50	@ 0x32
 80025de:	4a08      	ldr	r2, [pc, #32]	@ (8002600 <UART_SetConfig+0x4e4>)
 80025e0:	fba2 2303 	umull	r2, r3, r2, r3
 80025e4:	095b      	lsrs	r3, r3, #5
 80025e6:	f003 020f 	and.w	r2, r3, #15
 80025ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4422      	add	r2, r4
 80025f2:	609a      	str	r2, [r3, #8]
}
 80025f4:	bf00      	nop
 80025f6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80025fa:	46bd      	mov	sp, r7
 80025fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002600:	51eb851f 	.word	0x51eb851f

08002604 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8002604:	b084      	sub	sp, #16
 8002606:	b580      	push	{r7, lr}
 8002608:	b084      	sub	sp, #16
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
 800260e:	f107 001c 	add.w	r0, r7, #28
 8002612:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8002616:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800261a:	2b01      	cmp	r3, #1
 800261c:	d123      	bne.n	8002666 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002622:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8002632:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	68db      	ldr	r3, [r3, #12]
 800263e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8002646:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800264a:	2b01      	cmp	r3, #1
 800264c:	d105      	bne.n	800265a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f000 faa0 	bl	8002ba0 <USB_CoreReset>
 8002660:	4603      	mov	r3, r0
 8002662:	73fb      	strb	r3, [r7, #15]
 8002664:	e01b      	b.n	800269e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f000 fa94 	bl	8002ba0 <USB_CoreReset>
 8002678:	4603      	mov	r3, r0
 800267a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800267c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002680:	2b00      	cmp	r3, #0
 8002682:	d106      	bne.n	8002692 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002688:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	639a      	str	r2, [r3, #56]	@ 0x38
 8002690:	e005      	b.n	800269e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002696:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800269e:	7fbb      	ldrb	r3, [r7, #30]
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d10b      	bne.n	80026bc <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f043 0206 	orr.w	r2, r3, #6
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	f043 0220 	orr.w	r2, r3, #32
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80026bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3710      	adds	r7, #16
 80026c2:	46bd      	mov	sp, r7
 80026c4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80026c8:	b004      	add	sp, #16
 80026ca:	4770      	bx	lr

080026cc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	f023 0201 	bic.w	r2, r3, #1
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	370c      	adds	r7, #12
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr

080026ee <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80026ee:	b580      	push	{r7, lr}
 80026f0:	b084      	sub	sp, #16
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
 80026f6:	460b      	mov	r3, r1
 80026f8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80026fa:	2300      	movs	r3, #0
 80026fc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	68db      	ldr	r3, [r3, #12]
 8002702:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800270a:	78fb      	ldrb	r3, [r7, #3]
 800270c:	2b01      	cmp	r3, #1
 800270e:	d115      	bne.n	800273c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800271c:	200a      	movs	r0, #10
 800271e:	f7fe fc19 	bl	8000f54 <HAL_Delay>
      ms += 10U;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	330a      	adds	r3, #10
 8002726:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f000 fa2b 	bl	8002b84 <USB_GetMode>
 800272e:	4603      	mov	r3, r0
 8002730:	2b01      	cmp	r3, #1
 8002732:	d01e      	beq.n	8002772 <USB_SetCurrentMode+0x84>
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2bc7      	cmp	r3, #199	@ 0xc7
 8002738:	d9f0      	bls.n	800271c <USB_SetCurrentMode+0x2e>
 800273a:	e01a      	b.n	8002772 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800273c:	78fb      	ldrb	r3, [r7, #3]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d115      	bne.n	800276e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	68db      	ldr	r3, [r3, #12]
 8002746:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800274e:	200a      	movs	r0, #10
 8002750:	f7fe fc00 	bl	8000f54 <HAL_Delay>
      ms += 10U;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	330a      	adds	r3, #10
 8002758:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f000 fa12 	bl	8002b84 <USB_GetMode>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d005      	beq.n	8002772 <USB_SetCurrentMode+0x84>
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2bc7      	cmp	r3, #199	@ 0xc7
 800276a:	d9f0      	bls.n	800274e <USB_SetCurrentMode+0x60>
 800276c:	e001      	b.n	8002772 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e005      	b.n	800277e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2bc8      	cmp	r3, #200	@ 0xc8
 8002776:	d101      	bne.n	800277c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	e000      	b.n	800277e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800277c:	2300      	movs	r3, #0
}
 800277e:	4618      	mov	r0, r3
 8002780:	3710      	adds	r7, #16
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
	...

08002788 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8002788:	b084      	sub	sp, #16
 800278a:	b580      	push	{r7, lr}
 800278c:	b086      	sub	sp, #24
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
 8002792:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8002796:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800279a:	2300      	movs	r3, #0
 800279c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80027a2:	2300      	movs	r3, #0
 80027a4:	613b      	str	r3, [r7, #16]
 80027a6:	e009      	b.n	80027bc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	3340      	adds	r3, #64	@ 0x40
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	4413      	add	r3, r2
 80027b2:	2200      	movs	r2, #0
 80027b4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	3301      	adds	r3, #1
 80027ba:	613b      	str	r3, [r7, #16]
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	2b0e      	cmp	r3, #14
 80027c0:	d9f2      	bls.n	80027a8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80027c2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d11c      	bne.n	8002804 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	68fa      	ldr	r2, [r7, #12]
 80027d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80027d8:	f043 0302 	orr.w	r3, r3, #2
 80027dc:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027e2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027ee:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027fa:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	639a      	str	r2, [r3, #56]	@ 0x38
 8002802:	e00b      	b.n	800281c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002808:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002814:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8002822:	461a      	mov	r2, r3
 8002824:	2300      	movs	r3, #0
 8002826:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8002828:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800282c:	2b01      	cmp	r3, #1
 800282e:	d10d      	bne.n	800284c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8002830:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002834:	2b00      	cmp	r3, #0
 8002836:	d104      	bne.n	8002842 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8002838:	2100      	movs	r1, #0
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 f968 	bl	8002b10 <USB_SetDevSpeed>
 8002840:	e008      	b.n	8002854 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8002842:	2101      	movs	r1, #1
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f000 f963 	bl	8002b10 <USB_SetDevSpeed>
 800284a:	e003      	b.n	8002854 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800284c:	2103      	movs	r1, #3
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f000 f95e 	bl	8002b10 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8002854:	2110      	movs	r1, #16
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f000 f8fa 	bl	8002a50 <USB_FlushTxFifo>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f000 f924 	bl	8002ab4 <USB_FlushRxFifo>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800287c:	461a      	mov	r2, r3
 800287e:	2300      	movs	r3, #0
 8002880:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002888:	461a      	mov	r2, r3
 800288a:	2300      	movs	r3, #0
 800288c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002894:	461a      	mov	r2, r3
 8002896:	2300      	movs	r3, #0
 8002898:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800289a:	2300      	movs	r3, #0
 800289c:	613b      	str	r3, [r7, #16]
 800289e:	e043      	b.n	8002928 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	015a      	lsls	r2, r3, #5
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	4413      	add	r3, r2
 80028a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80028b2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80028b6:	d118      	bne.n	80028ea <USB_DevInit+0x162>
    {
      if (i == 0U)
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d10a      	bne.n	80028d4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	015a      	lsls	r2, r3, #5
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	4413      	add	r3, r2
 80028c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80028ca:	461a      	mov	r2, r3
 80028cc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80028d0:	6013      	str	r3, [r2, #0]
 80028d2:	e013      	b.n	80028fc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	015a      	lsls	r2, r3, #5
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	4413      	add	r3, r2
 80028dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80028e0:	461a      	mov	r2, r3
 80028e2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80028e6:	6013      	str	r3, [r2, #0]
 80028e8:	e008      	b.n	80028fc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	015a      	lsls	r2, r3, #5
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	4413      	add	r3, r2
 80028f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80028f6:	461a      	mov	r2, r3
 80028f8:	2300      	movs	r3, #0
 80028fa:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	015a      	lsls	r2, r3, #5
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	4413      	add	r3, r2
 8002904:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002908:	461a      	mov	r2, r3
 800290a:	2300      	movs	r3, #0
 800290c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	015a      	lsls	r2, r3, #5
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	4413      	add	r3, r2
 8002916:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800291a:	461a      	mov	r2, r3
 800291c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002920:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	3301      	adds	r3, #1
 8002926:	613b      	str	r3, [r7, #16]
 8002928:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800292c:	461a      	mov	r2, r3
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	4293      	cmp	r3, r2
 8002932:	d3b5      	bcc.n	80028a0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002934:	2300      	movs	r3, #0
 8002936:	613b      	str	r3, [r7, #16]
 8002938:	e043      	b.n	80029c2 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	015a      	lsls	r2, r3, #5
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	4413      	add	r3, r2
 8002942:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800294c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002950:	d118      	bne.n	8002984 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d10a      	bne.n	800296e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	015a      	lsls	r2, r3, #5
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	4413      	add	r3, r2
 8002960:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002964:	461a      	mov	r2, r3
 8002966:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800296a:	6013      	str	r3, [r2, #0]
 800296c:	e013      	b.n	8002996 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	015a      	lsls	r2, r3, #5
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	4413      	add	r3, r2
 8002976:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800297a:	461a      	mov	r2, r3
 800297c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002980:	6013      	str	r3, [r2, #0]
 8002982:	e008      	b.n	8002996 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	015a      	lsls	r2, r3, #5
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	4413      	add	r3, r2
 800298c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002990:	461a      	mov	r2, r3
 8002992:	2300      	movs	r3, #0
 8002994:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	015a      	lsls	r2, r3, #5
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	4413      	add	r3, r2
 800299e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029a2:	461a      	mov	r2, r3
 80029a4:	2300      	movs	r3, #0
 80029a6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	015a      	lsls	r2, r3, #5
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	4413      	add	r3, r2
 80029b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029b4:	461a      	mov	r2, r3
 80029b6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80029ba:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	3301      	adds	r3, #1
 80029c0:	613b      	str	r3, [r7, #16]
 80029c2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80029c6:	461a      	mov	r2, r3
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d3b5      	bcc.n	800293a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029d4:	691b      	ldr	r3, [r3, #16]
 80029d6:	68fa      	ldr	r2, [r7, #12]
 80029d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80029dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80029e0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2200      	movs	r2, #0
 80029e6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80029ee:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80029f0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d105      	bne.n	8002a04 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	699b      	ldr	r3, [r3, #24]
 80029fc:	f043 0210 	orr.w	r2, r3, #16
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	699a      	ldr	r2, [r3, #24]
 8002a08:	4b10      	ldr	r3, [pc, #64]	@ (8002a4c <USB_DevInit+0x2c4>)
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8002a10:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d005      	beq.n	8002a24 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	699b      	ldr	r3, [r3, #24]
 8002a1c:	f043 0208 	orr.w	r2, r3, #8
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8002a24:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d107      	bne.n	8002a3c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	699b      	ldr	r3, [r3, #24]
 8002a30:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002a34:	f043 0304 	orr.w	r3, r3, #4
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8002a3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3718      	adds	r7, #24
 8002a42:	46bd      	mov	sp, r7
 8002a44:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002a48:	b004      	add	sp, #16
 8002a4a:	4770      	bx	lr
 8002a4c:	803c3800 	.word	0x803c3800

08002a50 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b085      	sub	sp, #20
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
 8002a58:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	3301      	adds	r3, #1
 8002a62:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8002a6a:	d901      	bls.n	8002a70 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8002a6c:	2303      	movs	r3, #3
 8002a6e:	e01b      	b.n	8002aa8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	691b      	ldr	r3, [r3, #16]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	daf2      	bge.n	8002a5e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	019b      	lsls	r3, r3, #6
 8002a80:	f043 0220 	orr.w	r2, r3, #32
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	3301      	adds	r3, #1
 8002a8c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8002a94:	d901      	bls.n	8002a9a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e006      	b.n	8002aa8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	691b      	ldr	r3, [r3, #16]
 8002a9e:	f003 0320 	and.w	r3, r3, #32
 8002aa2:	2b20      	cmp	r3, #32
 8002aa4:	d0f0      	beq.n	8002a88 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8002aa6:	2300      	movs	r3, #0
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3714      	adds	r7, #20
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr

08002ab4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b085      	sub	sp, #20
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8002abc:	2300      	movs	r3, #0
 8002abe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	3301      	adds	r3, #1
 8002ac4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8002acc:	d901      	bls.n	8002ad2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e018      	b.n	8002b04 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	691b      	ldr	r3, [r3, #16]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	daf2      	bge.n	8002ac0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8002ada:	2300      	movs	r3, #0
 8002adc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2210      	movs	r2, #16
 8002ae2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8002af0:	d901      	bls.n	8002af6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e006      	b.n	8002b04 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	691b      	ldr	r3, [r3, #16]
 8002afa:	f003 0310 	and.w	r3, r3, #16
 8002afe:	2b10      	cmp	r3, #16
 8002b00:	d0f0      	beq.n	8002ae4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8002b02:	2300      	movs	r3, #0
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3714      	adds	r7, #20
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b085      	sub	sp, #20
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	460b      	mov	r3, r1
 8002b1a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	78fb      	ldrb	r3, [r7, #3]
 8002b2a:	68f9      	ldr	r1, [r7, #12]
 8002b2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002b30:	4313      	orrs	r3, r2
 8002b32:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3714      	adds	r7, #20
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr

08002b42 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8002b42:	b480      	push	{r7}
 8002b44:	b085      	sub	sp, #20
 8002b46:	af00      	add	r7, sp, #0
 8002b48:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	68fa      	ldr	r2, [r7, #12]
 8002b58:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8002b5c:	f023 0303 	bic.w	r3, r3, #3
 8002b60:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	68fa      	ldr	r2, [r7, #12]
 8002b6c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b70:	f043 0302 	orr.w	r3, r3, #2
 8002b74:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8002b76:	2300      	movs	r3, #0
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3714      	adds	r7, #20
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	695b      	ldr	r3, [r3, #20]
 8002b90:	f003 0301 	and.w	r3, r3, #1
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	370c      	adds	r7, #12
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr

08002ba0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b085      	sub	sp, #20
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	3301      	adds	r3, #1
 8002bb0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8002bb8:	d901      	bls.n	8002bbe <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e022      	b.n	8002c04 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	691b      	ldr	r3, [r3, #16]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	daf2      	bge.n	8002bac <USB_CoreReset+0xc>

  count = 10U;
 8002bc6:	230a      	movs	r3, #10
 8002bc8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8002bca:	e002      	b.n	8002bd2 <USB_CoreReset+0x32>
  {
    count--;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	3b01      	subs	r3, #1
 8002bd0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d1f9      	bne.n	8002bcc <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	691b      	ldr	r3, [r3, #16]
 8002bdc:	f043 0201 	orr.w	r2, r3, #1
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	3301      	adds	r3, #1
 8002be8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8002bf0:	d901      	bls.n	8002bf6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e006      	b.n	8002c04 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d0f0      	beq.n	8002be4 <USB_CoreReset+0x44>

  return HAL_OK;
 8002c02:	2300      	movs	r3, #0
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3714      	adds	r7, #20
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr

08002c10 <tud_hid_set_protocol_cb>:
}

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_hid_set_protocol_cb(uint8_t instance, uint8_t protocol) {
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	4603      	mov	r3, r0
 8002c18:	460a      	mov	r2, r1
 8002c1a:	71fb      	strb	r3, [r7, #7]
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) protocol;
}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr

08002c2c <tud_hid_set_idle_cb>:

TU_ATTR_WEAK bool tud_hid_set_idle_cb(uint8_t instance, uint8_t idle_rate) {
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	4603      	mov	r3, r0
 8002c34:	460a      	mov	r2, r1
 8002c36:	71fb      	strb	r3, [r7, #7]
 8002c38:	4613      	mov	r3, r2
 8002c3a:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) idle_rate;
  return true;
 8002c3c:	2301      	movs	r3, #1
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	370c      	adds	r7, #12
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr

08002c4a <tud_hid_report_complete_cb>:

TU_ATTR_WEAK void tud_hid_report_complete_cb(uint8_t instance, uint8_t const* report, uint16_t len) {
 8002c4a:	b480      	push	{r7}
 8002c4c:	b083      	sub	sp, #12
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	4603      	mov	r3, r0
 8002c52:	6039      	str	r1, [r7, #0]
 8002c54:	71fb      	strb	r3, [r7, #7]
 8002c56:	4613      	mov	r3, r2
 8002c58:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report;
  (void) len;
}
 8002c5a:	bf00      	nop
 8002c5c:	370c      	adds	r7, #12
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr

08002c66 <tud_hid_report_failed_cb>:

// Invoked when a transfer wasn't successful
TU_ATTR_WEAK void tud_hid_report_failed_cb(uint8_t instance, hid_report_type_t report_type, uint8_t const* report, uint16_t xferred_bytes) {
 8002c66:	b480      	push	{r7}
 8002c68:	b083      	sub	sp, #12
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	603a      	str	r2, [r7, #0]
 8002c6e:	461a      	mov	r2, r3
 8002c70:	4603      	mov	r3, r0
 8002c72:	71fb      	strb	r3, [r7, #7]
 8002c74:	460b      	mov	r3, r1
 8002c76:	71bb      	strb	r3, [r7, #6]
 8002c78:	4613      	mov	r3, r2
 8002c7a:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report_type;
  (void) report;
  (void) xferred_bytes;
}
 8002c7c:	bf00      	nop
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr

08002c88 <hidd_init>:
}

//--------------------------------------------------------------------+
// USBD-CLASS API
//--------------------------------------------------------------------+
void hidd_init(void) {
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	af00      	add	r7, sp, #0
  hidd_reset(0);
 8002c8c:	2000      	movs	r0, #0
 8002c8e:	f000 f80b 	bl	8002ca8 <hidd_reset>
}
 8002c92:	bf00      	nop
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <hidd_deinit>:

bool hidd_deinit(void) {
 8002c96:	b480      	push	{r7}
 8002c98:	af00      	add	r7, sp, #0
  return true;
 8002c9a:	2301      	movs	r3, #1
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
	...

08002ca8 <hidd_reset>:

void hidd_reset(uint8_t rhport) {
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	4603      	mov	r3, r0
 8002cb0:	71fb      	strb	r3, [r7, #7]
  (void)rhport;
  tu_memclr(_hidd_itf, sizeof(_hidd_itf));
 8002cb2:	220c      	movs	r2, #12
 8002cb4:	2100      	movs	r1, #0
 8002cb6:	4803      	ldr	r0, [pc, #12]	@ (8002cc4 <hidd_reset+0x1c>)
 8002cb8:	f007 ff25 	bl	800ab06 <memset>
}
 8002cbc:	bf00      	nop
 8002cbe:	3708      	adds	r7, #8
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	2000c570 	.word	0x2000c570

08002cc8 <hidd_open>:

uint16_t hidd_open(uint8_t rhport, tusb_desc_interface_t const *desc_itf, uint16_t max_len) {
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b094      	sub	sp, #80	@ 0x50
 8002ccc:	af02      	add	r7, sp, #8
 8002cce:	4603      	mov	r3, r0
 8002cd0:	6039      	str	r1, [r7, #0]
 8002cd2:	71fb      	strb	r3, [r7, #7]
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_HID == desc_itf->bInterfaceClass, 0);
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	795b      	ldrb	r3, [r3, #5]
 8002cdc:	2b03      	cmp	r3, #3
 8002cde:	d001      	beq.n	8002ce4 <hidd_open+0x1c>
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	e0d0      	b.n	8002e86 <hidd_open+0x1be>

  // len = interface + hid + n*endpoints
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
                                       desc_itf->bNumEndpoints * sizeof(tusb_desc_endpoint_t));
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	791b      	ldrb	r3, [r3, #4]
 8002ce8:	461a      	mov	r2, r3
 8002cea:	00d2      	lsls	r2, r2, #3
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	b29b      	uxth	r3, r3
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
 8002cf0:	3312      	adds	r3, #18
 8002cf2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  TU_ASSERT(max_len >= drv_len, 0);
 8002cf6:	88ba      	ldrh	r2, [r7, #4]
 8002cf8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d20a      	bcs.n	8002d16 <hidd_open+0x4e>
 8002d00:	4b63      	ldr	r3, [pc, #396]	@ (8002e90 <hidd_open+0x1c8>)
 8002d02:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0301 	and.w	r3, r3, #1
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d000      	beq.n	8002d12 <hidd_open+0x4a>
 8002d10:	be00      	bkpt	0x0000
 8002d12:	2300      	movs	r3, #0
 8002d14:	e0b7      	b.n	8002e86 <hidd_open+0x1be>

  // Find available interface
  hidd_interface_t *p_hid;
  uint8_t hid_id;
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 8002d16:	2300      	movs	r3, #0
 8002d18:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002d1c:	e011      	b.n	8002d42 <hidd_open+0x7a>
    p_hid = &_hidd_itf[hid_id];
 8002d1e:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8002d22:	4613      	mov	r3, r2
 8002d24:	005b      	lsls	r3, r3, #1
 8002d26:	4413      	add	r3, r2
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	4a5a      	ldr	r2, [pc, #360]	@ (8002e94 <hidd_open+0x1cc>)
 8002d2c:	4413      	add	r3, r2
 8002d2e:	647b      	str	r3, [r7, #68]	@ 0x44
    if (p_hid->ep_in == 0) {
 8002d30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d32:	785b      	ldrb	r3, [r3, #1]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d009      	beq.n	8002d4c <hidd_open+0x84>
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 8002d38:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002d3c:	3301      	adds	r3, #1
 8002d3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002d42:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d0e9      	beq.n	8002d1e <hidd_open+0x56>
 8002d4a:	e000      	b.n	8002d4e <hidd_open+0x86>
      break;
 8002d4c:	bf00      	nop
    }
  }
  TU_ASSERT(hid_id < CFG_TUD_HID, 0);
 8002d4e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d00a      	beq.n	8002d6c <hidd_open+0xa4>
 8002d56:	4b4e      	ldr	r3, [pc, #312]	@ (8002e90 <hidd_open+0x1c8>)
 8002d58:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0301 	and.w	r3, r3, #1
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d000      	beq.n	8002d68 <hidd_open+0xa0>
 8002d66:	be00      	bkpt	0x0000
 8002d68:	2300      	movs	r3, #0
 8002d6a:	e08c      	b.n	8002e86 <hidd_open+0x1be>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_id];
 8002d6c:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8002d70:	4613      	mov	r3, r2
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	4413      	add	r3, r2
 8002d76:	011b      	lsls	r3, r3, #4
 8002d78:	4a47      	ldr	r2, [pc, #284]	@ (8002e98 <hidd_open+0x1d0>)
 8002d7a:	4413      	add	r3, r2
 8002d7c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  uint8_t const *p_desc = (uint8_t const *)desc_itf;
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d84:	61fb      	str	r3, [r7, #28]
// Descriptor helper
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc) {
  uint8_t const* desc8 = (uint8_t const*) desc;
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	61bb      	str	r3, [r7, #24]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8002d8a:	69bb      	ldr	r3, [r7, #24]
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	461a      	mov	r2, r3
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	4413      	add	r3, r2

  //------------- HID descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 8002d94:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d98:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8002d9a:	6a3b      	ldr	r3, [r7, #32]
 8002d9c:	3301      	adds	r3, #1
 8002d9e:	781b      	ldrb	r3, [r3, #0]
  TU_ASSERT(HID_DESC_TYPE_HID == tu_desc_type(p_desc), 0);
 8002da0:	2b21      	cmp	r3, #33	@ 0x21
 8002da2:	d00a      	beq.n	8002dba <hidd_open+0xf2>
 8002da4:	4b3a      	ldr	r3, [pc, #232]	@ (8002e90 <hidd_open+0x1c8>)
 8002da6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002da8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 0301 	and.w	r3, r3, #1
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d000      	beq.n	8002db6 <hidd_open+0xee>
 8002db4:	be00      	bkpt	0x0000
 8002db6:	2300      	movs	r3, #0
 8002db8:	e065      	b.n	8002e86 <hidd_open+0x1be>
  p_hid->hid_descriptor = (tusb_hid_descriptor_hid_t const *)p_desc;
 8002dba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002dbc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002dbe:	609a      	str	r2, [r3, #8]
 8002dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002dc2:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	781b      	ldrb	r3, [r3, #0]
 8002dcc:	461a      	mov	r2, r3
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	4413      	add	r3, r2

  //------------- Endpoint Descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 8002dd2:	63bb      	str	r3, [r7, #56]	@ 0x38
  TU_ASSERT(usbd_open_edpt_pair(rhport, p_desc, desc_itf->bNumEndpoints, TUSB_XFER_INTERRUPT, &p_hid->ep_out, &p_hid->ep_in), 0);
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	7919      	ldrb	r1, [r3, #4]
 8002dd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002dda:	3302      	adds	r3, #2
 8002ddc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002dde:	3201      	adds	r2, #1
 8002de0:	79f8      	ldrb	r0, [r7, #7]
 8002de2:	9201      	str	r2, [sp, #4]
 8002de4:	9300      	str	r3, [sp, #0]
 8002de6:	2303      	movs	r3, #3
 8002de8:	460a      	mov	r2, r1
 8002dea:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002dec:	f004 fa78 	bl	80072e0 <usbd_open_edpt_pair>
 8002df0:	4603      	mov	r3, r0
 8002df2:	f083 0301 	eor.w	r3, r3, #1
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d00a      	beq.n	8002e12 <hidd_open+0x14a>
 8002dfc:	4b24      	ldr	r3, [pc, #144]	@ (8002e90 <hidd_open+0x1c8>)
 8002dfe:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f003 0301 	and.w	r3, r3, #1
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d000      	beq.n	8002e0e <hidd_open+0x146>
 8002e0c:	be00      	bkpt	0x0000
 8002e0e:	2300      	movs	r3, #0
 8002e10:	e039      	b.n	8002e86 <hidd_open+0x1be>

  if (desc_itf->bInterfaceSubClass == HID_SUBCLASS_BOOT) {
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	799b      	ldrb	r3, [r3, #6]
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d103      	bne.n	8002e22 <hidd_open+0x15a>
    p_hid->itf_protocol = desc_itf->bInterfaceProtocol;
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	79da      	ldrb	r2, [r3, #7]
 8002e1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e20:	70da      	strb	r2, [r3, #3]
  }

  p_hid->protocol_mode = HID_PROTOCOL_REPORT; // Per Specs: default is report mode
 8002e22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e24:	2201      	movs	r2, #1
 8002e26:	719a      	strb	r2, [r3, #6]
  p_hid->itf_num = desc_itf->bInterfaceNumber;
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	789a      	ldrb	r2, [r3, #2]
 8002e2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e2e:	701a      	strb	r2, [r3, #0]

  // Use offsetof to avoid pointer to the odd/misaligned address
  p_hid->report_desc_len = tu_unaligned_read16((uint8_t const *)p_hid->hid_descriptor + offsetof(tusb_hid_descriptor_hid_t, wReportLength));
 8002e30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	3307      	adds	r3, #7
 8002e36:	60fb      	str	r3, [r7, #12]
  return *((uint16_t const *) mem);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	881a      	ldrh	r2, [r3, #0]
 8002e3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e3e:	809a      	strh	r2, [r3, #4]

  // Prepare for output endpoint
  if (p_hid->ep_out) {
 8002e40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e42:	789b      	ldrb	r3, [r3, #2]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d01c      	beq.n	8002e82 <hidd_open+0x1ba>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false), drv_len);
 8002e48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e4a:	7899      	ldrb	r1, [r3, #2]
 8002e4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e4e:	f103 0220 	add.w	r2, r3, #32
 8002e52:	79f8      	ldrb	r0, [r7, #7]
 8002e54:	2300      	movs	r3, #0
 8002e56:	9300      	str	r3, [sp, #0]
 8002e58:	2310      	movs	r3, #16
 8002e5a:	f004 fb3f 	bl	80074dc <usbd_edpt_xfer>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	f083 0301 	eor.w	r3, r3, #1
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d00b      	beq.n	8002e82 <hidd_open+0x1ba>
 8002e6a:	4b09      	ldr	r3, [pc, #36]	@ (8002e90 <hidd_open+0x1c8>)
 8002e6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 0301 	and.w	r3, r3, #1
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d000      	beq.n	8002e7c <hidd_open+0x1b4>
 8002e7a:	be00      	bkpt	0x0000
 8002e7c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002e80:	e001      	b.n	8002e86 <hidd_open+0x1be>
  }

  return drv_len;
 8002e82:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3748      	adds	r7, #72	@ 0x48
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	e000edf0 	.word	0xe000edf0
 8002e94:	2000c570 	.word	0x2000c570
 8002e98:	2000c57c 	.word	0x2000c57c

08002e9c <hidd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool hidd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const *request) {
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b094      	sub	sp, #80	@ 0x50
 8002ea0:	af02      	add	r7, sp, #8
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	603a      	str	r2, [r7, #0]
 8002ea6:	71fb      	strb	r3, [r7, #7]
 8002ea8:	460b      	mov	r3, r1
 8002eaa:	71bb      	strb	r3, [r7, #6]
  TU_VERIFY(request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_INTERFACE);
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	f003 031f 	and.w	r3, r3, #31
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d001      	beq.n	8002ebe <hidd_control_xfer_cb+0x22>
 8002eba:	2300      	movs	r3, #0
 8002ebc:	e1d6      	b.n	800326c <hidd_control_xfer_cb+0x3d0>

  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	889b      	ldrh	r3, [r3, #4]
 8002ec2:	b29b      	uxth	r3, r3
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	77fb      	strb	r3, [r7, #31]
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 8002ec8:	2300      	movs	r3, #0
 8002eca:	77bb      	strb	r3, [r7, #30]
 8002ecc:	e00f      	b.n	8002eee <hidd_control_xfer_cb+0x52>
    if (itf_num == _hidd_itf[i].itf_num) {
 8002ece:	7fba      	ldrb	r2, [r7, #30]
 8002ed0:	498f      	ldr	r1, [pc, #572]	@ (8003110 <hidd_control_xfer_cb+0x274>)
 8002ed2:	4613      	mov	r3, r2
 8002ed4:	005b      	lsls	r3, r3, #1
 8002ed6:	4413      	add	r3, r2
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	440b      	add	r3, r1
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	7ffa      	ldrb	r2, [r7, #31]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d101      	bne.n	8002ee8 <hidd_control_xfer_cb+0x4c>
      return i;
 8002ee4:	7fbb      	ldrb	r3, [r7, #30]
 8002ee6:	e006      	b.n	8002ef6 <hidd_control_xfer_cb+0x5a>
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 8002ee8:	7fbb      	ldrb	r3, [r7, #30]
 8002eea:	3301      	adds	r3, #1
 8002eec:	77bb      	strb	r3, [r7, #30]
 8002eee:	7fbb      	ldrb	r3, [r7, #30]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d0ec      	beq.n	8002ece <hidd_control_xfer_cb+0x32>
  return 0xFF;
 8002ef4:	23ff      	movs	r3, #255	@ 0xff
  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 8002ef6:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  TU_VERIFY(hid_itf < CFG_TUD_HID);
 8002efa:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d001      	beq.n	8002f06 <hidd_control_xfer_cb+0x6a>
 8002f02:	2300      	movs	r3, #0
 8002f04:	e1b2      	b.n	800326c <hidd_control_xfer_cb+0x3d0>
  hidd_interface_t *p_hid = &_hidd_itf[hid_itf];
 8002f06:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	005b      	lsls	r3, r3, #1
 8002f0e:	4413      	add	r3, r2
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	4a7f      	ldr	r2, [pc, #508]	@ (8003110 <hidd_control_xfer_cb+0x274>)
 8002f14:	4413      	add	r3, r2
 8002f16:	637b      	str	r3, [r7, #52]	@ 0x34
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_itf];
 8002f18:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	4413      	add	r3, r2
 8002f22:	011b      	lsls	r3, r3, #4
 8002f24:	4a7b      	ldr	r2, [pc, #492]	@ (8003114 <hidd_control_xfer_cb+0x278>)
 8002f26:	4413      	add	r3, r2
 8002f28:	633b      	str	r3, [r7, #48]	@ 0x30

  if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD) {
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d145      	bne.n	8002fc4 <hidd_control_xfer_cb+0x128>
    //------------- STD Request -------------//
    if (stage == CONTROL_STAGE_SETUP) {
 8002f38:	79bb      	ldrb	r3, [r7, #6]
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	f040 8195 	bne.w	800326a <hidd_control_xfer_cb+0x3ce>
      uint8_t const desc_type = tu_u16_high(request->wValue);
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	885b      	ldrh	r3, [r3, #2]
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	83bb      	strh	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8002f48:	8bbb      	ldrh	r3, [r7, #28]
 8002f4a:	0a1b      	lsrs	r3, r3, #8
 8002f4c:	b29b      	uxth	r3, r3
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      // uint8_t const desc_index = tu_u16_low (request->wValue);

      if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_HID) {
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	785b      	ldrb	r3, [r3, #1]
 8002f58:	2b06      	cmp	r3, #6
 8002f5a:	d11b      	bne.n	8002f94 <hidd_control_xfer_cb+0xf8>
 8002f5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f60:	2b21      	cmp	r3, #33	@ 0x21
 8002f62:	d117      	bne.n	8002f94 <hidd_control_xfer_cb+0xf8>
        TU_VERIFY(p_hid->hid_descriptor);
 8002f64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d101      	bne.n	8002f70 <hidd_control_xfer_cb+0xd4>
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	e17d      	b.n	800326c <hidd_control_xfer_cb+0x3d0>
        TU_VERIFY(tud_control_xfer(rhport, request, (void *)(uintptr_t)p_hid->hid_descriptor, p_hid->hid_descriptor->bLength));
 8002f70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f72:	689a      	ldr	r2, [r3, #8]
 8002f74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	781b      	ldrb	r3, [r3, #0]
 8002f7a:	79f8      	ldrb	r0, [r7, #7]
 8002f7c:	6839      	ldr	r1, [r7, #0]
 8002f7e:	f004 fd27 	bl	80079d0 <tud_control_xfer>
 8002f82:	4603      	mov	r3, r0
 8002f84:	f083 0301 	eor.w	r3, r3, #1
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	f000 816d 	beq.w	800326a <hidd_control_xfer_cb+0x3ce>
 8002f90:	2300      	movs	r3, #0
 8002f92:	e16b      	b.n	800326c <hidd_control_xfer_cb+0x3d0>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	785b      	ldrb	r3, [r3, #1]
 8002f98:	2b06      	cmp	r3, #6
 8002f9a:	d111      	bne.n	8002fc0 <hidd_control_xfer_cb+0x124>
 8002f9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002fa0:	2b22      	cmp	r3, #34	@ 0x22
 8002fa2:	d10d      	bne.n	8002fc0 <hidd_control_xfer_cb+0x124>
        uint8_t const *desc_report = tud_hid_descriptor_report_cb(hid_itf);
 8002fa4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f7fd ff19 	bl	8000de0 <tud_hid_descriptor_report_cb>
 8002fae:	6238      	str	r0, [r7, #32]
        tud_control_xfer(rhport, request, (void *)(uintptr_t)desc_report, p_hid->report_desc_len);
 8002fb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fb2:	889b      	ldrh	r3, [r3, #4]
 8002fb4:	79f8      	ldrb	r0, [r7, #7]
 8002fb6:	6a3a      	ldr	r2, [r7, #32]
 8002fb8:	6839      	ldr	r1, [r7, #0]
 8002fba:	f004 fd09 	bl	80079d0 <tud_control_xfer>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 8002fbe:	e154      	b.n	800326a <hidd_control_xfer_cb+0x3ce>
      } else {
        return false; // stall unsupported request
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	e153      	b.n	800326c <hidd_control_xfer_cb+0x3d0>
      }
    }
  } else if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS) {
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	2b20      	cmp	r3, #32
 8002fd0:	f040 813e 	bne.w	8003250 <hidd_control_xfer_cb+0x3b4>
    //------------- Class Specific Request -------------//
    switch (request->bRequest) {
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	785b      	ldrb	r3, [r3, #1]
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	2b0a      	cmp	r3, #10
 8002fdc:	f200 8136 	bhi.w	800324c <hidd_control_xfer_cb+0x3b0>
 8002fe0:	a201      	add	r2, pc, #4	@ (adr r2, 8002fe8 <hidd_control_xfer_cb+0x14c>)
 8002fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fe6:	bf00      	nop
 8002fe8:	08003015 	.word	0x08003015
 8002fec:	080031eb 	.word	0x080031eb
 8002ff0:	08003201 	.word	0x08003201
 8002ff4:	0800324d 	.word	0x0800324d
 8002ff8:	0800324d 	.word	0x0800324d
 8002ffc:	0800324d 	.word	0x0800324d
 8003000:	0800324d 	.word	0x0800324d
 8003004:	0800324d 	.word	0x0800324d
 8003008:	080030eb 	.word	0x080030eb
 800300c:	080031a5 	.word	0x080031a5
 8003010:	08003217 	.word	0x08003217
      case HID_REQ_CONTROL_GET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 8003014:	79bb      	ldrb	r3, [r7, #6]
 8003016:	2b01      	cmp	r3, #1
 8003018:	f040 811c 	bne.w	8003254 <hidd_control_xfer_cb+0x3b8>
          uint8_t const report_type = tu_u16_high(request->wValue);
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	885b      	ldrh	r3, [r3, #2]
 8003020:	b29b      	uxth	r3, r3
 8003022:	82bb      	strh	r3, [r7, #20]
 8003024:	8abb      	ldrh	r3, [r7, #20]
 8003026:	0a1b      	lsrs	r3, r3, #8
 8003028:	b29b      	uxth	r3, r3
 800302a:	b2db      	uxtb	r3, r3
 800302c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          uint8_t const report_id = tu_u16_low(request->wValue);
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	885b      	ldrh	r3, [r3, #2]
 8003034:	b29b      	uxth	r3, r3
 8003036:	82fb      	strh	r3, [r7, #22]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8003038:	8afb      	ldrh	r3, [r7, #22]
 800303a:	b2db      	uxtb	r3, r3
 800303c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

          uint8_t* report_buf = p_epbuf->ctrl;
 8003040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003042:	647b      	str	r3, [r7, #68]	@ 0x44
          uint16_t req_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	88db      	ldrh	r3, [r3, #6]
 8003048:	b29b      	uxth	r3, r3
 800304a:	837b      	strh	r3, [r7, #26]
 800304c:	2310      	movs	r3, #16
 800304e:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8003050:	8b7a      	ldrh	r2, [r7, #26]
 8003052:	8b3b      	ldrh	r3, [r7, #24]
 8003054:	4293      	cmp	r3, r2
 8003056:	bf28      	it	cs
 8003058:	4613      	movcs	r3, r2
 800305a:	b29b      	uxth	r3, r3
 800305c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
          uint16_t xferlen = 0;
 8003060:	2300      	movs	r3, #0
 8003062:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

          // If host request a specific Report ID, add ID to as 1 byte of response
          if ((report_id != HID_REPORT_TYPE_INVALID) && (req_len > 1)) {
 8003066:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800306a:	2b00      	cmp	r3, #0
 800306c:	d013      	beq.n	8003096 <hidd_control_xfer_cb+0x1fa>
 800306e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8003072:	2b01      	cmp	r3, #1
 8003074:	d90f      	bls.n	8003096 <hidd_control_xfer_cb+0x1fa>
            *report_buf++ = report_id;
 8003076:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003078:	1c5a      	adds	r2, r3, #1
 800307a:	647a      	str	r2, [r7, #68]	@ 0x44
 800307c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8003080:	701a      	strb	r2, [r3, #0]
            req_len--;
 8003082:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8003086:	3b01      	subs	r3, #1
 8003088:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            xferlen++;
 800308c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003090:	3301      	adds	r3, #1
 8003092:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          }

          xferlen += tud_hid_get_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, req_len);
 8003096:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800309a:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 800309e:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 80030a2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80030a6:	9300      	str	r3, [sp, #0]
 80030a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030aa:	f7fd fa3b 	bl	8000524 <tud_hid_get_report_cb>
 80030ae:	4603      	mov	r3, r0
 80030b0:	461a      	mov	r2, r3
 80030b2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80030b6:	4413      	add	r3, r2
 80030b8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          TU_ASSERT(xferlen > 0);
 80030bc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d10a      	bne.n	80030da <hidd_control_xfer_cb+0x23e>
 80030c4:	4b14      	ldr	r3, [pc, #80]	@ (8003118 <hidd_control_xfer_cb+0x27c>)
 80030c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80030c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0301 	and.w	r3, r3, #1
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d000      	beq.n	80030d6 <hidd_control_xfer_cb+0x23a>
 80030d4:	be00      	bkpt	0x0000
 80030d6:	2300      	movs	r3, #0
 80030d8:	e0c8      	b.n	800326c <hidd_control_xfer_cb+0x3d0>

          tud_control_xfer(rhport, request, p_epbuf->ctrl, xferlen);
 80030da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030dc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80030e0:	79f8      	ldrb	r0, [r7, #7]
 80030e2:	6839      	ldr	r1, [r7, #0]
 80030e4:	f004 fc74 	bl	80079d0 <tud_control_xfer>
        }
        break;
 80030e8:	e0b4      	b.n	8003254 <hidd_control_xfer_cb+0x3b8>

      case HID_REQ_CONTROL_SET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 80030ea:	79bb      	ldrb	r3, [r7, #6]
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d115      	bne.n	800311c <hidd_control_xfer_cb+0x280>
          TU_VERIFY(request->wLength <= CFG_TUD_HID_EP_BUFSIZE);
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	88db      	ldrh	r3, [r3, #6]
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	2b10      	cmp	r3, #16
 80030f8:	d901      	bls.n	80030fe <hidd_control_xfer_cb+0x262>
 80030fa:	2300      	movs	r3, #0
 80030fc:	e0b6      	b.n	800326c <hidd_control_xfer_cb+0x3d0>
          tud_control_xfer(rhport, request, p_epbuf->ctrl, request->wLength);
 80030fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	88db      	ldrh	r3, [r3, #6]
 8003104:	b29b      	uxth	r3, r3
 8003106:	79f8      	ldrb	r0, [r7, #7]
 8003108:	6839      	ldr	r1, [r7, #0]
 800310a:	f004 fc61 	bl	80079d0 <tud_control_xfer>
            report_len--;
          }

          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
        }
        break;
 800310e:	e0a3      	b.n	8003258 <hidd_control_xfer_cb+0x3bc>
 8003110:	2000c570 	.word	0x2000c570
 8003114:	2000c57c 	.word	0x2000c57c
 8003118:	e000edf0 	.word	0xe000edf0
        } else if (stage == CONTROL_STAGE_ACK) {
 800311c:	79bb      	ldrb	r3, [r7, #6]
 800311e:	2b03      	cmp	r3, #3
 8003120:	f040 809a 	bne.w	8003258 <hidd_control_xfer_cb+0x3bc>
          uint8_t const report_type = tu_u16_high(request->wValue);
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	885b      	ldrh	r3, [r3, #2]
 8003128:	b29b      	uxth	r3, r3
 800312a:	81bb      	strh	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800312c:	89bb      	ldrh	r3, [r7, #12]
 800312e:	0a1b      	lsrs	r3, r3, #8
 8003130:	b29b      	uxth	r3, r3
 8003132:	b2db      	uxtb	r3, r3
 8003134:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          uint8_t const report_id = tu_u16_low(request->wValue);
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	885b      	ldrh	r3, [r3, #2]
 800313c:	b29b      	uxth	r3, r3
 800313e:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8003140:	89fb      	ldrh	r3, [r7, #14]
 8003142:	b2db      	uxtb	r3, r3
 8003144:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
          uint8_t const* report_buf = p_epbuf->ctrl;
 8003148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800314a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          uint16_t report_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	88db      	ldrh	r3, [r3, #6]
 8003150:	b29b      	uxth	r3, r3
 8003152:	827b      	strh	r3, [r7, #18]
 8003154:	2310      	movs	r3, #16
 8003156:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8003158:	8a7a      	ldrh	r2, [r7, #18]
 800315a:	8a3b      	ldrh	r3, [r7, #16]
 800315c:	4293      	cmp	r3, r2
 800315e:	bf28      	it	cs
 8003160:	4613      	movcs	r3, r2
 8003162:	b29b      	uxth	r3, r3
 8003164:	877b      	strh	r3, [r7, #58]	@ 0x3a
          if ((report_id != HID_REPORT_TYPE_INVALID) && (report_len > 1) && (report_id == report_buf[0])) {
 8003166:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00e      	beq.n	800318c <hidd_control_xfer_cb+0x2f0>
 800316e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003170:	2b01      	cmp	r3, #1
 8003172:	d90b      	bls.n	800318c <hidd_control_xfer_cb+0x2f0>
 8003174:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003176:	781b      	ldrb	r3, [r3, #0]
 8003178:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800317c:	429a      	cmp	r2, r3
 800317e:	d105      	bne.n	800318c <hidd_control_xfer_cb+0x2f0>
            report_buf++;
 8003180:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003182:	3301      	adds	r3, #1
 8003184:	63fb      	str	r3, [r7, #60]	@ 0x3c
            report_len--;
 8003186:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003188:	3b01      	subs	r3, #1
 800318a:	877b      	strh	r3, [r7, #58]	@ 0x3a
          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
 800318c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8003190:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 8003194:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 8003198:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800319a:	9300      	str	r3, [sp, #0]
 800319c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800319e:	f7fd f9b1 	bl	8000504 <tud_hid_set_report_cb>
        break;
 80031a2:	e059      	b.n	8003258 <hidd_control_xfer_cb+0x3bc>

      case HID_REQ_CONTROL_SET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 80031a4:	79bb      	ldrb	r3, [r7, #6]
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d158      	bne.n	800325c <hidd_control_xfer_cb+0x3c0>
          p_hid->idle_rate = tu_u16_high(request->wValue);
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	885b      	ldrh	r3, [r3, #2]
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 80031b2:	897b      	ldrh	r3, [r7, #10]
 80031b4:	0a1b      	lsrs	r3, r3, #8
 80031b6:	b29b      	uxth	r3, r3
 80031b8:	b2da      	uxtb	r2, r3
 80031ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031bc:	71da      	strb	r2, [r3, #7]
          TU_VERIFY(tud_hid_set_idle_cb(hid_itf, p_hid->idle_rate)); // stall if false
 80031be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031c0:	79da      	ldrb	r2, [r3, #7]
 80031c2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80031c6:	4611      	mov	r1, r2
 80031c8:	4618      	mov	r0, r3
 80031ca:	f7ff fd2f 	bl	8002c2c <tud_hid_set_idle_cb>
 80031ce:	4603      	mov	r3, r0
 80031d0:	f083 0301 	eor.w	r3, r3, #1
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d001      	beq.n	80031de <hidd_control_xfer_cb+0x342>
 80031da:	2300      	movs	r3, #0
 80031dc:	e046      	b.n	800326c <hidd_control_xfer_cb+0x3d0>
          tud_control_status(rhport, request);
 80031de:	79fb      	ldrb	r3, [r7, #7]
 80031e0:	6839      	ldr	r1, [r7, #0]
 80031e2:	4618      	mov	r0, r3
 80031e4:	f004 fb70 	bl	80078c8 <tud_control_status>
        }
        break;
 80031e8:	e038      	b.n	800325c <hidd_control_xfer_cb+0x3c0>

      case HID_REQ_CONTROL_GET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 80031ea:	79bb      	ldrb	r3, [r7, #6]
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d137      	bne.n	8003260 <hidd_control_xfer_cb+0x3c4>
          // TODO idle rate of report
          tud_control_xfer(rhport, request, &p_hid->idle_rate, 1);
 80031f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031f2:	1dda      	adds	r2, r3, #7
 80031f4:	79f8      	ldrb	r0, [r7, #7]
 80031f6:	2301      	movs	r3, #1
 80031f8:	6839      	ldr	r1, [r7, #0]
 80031fa:	f004 fbe9 	bl	80079d0 <tud_control_xfer>
        }
        break;
 80031fe:	e02f      	b.n	8003260 <hidd_control_xfer_cb+0x3c4>

      case HID_REQ_CONTROL_GET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 8003200:	79bb      	ldrb	r3, [r7, #6]
 8003202:	2b01      	cmp	r3, #1
 8003204:	d12e      	bne.n	8003264 <hidd_control_xfer_cb+0x3c8>
          tud_control_xfer(rhport, request, &p_hid->protocol_mode, 1);
 8003206:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003208:	1d9a      	adds	r2, r3, #6
 800320a:	79f8      	ldrb	r0, [r7, #7]
 800320c:	2301      	movs	r3, #1
 800320e:	6839      	ldr	r1, [r7, #0]
 8003210:	f004 fbde 	bl	80079d0 <tud_control_xfer>
        }
        break;
 8003214:	e026      	b.n	8003264 <hidd_control_xfer_cb+0x3c8>

      case HID_REQ_CONTROL_SET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 8003216:	79bb      	ldrb	r3, [r7, #6]
 8003218:	2b01      	cmp	r3, #1
 800321a:	d105      	bne.n	8003228 <hidd_control_xfer_cb+0x38c>
          tud_control_status(rhport, request);
 800321c:	79fb      	ldrb	r3, [r7, #7]
 800321e:	6839      	ldr	r1, [r7, #0]
 8003220:	4618      	mov	r0, r3
 8003222:	f004 fb51 	bl	80078c8 <tud_control_status>
        } else if (stage == CONTROL_STAGE_ACK) {
          p_hid->protocol_mode = (uint8_t) request->wValue;
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
        }
        break;
 8003226:	e01f      	b.n	8003268 <hidd_control_xfer_cb+0x3cc>
        } else if (stage == CONTROL_STAGE_ACK) {
 8003228:	79bb      	ldrb	r3, [r7, #6]
 800322a:	2b03      	cmp	r3, #3
 800322c:	d11c      	bne.n	8003268 <hidd_control_xfer_cb+0x3cc>
          p_hid->protocol_mode = (uint8_t) request->wValue;
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	885b      	ldrh	r3, [r3, #2]
 8003232:	b29b      	uxth	r3, r3
 8003234:	b2da      	uxtb	r2, r3
 8003236:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003238:	719a      	strb	r2, [r3, #6]
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
 800323a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800323c:	799a      	ldrb	r2, [r3, #6]
 800323e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003242:	4611      	mov	r1, r2
 8003244:	4618      	mov	r0, r3
 8003246:	f7ff fce3 	bl	8002c10 <tud_hid_set_protocol_cb>
        break;
 800324a:	e00d      	b.n	8003268 <hidd_control_xfer_cb+0x3cc>

      default:
        return false; // stall unsupported request
 800324c:	2300      	movs	r3, #0
 800324e:	e00d      	b.n	800326c <hidd_control_xfer_cb+0x3d0>
    }
  } else {
    return false; // stall unsupported request
 8003250:	2300      	movs	r3, #0
 8003252:	e00b      	b.n	800326c <hidd_control_xfer_cb+0x3d0>
        break;
 8003254:	bf00      	nop
 8003256:	e008      	b.n	800326a <hidd_control_xfer_cb+0x3ce>
        break;
 8003258:	bf00      	nop
 800325a:	e006      	b.n	800326a <hidd_control_xfer_cb+0x3ce>
        break;
 800325c:	bf00      	nop
 800325e:	e004      	b.n	800326a <hidd_control_xfer_cb+0x3ce>
        break;
 8003260:	bf00      	nop
 8003262:	e002      	b.n	800326a <hidd_control_xfer_cb+0x3ce>
        break;
 8003264:	bf00      	nop
 8003266:	e000      	b.n	800326a <hidd_control_xfer_cb+0x3ce>
        break;
 8003268:	bf00      	nop
  }

  return true;
 800326a:	2301      	movs	r3, #1
}
 800326c:	4618      	mov	r0, r3
 800326e:	3748      	adds	r7, #72	@ 0x48
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}

08003274 <hidd_xfer_cb>:

bool hidd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8003274:	b580      	push	{r7, lr}
 8003276:	b08a      	sub	sp, #40	@ 0x28
 8003278:	af02      	add	r7, sp, #8
 800327a:	603b      	str	r3, [r7, #0]
 800327c:	4603      	mov	r3, r0
 800327e:	71fb      	strb	r3, [r7, #7]
 8003280:	460b      	mov	r3, r1
 8003282:	71bb      	strb	r3, [r7, #6]
 8003284:	4613      	mov	r3, r2
 8003286:	717b      	strb	r3, [r7, #5]
  uint8_t instance;
  hidd_interface_t *p_hid;

  // Identify which interface to use
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 8003288:	2300      	movs	r3, #0
 800328a:	77fb      	strb	r3, [r7, #31]
 800328c:	e014      	b.n	80032b8 <hidd_xfer_cb+0x44>
    p_hid = &_hidd_itf[instance];
 800328e:	7ffa      	ldrb	r2, [r7, #31]
 8003290:	4613      	mov	r3, r2
 8003292:	005b      	lsls	r3, r3, #1
 8003294:	4413      	add	r3, r2
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	4a3f      	ldr	r2, [pc, #252]	@ (8003398 <hidd_xfer_cb+0x124>)
 800329a:	4413      	add	r3, r2
 800329c:	61bb      	str	r3, [r7, #24]
    if ((ep_addr == p_hid->ep_out) || (ep_addr == p_hid->ep_in)) {
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	789b      	ldrb	r3, [r3, #2]
 80032a2:	79ba      	ldrb	r2, [r7, #6]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d00a      	beq.n	80032be <hidd_xfer_cb+0x4a>
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	785b      	ldrb	r3, [r3, #1]
 80032ac:	79ba      	ldrb	r2, [r7, #6]
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d005      	beq.n	80032be <hidd_xfer_cb+0x4a>
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 80032b2:	7ffb      	ldrb	r3, [r7, #31]
 80032b4:	3301      	adds	r3, #1
 80032b6:	77fb      	strb	r3, [r7, #31]
 80032b8:	7ffb      	ldrb	r3, [r7, #31]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d0e7      	beq.n	800328e <hidd_xfer_cb+0x1a>
      break;
    }
  }
  TU_ASSERT(instance < CFG_TUD_HID);
 80032be:	7ffb      	ldrb	r3, [r7, #31]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d00a      	beq.n	80032da <hidd_xfer_cb+0x66>
 80032c4:	4b35      	ldr	r3, [pc, #212]	@ (800339c <hidd_xfer_cb+0x128>)
 80032c6:	60fb      	str	r3, [r7, #12]
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0301 	and.w	r3, r3, #1
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d000      	beq.n	80032d6 <hidd_xfer_cb+0x62>
 80032d4:	be00      	bkpt	0x0000
 80032d6:	2300      	movs	r3, #0
 80032d8:	e059      	b.n	800338e <hidd_xfer_cb+0x11a>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[instance];
 80032da:	7ffa      	ldrb	r2, [r7, #31]
 80032dc:	4613      	mov	r3, r2
 80032de:	005b      	lsls	r3, r3, #1
 80032e0:	4413      	add	r3, r2
 80032e2:	011b      	lsls	r3, r3, #4
 80032e4:	4a2e      	ldr	r2, [pc, #184]	@ (80033a0 <hidd_xfer_cb+0x12c>)
 80032e6:	4413      	add	r3, r2
 80032e8:	617b      	str	r3, [r7, #20]

  if (ep_addr == p_hid->ep_in) {
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	785b      	ldrb	r3, [r3, #1]
 80032ee:	79ba      	ldrb	r2, [r7, #6]
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d116      	bne.n	8003322 <hidd_xfer_cb+0xae>
    // Input report
    if (XFER_RESULT_SUCCESS == result) {
 80032f4:	797b      	ldrb	r3, [r7, #5]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d109      	bne.n	800330e <hidd_xfer_cb+0x9a>
      tud_hid_report_complete_cb(instance, p_epbuf->epin, (uint16_t) xferred_bytes);
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	f103 0110 	add.w	r1, r3, #16
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	b29a      	uxth	r2, r3
 8003304:	7ffb      	ldrb	r3, [r7, #31]
 8003306:	4618      	mov	r0, r3
 8003308:	f7ff fc9f 	bl	8002c4a <tud_hid_report_complete_cb>
 800330c:	e03e      	b.n	800338c <hidd_xfer_cb+0x118>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_INPUT, p_epbuf->epin, (uint16_t) xferred_bytes);
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	f103 0210 	add.w	r2, r3, #16
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	b29b      	uxth	r3, r3
 8003318:	7ff8      	ldrb	r0, [r7, #31]
 800331a:	2101      	movs	r1, #1
 800331c:	f7ff fca3 	bl	8002c66 <tud_hid_report_failed_cb>
 8003320:	e034      	b.n	800338c <hidd_xfer_cb+0x118>
    }
  } else {
    // Output report
    if (XFER_RESULT_SUCCESS == result) {
 8003322:	797b      	ldrb	r3, [r7, #5]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d10c      	bne.n	8003342 <hidd_xfer_cb+0xce>
      tud_hid_set_report_cb(instance, 0, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t)xferred_bytes);
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	f103 0220 	add.w	r2, r3, #32
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	b29b      	uxth	r3, r3
 8003332:	7ff8      	ldrb	r0, [r7, #31]
 8003334:	9300      	str	r3, [sp, #0]
 8003336:	4613      	mov	r3, r2
 8003338:	2202      	movs	r2, #2
 800333a:	2100      	movs	r1, #0
 800333c:	f7fd f8e2 	bl	8000504 <tud_hid_set_report_cb>
 8003340:	e008      	b.n	8003354 <hidd_xfer_cb+0xe0>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t) xferred_bytes);
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	f103 0220 	add.w	r2, r3, #32
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	b29b      	uxth	r3, r3
 800334c:	7ff8      	ldrb	r0, [r7, #31]
 800334e:	2102      	movs	r1, #2
 8003350:	f7ff fc89 	bl	8002c66 <tud_hid_report_failed_cb>
    }

    // prepare for new transfer
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false));
 8003354:	69bb      	ldr	r3, [r7, #24]
 8003356:	7899      	ldrb	r1, [r3, #2]
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	f103 0220 	add.w	r2, r3, #32
 800335e:	79f8      	ldrb	r0, [r7, #7]
 8003360:	2300      	movs	r3, #0
 8003362:	9300      	str	r3, [sp, #0]
 8003364:	2310      	movs	r3, #16
 8003366:	f004 f8b9 	bl	80074dc <usbd_edpt_xfer>
 800336a:	4603      	mov	r3, r0
 800336c:	f083 0301 	eor.w	r3, r3, #1
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00a      	beq.n	800338c <hidd_xfer_cb+0x118>
 8003376:	4b09      	ldr	r3, [pc, #36]	@ (800339c <hidd_xfer_cb+0x128>)
 8003378:	613b      	str	r3, [r7, #16]
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 0301 	and.w	r3, r3, #1
 8003382:	2b00      	cmp	r3, #0
 8003384:	d000      	beq.n	8003388 <hidd_xfer_cb+0x114>
 8003386:	be00      	bkpt	0x0000
 8003388:	2300      	movs	r3, #0
 800338a:	e000      	b.n	800338e <hidd_xfer_cb+0x11a>
  }

  return true;
 800338c:	2301      	movs	r3, #1
}
 800338e:	4618      	mov	r0, r3
 8003390:	3720      	adds	r7, #32
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	2000c570 	.word	0x2000c570
 800339c:	e000edf0 	.word	0xe000edf0
 80033a0:	2000c57c 	.word	0x2000c57c

080033a4 <tud_msc_inquiry2_cb>:
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4]) {
  (void) lun; (void) vendor_id; (void) product_id; (void) product_rev;
}
TU_ATTR_WEAK uint32_t tud_msc_inquiry2_cb(uint8_t lun, scsi_inquiry_resp_t *inquiry_resp, uint32_t bufsize) {
 80033a4:	b480      	push	{r7}
 80033a6:	b085      	sub	sp, #20
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	4603      	mov	r3, r0
 80033ac:	60b9      	str	r1, [r7, #8]
 80033ae:	607a      	str	r2, [r7, #4]
 80033b0:	73fb      	strb	r3, [r7, #15]
  (void) lun; (void) inquiry_resp; (void) bufsize;
  return 0;
 80033b2:	2300      	movs	r3, #0
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	3714      	adds	r7, #20
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <fail_scsi_op>:
  uint8_t rhport = p_msc->rhport;
  p_msc->stage = MSC_STAGE_CMD;
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
}

static void fail_scsi_op(mscd_interface_t* p_msc, uint8_t status) {
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b088      	sub	sp, #32
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	460b      	mov	r3, r1
 80033ca:	70fb      	strb	r3, [r7, #3]
  msc_cbw_t const * p_cbw = &p_msc->cbw;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	61fb      	str	r3, [r7, #28]
  msc_csw_t       * p_csw = &p_msc->csw;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	3320      	adds	r3, #32
 80033d4:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	7fdb      	ldrb	r3, [r3, #31]
 80033da:	75fb      	strb	r3, [r7, #23]

  p_csw->status       = status;
 80033dc:	69bb      	ldr	r3, [r7, #24]
 80033de:	78fa      	ldrb	r2, [r7, #3]
 80033e0:	731a      	strb	r2, [r3, #12]
  p_csw->data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	689a      	ldr	r2, [r3, #8]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033ea:	1ad2      	subs	r2, r2, r3
 80033ec:	69bb      	ldr	r3, [r7, #24]
 80033ee:	609a      	str	r2, [r3, #8]
  p_msc->stage        = MSC_STAGE_STATUS;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2202      	movs	r2, #2
 80033f4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  // failed but sense key is not set: default to Illegal Request
  if (p_msc->sense_key == 0) {
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d106      	bne.n	8003410 <fail_scsi_op+0x50>
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_ILLEGAL_REQUEST, 0x20, 0x00);
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	7b58      	ldrb	r0, [r3, #13]
 8003406:	2300      	movs	r3, #0
 8003408:	2220      	movs	r2, #32
 800340a:	2105      	movs	r1, #5
 800340c:	f000 f984 	bl	8003718 <tud_msc_set_sense>
  }

  // If there is data stage and not yet complete, stall it
  if (p_cbw->total_bytes && p_csw->data_residue) {
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d028      	beq.n	800346a <fail_scsi_op+0xaa>
 8003418:	69bb      	ldr	r3, [r7, #24]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d024      	beq.n	800346a <fail_scsi_op+0xaa>
    if (is_data_in(p_cbw->dir)) {
 8003420:	69fb      	ldr	r3, [r7, #28]
 8003422:	7b1b      	ldrb	r3, [r3, #12]
 8003424:	75bb      	strb	r3, [r7, #22]
  return tu_bit_test(dir, 7);
 8003426:	7dbb      	ldrb	r3, [r7, #22]
 8003428:	613b      	str	r3, [r7, #16]
 800342a:	2307      	movs	r3, #7
 800342c:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800342e:	7bfb      	ldrb	r3, [r7, #15]
 8003430:	693a      	ldr	r2, [r7, #16]
 8003432:	fa22 f303 	lsr.w	r3, r2, r3
 8003436:	f003 0301 	and.w	r3, r3, #1
 800343a:	2b00      	cmp	r3, #0
 800343c:	bf14      	ite	ne
 800343e:	2301      	movne	r3, #1
 8003440:	2300      	moveq	r3, #0
 8003442:	b2db      	uxtb	r3, r3
    if (is_data_in(p_cbw->dir)) {
 8003444:	2b00      	cmp	r3, #0
 8003446:	d008      	beq.n	800345a <fail_scsi_op+0x9a>
      usbd_edpt_stall(rhport, p_msc->ep_in);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800344e:	7dfb      	ldrb	r3, [r7, #23]
 8003450:	4611      	mov	r1, r2
 8003452:	4618      	mov	r0, r3
 8003454:	f004 f964 	bl	8007720 <usbd_edpt_stall>
    } else {
      usbd_edpt_stall(rhport, p_msc->ep_out);
    }
  }
}
 8003458:	e007      	b.n	800346a <fail_scsi_op+0xaa>
      usbd_edpt_stall(rhport, p_msc->ep_out);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8003460:	7dfb      	ldrb	r3, [r7, #23]
 8003462:	4611      	mov	r1, r2
 8003464:	4618      	mov	r0, r3
 8003466:	f004 f95b 	bl	8007720 <usbd_edpt_stall>
}
 800346a:	bf00      	nop
 800346c:	3720      	adds	r7, #32
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}

08003472 <rdwr10_validate_cmd>:
    return 0; // invalid block count
  }
  return (uint16_t) (cbw->total_bytes / block_count);
}

static uint8_t rdwr10_validate_cmd(msc_cbw_t const* cbw) {
 8003472:	b480      	push	{r7}
 8003474:	b08b      	sub	sp, #44	@ 0x2c
 8003476:	af00      	add	r7, sp, #0
 8003478:	6078      	str	r0, [r7, #4]
  uint8_t status = MSC_CSW_STATUS_PASSED;
 800347a:	2300      	movs	r3, #0
 800347c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	623b      	str	r3, [r7, #32]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8003484:	6a3b      	ldr	r3, [r7, #32]
 8003486:	330f      	adds	r3, #15
 8003488:	3307      	adds	r3, #7
 800348a:	61fb      	str	r3, [r7, #28]
  return *((uint16_t const *) mem);
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	881b      	ldrh	r3, [r3, #0]
 8003490:	837b      	strh	r3, [r7, #26]
  return tu_ntohs(block_count);
 8003492:	8b7b      	ldrh	r3, [r7, #26]
 8003494:	ba5b      	rev16	r3, r3
 8003496:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8003498:	84bb      	strh	r3, [r7, #36]	@ 0x24

  if (cbw->total_bytes == 0) {
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d106      	bne.n	80034b0 <rdwr10_validate_cmd+0x3e>
    if (block_count > 0) {
 80034a2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d04d      	beq.n	8003544 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV("  SCSI case 2 (Hn < Di) or case 3 (Hn < Do) \r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 80034a8:	2302      	movs	r3, #2
 80034aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80034ae:	e049      	b.n	8003544 <rdwr10_validate_cmd+0xd2>
    } else {
      // no data transfer, only exist in complaint test suite
    }
  } else {
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	7bdb      	ldrb	r3, [r3, #15]
 80034b4:	2b28      	cmp	r3, #40	@ 0x28
 80034b6:	d11a      	bne.n	80034ee <rdwr10_validate_cmd+0x7c>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	7b1b      	ldrb	r3, [r3, #12]
 80034bc:	767b      	strb	r3, [r7, #25]
  return tu_bit_test(dir, 7);
 80034be:	7e7b      	ldrb	r3, [r7, #25]
 80034c0:	617b      	str	r3, [r7, #20]
 80034c2:	2307      	movs	r3, #7
 80034c4:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 80034c6:	7cfb      	ldrb	r3, [r7, #19]
 80034c8:	697a      	ldr	r2, [r7, #20]
 80034ca:	fa22 f303 	lsr.w	r3, r2, r3
 80034ce:	f003 0301 	and.w	r3, r3, #1
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	bf14      	ite	ne
 80034d6:	2301      	movne	r3, #1
 80034d8:	2300      	moveq	r3, #0
 80034da:	b2db      	uxtb	r3, r3
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 80034dc:	f083 0301 	eor.w	r3, r3, #1
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d003      	beq.n	80034ee <rdwr10_validate_cmd+0x7c>
      TU_LOG_DRV("  SCSI case 10 (Ho <> Di)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 80034e6:	2302      	movs	r3, #2
 80034e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80034ec:	e02a      	b.n	8003544 <rdwr10_validate_cmd+0xd2>
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	7bdb      	ldrb	r3, [r3, #15]
 80034f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80034f4:	d117      	bne.n	8003526 <rdwr10_validate_cmd+0xb4>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	7b1b      	ldrb	r3, [r3, #12]
 80034fa:	74bb      	strb	r3, [r7, #18]
  return tu_bit_test(dir, 7);
 80034fc:	7cbb      	ldrb	r3, [r7, #18]
 80034fe:	60fb      	str	r3, [r7, #12]
 8003500:	2307      	movs	r3, #7
 8003502:	72fb      	strb	r3, [r7, #11]
 8003504:	7afb      	ldrb	r3, [r7, #11]
 8003506:	68fa      	ldr	r2, [r7, #12]
 8003508:	fa22 f303 	lsr.w	r3, r2, r3
 800350c:	f003 0301 	and.w	r3, r3, #1
 8003510:	2b00      	cmp	r3, #0
 8003512:	bf14      	ite	ne
 8003514:	2301      	movne	r3, #1
 8003516:	2300      	moveq	r3, #0
 8003518:	b2db      	uxtb	r3, r3
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 800351a:	2b00      	cmp	r3, #0
 800351c:	d003      	beq.n	8003526 <rdwr10_validate_cmd+0xb4>
      TU_LOG_DRV("  SCSI case 8 (Hi <> Do)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 800351e:	2302      	movs	r3, #2
 8003520:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003524:	e00e      	b.n	8003544 <rdwr10_validate_cmd+0xd2>
    } else if (0 == block_count) {
 8003526:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003528:	2b00      	cmp	r3, #0
 800352a:	d103      	bne.n	8003534 <rdwr10_validate_cmd+0xc2>
      TU_LOG_DRV("  SCSI case 4 Hi > Dn (READ10) or case 9 Ho > Dn (WRITE10) \r\n");
      status = MSC_CSW_STATUS_FAILED;
 800352c:	2301      	movs	r3, #1
 800352e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003532:	e007      	b.n	8003544 <rdwr10_validate_cmd+0xd2>
    } else if (cbw->total_bytes / block_count == 0) {
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	689a      	ldr	r2, [r3, #8]
 8003538:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800353a:	429a      	cmp	r2, r3
 800353c:	d202      	bcs.n	8003544 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV(" Computed block size = 0. SCSI case 7 Hi < Di (READ10) or case 13 Ho < Do (WRIT10)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 800353e:	2302      	movs	r3, #2
 8003540:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    } else {
      // nothing to do
    }
  }

  return status;
 8003544:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003548:	4618      	mov	r0, r3
 800354a:	372c      	adds	r7, #44	@ 0x2c
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr

08003554 <proc_stage_status>:

static bool proc_stage_status(mscd_interface_t *p_msc) {
 8003554:	b580      	push	{r7, lr}
 8003556:	b08c      	sub	sp, #48	@ 0x30
 8003558:	af02      	add	r7, sp, #8
 800355a:	6078      	str	r0, [r7, #4]
  uint8_t rhport = p_msc->rhport;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	7fdb      	ldrb	r3, [r3, #31]
 8003560:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  msc_cbw_t const *p_cbw = &p_msc->cbw;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	623b      	str	r3, [r7, #32]

  // skip status if epin is currently stalled, will do it when received Clear Stall request
  if (!usbd_edpt_stalled(rhport, p_msc->ep_in)) {
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800356e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003572:	4611      	mov	r1, r2
 8003574:	4618      	mov	r0, r3
 8003576:	f004 f94f 	bl	8007818 <usbd_edpt_stalled>
 800357a:	4603      	mov	r3, r0
 800357c:	f083 0301 	eor.w	r3, r3, #1
 8003580:	b2db      	uxtb	r3, r3
 8003582:	2b00      	cmp	r3, #0
 8003584:	d055      	beq.n	8003632 <proc_stage_status+0xde>
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 8003586:	6a3b      	ldr	r3, [r7, #32]
 8003588:	689a      	ldr	r2, [r3, #8]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800358e:	429a      	cmp	r2, r3
 8003590:	d91d      	bls.n	80035ce <proc_stage_status+0x7a>
 8003592:	6a3b      	ldr	r3, [r7, #32]
 8003594:	7b1b      	ldrb	r3, [r3, #12]
 8003596:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 8003598:	7efb      	ldrb	r3, [r7, #27]
 800359a:	617b      	str	r3, [r7, #20]
 800359c:	2307      	movs	r3, #7
 800359e:	74fb      	strb	r3, [r7, #19]
 80035a0:	7cfb      	ldrb	r3, [r7, #19]
 80035a2:	697a      	ldr	r2, [r7, #20]
 80035a4:	fa22 f303 	lsr.w	r3, r2, r3
 80035a8:	f003 0301 	and.w	r3, r3, #1
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	bf14      	ite	ne
 80035b0:	2301      	movne	r3, #1
 80035b2:	2300      	moveq	r3, #0
 80035b4:	b2db      	uxtb	r3, r3
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d009      	beq.n	80035ce <proc_stage_status+0x7a>
      // 6.7 The 13 Cases: case 5 (Hi > Di): STALL before status
      // TU_LOG_DRV("  SCSI case 5 (Hi > Di): %lu > %lu\r\n", p_cbw->total_bytes, p_msc->xferred_len);
      usbd_edpt_stall(rhport, p_msc->ep_in);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 80035c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80035c4:	4611      	mov	r1, r2
 80035c6:	4618      	mov	r0, r3
 80035c8:	f004 f8aa 	bl	8007720 <usbd_edpt_stall>
 80035cc:	e031      	b.n	8003632 <proc_stage_status+0xde>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	7fdb      	ldrb	r3, [r3, #31]
 80035d6:	72fb      	strb	r3, [r7, #11]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	689a      	ldr	r2, [r3, #8]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035e0:	1ad2      	subs	r2, r2, r3
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2203      	movs	r2, #3
 80035ea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	3320      	adds	r3, #32
 80035f2:	220d      	movs	r2, #13
 80035f4:	4619      	mov	r1, r3
 80035f6:	4811      	ldr	r0, [pc, #68]	@ (800363c <proc_stage_status+0xe8>)
 80035f8:	f007 fac8 	bl	800ab8c <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8003602:	7af8      	ldrb	r0, [r7, #11]
 8003604:	2300      	movs	r3, #0
 8003606:	9300      	str	r3, [sp, #0]
 8003608:	230d      	movs	r3, #13
 800360a:	4a0c      	ldr	r2, [pc, #48]	@ (800363c <proc_stage_status+0xe8>)
 800360c:	f003 ff66 	bl	80074dc <usbd_edpt_xfer>
 8003610:	4603      	mov	r3, r0
    } else {
      TU_ASSERT(send_csw(p_msc));
 8003612:	f083 0301 	eor.w	r3, r3, #1
 8003616:	b2db      	uxtb	r3, r3
 8003618:	2b00      	cmp	r3, #0
 800361a:	d00a      	beq.n	8003632 <proc_stage_status+0xde>
 800361c:	4b08      	ldr	r3, [pc, #32]	@ (8003640 <proc_stage_status+0xec>)
 800361e:	61fb      	str	r3, [r7, #28]
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0301 	and.w	r3, r3, #1
 8003628:	2b00      	cmp	r3, #0
 800362a:	d000      	beq.n	800362e <proc_stage_status+0xda>
 800362c:	be00      	bkpt	0x0000
 800362e:	2300      	movs	r3, #0
 8003630:	e000      	b.n	8003634 <proc_stage_status+0xe0>
  if (usbd_edpt_stalled(rhport, p_msc->ep_in)) {
    usbd_edpt_clear_stall(rhport, p_msc->ep_in);
    send_csw(p_msc);
  }
  #endif
  return true;
 8003632:	2301      	movs	r3, #1
}
 8003634:	4618      	mov	r0, r3
 8003636:	3728      	adds	r7, #40	@ 0x28
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}
 800363c:	2000c5ec 	.word	0x2000c5ec
 8003640:	e000edf0 	.word	0xe000edf0

08003644 <tud_msc_read10_complete_cb>:

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_read10_complete_cb(uint8_t lun) {
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	4603      	mov	r3, r0
 800364c:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 800364e:	bf00      	nop
 8003650:	370c      	adds	r7, #12
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr

0800365a <tud_msc_write10_complete_cb>:

TU_ATTR_WEAK void tud_msc_write10_complete_cb(uint8_t lun) {
 800365a:	b480      	push	{r7}
 800365c:	b083      	sub	sp, #12
 800365e:	af00      	add	r7, sp, #0
 8003660:	4603      	mov	r3, r0
 8003662:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 8003664:	bf00      	nop
 8003666:	370c      	adds	r7, #12
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr

08003670 <tud_msc_scsi_complete_cb>:

TU_ATTR_WEAK void tud_msc_scsi_complete_cb(uint8_t lun, uint8_t const scsi_cmd[16]) {
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	4603      	mov	r3, r0
 8003678:	6039      	str	r1, [r7, #0]
 800367a:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  (void) scsi_cmd;
}
 800367c:	bf00      	nop
 800367e:	370c      	adds	r7, #12
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <tud_msc_get_maxlun_cb>:

TU_ATTR_WEAK uint8_t tud_msc_get_maxlun_cb(void) {
 8003688:	b480      	push	{r7}
 800368a:	af00      	add	r7, sp, #0
  return 1;
 800368c:	2301      	movs	r3, #1
}
 800368e:	4618      	mov	r0, r3
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr

08003698 <tud_msc_start_stop_cb>:

TU_ATTR_WEAK bool tud_msc_start_stop_cb(uint8_t lun, uint8_t power_condition, bool start, bool load_eject) {
 8003698:	b490      	push	{r4, r7}
 800369a:	b082      	sub	sp, #8
 800369c:	af00      	add	r7, sp, #0
 800369e:	4604      	mov	r4, r0
 80036a0:	4608      	mov	r0, r1
 80036a2:	4611      	mov	r1, r2
 80036a4:	461a      	mov	r2, r3
 80036a6:	4623      	mov	r3, r4
 80036a8:	71fb      	strb	r3, [r7, #7]
 80036aa:	4603      	mov	r3, r0
 80036ac:	71bb      	strb	r3, [r7, #6]
 80036ae:	460b      	mov	r3, r1
 80036b0:	717b      	strb	r3, [r7, #5]
 80036b2:	4613      	mov	r3, r2
 80036b4:	713b      	strb	r3, [r7, #4]
  (void) lun;
  (void) power_condition;
  (void) start;
  (void) load_eject;
  return true;
 80036b6:	2301      	movs	r3, #1
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3708      	adds	r7, #8
 80036bc:	46bd      	mov	sp, r7
 80036be:	bc90      	pop	{r4, r7}
 80036c0:	4770      	bx	lr

080036c2 <tud_msc_prevent_allow_medium_removal_cb>:

TU_ATTR_WEAK bool tud_msc_prevent_allow_medium_removal_cb(uint8_t lun, uint8_t prohibit_removal, uint8_t control) {
 80036c2:	b480      	push	{r7}
 80036c4:	b083      	sub	sp, #12
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	4603      	mov	r3, r0
 80036ca:	71fb      	strb	r3, [r7, #7]
 80036cc:	460b      	mov	r3, r1
 80036ce:	71bb      	strb	r3, [r7, #6]
 80036d0:	4613      	mov	r3, r2
 80036d2:	717b      	strb	r3, [r7, #5]
  (void) lun;
  (void) prohibit_removal;
  (void) control;
  return true;
 80036d4:	2301      	movs	r3, #1
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	370c      	adds	r7, #12
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr

080036e2 <tud_msc_request_sense_cb>:

TU_ATTR_WEAK int32_t tud_msc_request_sense_cb(uint8_t lun, void* buffer, uint16_t bufsize) {
 80036e2:	b480      	push	{r7}
 80036e4:	b083      	sub	sp, #12
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	4603      	mov	r3, r0
 80036ea:	6039      	str	r1, [r7, #0]
 80036ec:	71fb      	strb	r3, [r7, #7]
 80036ee:	4613      	mov	r3, r2
 80036f0:	80bb      	strh	r3, [r7, #4]
  (void) lun;
  (void) buffer;
  (void) bufsize;
  return sizeof(scsi_sense_fixed_resp_t);
 80036f2:	2312      	movs	r3, #18
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	370c      	adds	r7, #12
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr

08003700 <tud_msc_is_writable_cb>:

TU_ATTR_WEAK bool tud_msc_is_writable_cb(uint8_t lun) {
 8003700:	b480      	push	{r7}
 8003702:	b083      	sub	sp, #12
 8003704:	af00      	add	r7, sp, #0
 8003706:	4603      	mov	r3, r0
 8003708:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  return true;
 800370a:	2301      	movs	r3, #1
}
 800370c:	4618      	mov	r0, r3
 800370e:	370c      	adds	r7, #12
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr

08003718 <tud_msc_set_sense>:
#endif

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_msc_set_sense(uint8_t lun, uint8_t sense_key, uint8_t add_sense_code, uint8_t add_sense_qualifier) {
 8003718:	b490      	push	{r4, r7}
 800371a:	b082      	sub	sp, #8
 800371c:	af00      	add	r7, sp, #0
 800371e:	4604      	mov	r4, r0
 8003720:	4608      	mov	r0, r1
 8003722:	4611      	mov	r1, r2
 8003724:	461a      	mov	r2, r3
 8003726:	4623      	mov	r3, r4
 8003728:	71fb      	strb	r3, [r7, #7]
 800372a:	4603      	mov	r3, r0
 800372c:	71bb      	strb	r3, [r7, #6]
 800372e:	460b      	mov	r3, r1
 8003730:	717b      	strb	r3, [r7, #5]
 8003732:	4613      	mov	r3, r2
 8003734:	713b      	strb	r3, [r7, #4]
  (void) lun;
  _mscd_itf.sense_key           = sense_key;
 8003736:	4a09      	ldr	r2, [pc, #36]	@ (800375c <tud_msc_set_sense+0x44>)
 8003738:	79bb      	ldrb	r3, [r7, #6]
 800373a:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
  _mscd_itf.add_sense_code      = add_sense_code;
 800373e:	4a07      	ldr	r2, [pc, #28]	@ (800375c <tud_msc_set_sense+0x44>)
 8003740:	797b      	ldrb	r3, [r7, #5]
 8003742:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
  _mscd_itf.add_sense_qualifier = add_sense_qualifier;
 8003746:	4a05      	ldr	r2, [pc, #20]	@ (800375c <tud_msc_set_sense+0x44>)
 8003748:	793b      	ldrb	r3, [r7, #4]
 800374a:	f882 303b 	strb.w	r3, [r2, #59]	@ 0x3b
  return true;
 800374e:	2301      	movs	r3, #1
}
 8003750:	4618      	mov	r0, r3
 8003752:	3708      	adds	r7, #8
 8003754:	46bd      	mov	sp, r7
 8003756:	bc90      	pop	{r4, r7}
 8003758:	4770      	bx	lr
 800375a:	bf00      	nop
 800375c:	2000c5ac 	.word	0x2000c5ac

08003760 <mscd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void mscd_init(void) {
 8003760:	b580      	push	{r7, lr}
 8003762:	af00      	add	r7, sp, #0
  TU_LOG_INT(CFG_TUD_MSC_LOG_LEVEL, sizeof(mscd_interface_t));
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 8003764:	2240      	movs	r2, #64	@ 0x40
 8003766:	2100      	movs	r1, #0
 8003768:	4802      	ldr	r0, [pc, #8]	@ (8003774 <mscd_init+0x14>)
 800376a:	f007 f9cc 	bl	800ab06 <memset>
}
 800376e:	bf00      	nop
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	2000c5ac 	.word	0x2000c5ac

08003778 <mscd_reset>:

bool mscd_deinit(void) {
  return true; // nothing to do
}

void mscd_reset(uint8_t rhport) {
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
 800377e:	4603      	mov	r3, r0
 8003780:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 8003782:	2240      	movs	r2, #64	@ 0x40
 8003784:	2100      	movs	r1, #0
 8003786:	4803      	ldr	r0, [pc, #12]	@ (8003794 <mscd_reset+0x1c>)
 8003788:	f007 f9bd 	bl	800ab06 <memset>
}
 800378c:	bf00      	nop
 800378e:	3708      	adds	r7, #8
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}
 8003794:	2000c5ac 	.word	0x2000c5ac

08003798 <mscd_open>:

uint16_t mscd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len) {
 8003798:	b580      	push	{r7, lr}
 800379a:	b08e      	sub	sp, #56	@ 0x38
 800379c:	af02      	add	r7, sp, #8
 800379e:	4603      	mov	r3, r0
 80037a0:	6039      	str	r1, [r7, #0]
 80037a2:	71fb      	strb	r3, [r7, #7]
 80037a4:	4613      	mov	r3, r2
 80037a6:	80bb      	strh	r3, [r7, #4]
  // only support SCSI's BOT protocol
  TU_VERIFY(TUSB_CLASS_MSC    == itf_desc->bInterfaceClass &&
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	795b      	ldrb	r3, [r3, #5]
 80037ac:	2b08      	cmp	r3, #8
 80037ae:	d107      	bne.n	80037c0 <mscd_open+0x28>
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	799b      	ldrb	r3, [r3, #6]
 80037b4:	2b06      	cmp	r3, #6
 80037b6:	d103      	bne.n	80037c0 <mscd_open+0x28>
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	79db      	ldrb	r3, [r3, #7]
 80037bc:	2b50      	cmp	r3, #80	@ 0x50
 80037be:	d001      	beq.n	80037c4 <mscd_open+0x2c>
 80037c0:	2300      	movs	r3, #0
 80037c2:	e064      	b.n	800388e <mscd_open+0xf6>
            MSC_SUBCLASS_SCSI == itf_desc->bInterfaceSubClass &&
            MSC_PROTOCOL_BOT  == itf_desc->bInterfaceProtocol, 0);
  uint16_t const drv_len = sizeof(tusb_desc_interface_t) + 2*sizeof(tusb_desc_endpoint_t);
 80037c4:	2317      	movs	r3, #23
 80037c6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  TU_ASSERT(max_len >= drv_len, 0); // Max length must be at least 1 interface + 2 endpoints
 80037c8:	88ba      	ldrh	r2, [r7, #4]
 80037ca:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d20a      	bcs.n	80037e6 <mscd_open+0x4e>
 80037d0:	4b31      	ldr	r3, [pc, #196]	@ (8003898 <mscd_open+0x100>)
 80037d2:	61fb      	str	r3, [r7, #28]
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0301 	and.w	r3, r3, #1
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d000      	beq.n	80037e2 <mscd_open+0x4a>
 80037e0:	be00      	bkpt	0x0000
 80037e2:	2300      	movs	r3, #0
 80037e4:	e053      	b.n	800388e <mscd_open+0xf6>

  mscd_interface_t * p_msc = &_mscd_itf;
 80037e6:	4b2d      	ldr	r3, [pc, #180]	@ (800389c <mscd_open+0x104>)
 80037e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  p_msc->itf_num = itf_desc->bInterfaceNumber;
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	789a      	ldrb	r2, [r3, #2]
 80037ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037f0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  p_msc->rhport = rhport;
 80037f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037f6:	79fa      	ldrb	r2, [r7, #7]
 80037f8:	77da      	strb	r2, [r3, #31]
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80037fe:	69bb      	ldr	r3, [r7, #24]
 8003800:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	781b      	ldrb	r3, [r3, #0]
 8003806:	461a      	mov	r2, r3
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	1899      	adds	r1, r3, r2

  // Open endpoint pair
  TU_ASSERT(usbd_open_edpt_pair(rhport, tu_desc_next(itf_desc), 2, TUSB_XFER_BULK, &p_msc->ep_out, &p_msc->ep_in), 0);
 800380c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800380e:	332f      	adds	r3, #47	@ 0x2f
 8003810:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003812:	322e      	adds	r2, #46	@ 0x2e
 8003814:	79f8      	ldrb	r0, [r7, #7]
 8003816:	9201      	str	r2, [sp, #4]
 8003818:	9300      	str	r3, [sp, #0]
 800381a:	2302      	movs	r3, #2
 800381c:	2202      	movs	r2, #2
 800381e:	f003 fd5f 	bl	80072e0 <usbd_open_edpt_pair>
 8003822:	4603      	mov	r3, r0
 8003824:	f083 0301 	eor.w	r3, r3, #1
 8003828:	b2db      	uxtb	r3, r3
 800382a:	2b00      	cmp	r3, #0
 800382c:	d00a      	beq.n	8003844 <mscd_open+0xac>
 800382e:	4b1a      	ldr	r3, [pc, #104]	@ (8003898 <mscd_open+0x100>)
 8003830:	623b      	str	r3, [r7, #32]
 8003832:	6a3b      	ldr	r3, [r7, #32]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 0301 	and.w	r3, r3, #1
 800383a:	2b00      	cmp	r3, #0
 800383c:	d000      	beq.n	8003840 <mscd_open+0xa8>
 800383e:	be00      	bkpt	0x0000
 8003840:	2300      	movs	r3, #0
 8003842:	e024      	b.n	800388e <mscd_open+0xf6>
 8003844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003846:	613b      	str	r3, [r7, #16]
  uint8_t rhport = p_msc->rhport;
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	7fdb      	ldrb	r3, [r3, #31]
 800384c:	73fb      	strb	r3, [r7, #15]
  p_msc->stage = MSC_STAGE_CMD;
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	2200      	movs	r2, #0
 8003852:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800385c:	7bf8      	ldrb	r0, [r7, #15]
 800385e:	2300      	movs	r3, #0
 8003860:	9300      	str	r3, [sp, #0]
 8003862:	231f      	movs	r3, #31
 8003864:	4a0e      	ldr	r2, [pc, #56]	@ (80038a0 <mscd_open+0x108>)
 8003866:	f003 fe39 	bl	80074dc <usbd_edpt_xfer>
 800386a:	4603      	mov	r3, r0

  // Prepare for Command Block Wrapper
  TU_ASSERT(prepare_cbw(p_msc), drv_len);
 800386c:	f083 0301 	eor.w	r3, r3, #1
 8003870:	b2db      	uxtb	r3, r3
 8003872:	2b00      	cmp	r3, #0
 8003874:	d00a      	beq.n	800388c <mscd_open+0xf4>
 8003876:	4b08      	ldr	r3, [pc, #32]	@ (8003898 <mscd_open+0x100>)
 8003878:	627b      	str	r3, [r7, #36]	@ 0x24
 800387a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0301 	and.w	r3, r3, #1
 8003882:	2b00      	cmp	r3, #0
 8003884:	d000      	beq.n	8003888 <mscd_open+0xf0>
 8003886:	be00      	bkpt	0x0000
 8003888:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800388a:	e000      	b.n	800388e <mscd_open+0xf6>

  return drv_len;
 800388c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800388e:	4618      	mov	r0, r3
 8003890:	3730      	adds	r7, #48	@ 0x30
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	e000edf0 	.word	0xe000edf0
 800389c:	2000c5ac 	.word	0x2000c5ac
 80038a0:	2000c5ec 	.word	0x2000c5ec

080038a4 <proc_bot_reset>:

static void proc_bot_reset(mscd_interface_t* p_msc) {
 80038a4:	b480      	push	{r7}
 80038a6:	b083      	sub	sp, #12
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  p_msc->stage       = MSC_STAGE_CMD;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2200      	movs	r2, #0
 80038b0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  p_msc->total_len   = 0;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	631a      	str	r2, [r3, #48]	@ 0x30
  p_msc->xferred_len = 0;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	635a      	str	r2, [r3, #52]	@ 0x34
  p_msc->sense_key           = 0;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2200      	movs	r2, #0
 80038c4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  p_msc->add_sense_code      = 0;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  p_msc->add_sense_qualifier = 0;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
}
 80038d8:	bf00      	nop
 80038da:	370c      	adds	r7, #12
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr

080038e4 <mscd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool mscd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request) {
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b08e      	sub	sp, #56	@ 0x38
 80038e8:	af02      	add	r7, sp, #8
 80038ea:	4603      	mov	r3, r0
 80038ec:	603a      	str	r2, [r7, #0]
 80038ee:	71fb      	strb	r3, [r7, #7]
 80038f0:	460b      	mov	r3, r1
 80038f2:	71bb      	strb	r3, [r7, #6]
  if (stage != CONTROL_STAGE_SETUP) {
 80038f4:	79bb      	ldrb	r3, [r7, #6]
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d001      	beq.n	80038fe <mscd_control_xfer_cb+0x1a>
    return true; // nothing to do with DATA & ACK stage
 80038fa:	2301      	movs	r3, #1
 80038fc:	e115      	b.n	8003b2a <mscd_control_xfer_cb+0x246>
  }

  mscd_interface_t* p_msc = &_mscd_itf;
 80038fe:	4b8d      	ldr	r3, [pc, #564]	@ (8003b34 <mscd_control_xfer_cb+0x250>)
 8003900:	62fb      	str	r3, [r7, #44]	@ 0x2c

  // Clear Endpoint Feature (stall) for recovery
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800390a:	b2db      	uxtb	r3, r3
 800390c:	2b00      	cmp	r3, #0
 800390e:	f040 80c4 	bne.w	8003a9a <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	f003 031f 	and.w	r3, r3, #31
 800391a:	b2db      	uxtb	r3, r3
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 800391c:	2b02      	cmp	r3, #2
 800391e:	f040 80bc 	bne.w	8003a9a <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	785b      	ldrb	r3, [r3, #1]
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 8003926:	2b01      	cmp	r3, #1
 8003928:	f040 80b7 	bne.w	8003a9a <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_FEATURE_EDPT_HALT == request->wValue ) {
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	885b      	ldrh	r3, [r3, #2]
 8003930:	b29b      	uxth	r3, r3
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 8003932:	2b00      	cmp	r3, #0
 8003934:	f040 80b1 	bne.w	8003a9a <mscd_control_xfer_cb+0x1b6>
    uint8_t const ep_addr = tu_u16_low(request->wIndex);
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	889b      	ldrh	r3, [r3, #4]
 800393c:	b29b      	uxth	r3, r3
 800393e:	83fb      	strh	r3, [r7, #30]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8003940:	8bfb      	ldrh	r3, [r7, #30]
 8003942:	b2db      	uxtb	r3, r3
 8003944:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if (p_msc->stage == MSC_STAGE_NEED_RESET) {
 8003948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800394a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800394e:	2b04      	cmp	r3, #4
 8003950:	d107      	bne.n	8003962 <mscd_control_xfer_cb+0x7e>
      // reset recovery is required to recover from this stage
      // Clear Stall request cannot resolve this -> continue to stall endpoint
      usbd_edpt_stall(rhport, ep_addr);
 8003952:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8003956:	79fb      	ldrb	r3, [r7, #7]
 8003958:	4611      	mov	r1, r2
 800395a:	4618      	mov	r0, r3
 800395c:	f003 fee0 	bl	8007720 <usbd_edpt_stall>
 8003960:	e099      	b.n	8003a96 <mscd_control_xfer_cb+0x1b2>
    } else {
      if (ep_addr == p_msc->ep_in) {
 8003962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003964:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8003968:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800396c:	429a      	cmp	r2, r3
 800396e:	d137      	bne.n	80039e0 <mscd_control_xfer_cb+0xfc>
        if (p_msc->stage == MSC_STAGE_STATUS) {
 8003970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003972:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003976:	2b02      	cmp	r3, #2
 8003978:	f040 808d 	bne.w	8003a96 <mscd_control_xfer_cb+0x1b2>
 800397c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800397e:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 8003980:	69bb      	ldr	r3, [r7, #24]
 8003982:	7fdb      	ldrb	r3, [r3, #31]
 8003984:	75fb      	strb	r3, [r7, #23]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	689a      	ldr	r2, [r3, #8]
 800398a:	69bb      	ldr	r3, [r7, #24]
 800398c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800398e:	1ad2      	subs	r2, r2, r3
 8003990:	69bb      	ldr	r3, [r7, #24]
 8003992:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	2203      	movs	r2, #3
 8003998:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 800399c:	69bb      	ldr	r3, [r7, #24]
 800399e:	3320      	adds	r3, #32
 80039a0:	220d      	movs	r2, #13
 80039a2:	4619      	mov	r1, r3
 80039a4:	4864      	ldr	r0, [pc, #400]	@ (8003b38 <mscd_control_xfer_cb+0x254>)
 80039a6:	f007 f8f1 	bl	800ab8c <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 80039aa:	69bb      	ldr	r3, [r7, #24]
 80039ac:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 80039b0:	7df8      	ldrb	r0, [r7, #23]
 80039b2:	2300      	movs	r3, #0
 80039b4:	9300      	str	r3, [sp, #0]
 80039b6:	230d      	movs	r3, #13
 80039b8:	4a5f      	ldr	r2, [pc, #380]	@ (8003b38 <mscd_control_xfer_cb+0x254>)
 80039ba:	f003 fd8f 	bl	80074dc <usbd_edpt_xfer>
 80039be:	4603      	mov	r3, r0
          // resume sending SCSI status if we are in this stage previously before stalled
          TU_ASSERT(send_csw(p_msc));
 80039c0:	f083 0301 	eor.w	r3, r3, #1
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d065      	beq.n	8003a96 <mscd_control_xfer_cb+0x1b2>
 80039ca:	4b5c      	ldr	r3, [pc, #368]	@ (8003b3c <mscd_control_xfer_cb+0x258>)
 80039cc:	623b      	str	r3, [r7, #32]
 80039ce:	6a3b      	ldr	r3, [r7, #32]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 0301 	and.w	r3, r3, #1
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d000      	beq.n	80039dc <mscd_control_xfer_cb+0xf8>
 80039da:	be00      	bkpt	0x0000
 80039dc:	2300      	movs	r3, #0
 80039de:	e0a4      	b.n	8003b2a <mscd_control_xfer_cb+0x246>
        }
      } else if (ep_addr == p_msc->ep_out) {
 80039e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039e2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80039e6:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d153      	bne.n	8003a96 <mscd_control_xfer_cb+0x1b2>
        if (p_msc->stage == MSC_STAGE_CMD) {
 80039ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039f0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d14e      	bne.n	8003a96 <mscd_control_xfer_cb+0x1b2>
          // part of reset recovery (probably due to invalid CBW) -> prepare for new command
          // Note: skip if already queued previously
          if (usbd_edpt_ready(rhport, p_msc->ep_out)) {
 80039f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039fa:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 80039fe:	79fb      	ldrb	r3, [r7, #7]
 8003a00:	75bb      	strb	r3, [r7, #22]
 8003a02:	4613      	mov	r3, r2
 8003a04:	757b      	strb	r3, [r7, #21]
bool usbd_edpt_iso_activate(uint8_t rhport,  tusb_desc_endpoint_t const * p_endpoint_desc);

// Check if endpoint is ready (not busy and not stalled)
TU_ATTR_ALWAYS_INLINE static inline
bool usbd_edpt_ready(uint8_t rhport, uint8_t ep_addr) {
  const bool is_busy = usbd_edpt_busy(rhport, ep_addr);
 8003a06:	7d7a      	ldrb	r2, [r7, #21]
 8003a08:	7dbb      	ldrb	r3, [r7, #22]
 8003a0a:	4611      	mov	r1, r2
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f003 fe59 	bl	80076c4 <usbd_edpt_busy>
 8003a12:	4603      	mov	r3, r0
 8003a14:	753b      	strb	r3, [r7, #20]
  const bool is_stalled = usbd_edpt_stalled(rhport, ep_addr);
 8003a16:	7d7a      	ldrb	r2, [r7, #21]
 8003a18:	7dbb      	ldrb	r3, [r7, #22]
 8003a1a:	4611      	mov	r1, r2
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f003 fefb 	bl	8007818 <usbd_edpt_stalled>
 8003a22:	4603      	mov	r3, r0
 8003a24:	74fb      	strb	r3, [r7, #19]
  return !is_busy && !is_stalled;
 8003a26:	7d3b      	ldrb	r3, [r7, #20]
 8003a28:	f083 0301 	eor.w	r3, r3, #1
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d007      	beq.n	8003a42 <mscd_control_xfer_cb+0x15e>
 8003a32:	7cfb      	ldrb	r3, [r7, #19]
 8003a34:	f083 0301 	eor.w	r3, r3, #1
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <mscd_control_xfer_cb+0x15e>
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e000      	b.n	8003a44 <mscd_control_xfer_cb+0x160>
 8003a42:	2300      	movs	r3, #0
 8003a44:	f003 0301 	and.w	r3, r3, #1
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d023      	beq.n	8003a96 <mscd_control_xfer_cb+0x1b2>
 8003a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a50:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	7fdb      	ldrb	r3, [r3, #31]
 8003a56:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8003a66:	7af8      	ldrb	r0, [r7, #11]
 8003a68:	2300      	movs	r3, #0
 8003a6a:	9300      	str	r3, [sp, #0]
 8003a6c:	231f      	movs	r3, #31
 8003a6e:	4a32      	ldr	r2, [pc, #200]	@ (8003b38 <mscd_control_xfer_cb+0x254>)
 8003a70:	f003 fd34 	bl	80074dc <usbd_edpt_xfer>
 8003a74:	4603      	mov	r3, r0
            TU_ASSERT(prepare_cbw(p_msc));
 8003a76:	f083 0301 	eor.w	r3, r3, #1
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d00a      	beq.n	8003a96 <mscd_control_xfer_cb+0x1b2>
 8003a80:	4b2e      	ldr	r3, [pc, #184]	@ (8003b3c <mscd_control_xfer_cb+0x258>)
 8003a82:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0301 	and.w	r3, r3, #1
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d000      	beq.n	8003a92 <mscd_control_xfer_cb+0x1ae>
 8003a90:	be00      	bkpt	0x0000
 8003a92:	2300      	movs	r3, #0
 8003a94:	e049      	b.n	8003b2a <mscd_control_xfer_cb+0x246>
      } else {
        // nothing to do
      }
    }

    return true;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e047      	b.n	8003b2a <mscd_control_xfer_cb+0x246>
  }

  // From this point only handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	2b20      	cmp	r3, #32
 8003aa6:	d001      	beq.n	8003aac <mscd_control_xfer_cb+0x1c8>
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	e03e      	b.n	8003b2a <mscd_control_xfer_cb+0x246>

  switch ( request->bRequest ) {
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	785b      	ldrb	r3, [r3, #1]
 8003ab0:	2bfe      	cmp	r3, #254	@ 0xfe
 8003ab2:	d016      	beq.n	8003ae2 <mscd_control_xfer_cb+0x1fe>
 8003ab4:	2bff      	cmp	r3, #255	@ 0xff
 8003ab6:	d135      	bne.n	8003b24 <mscd_control_xfer_cb+0x240>
    case MSC_REQ_RESET:
      TU_LOG_DRV("  MSC BOT Reset\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 0);
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	885b      	ldrh	r3, [r3, #2]
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d104      	bne.n	8003acc <mscd_control_xfer_cb+0x1e8>
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	88db      	ldrh	r3, [r3, #6]
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d001      	beq.n	8003ad0 <mscd_control_xfer_cb+0x1ec>
 8003acc:	2300      	movs	r3, #0
 8003ace:	e02c      	b.n	8003b2a <mscd_control_xfer_cb+0x246>
      proc_bot_reset(p_msc); // driver state reset
 8003ad0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003ad2:	f7ff fee7 	bl	80038a4 <proc_bot_reset>
      tud_control_status(rhport, request);
 8003ad6:	79fb      	ldrb	r3, [r7, #7]
 8003ad8:	6839      	ldr	r1, [r7, #0]
 8003ada:	4618      	mov	r0, r3
 8003adc:	f003 fef4 	bl	80078c8 <tud_control_status>
    break;
 8003ae0:	e022      	b.n	8003b28 <mscd_control_xfer_cb+0x244>

    case MSC_REQ_GET_MAX_LUN: {
      TU_LOG_DRV("  MSC Get Max Lun\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 1);
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	885b      	ldrh	r3, [r3, #2]
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d104      	bne.n	8003af6 <mscd_control_xfer_cb+0x212>
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	88db      	ldrh	r3, [r3, #6]
 8003af0:	b29b      	uxth	r3, r3
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d001      	beq.n	8003afa <mscd_control_xfer_cb+0x216>
 8003af6:	2300      	movs	r3, #0
 8003af8:	e017      	b.n	8003b2a <mscd_control_xfer_cb+0x246>

      uint8_t maxlun = tud_msc_get_maxlun_cb();
 8003afa:	f7ff fdc5 	bl	8003688 <tud_msc_get_maxlun_cb>
 8003afe:	4603      	mov	r3, r0
 8003b00:	72bb      	strb	r3, [r7, #10]
      TU_VERIFY(maxlun != 0);
 8003b02:	7abb      	ldrb	r3, [r7, #10]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d101      	bne.n	8003b0c <mscd_control_xfer_cb+0x228>
 8003b08:	2300      	movs	r3, #0
 8003b0a:	e00e      	b.n	8003b2a <mscd_control_xfer_cb+0x246>
      maxlun--; // MAX LUN is minus 1 by specs
 8003b0c:	7abb      	ldrb	r3, [r7, #10]
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	72bb      	strb	r3, [r7, #10]
      tud_control_xfer(rhport, request, &maxlun, 1);
 8003b14:	f107 020a 	add.w	r2, r7, #10
 8003b18:	79f8      	ldrb	r0, [r7, #7]
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	6839      	ldr	r1, [r7, #0]
 8003b1e:	f003 ff57 	bl	80079d0 <tud_control_xfer>
 8003b22:	e001      	b.n	8003b28 <mscd_control_xfer_cb+0x244>
      break;
    }

    default: return false; // stall unsupported request
 8003b24:	2300      	movs	r3, #0
 8003b26:	e000      	b.n	8003b2a <mscd_control_xfer_cb+0x246>
  }

  return true;
 8003b28:	2301      	movs	r3, #1
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3730      	adds	r7, #48	@ 0x30
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	2000c5ac 	.word	0x2000c5ac
 8003b38:	2000c5ec 	.word	0x2000c5ec
 8003b3c:	e000edf0 	.word	0xe000edf0

08003b40 <mscd_xfer_cb>:

bool mscd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes) {
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b09c      	sub	sp, #112	@ 0x70
 8003b44:	af02      	add	r7, sp, #8
 8003b46:	603b      	str	r3, [r7, #0]
 8003b48:	4603      	mov	r3, r0
 8003b4a:	71fb      	strb	r3, [r7, #7]
 8003b4c:	460b      	mov	r3, r1
 8003b4e:	71bb      	strb	r3, [r7, #6]
 8003b50:	4613      	mov	r3, r2
 8003b52:	717b      	strb	r3, [r7, #5]
  (void) event;

  mscd_interface_t* p_msc = &_mscd_itf;
 8003b54:	4b93      	ldr	r3, [pc, #588]	@ (8003da4 <mscd_xfer_cb+0x264>)
 8003b56:	663b      	str	r3, [r7, #96]	@ 0x60
  msc_cbw_t * p_cbw = &p_msc->cbw;
 8003b58:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  msc_csw_t * p_csw = &p_msc->csw;
 8003b5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b5e:	3320      	adds	r3, #32
 8003b60:	65bb      	str	r3, [r7, #88]	@ 0x58

  switch (p_msc->stage) {
 8003b62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b64:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003b68:	2b03      	cmp	r3, #3
 8003b6a:	f200 820e 	bhi.w	8003f8a <mscd_xfer_cb+0x44a>
 8003b6e:	a201      	add	r2, pc, #4	@ (adr r2, 8003b74 <mscd_xfer_cb+0x34>)
 8003b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b74:	08003b85 	.word	0x08003b85
 8003b78:	08003e0d 	.word	0x08003e0d
 8003b7c:	08003f8b 	.word	0x08003f8b
 8003b80:	08003ef9 	.word	0x08003ef9
    case MSC_STAGE_CMD: {
      //------------- new CBW received -------------//
      // Complete IN while waiting for CMD is usually Status of previous SCSI op, ignore it
      if (ep_addr != p_msc->ep_out) {
 8003b84:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b86:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8003b8a:	79ba      	ldrb	r2, [r7, #6]
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d001      	beq.n	8003b94 <mscd_xfer_cb+0x54>
        return true;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e21b      	b.n	8003fcc <mscd_xfer_cb+0x48c>
 8003b94:	4b84      	ldr	r3, [pc, #528]	@ (8003da8 <mscd_xfer_cb+0x268>)
 8003b96:	633b      	str	r3, [r7, #48]	@ 0x30
  return *((uint32_t const *) mem);
 8003b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b9a:	681b      	ldr	r3, [r3, #0]
      }

      const uint32_t signature = tu_le32toh(tu_unaligned_read32(_mscd_epbuf.buf));
 8003b9c:	647b      	str	r3, [r7, #68]	@ 0x44

      if (!(xferred_bytes == sizeof(msc_cbw_t) && signature == MSC_CBW_SIGNATURE)) {
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	2b1f      	cmp	r3, #31
 8003ba2:	d103      	bne.n	8003bac <mscd_xfer_cb+0x6c>
 8003ba4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ba6:	4a81      	ldr	r2, [pc, #516]	@ (8003dac <mscd_xfer_cb+0x26c>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d015      	beq.n	8003bd8 <mscd_xfer_cb+0x98>
        // BOT 6.6.1 If CBW is not valid stall both endpoints until reset recovery
        TU_LOG_DRV("  SCSI CBW is not valid\r\n");
        p_msc->stage = MSC_STAGE_NEED_RESET;
 8003bac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003bae:	2204      	movs	r2, #4
 8003bb0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        usbd_edpt_stall(rhport, p_msc->ep_in);
 8003bb4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003bb6:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8003bba:	79fb      	ldrb	r3, [r7, #7]
 8003bbc:	4611      	mov	r1, r2
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f003 fdae 	bl	8007720 <usbd_edpt_stall>
        usbd_edpt_stall(rhport, p_msc->ep_out);
 8003bc4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003bc6:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8003bca:	79fb      	ldrb	r3, [r7, #7]
 8003bcc:	4611      	mov	r1, r2
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f003 fda6 	bl	8007720 <usbd_edpt_stall>
        return false;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	e1f9      	b.n	8003fcc <mscd_xfer_cb+0x48c>
      }

      memcpy(p_cbw, _mscd_epbuf.buf, sizeof(msc_cbw_t));
 8003bd8:	221f      	movs	r2, #31
 8003bda:	4973      	ldr	r1, [pc, #460]	@ (8003da8 <mscd_xfer_cb+0x268>)
 8003bdc:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003bde:	f006 ffd5 	bl	800ab8c <memcpy>

      TU_LOG_DRV("  SCSI Command [Lun%u]: %s\r\n", p_cbw->lun, tu_lookup_find(&_msc_scsi_cmd_table, p_cbw->command[0]));
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_cbw, xferred_bytes, 2);

      p_csw->signature    = MSC_CSW_SIGNATURE;
 8003be2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003be4:	2200      	movs	r2, #0
 8003be6:	f042 0255 	orr.w	r2, r2, #85	@ 0x55
 8003bea:	701a      	strb	r2, [r3, #0]
 8003bec:	2200      	movs	r2, #0
 8003bee:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 8003bf2:	705a      	strb	r2, [r3, #1]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f042 0242 	orr.w	r2, r2, #66	@ 0x42
 8003bfa:	709a      	strb	r2, [r3, #2]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 8003c02:	70da      	strb	r2, [r3, #3]
      p_csw->tag          = p_cbw->tag;
 8003c04:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c06:	685a      	ldr	r2, [r3, #4]
 8003c08:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003c0a:	605a      	str	r2, [r3, #4]
      p_csw->data_residue = 0;
 8003c0c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003c0e:	2200      	movs	r2, #0
 8003c10:	721a      	strb	r2, [r3, #8]
 8003c12:	2200      	movs	r2, #0
 8003c14:	725a      	strb	r2, [r3, #9]
 8003c16:	2200      	movs	r2, #0
 8003c18:	729a      	strb	r2, [r3, #10]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	72da      	strb	r2, [r3, #11]
      p_csw->status       = MSC_CSW_STATUS_PASSED;
 8003c1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003c20:	2200      	movs	r2, #0
 8003c22:	731a      	strb	r2, [r3, #12]

      /*------------- Parse command and prepare DATA -------------*/
      p_msc->stage = MSC_STAGE_DATA;
 8003c24:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003c26:	2201      	movs	r2, #1
 8003c28:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      p_msc->total_len = p_cbw->total_bytes;
 8003c2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c2e:	689a      	ldr	r2, [r3, #8]
 8003c30:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003c32:	631a      	str	r2, [r3, #48]	@ 0x30
      p_msc->xferred_len = 0;
 8003c34:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003c36:	2200      	movs	r2, #0
 8003c38:	635a      	str	r2, [r3, #52]	@ 0x34

      // Read10 or Write10
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8003c3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c3c:	7bdb      	ldrb	r3, [r3, #15]
 8003c3e:	2b28      	cmp	r3, #40	@ 0x28
 8003c40:	d003      	beq.n	8003c4a <mscd_xfer_cb+0x10a>
 8003c42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c44:	7bdb      	ldrb	r3, [r3, #15]
 8003c46:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c48:	d125      	bne.n	8003c96 <mscd_xfer_cb+0x156>
        uint8_t const status = rdwr10_validate_cmd(p_cbw);
 8003c4a:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003c4c:	f7ff fc11 	bl	8003472 <rdwr10_validate_cmd>
 8003c50:	4603      	mov	r3, r0
 8003c52:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        if (status != MSC_CSW_STATUS_PASSED) {
 8003c56:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d006      	beq.n	8003c6c <mscd_xfer_cb+0x12c>
          fail_scsi_op(p_msc, status);
 8003c5e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003c62:	4619      	mov	r1, r3
 8003c64:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003c66:	f7ff fbab 	bl	80033c0 <fail_scsi_op>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8003c6a:	e0ce      	b.n	8003e0a <mscd_xfer_cb+0x2ca>
        } else if (p_cbw->total_bytes > 0) {
 8003c6c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d00b      	beq.n	8003c8c <mscd_xfer_cb+0x14c>
          if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 8003c74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c76:	7bdb      	ldrb	r3, [r3, #15]
 8003c78:	2b28      	cmp	r3, #40	@ 0x28
 8003c7a:	d103      	bne.n	8003c84 <mscd_xfer_cb+0x144>
            proc_read10_cmd(p_msc);
 8003c7c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003c7e:	f000 fc99 	bl	80045b4 <proc_read10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8003c82:	e0c2      	b.n	8003e0a <mscd_xfer_cb+0x2ca>
          } else {
            proc_write10_cmd(p_msc);
 8003c84:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003c86:	f000 fd6b 	bl	8004760 <proc_write10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8003c8a:	e0be      	b.n	8003e0a <mscd_xfer_cb+0x2ca>
          }
        } else {
          // no data transfer, only exist in complaint test suite
          p_msc->stage = MSC_STAGE_STATUS;
 8003c8c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003c8e:	2202      	movs	r2, #2
 8003c90:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8003c94:	e0b9      	b.n	8003e0a <mscd_xfer_cb+0x2ca>
        }
      } else {
        // For other SCSI commands
        // 1. OUT : queue transfer (invoke app callback after done)
        // 2. IN & Zero: Process if is built-in, else Invoke app callback. Skip DATA if zero length
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 8003c96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d041      	beq.n	8003d22 <mscd_xfer_cb+0x1e2>
 8003c9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ca0:	7b1b      	ldrb	r3, [r3, #12]
 8003ca2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return tu_bit_test(dir, 7);
 8003ca6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003caa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003cac:	2307      	movs	r3, #7
 8003cae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8003cb2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003cb6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003cb8:	fa22 f303 	lsr.w	r3, r2, r3
 8003cbc:	f003 0301 	and.w	r3, r3, #1
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	bf14      	ite	ne
 8003cc4:	2301      	movne	r3, #1
 8003cc6:	2300      	moveq	r3, #0
 8003cc8:	b2db      	uxtb	r3, r3
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 8003cca:	f083 0301 	eor.w	r3, r3, #1
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d026      	beq.n	8003d22 <mscd_xfer_cb+0x1e2>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 8003cd4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cdc:	d904      	bls.n	8003ce8 <mscd_xfer_cb+0x1a8>
            TU_LOG_DRV("  SCSI reject non READ10/WRITE10 with large data\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8003cde:	2101      	movs	r1, #1
 8003ce0:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003ce2:	f7ff fb6d 	bl	80033c0 <fail_scsi_op>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 8003ce6:	e08f      	b.n	8003e08 <mscd_xfer_cb+0x2c8>
          } else {
            // Didn't check for case 9 (Ho > Dn), which requires examining scsi command first
            // but it is OK to just receive data then responded with failed status
            TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_out, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 8003ce8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003cea:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8003cee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	79f8      	ldrb	r0, [r7, #7]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	9200      	str	r2, [sp, #0]
 8003cfa:	4a2b      	ldr	r2, [pc, #172]	@ (8003da8 <mscd_xfer_cb+0x268>)
 8003cfc:	f003 fbee 	bl	80074dc <usbd_edpt_xfer>
 8003d00:	4603      	mov	r3, r0
 8003d02:	f083 0301 	eor.w	r3, r3, #1
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d07d      	beq.n	8003e08 <mscd_xfer_cb+0x2c8>
 8003d0c:	4b28      	ldr	r3, [pc, #160]	@ (8003db0 <mscd_xfer_cb+0x270>)
 8003d0e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0301 	and.w	r3, r3, #1
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d000      	beq.n	8003d1e <mscd_xfer_cb+0x1de>
 8003d1c:	be00      	bkpt	0x0000
 8003d1e:	2300      	movs	r3, #0
 8003d20:	e154      	b.n	8003fcc <mscd_xfer_cb+0x48c>
          }
        } else {
          // First process if it is a built-in commands
          int32_t resplen = proc_builtin_scsi(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, CFG_TUD_MSC_EP_BUFSIZE);
 8003d22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d24:	7b58      	ldrb	r0, [r3, #13]
 8003d26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d28:	f103 010f 	add.w	r1, r3, #15
 8003d2c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003d30:	4a1d      	ldr	r2, [pc, #116]	@ (8003da8 <mscd_xfer_cb+0x268>)
 8003d32:	f000 f953 	bl	8003fdc <proc_builtin_scsi>
 8003d36:	6678      	str	r0, [r7, #100]	@ 0x64

          // Invoke user callback if not built-in
          if ((resplen < 0) && (p_msc->sense_key == 0)) {
 8003d38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	da10      	bge.n	8003d60 <mscd_xfer_cb+0x220>
 8003d3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d40:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d10b      	bne.n	8003d60 <mscd_xfer_cb+0x220>
            resplen = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t)p_msc->total_len);
 8003d48:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d4a:	7b58      	ldrb	r0, [r3, #13]
 8003d4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d4e:	f103 010f 	add.w	r1, r3, #15
 8003d52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	4a13      	ldr	r2, [pc, #76]	@ (8003da8 <mscd_xfer_cb+0x268>)
 8003d5a:	f7fc ff0b 	bl	8000b74 <tud_msc_scsi_cb>
 8003d5e:	6678      	str	r0, [r7, #100]	@ 0x64
          }

          if (resplen < 0) {
 8003d60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	da04      	bge.n	8003d70 <mscd_xfer_cb+0x230>
            // unsupported command
            TU_LOG_DRV("  SCSI unsupported or failed command\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8003d66:	2101      	movs	r1, #1
 8003d68:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003d6a:	f7ff fb29 	bl	80033c0 <fail_scsi_op>
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
            }
          }
        }
      }
      break;
 8003d6e:	e10e      	b.n	8003f8e <mscd_xfer_cb+0x44e>
          } else if (resplen == 0) {
 8003d70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d10d      	bne.n	8003d92 <mscd_xfer_cb+0x252>
            if (p_cbw->total_bytes > 0) {
 8003d76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d004      	beq.n	8003d88 <mscd_xfer_cb+0x248>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8003d7e:	2101      	movs	r1, #1
 8003d80:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003d82:	f7ff fb1d 	bl	80033c0 <fail_scsi_op>
      break;
 8003d86:	e102      	b.n	8003f8e <mscd_xfer_cb+0x44e>
              p_msc->stage = MSC_STAGE_STATUS;
 8003d88:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d8a:	2202      	movs	r2, #2
 8003d8c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      break;
 8003d90:	e0fd      	b.n	8003f8e <mscd_xfer_cb+0x44e>
            if (p_cbw->total_bytes == 0) {
 8003d92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d10c      	bne.n	8003db4 <mscd_xfer_cb+0x274>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8003d9a:	2101      	movs	r1, #1
 8003d9c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003d9e:	f7ff fb0f 	bl	80033c0 <fail_scsi_op>
      break;
 8003da2:	e0f4      	b.n	8003f8e <mscd_xfer_cb+0x44e>
 8003da4:	2000c5ac 	.word	0x2000c5ac
 8003da8:	2000c5ec 	.word	0x2000c5ec
 8003dac:	43425355 	.word	0x43425355
 8003db0:	e000edf0 	.word	0xe000edf0
              p_msc->total_len = tu_min32((uint32_t)resplen, p_cbw->total_bytes);
 8003db4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003db6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	623a      	str	r2, [r7, #32]
 8003dbc:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 8003dbe:	6a3a      	ldr	r2, [r7, #32]
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	bf28      	it	cs
 8003dc6:	461a      	movcs	r2, r3
 8003dc8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003dca:	631a      	str	r2, [r3, #48]	@ 0x30
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 8003dcc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003dce:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8003dd2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	79f8      	ldrb	r0, [r7, #7]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	9200      	str	r2, [sp, #0]
 8003dde:	4a7d      	ldr	r2, [pc, #500]	@ (8003fd4 <mscd_xfer_cb+0x494>)
 8003de0:	f003 fb7c 	bl	80074dc <usbd_edpt_xfer>
 8003de4:	4603      	mov	r3, r0
 8003de6:	f083 0301 	eor.w	r3, r3, #1
 8003dea:	b2db      	uxtb	r3, r3
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	f000 80ce 	beq.w	8003f8e <mscd_xfer_cb+0x44e>
 8003df2:	4b79      	ldr	r3, [pc, #484]	@ (8003fd8 <mscd_xfer_cb+0x498>)
 8003df4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003df6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0301 	and.w	r3, r3, #1
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d000      	beq.n	8003e04 <mscd_xfer_cb+0x2c4>
 8003e02:	be00      	bkpt	0x0000
 8003e04:	2300      	movs	r3, #0
 8003e06:	e0e1      	b.n	8003fcc <mscd_xfer_cb+0x48c>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 8003e08:	bf00      	nop
      break;
 8003e0a:	e0c0      	b.n	8003f8e <mscd_xfer_cb+0x44e>
    }

    case MSC_STAGE_DATA:
      TU_LOG_DRV("  SCSI Data [Lun%u]\r\n", p_cbw->lun);
      TU_ASSERT(xferred_bytes <= CFG_TUD_MSC_EP_BUFSIZE); // sanity check to avoid buffer overflow
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e12:	d90a      	bls.n	8003e2a <mscd_xfer_cb+0x2ea>
 8003e14:	4b70      	ldr	r3, [pc, #448]	@ (8003fd8 <mscd_xfer_cb+0x498>)
 8003e16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0301 	and.w	r3, r3, #1
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d000      	beq.n	8003e26 <mscd_xfer_cb+0x2e6>
 8003e24:	be00      	bkpt	0x0000
 8003e26:	2300      	movs	r3, #0
 8003e28:	e0d0      	b.n	8003fcc <mscd_xfer_cb+0x48c>
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, _mscd_epbuf.buf, xferred_bytes, 2);

      if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 8003e2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e2c:	7bdb      	ldrb	r3, [r3, #15]
 8003e2e:	2b28      	cmp	r3, #40	@ 0x28
 8003e30:	d114      	bne.n	8003e5c <mscd_xfer_cb+0x31c>
        p_msc->xferred_len += xferred_bytes;
 8003e32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	441a      	add	r2, r3
 8003e3a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e3c:	635a      	str	r2, [r3, #52]	@ 0x34

        if ( p_msc->xferred_len >= p_msc->total_len ) {
 8003e3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d304      	bcc.n	8003e54 <mscd_xfer_cb+0x314>
          // Data Stage is complete
          p_msc->stage = MSC_STAGE_STATUS;
 8003e4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e4c:	2202      	movs	r2, #2
 8003e4e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        } else {
          // This scenario with command that take more than one transfer is already rejected at Command stage
          TU_BREAKPOINT();
        }
      }
    break;
 8003e52:	e09e      	b.n	8003f92 <mscd_xfer_cb+0x452>
          proc_read10_cmd(p_msc);
 8003e54:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003e56:	f000 fbad 	bl	80045b4 <proc_read10_cmd>
    break;
 8003e5a:	e09a      	b.n	8003f92 <mscd_xfer_cb+0x452>
      } else if (SCSI_CMD_WRITE_10 == p_cbw->command[0]) {
 8003e5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e5e:	7bdb      	ldrb	r3, [r3, #15]
 8003e60:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e62:	d104      	bne.n	8003e6e <mscd_xfer_cb+0x32e>
        proc_write10_host_data(p_msc, xferred_bytes);
 8003e64:	6839      	ldr	r1, [r7, #0]
 8003e66:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003e68:	f000 fcca 	bl	8004800 <proc_write10_host_data>
    break;
 8003e6c:	e091      	b.n	8003f92 <mscd_xfer_cb+0x452>
        p_msc->xferred_len += xferred_bytes;
 8003e6e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	441a      	add	r2, r3
 8003e76:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e78:	635a      	str	r2, [r3, #52]	@ 0x34
        if ( !is_data_in(p_cbw->dir) ) {
 8003e7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e7c:	7b1b      	ldrb	r3, [r3, #12]
 8003e7e:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 8003e80:	7efb      	ldrb	r3, [r7, #27]
 8003e82:	617b      	str	r3, [r7, #20]
 8003e84:	2307      	movs	r3, #7
 8003e86:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8003e88:	7cfb      	ldrb	r3, [r7, #19]
 8003e8a:	697a      	ldr	r2, [r7, #20]
 8003e8c:	fa22 f303 	lsr.w	r3, r2, r3
 8003e90:	f003 0301 	and.w	r3, r3, #1
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	bf14      	ite	ne
 8003e98:	2301      	movne	r3, #1
 8003e9a:	2300      	moveq	r3, #0
 8003e9c:	b2db      	uxtb	r3, r3
        if ( !is_data_in(p_cbw->dir) ) {
 8003e9e:	f083 0301 	eor.w	r3, r3, #1
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d012      	beq.n	8003ece <mscd_xfer_cb+0x38e>
          int32_t cb_result = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t) p_msc->total_len);
 8003ea8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003eaa:	7b58      	ldrb	r0, [r3, #13]
 8003eac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003eae:	f103 010f 	add.w	r1, r3, #15
 8003eb2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	4a46      	ldr	r2, [pc, #280]	@ (8003fd4 <mscd_xfer_cb+0x494>)
 8003eba:	f7fc fe5b 	bl	8000b74 <tud_msc_scsi_cb>
 8003ebe:	6538      	str	r0, [r7, #80]	@ 0x50
          if ( cb_result < 0 ) {
 8003ec0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	da03      	bge.n	8003ece <mscd_xfer_cb+0x38e>
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8003ec6:	2101      	movs	r1, #1
 8003ec8:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003eca:	f7ff fa79 	bl	80033c0 <fail_scsi_op>
        if ( p_msc->xferred_len >= p_msc->total_len ) {
 8003ece:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ed0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ed2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d304      	bcc.n	8003ee4 <mscd_xfer_cb+0x3a4>
          p_msc->stage = MSC_STAGE_STATUS;
 8003eda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003edc:	2202      	movs	r2, #2
 8003ede:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    break;
 8003ee2:	e056      	b.n	8003f92 <mscd_xfer_cb+0x452>
          TU_BREAKPOINT();
 8003ee4:	4b3c      	ldr	r3, [pc, #240]	@ (8003fd8 <mscd_xfer_cb+0x498>)
 8003ee6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ee8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0301 	and.w	r3, r3, #1
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d04e      	beq.n	8003f92 <mscd_xfer_cb+0x452>
 8003ef4:	be00      	bkpt	0x0000
    break;
 8003ef6:	e04c      	b.n	8003f92 <mscd_xfer_cb+0x452>
      // processed immediately after this switch, supposedly to be empty
    break;

    case MSC_STAGE_STATUS_SENT:
      // Status phase is complete
      if ((ep_addr == p_msc->ep_in) && (xferred_bytes == sizeof(msc_csw_t))) {
 8003ef8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003efa:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8003efe:	79ba      	ldrb	r2, [r7, #6]
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d148      	bne.n	8003f96 <mscd_xfer_cb+0x456>
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	2b0d      	cmp	r3, #13
 8003f08:	d145      	bne.n	8003f96 <mscd_xfer_cb+0x456>
        // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_csw, xferred_bytes, 2);

        // Invoke complete callback if defined
        // Note: There is racing issue with samd51 + qspi flash testing with arduino
        // if complete_cb() is invoked after queuing the status.
        switch (p_cbw->command[0]) {
 8003f0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f0c:	7bdb      	ldrb	r3, [r3, #15]
 8003f0e:	2b28      	cmp	r3, #40	@ 0x28
 8003f10:	d002      	beq.n	8003f18 <mscd_xfer_cb+0x3d8>
 8003f12:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f14:	d006      	beq.n	8003f24 <mscd_xfer_cb+0x3e4>
 8003f16:	e00b      	b.n	8003f30 <mscd_xfer_cb+0x3f0>
          case SCSI_CMD_READ_10:
            tud_msc_read10_complete_cb(p_cbw->lun);
 8003f18:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f1a:	7b5b      	ldrb	r3, [r3, #13]
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f7ff fb91 	bl	8003644 <tud_msc_read10_complete_cb>
            break;
 8003f22:	e00e      	b.n	8003f42 <mscd_xfer_cb+0x402>

          case SCSI_CMD_WRITE_10:
            tud_msc_write10_complete_cb(p_cbw->lun);
 8003f24:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f26:	7b5b      	ldrb	r3, [r3, #13]
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f7ff fb96 	bl	800365a <tud_msc_write10_complete_cb>
            break;
 8003f2e:	e008      	b.n	8003f42 <mscd_xfer_cb+0x402>

          default:
            tud_msc_scsi_complete_cb(p_cbw->lun, p_cbw->command);
 8003f30:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f32:	7b5a      	ldrb	r2, [r3, #13]
 8003f34:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f36:	330f      	adds	r3, #15
 8003f38:	4619      	mov	r1, r3
 8003f3a:	4610      	mov	r0, r2
 8003f3c:	f7ff fb98 	bl	8003670 <tud_msc_scsi_complete_cb>
            break;
 8003f40:	bf00      	nop
 8003f42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003f44:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	7fdb      	ldrb	r3, [r3, #31]
 8003f4a:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8003f5a:	7af8      	ldrb	r0, [r7, #11]
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	9300      	str	r3, [sp, #0]
 8003f60:	231f      	movs	r3, #31
 8003f62:	4a1c      	ldr	r2, [pc, #112]	@ (8003fd4 <mscd_xfer_cb+0x494>)
 8003f64:	f003 faba 	bl	80074dc <usbd_edpt_xfer>
 8003f68:	4603      	mov	r3, r0
        }

        TU_ASSERT(prepare_cbw(p_msc));
 8003f6a:	f083 0301 	eor.w	r3, r3, #1
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d010      	beq.n	8003f96 <mscd_xfer_cb+0x456>
 8003f74:	4b18      	ldr	r3, [pc, #96]	@ (8003fd8 <mscd_xfer_cb+0x498>)
 8003f76:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0301 	and.w	r3, r3, #1
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d000      	beq.n	8003f86 <mscd_xfer_cb+0x446>
 8003f84:	be00      	bkpt	0x0000
 8003f86:	2300      	movs	r3, #0
 8003f88:	e020      	b.n	8003fcc <mscd_xfer_cb+0x48c>
        // Any xfer ended here is considered unknown error, ignore it
        TU_LOG1("  Warning expect SCSI Status but received unknown data\r\n");
      }
      break;

    default: break; // nothing to do
 8003f8a:	bf00      	nop
 8003f8c:	e004      	b.n	8003f98 <mscd_xfer_cb+0x458>
      break;
 8003f8e:	bf00      	nop
 8003f90:	e002      	b.n	8003f98 <mscd_xfer_cb+0x458>
    break;
 8003f92:	bf00      	nop
 8003f94:	e000      	b.n	8003f98 <mscd_xfer_cb+0x458>
      break;
 8003f96:	bf00      	nop
  }

  if (p_msc->stage == MSC_STAGE_STATUS) {
 8003f98:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003f9a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003f9e:	2b02      	cmp	r3, #2
 8003fa0:	d113      	bne.n	8003fca <mscd_xfer_cb+0x48a>
    TU_ASSERT(proc_stage_status(p_msc));
 8003fa2:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003fa4:	f7ff fad6 	bl	8003554 <proc_stage_status>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	f083 0301 	eor.w	r3, r3, #1
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d00a      	beq.n	8003fca <mscd_xfer_cb+0x48a>
 8003fb4:	4b08      	ldr	r3, [pc, #32]	@ (8003fd8 <mscd_xfer_cb+0x498>)
 8003fb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 0301 	and.w	r3, r3, #1
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d000      	beq.n	8003fc6 <mscd_xfer_cb+0x486>
 8003fc4:	be00      	bkpt	0x0000
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	e000      	b.n	8003fcc <mscd_xfer_cb+0x48c>
  }

  return true;
 8003fca:	2301      	movs	r3, #1
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3768      	adds	r7, #104	@ 0x68
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	2000c5ec 	.word	0x2000c5ec
 8003fd8:	e000edf0 	.word	0xe000edf0

08003fdc <proc_builtin_scsi>:
/* SCSI Command Process
 *------------------------------------------------------------------*/

// return response's length (copied to buffer). Negative if it is not an built-in command or indicate Failed status (CSW)
// In case of a failed status, sense key must be set for reason of failure
static int32_t proc_builtin_scsi(uint8_t lun, uint8_t const scsi_cmd[16], uint8_t* buffer, uint32_t bufsize) {
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b0ac      	sub	sp, #176	@ 0xb0
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	60b9      	str	r1, [r7, #8]
 8003fe4:	607a      	str	r2, [r7, #4]
 8003fe6:	603b      	str	r3, [r7, #0]
 8003fe8:	4603      	mov	r3, r0
 8003fea:	73fb      	strb	r3, [r7, #15]
  (void)bufsize; // TODO refractor later
  int32_t resplen;

  mscd_interface_t* p_msc = &_mscd_itf;
 8003fec:	4bc6      	ldr	r3, [pc, #792]	@ (8004308 <proc_builtin_scsi+0x32c>)
 8003fee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  switch (scsi_cmd[0]) {
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	781b      	ldrb	r3, [r3, #0]
 8003ff6:	2b25      	cmp	r3, #37	@ 0x25
 8003ff8:	f200 82c3 	bhi.w	8004582 <proc_builtin_scsi+0x5a6>
 8003ffc:	a201      	add	r2, pc, #4	@ (adr r2, 8004004 <proc_builtin_scsi+0x28>)
 8003ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004002:	bf00      	nop
 8004004:	0800409d 	.word	0x0800409d
 8004008:	08004583 	.word	0x08004583
 800400c:	08004583 	.word	0x08004583
 8004010:	080044b5 	.word	0x080044b5
 8004014:	08004583 	.word	0x08004583
 8004018:	08004583 	.word	0x08004583
 800401c:	08004583 	.word	0x08004583
 8004020:	08004583 	.word	0x08004583
 8004024:	08004583 	.word	0x08004583
 8004028:	08004583 	.word	0x08004583
 800402c:	08004583 	.word	0x08004583
 8004030:	08004583 	.word	0x08004583
 8004034:	08004583 	.word	0x08004583
 8004038:	08004583 	.word	0x08004583
 800403c:	08004583 	.word	0x08004583
 8004040:	08004583 	.word	0x08004583
 8004044:	08004583 	.word	0x08004583
 8004048:	08004583 	.word	0x08004583
 800404c:	0800437b 	.word	0x0800437b
 8004050:	08004583 	.word	0x08004583
 8004054:	08004583 	.word	0x08004583
 8004058:	08004583 	.word	0x08004583
 800405c:	08004583 	.word	0x08004583
 8004060:	08004583 	.word	0x08004583
 8004064:	08004583 	.word	0x08004583
 8004068:	08004583 	.word	0x08004583
 800406c:	080043f9 	.word	0x080043f9
 8004070:	080040e7 	.word	0x080040e7
 8004074:	08004583 	.word	0x08004583
 8004078:	08004583 	.word	0x08004583
 800407c:	0800416f 	.word	0x0800416f
 8004080:	08004583 	.word	0x08004583
 8004084:	08004583 	.word	0x08004583
 8004088:	08004583 	.word	0x08004583
 800408c:	08004583 	.word	0x08004583
 8004090:	080042a7 	.word	0x080042a7
 8004094:	08004583 	.word	0x08004583
 8004098:	080041cb 	.word	0x080041cb
    case SCSI_CMD_TEST_UNIT_READY:
      resplen = 0;
 800409c:	2300      	movs	r3, #0
 800409e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (!tud_msc_test_unit_ready_cb(lun)) {
 80040a2:	7bfb      	ldrb	r3, [r7, #15]
 80040a4:	4618      	mov	r0, r3
 80040a6:	f7fc fcd7 	bl	8000a58 <tud_msc_test_unit_ready_cb>
 80040aa:	4603      	mov	r3, r0
 80040ac:	f083 0301 	eor.w	r3, r3, #1
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	f000 826a 	beq.w	800458c <proc_builtin_scsi+0x5b0>
        // Failed status response
        resplen = -1;
 80040b8:	f04f 33ff 	mov.w	r3, #4294967295
 80040bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 80040c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80040c4:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	f040 825f 	bne.w	800458c <proc_builtin_scsi+0x5b0>
 80040ce:	7bfb      	ldrb	r3, [r7, #15]
 80040d0:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 80040d4:	f897 0093 	ldrb.w	r0, [r7, #147]	@ 0x93
 80040d8:	2300      	movs	r3, #0
 80040da:	223a      	movs	r2, #58	@ 0x3a
 80040dc:	2102      	movs	r1, #2
 80040de:	f7ff fb1b 	bl	8003718 <tud_msc_set_sense>
}
 80040e2:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 80040e4:	e252      	b.n	800458c <proc_builtin_scsi+0x5b0>

    case SCSI_CMD_START_STOP_UNIT: {
      resplen = 0;
 80040e6:	2300      	movs	r3, #0
 80040e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_start_stop_unit_t const* start_stop = (scsi_start_stop_unit_t const*)scsi_cmd;
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
      if (!tud_msc_start_stop_cb(lun, start_stop->power_condition, start_stop->start, start_stop->load_eject)) {
 80040f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80040f6:	791b      	ldrb	r3, [r3, #4]
 80040f8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	4619      	mov	r1, r3
 8004100:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004104:	791b      	ldrb	r3, [r3, #4]
 8004106:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800410a:	b2db      	uxtb	r3, r3
 800410c:	2b00      	cmp	r3, #0
 800410e:	bf14      	ite	ne
 8004110:	2301      	movne	r3, #1
 8004112:	2300      	moveq	r3, #0
 8004114:	b2da      	uxtb	r2, r3
 8004116:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800411a:	791b      	ldrb	r3, [r3, #4]
 800411c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004120:	b2db      	uxtb	r3, r3
 8004122:	2b00      	cmp	r3, #0
 8004124:	bf14      	ite	ne
 8004126:	2301      	movne	r3, #1
 8004128:	2300      	moveq	r3, #0
 800412a:	b2db      	uxtb	r3, r3
 800412c:	7bf8      	ldrb	r0, [r7, #15]
 800412e:	f7ff fab3 	bl	8003698 <tud_msc_start_stop_cb>
 8004132:	4603      	mov	r3, r0
 8004134:	f083 0301 	eor.w	r3, r3, #1
 8004138:	b2db      	uxtb	r3, r3
 800413a:	2b00      	cmp	r3, #0
 800413c:	f000 8228 	beq.w	8004590 <proc_builtin_scsi+0x5b4>
        // Failed status response
        resplen = -1;
 8004140:	f04f 33ff 	mov.w	r3, #4294967295
 8004144:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8004148:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800414c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004150:	2b00      	cmp	r3, #0
 8004152:	f040 821d 	bne.w	8004590 <proc_builtin_scsi+0x5b4>
 8004156:	7bfb      	ldrb	r3, [r7, #15]
 8004158:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800415c:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 8004160:	2300      	movs	r3, #0
 8004162:	223a      	movs	r2, #58	@ 0x3a
 8004164:	2102      	movs	r1, #2
 8004166:	f7ff fad7 	bl	8003718 <tud_msc_set_sense>
}
 800416a:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 800416c:	e210      	b.n	8004590 <proc_builtin_scsi+0x5b4>
    }

    case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL: {
      resplen = 0;
 800416e:	2300      	movs	r3, #0
 8004170:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_prevent_allow_medium_removal_t const* prevent_allow = (scsi_prevent_allow_medium_removal_t const*)scsi_cmd;
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      if (!tud_msc_prevent_allow_medium_removal_cb(lun, prevent_allow->prohibit_removal, prevent_allow->control)) {
 800417a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800417e:	7919      	ldrb	r1, [r3, #4]
 8004180:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004184:	795a      	ldrb	r2, [r3, #5]
 8004186:	7bfb      	ldrb	r3, [r7, #15]
 8004188:	4618      	mov	r0, r3
 800418a:	f7ff fa9a 	bl	80036c2 <tud_msc_prevent_allow_medium_removal_cb>
 800418e:	4603      	mov	r3, r0
 8004190:	f083 0301 	eor.w	r3, r3, #1
 8004194:	b2db      	uxtb	r3, r3
 8004196:	2b00      	cmp	r3, #0
 8004198:	f000 81fc 	beq.w	8004594 <proc_builtin_scsi+0x5b8>
        // Failed status response
        resplen = -1;
 800419c:	f04f 33ff 	mov.w	r3, #4294967295
 80041a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 80041a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80041a8:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	f040 81f1 	bne.w	8004594 <proc_builtin_scsi+0x5b8>
 80041b2:	7bfb      	ldrb	r3, [r7, #15]
 80041b4:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 80041b8:	f897 0091 	ldrb.w	r0, [r7, #145]	@ 0x91
 80041bc:	2300      	movs	r3, #0
 80041be:	223a      	movs	r2, #58	@ 0x3a
 80041c0:	2102      	movs	r1, #2
 80041c2:	f7ff faa9 	bl	8003718 <tud_msc_set_sense>
}
 80041c6:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 80041c8:	e1e4      	b.n	8004594 <proc_builtin_scsi+0x5b8>
    case SCSI_CMD_READ_CAPACITY_10: {
      uint32_t block_count;
      uint32_t block_size;
      uint16_t block_size_u16;

      tud_msc_capacity_cb(lun, &block_count, &block_size_u16);
 80041ca:	f107 0246 	add.w	r2, r7, #70	@ 0x46
 80041ce:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 80041d2:	7bfb      	ldrb	r3, [r7, #15]
 80041d4:	4618      	mov	r0, r3
 80041d6:	f7fc fc4b 	bl	8000a70 <tud_msc_capacity_cb>
      block_size = (uint32_t)block_size_u16;
 80041da:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80041de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 80041e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d003      	beq.n	80041f0 <proc_builtin_scsi+0x214>
 80041e8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d116      	bne.n	800421e <proc_builtin_scsi+0x242>
        resplen = -1;
 80041f0:	f04f 33ff 	mov.w	r3, #4294967295
 80041f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 80041f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80041fc:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004200:	2b00      	cmp	r3, #0
 8004202:	f040 81d0 	bne.w	80045a6 <proc_builtin_scsi+0x5ca>
 8004206:	7bfb      	ldrb	r3, [r7, #15]
 8004208:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800420c:	f897 0090 	ldrb.w	r0, [r7, #144]	@ 0x90
 8004210:	2300      	movs	r3, #0
 8004212:	223a      	movs	r2, #58	@ 0x3a
 8004214:	2102      	movs	r1, #2
 8004216:	f7ff fa7f 	bl	8003718 <tud_msc_set_sense>
}
 800421a:	bf00      	nop
        if (p_msc->sense_key == 0) {
 800421c:	e1c3      	b.n	80045a6 <proc_builtin_scsi+0x5ca>
          set_sense_medium_not_present(lun);
        }
      } else {
        scsi_read_capacity10_resp_t read_capa10;

        read_capa10.last_lba = tu_htonl(block_count-1);
 800421e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004220:	3b01      	subs	r3, #1
 8004222:	ba1b      	rev	r3, r3
 8004224:	63fb      	str	r3, [r7, #60]	@ 0x3c
        read_capa10.block_size = tu_htonl(block_size);
 8004226:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800422a:	ba1b      	rev	r3, r3
 800422c:	643b      	str	r3, [r7, #64]	@ 0x40

        resplen = sizeof(read_capa10);
 800422e:	2308      	movs	r3, #8
 8004230:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_capa10, (size_t) resplen));
 8004234:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004238:	687a      	ldr	r2, [r7, #4]
 800423a:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800423e:	683a      	ldr	r2, [r7, #0]
 8004240:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8004244:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8004248:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800424c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (dest == NULL) {
 8004250:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004254:	2b00      	cmp	r3, #0
 8004256:	d102      	bne.n	800425e <proc_builtin_scsi+0x282>
    return -1;
 8004258:	f04f 33ff 	mov.w	r3, #4294967295
 800425c:	e01e      	b.n	800429c <proc_builtin_scsi+0x2c0>
  if (count == 0u) {
 800425e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004262:	2b00      	cmp	r3, #0
 8004264:	d101      	bne.n	800426a <proc_builtin_scsi+0x28e>
    return 0;
 8004266:	2300      	movs	r3, #0
 8004268:	e018      	b.n	800429c <proc_builtin_scsi+0x2c0>
  if (src == NULL) {
 800426a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800426e:	2b00      	cmp	r3, #0
 8004270:	d102      	bne.n	8004278 <proc_builtin_scsi+0x29c>
    return -1;
 8004272:	f04f 33ff 	mov.w	r3, #4294967295
 8004276:	e011      	b.n	800429c <proc_builtin_scsi+0x2c0>
  if (count > destsz) {
 8004278:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800427c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004280:	429a      	cmp	r2, r3
 8004282:	d202      	bcs.n	800428a <proc_builtin_scsi+0x2ae>
    return -1;
 8004284:	f04f 33ff 	mov.w	r3, #4294967295
 8004288:	e008      	b.n	800429c <proc_builtin_scsi+0x2c0>
  (void) memcpy(dest, src, count);
 800428a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800428e:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8004292:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8004296:	f006 fc79 	bl	800ab8c <memcpy>
  return 0;
 800429a:	2300      	movs	r3, #0
 800429c:	2b00      	cmp	r3, #0
 800429e:	f000 817b 	beq.w	8004598 <proc_builtin_scsi+0x5bc>
 80042a2:	2300      	movs	r3, #0
 80042a4:	e181      	b.n	80045aa <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_READ_FORMAT_CAPACITY: {
      scsi_read_format_capacity_data_t read_fmt_capa = {
 80042a6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80042aa:	2200      	movs	r2, #0
 80042ac:	601a      	str	r2, [r3, #0]
 80042ae:	605a      	str	r2, [r3, #4]
 80042b0:	609a      	str	r2, [r3, #8]
 80042b2:	2308      	movs	r3, #8
 80042b4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80042b8:	2302      	movs	r3, #2
 80042ba:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
      };

      uint32_t block_count;
      uint16_t block_size;

      tud_msc_capacity_cb(lun, &block_count, &block_size);
 80042be:	f107 022a 	add.w	r2, r7, #42	@ 0x2a
 80042c2:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80042c6:	7bfb      	ldrb	r3, [r7, #15]
 80042c8:	4618      	mov	r0, r3
 80042ca:	f7fc fbd1 	bl	8000a70 <tud_msc_capacity_cb>

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 80042ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d002      	beq.n	80042da <proc_builtin_scsi+0x2fe>
 80042d4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d118      	bne.n	800430c <proc_builtin_scsi+0x330>
        resplen = -1;
 80042da:	f04f 33ff 	mov.w	r3, #4294967295
 80042de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 80042e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80042e6:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	f040 815b 	bne.w	80045a6 <proc_builtin_scsi+0x5ca>
 80042f0:	7bfb      	ldrb	r3, [r7, #15]
 80042f2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 80042f6:	f897 007f 	ldrb.w	r0, [r7, #127]	@ 0x7f
 80042fa:	2300      	movs	r3, #0
 80042fc:	223a      	movs	r2, #58	@ 0x3a
 80042fe:	2102      	movs	r1, #2
 8004300:	f7ff fa0a 	bl	8003718 <tud_msc_set_sense>
}
 8004304:	bf00      	nop
        if (p_msc->sense_key == 0) {
 8004306:	e14e      	b.n	80045a6 <proc_builtin_scsi+0x5ca>
 8004308:	2000c5ac 	.word	0x2000c5ac
          set_sense_medium_not_present(lun);
        }
      } else {
        read_fmt_capa.block_num = tu_htonl(block_count);
 800430c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800430e:	ba1b      	rev	r3, r3
 8004310:	637b      	str	r3, [r7, #52]	@ 0x34
        read_fmt_capa.block_size_u16 = tu_htons(block_size);
 8004312:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004314:	ba5b      	rev16	r3, r3
 8004316:	b29b      	uxth	r3, r3
 8004318:	877b      	strh	r3, [r7, #58]	@ 0x3a

        resplen = sizeof(read_fmt_capa);
 800431a:	230c      	movs	r3, #12
 800431c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_fmt_capa, (size_t) resplen));
 8004320:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004324:	687a      	ldr	r2, [r7, #4]
 8004326:	67ba      	str	r2, [r7, #120]	@ 0x78
 8004328:	683a      	ldr	r2, [r7, #0]
 800432a:	677a      	str	r2, [r7, #116]	@ 0x74
 800432c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8004330:	673a      	str	r2, [r7, #112]	@ 0x70
 8004332:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (dest == NULL) {
 8004334:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004336:	2b00      	cmp	r3, #0
 8004338:	d102      	bne.n	8004340 <proc_builtin_scsi+0x364>
    return -1;
 800433a:	f04f 33ff 	mov.w	r3, #4294967295
 800433e:	e017      	b.n	8004370 <proc_builtin_scsi+0x394>
  if (count == 0u) {
 8004340:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004342:	2b00      	cmp	r3, #0
 8004344:	d101      	bne.n	800434a <proc_builtin_scsi+0x36e>
    return 0;
 8004346:	2300      	movs	r3, #0
 8004348:	e012      	b.n	8004370 <proc_builtin_scsi+0x394>
  if (src == NULL) {
 800434a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800434c:	2b00      	cmp	r3, #0
 800434e:	d102      	bne.n	8004356 <proc_builtin_scsi+0x37a>
    return -1;
 8004350:	f04f 33ff 	mov.w	r3, #4294967295
 8004354:	e00c      	b.n	8004370 <proc_builtin_scsi+0x394>
  if (count > destsz) {
 8004356:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004358:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800435a:	429a      	cmp	r2, r3
 800435c:	d202      	bcs.n	8004364 <proc_builtin_scsi+0x388>
    return -1;
 800435e:	f04f 33ff 	mov.w	r3, #4294967295
 8004362:	e005      	b.n	8004370 <proc_builtin_scsi+0x394>
  (void) memcpy(dest, src, count);
 8004364:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004366:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8004368:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800436a:	f006 fc0f 	bl	800ab8c <memcpy>
  return 0;
 800436e:	2300      	movs	r3, #0
 8004370:	2b00      	cmp	r3, #0
 8004372:	f000 8113 	beq.w	800459c <proc_builtin_scsi+0x5c0>
 8004376:	2300      	movs	r3, #0
 8004378:	e117      	b.n	80045aa <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_INQUIRY: {
      scsi_inquiry_resp_t *inquiry_rsp = (scsi_inquiry_resp_t *) buffer;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      tu_memclr(inquiry_rsp, sizeof(scsi_inquiry_resp_t));
 8004380:	2224      	movs	r2, #36	@ 0x24
 8004382:	2100      	movs	r1, #0
 8004384:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8004388:	f006 fbbd 	bl	800ab06 <memset>
      inquiry_rsp->is_removable = 1;
 800438c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004390:	7853      	ldrb	r3, [r2, #1]
 8004392:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004396:	7053      	strb	r3, [r2, #1]
      inquiry_rsp->version = 2;
 8004398:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800439c:	2202      	movs	r2, #2
 800439e:	709a      	strb	r2, [r3, #2]
      inquiry_rsp->response_data_format = 2;
 80043a0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80043a4:	78d3      	ldrb	r3, [r2, #3]
 80043a6:	2102      	movs	r1, #2
 80043a8:	f361 0303 	bfi	r3, r1, #0, #4
 80043ac:	70d3      	strb	r3, [r2, #3]
      inquiry_rsp->additional_length = sizeof(scsi_inquiry_resp_t) - 5;
 80043ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80043b2:	221f      	movs	r2, #31
 80043b4:	711a      	strb	r2, [r3, #4]

      resplen = (int32_t) tud_msc_inquiry2_cb(lun, inquiry_rsp, bufsize);
 80043b6:	7bfb      	ldrb	r3, [r7, #15]
 80043b8:	683a      	ldr	r2, [r7, #0]
 80043ba:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 80043be:	4618      	mov	r0, r3
 80043c0:	f7fe fff0 	bl	80033a4 <tud_msc_inquiry2_cb>
 80043c4:	4603      	mov	r3, r0
 80043c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (resplen == 0) {
 80043ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	f040 80e6 	bne.w	80045a0 <proc_builtin_scsi+0x5c4>
        // stub callback with no response, use v1 callback
        tud_msc_inquiry_cb(lun, inquiry_rsp->vendor_id, inquiry_rsp->product_id, inquiry_rsp->product_rev);
 80043d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80043d8:	f103 0108 	add.w	r1, r3, #8
 80043dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80043e0:	f103 0210 	add.w	r2, r3, #16
 80043e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80043e8:	3320      	adds	r3, #32
 80043ea:	7bf8      	ldrb	r0, [r7, #15]
 80043ec:	f7fc fb12 	bl	8000a14 <tud_msc_inquiry_cb>
        resplen = sizeof(scsi_inquiry_resp_t);
 80043f0:	2324      	movs	r3, #36	@ 0x24
 80043f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      }
      break;
 80043f6:	e0d3      	b.n	80045a0 <proc_builtin_scsi+0x5c4>
    }

    case SCSI_CMD_MODE_SENSE_6: {
      scsi_mode_sense6_resp_t mode_resp = {
 80043f8:	2303      	movs	r3, #3
 80043fa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 80043fe:	2300      	movs	r3, #0
 8004400:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8004404:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004408:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800440c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8004410:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004414:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004418:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800441c:	2300      	movs	r3, #0
 800441e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        .write_protected = false,
        .reserved = 0,
        .block_descriptor_len = 0 // no block descriptor are included
      };

      bool writable = tud_msc_is_writable_cb(lun);
 8004422:	7bfb      	ldrb	r3, [r7, #15]
 8004424:	4618      	mov	r0, r3
 8004426:	f7ff f96b 	bl	8003700 <tud_msc_is_writable_cb>
 800442a:	4603      	mov	r3, r0
 800442c:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b

      mode_resp.write_protected = !writable;
 8004430:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 8004434:	2b00      	cmp	r3, #0
 8004436:	bf14      	ite	ne
 8004438:	2301      	movne	r3, #1
 800443a:	2300      	moveq	r3, #0
 800443c:	b2db      	uxtb	r3, r3
 800443e:	f083 0301 	eor.w	r3, r3, #1
 8004442:	b2db      	uxtb	r3, r3
 8004444:	f003 0301 	and.w	r3, r3, #1
 8004448:	b2da      	uxtb	r2, r3
 800444a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800444e:	f362 13c7 	bfi	r3, r2, #7, #1
 8004452:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

      resplen = sizeof(mode_resp);
 8004456:	2304      	movs	r3, #4
 8004458:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &mode_resp, (size_t) resplen));
 800445c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	66ba      	str	r2, [r7, #104]	@ 0x68
 8004464:	683a      	ldr	r2, [r7, #0]
 8004466:	667a      	str	r2, [r7, #100]	@ 0x64
 8004468:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800446c:	663a      	str	r2, [r7, #96]	@ 0x60
 800446e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (dest == NULL) {
 8004470:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004472:	2b00      	cmp	r3, #0
 8004474:	d102      	bne.n	800447c <proc_builtin_scsi+0x4a0>
    return -1;
 8004476:	f04f 33ff 	mov.w	r3, #4294967295
 800447a:	e017      	b.n	80044ac <proc_builtin_scsi+0x4d0>
  if (count == 0u) {
 800447c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800447e:	2b00      	cmp	r3, #0
 8004480:	d101      	bne.n	8004486 <proc_builtin_scsi+0x4aa>
    return 0;
 8004482:	2300      	movs	r3, #0
 8004484:	e012      	b.n	80044ac <proc_builtin_scsi+0x4d0>
  if (src == NULL) {
 8004486:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004488:	2b00      	cmp	r3, #0
 800448a:	d102      	bne.n	8004492 <proc_builtin_scsi+0x4b6>
    return -1;
 800448c:	f04f 33ff 	mov.w	r3, #4294967295
 8004490:	e00c      	b.n	80044ac <proc_builtin_scsi+0x4d0>
  if (count > destsz) {
 8004492:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004494:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004496:	429a      	cmp	r2, r3
 8004498:	d202      	bcs.n	80044a0 <proc_builtin_scsi+0x4c4>
    return -1;
 800449a:	f04f 33ff 	mov.w	r3, #4294967295
 800449e:	e005      	b.n	80044ac <proc_builtin_scsi+0x4d0>
  (void) memcpy(dest, src, count);
 80044a0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80044a2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80044a4:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80044a6:	f006 fb71 	bl	800ab8c <memcpy>
  return 0;
 80044aa:	2300      	movs	r3, #0
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d079      	beq.n	80045a4 <proc_builtin_scsi+0x5c8>
 80044b0:	2300      	movs	r3, #0
 80044b2:	e07a      	b.n	80045aa <proc_builtin_scsi+0x5ce>
      break;
    }

    case SCSI_CMD_REQUEST_SENSE: {
      scsi_sense_fixed_resp_t sense_rsp = {
 80044b4:	f107 0310 	add.w	r3, r7, #16
 80044b8:	2200      	movs	r2, #0
 80044ba:	601a      	str	r2, [r3, #0]
 80044bc:	605a      	str	r2, [r3, #4]
 80044be:	609a      	str	r2, [r3, #8]
 80044c0:	60da      	str	r2, [r3, #12]
 80044c2:	821a      	strh	r2, [r3, #16]
 80044c4:	7c3b      	ldrb	r3, [r7, #16]
 80044c6:	2270      	movs	r2, #112	@ 0x70
 80044c8:	f362 0306 	bfi	r3, r2, #0, #7
 80044cc:	743b      	strb	r3, [r7, #16]
 80044ce:	7c3b      	ldrb	r3, [r7, #16]
 80044d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044d4:	743b      	strb	r3, [r7, #16]
        .response_code = 0x70, // current, fixed format
        .valid = 1
      };

      sense_rsp.add_sense_len = sizeof(scsi_sense_fixed_resp_t) - 8;
 80044d6:	230a      	movs	r3, #10
 80044d8:	75fb      	strb	r3, [r7, #23]
      sense_rsp.sense_key = (uint8_t)(p_msc->sense_key & 0x0F);
 80044da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80044de:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80044e2:	f003 030f 	and.w	r3, r3, #15
 80044e6:	b2da      	uxtb	r2, r3
 80044e8:	7cbb      	ldrb	r3, [r7, #18]
 80044ea:	f362 0303 	bfi	r3, r2, #0, #4
 80044ee:	74bb      	strb	r3, [r7, #18]
      sense_rsp.add_sense_code = p_msc->add_sense_code;
 80044f0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80044f4:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80044f8:	773b      	strb	r3, [r7, #28]
      sense_rsp.add_sense_qualifier = p_msc->add_sense_qualifier;
 80044fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80044fe:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8004502:	777b      	strb	r3, [r7, #29]

      resplen = sizeof(sense_rsp);
 8004504:	2312      	movs	r3, #18
 8004506:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &sense_rsp, (size_t) resplen));
 800450a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004512:	683a      	ldr	r2, [r7, #0]
 8004514:	657a      	str	r2, [r7, #84]	@ 0x54
 8004516:	f107 0210 	add.w	r2, r7, #16
 800451a:	653a      	str	r2, [r7, #80]	@ 0x50
 800451c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (dest == NULL) {
 800451e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004520:	2b00      	cmp	r3, #0
 8004522:	d102      	bne.n	800452a <proc_builtin_scsi+0x54e>
    return -1;
 8004524:	f04f 33ff 	mov.w	r3, #4294967295
 8004528:	e017      	b.n	800455a <proc_builtin_scsi+0x57e>
  if (count == 0u) {
 800452a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800452c:	2b00      	cmp	r3, #0
 800452e:	d101      	bne.n	8004534 <proc_builtin_scsi+0x558>
    return 0;
 8004530:	2300      	movs	r3, #0
 8004532:	e012      	b.n	800455a <proc_builtin_scsi+0x57e>
  if (src == NULL) {
 8004534:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004536:	2b00      	cmp	r3, #0
 8004538:	d102      	bne.n	8004540 <proc_builtin_scsi+0x564>
    return -1;
 800453a:	f04f 33ff 	mov.w	r3, #4294967295
 800453e:	e00c      	b.n	800455a <proc_builtin_scsi+0x57e>
  if (count > destsz) {
 8004540:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004542:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004544:	429a      	cmp	r2, r3
 8004546:	d202      	bcs.n	800454e <proc_builtin_scsi+0x572>
    return -1;
 8004548:	f04f 33ff 	mov.w	r3, #4294967295
 800454c:	e005      	b.n	800455a <proc_builtin_scsi+0x57e>
  (void) memcpy(dest, src, count);
 800454e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004550:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004552:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004554:	f006 fb1a 	bl	800ab8c <memcpy>
  return 0;
 8004558:	2300      	movs	r3, #0
 800455a:	2b00      	cmp	r3, #0
 800455c:	d001      	beq.n	8004562 <proc_builtin_scsi+0x586>
 800455e:	2300      	movs	r3, #0
 8004560:	e023      	b.n	80045aa <proc_builtin_scsi+0x5ce>

      // request sense callback could overwrite the sense data
      resplen = tud_msc_request_sense_cb(lun, buffer, (uint16_t)bufsize);
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	b29a      	uxth	r2, r3
 8004566:	7bfb      	ldrb	r3, [r7, #15]
 8004568:	6879      	ldr	r1, [r7, #4]
 800456a:	4618      	mov	r0, r3
 800456c:	f7ff f8b9 	bl	80036e2 <tud_msc_request_sense_cb>
 8004570:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac

      // Clear sense data after copy
      (void) tud_msc_set_sense(lun, 0, 0, 0);
 8004574:	7bf8      	ldrb	r0, [r7, #15]
 8004576:	2300      	movs	r3, #0
 8004578:	2200      	movs	r2, #0
 800457a:	2100      	movs	r1, #0
 800457c:	f7ff f8cc 	bl	8003718 <tud_msc_set_sense>
 8004580:	e011      	b.n	80045a6 <proc_builtin_scsi+0x5ca>
      break;
    }

    default: resplen = -1;
 8004582:	f04f 33ff 	mov.w	r3, #4294967295
 8004586:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      break;
 800458a:	e00c      	b.n	80045a6 <proc_builtin_scsi+0x5ca>
      break;
 800458c:	bf00      	nop
 800458e:	e00a      	b.n	80045a6 <proc_builtin_scsi+0x5ca>
      break;
 8004590:	bf00      	nop
 8004592:	e008      	b.n	80045a6 <proc_builtin_scsi+0x5ca>
      break;
 8004594:	bf00      	nop
 8004596:	e006      	b.n	80045a6 <proc_builtin_scsi+0x5ca>
      break;
 8004598:	bf00      	nop
 800459a:	e004      	b.n	80045a6 <proc_builtin_scsi+0x5ca>
      break;
 800459c:	bf00      	nop
 800459e:	e002      	b.n	80045a6 <proc_builtin_scsi+0x5ca>
      break;
 80045a0:	bf00      	nop
 80045a2:	e000      	b.n	80045a6 <proc_builtin_scsi+0x5ca>
      break;
 80045a4:	bf00      	nop
  }

  return resplen;
 80045a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	37b0      	adds	r7, #176	@ 0xb0
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop

080045b4 <proc_read10_cmd>:

static void proc_read10_cmd(mscd_interface_t* p_msc) {
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b092      	sub	sp, #72	@ 0x48
 80045b8:	af02      	add	r7, sp, #8
 80045ba:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80045c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80045c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045c6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 80045c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ca:	330f      	adds	r3, #15
 80045cc:	3307      	adds	r3, #7
 80045ce:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 80045d0:	6a3b      	ldr	r3, [r7, #32]
 80045d2:	881b      	ldrh	r3, [r3, #0]
 80045d4:	83fb      	strh	r3, [r7, #30]
  return tu_ntohs(block_count);
 80045d6:	8bfb      	ldrh	r3, [r7, #30]
 80045d8:	ba5b      	rev16	r3, r3
 80045da:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 80045dc:	83bb      	strh	r3, [r7, #28]
  if (block_count == 0) {
 80045de:	8bbb      	ldrh	r3, [r7, #28]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d101      	bne.n	80045e8 <proc_read10_cmd+0x34>
    return 0; // invalid block count
 80045e4:	2300      	movs	r3, #0
 80045e6:	e005      	b.n	80045f4 <proc_read10_cmd+0x40>
  return (uint16_t) (cbw->total_bytes / block_count);
 80045e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ea:	689a      	ldr	r2, [r3, #8]
 80045ec:	8bbb      	ldrh	r3, [r7, #28]
 80045ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80045f2:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 80045f4:	877b      	strh	r3, [r7, #58]	@ 0x3a
  TU_VERIFY(block_sz != 0, );
 80045f6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d043      	beq.n	8004684 <proc_read10_cmd+0xd0>
  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 80045fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045fe:	330f      	adds	r3, #15
 8004600:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	3302      	adds	r3, #2
 8004606:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004616:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8004618:	fbb1 f3f3 	udiv	r3, r1, r3
 800461c:	4413      	add	r3, r2
 800461e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t const offset = p_msc->xferred_len % block_sz;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004624:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8004626:	fbb3 f1f2 	udiv	r1, r3, r2
 800462a:	fb01 f202 	mul.w	r2, r1, r2
 800462e:	1a9b      	subs	r3, r3, r2
 8004630:	633b      	str	r3, [r7, #48]	@ 0x30

  // remaining bytes capped at class buffer
  int32_t nbytes = (int32_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 8004632:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004634:	689a      	ldr	r2, [r3, #8]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800463a:	1ad3      	subs	r3, r2, r3
 800463c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004640:	61ba      	str	r2, [r7, #24]
 8004642:	617b      	str	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 8004644:	69ba      	ldr	r2, [r7, #24]
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	4293      	cmp	r3, r2
 800464a:	bf28      	it	cs
 800464c:	4613      	movcs	r3, r2
 800464e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  p_msc->pending_io = true;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  nbytes = tud_msc_read10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, (uint32_t)nbytes);
 8004658:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800465a:	7b58      	ldrb	r0, [r3, #13]
 800465c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800465e:	9300      	str	r3, [sp, #0]
 8004660:	4b0a      	ldr	r3, [pc, #40]	@ (800468c <proc_read10_cmd+0xd8>)
 8004662:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004664:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004666:	f7fc fa17 	bl	8000a98 <tud_msc_read10_cb>
 800466a:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (nbytes != TUD_MSC_RET_ASYNC) {
 800466c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800466e:	f113 0f02 	cmn.w	r3, #2
 8004672:	d007      	beq.n	8004684 <proc_read10_cmd+0xd0>
    p_msc->pending_io = false;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_read_io_data(p_msc, nbytes);
 800467c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f000 f806 	bl	8004690 <proc_read_io_data>
  }
}
 8004684:	3740      	adds	r7, #64	@ 0x40
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	2000c5ec 	.word	0x2000c5ec

08004690 <proc_read_io_data>:

static void proc_read_io_data(mscd_interface_t* p_msc, int32_t nbytes) {
 8004690:	b580      	push	{r7, lr}
 8004692:	b08c      	sub	sp, #48	@ 0x30
 8004694:	af02      	add	r7, sp, #8
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
  const uint8_t rhport = p_msc->rhport;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	7fdb      	ldrb	r3, [r3, #31]
 800469e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (nbytes > 0) {
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	dd1b      	ble.n	80046e0 <proc_read_io_data+0x50>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 80046b6:	2200      	movs	r2, #0
 80046b8:	9200      	str	r2, [sp, #0]
 80046ba:	4a27      	ldr	r2, [pc, #156]	@ (8004758 <proc_read_io_data+0xc8>)
 80046bc:	f002 ff0e 	bl	80074dc <usbd_edpt_xfer>
 80046c0:	4603      	mov	r3, r0
 80046c2:	f083 0301 	eor.w	r3, r3, #1
 80046c6:	b2db      	uxtb	r3, r3
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d042      	beq.n	8004752 <proc_read_io_data+0xc2>
 80046cc:	4b23      	ldr	r3, [pc, #140]	@ (800475c <proc_read_io_data+0xcc>)
 80046ce:	623b      	str	r3, [r7, #32]
 80046d0:	6a3b      	ldr	r3, [r7, #32]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0301 	and.w	r3, r3, #1
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d039      	beq.n	8004750 <proc_read_io_data+0xc0>
 80046dc:	be00      	bkpt	0x0000
 80046de:	e037      	b.n	8004750 <proc_read_io_data+0xc0>
  } else {
    // nbytes is status
    switch (nbytes) {
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046e6:	d003      	beq.n	80046f0 <proc_read_io_data+0x60>
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d00f      	beq.n	800470e <proc_read_io_data+0x7e>
      case TUD_MSC_RET_BUSY:
        // not ready yet -> fake a transfer complete so that this driver callback will fire again
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
        break;

      default: break; // nothing to do
 80046ee:	e030      	b.n	8004752 <proc_read_io_data+0xc2>
        set_sense_medium_not_present(p_msc->cbw.lun);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	7b5b      	ldrb	r3, [r3, #13]
 80046f4:	77fb      	strb	r3, [r7, #31]
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 80046f6:	7ff8      	ldrb	r0, [r7, #31]
 80046f8:	2300      	movs	r3, #0
 80046fa:	223a      	movs	r2, #58	@ 0x3a
 80046fc:	2102      	movs	r1, #2
 80046fe:	f7ff f80b 	bl	8003718 <tud_msc_set_sense>
}
 8004702:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8004704:	2101      	movs	r1, #1
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f7fe fe5a 	bl	80033c0 <fail_scsi_op>
        break;
 800470c:	e021      	b.n	8004752 <proc_read_io_data+0xc2>
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8004714:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004718:	77bb      	strb	r3, [r7, #30]
 800471a:	4613      	mov	r3, r2
 800471c:	777b      	strb	r3, [r7, #29]
 800471e:	2300      	movs	r3, #0
 8004720:	61bb      	str	r3, [r7, #24]
 8004722:	2300      	movs	r3, #0
 8004724:	75fb      	strb	r3, [r7, #23]
 8004726:	2300      	movs	r3, #0
 8004728:	75bb      	strb	r3, [r7, #22]
}

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 800472a:	7fbb      	ldrb	r3, [r7, #30]
 800472c:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800472e:	2307      	movs	r3, #7
 8004730:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 8004732:	7f7b      	ldrb	r3, [r7, #29]
 8004734:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 8004736:	69bb      	ldr	r3, [r7, #24]
 8004738:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 800473a:	7dfb      	ldrb	r3, [r7, #23]
 800473c:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 800473e:	7dba      	ldrb	r2, [r7, #22]
 8004740:	f107 0308 	add.w	r3, r7, #8
 8004744:	4611      	mov	r1, r2
 8004746:	4618      	mov	r0, r3
 8004748:	f002 faae 	bl	8006ca8 <dcd_event_handler>
}
 800474c:	bf00      	nop
        break;
 800474e:	e000      	b.n	8004752 <proc_read_io_data+0xc2>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 8004750:	bf00      	nop
    }
  }
}
 8004752:	3728      	adds	r7, #40	@ 0x28
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}
 8004758:	2000c5ec 	.word	0x2000c5ec
 800475c:	e000edf0 	.word	0xe000edf0

08004760 <proc_write10_cmd>:

static void proc_write10_cmd(mscd_interface_t* p_msc) {
 8004760:	b580      	push	{r7, lr}
 8004762:	b08a      	sub	sp, #40	@ 0x28
 8004764:	af02      	add	r7, sp, #8
 8004766:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	61fb      	str	r3, [r7, #28]
  const bool writable = tud_msc_is_writable_cb(p_cbw->lun);
 800476c:	69fb      	ldr	r3, [r7, #28]
 800476e:	7b5b      	ldrb	r3, [r3, #13]
 8004770:	4618      	mov	r0, r3
 8004772:	f7fe ffc5 	bl	8003700 <tud_msc_is_writable_cb>
 8004776:	4603      	mov	r3, r0
 8004778:	76fb      	strb	r3, [r7, #27]

  if (!writable) {
 800477a:	7efb      	ldrb	r3, [r7, #27]
 800477c:	f083 0301 	eor.w	r3, r3, #1
 8004780:	b2db      	uxtb	r3, r3
 8004782:	2b00      	cmp	r3, #0
 8004784:	d00b      	beq.n	800479e <proc_write10_cmd+0x3e>
    // Not writable, complete this SCSI op with error
    // Sense = Write protected
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_DATA_PROTECT, 0x27, 0x00);
 8004786:	69fb      	ldr	r3, [r7, #28]
 8004788:	7b58      	ldrb	r0, [r3, #13]
 800478a:	2300      	movs	r3, #0
 800478c:	2227      	movs	r2, #39	@ 0x27
 800478e:	2107      	movs	r1, #7
 8004790:	f7fe ffc2 	bl	8003718 <tud_msc_set_sense>
    fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8004794:	2101      	movs	r1, #1
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f7fe fe12 	bl	80033c0 <fail_scsi_op>
    return;
 800479c:	e029      	b.n	80047f2 <proc_write10_cmd+0x92>
  }

  // remaining bytes capped at class buffer
  uint16_t nbytes = (uint16_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	689a      	ldr	r2, [r3, #8]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80047ac:	613a      	str	r2, [r7, #16]
 80047ae:	60fb      	str	r3, [r7, #12]
 80047b0:	693a      	ldr	r2, [r7, #16]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	4293      	cmp	r3, r2
 80047b6:	bf28      	it	cs
 80047b8:	4613      	movcs	r3, r2
 80047ba:	833b      	strh	r3, [r7, #24]
  // Write10 callback will be called later when usb transfer complete
  TU_ASSERT(usbd_edpt_xfer(p_msc->rhport, p_msc->ep_out, _mscd_epbuf.buf, nbytes, false),);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	7fd8      	ldrb	r0, [r3, #31]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 80047c6:	8b3b      	ldrh	r3, [r7, #24]
 80047c8:	2200      	movs	r2, #0
 80047ca:	9200      	str	r2, [sp, #0]
 80047cc:	4a0a      	ldr	r2, [pc, #40]	@ (80047f8 <proc_write10_cmd+0x98>)
 80047ce:	f002 fe85 	bl	80074dc <usbd_edpt_xfer>
 80047d2:	4603      	mov	r3, r0
 80047d4:	f083 0301 	eor.w	r3, r3, #1
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d009      	beq.n	80047f2 <proc_write10_cmd+0x92>
 80047de:	4b07      	ldr	r3, [pc, #28]	@ (80047fc <proc_write10_cmd+0x9c>)
 80047e0:	617b      	str	r3, [r7, #20]
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f003 0301 	and.w	r3, r3, #1
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d000      	beq.n	80047f0 <proc_write10_cmd+0x90>
 80047ee:	be00      	bkpt	0x0000
 80047f0:	bf00      	nop
}
 80047f2:	3720      	adds	r7, #32
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	2000c5ec 	.word	0x2000c5ec
 80047fc:	e000edf0 	.word	0xe000edf0

08004800 <proc_write10_host_data>:

// process new data arrived from WRITE10
static void proc_write10_host_data(mscd_interface_t* p_msc, uint32_t xferred_bytes) {
 8004800:	b580      	push	{r7, lr}
 8004802:	b090      	sub	sp, #64	@ 0x40
 8004804:	af02      	add	r7, sp, #8
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	6039      	str	r1, [r7, #0]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	637b      	str	r3, [r7, #52]	@ 0x34
 800480e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004810:	623b      	str	r3, [r7, #32]
 8004812:	6a3b      	ldr	r3, [r7, #32]
 8004814:	61fb      	str	r3, [r7, #28]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8004816:	69fb      	ldr	r3, [r7, #28]
 8004818:	330f      	adds	r3, #15
 800481a:	3307      	adds	r3, #7
 800481c:	61bb      	str	r3, [r7, #24]
  return *((uint16_t const *) mem);
 800481e:	69bb      	ldr	r3, [r7, #24]
 8004820:	881b      	ldrh	r3, [r3, #0]
 8004822:	82fb      	strh	r3, [r7, #22]
  return tu_ntohs(block_count);
 8004824:	8afb      	ldrh	r3, [r7, #22]
 8004826:	ba5b      	rev16	r3, r3
 8004828:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 800482a:	82bb      	strh	r3, [r7, #20]
  if (block_count == 0) {
 800482c:	8abb      	ldrh	r3, [r7, #20]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d101      	bne.n	8004836 <proc_write10_host_data+0x36>
    return 0; // invalid block count
 8004832:	2300      	movs	r3, #0
 8004834:	e005      	b.n	8004842 <proc_write10_host_data+0x42>
  return (uint16_t) (cbw->total_bytes / block_count);
 8004836:	6a3b      	ldr	r3, [r7, #32]
 8004838:	689a      	ldr	r2, [r3, #8]
 800483a:	8abb      	ldrh	r3, [r7, #20]
 800483c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004840:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 8004842:	867b      	strh	r3, [r7, #50]	@ 0x32
  TU_VERIFY(block_sz != 0, );
 8004844:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8004846:	2b00      	cmp	r3, #0
 8004848:	d035      	beq.n	80048b6 <proc_write10_host_data+0xb6>

  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800484a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800484c:	330f      	adds	r3, #15
 800484e:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	3302      	adds	r3, #2
 8004854:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004864:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8004866:	fbb1 f3f3 	udiv	r3, r1, r3
 800486a:	4413      	add	r3, r2
 800486c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t const offset = p_msc->xferred_len % block_sz;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004872:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8004874:	fbb3 f1f2 	udiv	r1, r3, r2
 8004878:	fb01 f202 	mul.w	r2, r1, r2
 800487c:	1a9b      	subs	r3, r3, r2
 800487e:	62bb      	str	r3, [r7, #40]	@ 0x28

  p_msc->pending_io = true;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2201      	movs	r2, #1
 8004884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  int32_t nbytes =  tud_msc_write10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, xferred_bytes);
 8004888:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800488a:	7b58      	ldrb	r0, [r3, #13]
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	9300      	str	r3, [sp, #0]
 8004890:	4b0a      	ldr	r3, [pc, #40]	@ (80048bc <proc_write10_host_data+0xbc>)
 8004892:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004894:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004896:	f7fc f939 	bl	8000b0c <tud_msc_write10_cb>
 800489a:	6278      	str	r0, [r7, #36]	@ 0x24
  if (nbytes != TUD_MSC_RET_ASYNC) {
 800489c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800489e:	f113 0f02 	cmn.w	r3, #2
 80048a2:	d008      	beq.n	80048b6 <proc_write10_host_data+0xb6>
    p_msc->pending_io = false;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2200      	movs	r2, #0
 80048a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_write_io_data(p_msc, xferred_bytes, nbytes);
 80048ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048ae:	6839      	ldr	r1, [r7, #0]
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f000 f805 	bl	80048c0 <proc_write_io_data>
  }
}
 80048b6:	3738      	adds	r7, #56	@ 0x38
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}
 80048bc:	2000c5ec 	.word	0x2000c5ec

080048c0 <proc_write_io_data>:

static void proc_write_io_data(mscd_interface_t* p_msc, uint32_t xferred_bytes, int32_t nbytes) {
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b08c      	sub	sp, #48	@ 0x30
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	60f8      	str	r0, [r7, #12]
 80048c8:	60b9      	str	r1, [r7, #8]
 80048ca:	607a      	str	r2, [r7, #4]
  if (nbytes < 0) {
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	da14      	bge.n	80048fc <proc_write_io_data+0x3c>
    // nbytes is status
    switch (nbytes) {
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048d8:	d15f      	bne.n	800499a <proc_write_io_data+0xda>
      case TUD_MSC_RET_ERROR:
        // IO error -> failed this scsi op
        TU_LOG_DRV("  IO write() failed\r\n");
        set_sense_medium_not_present(p_msc->cbw.lun);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	7b5b      	ldrb	r3, [r3, #13]
 80048de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 80048e2:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 80048e6:	2300      	movs	r3, #0
 80048e8:	223a      	movs	r2, #58	@ 0x3a
 80048ea:	2102      	movs	r1, #2
 80048ec:	f7fe ff14 	bl	8003718 <tud_msc_set_sense>
}
 80048f0:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 80048f2:	2101      	movs	r1, #1
 80048f4:	68f8      	ldr	r0, [r7, #12]
 80048f6:	f7fe fd63 	bl	80033c0 <fail_scsi_op>
        break;
 80048fa:	e04f      	b.n	800499c <proc_write_io_data+0xdc>

      default: break; // nothing to do
    }
  } else {
    if ((uint32_t)nbytes < xferred_bytes) {
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	68ba      	ldr	r2, [r7, #8]
 8004900:	429a      	cmp	r2, r3
 8004902:	d935      	bls.n	8004970 <proc_write_io_data+0xb0>
      // Application consume less than what we got including TUD_MSC_RET_BUSY (0)
      const uint32_t left_over = xferred_bytes - (uint32_t)nbytes;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	68ba      	ldr	r2, [r7, #8]
 8004908:	1ad3      	subs	r3, r2, r3
 800490a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (nbytes > 0) {
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2b00      	cmp	r3, #0
 8004910:	dd07      	ble.n	8004922 <proc_write_io_data+0x62>
        memmove(_mscd_epbuf.buf, _mscd_epbuf.buf + nbytes, left_over);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	4a23      	ldr	r2, [pc, #140]	@ (80049a4 <proc_write_io_data+0xe4>)
 8004916:	4413      	add	r3, r2
 8004918:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800491a:	4619      	mov	r1, r3
 800491c:	4821      	ldr	r0, [pc, #132]	@ (80049a4 <proc_write_io_data+0xe4>)
 800491e:	f006 f8d8 	bl	800aad2 <memmove>
      }

      // fake a transfer complete with adjusted parameters --> callback will be invoked with adjusted parameters
      dcd_event_xfer_complete(p_msc->rhport, p_msc->ep_out, left_over, XFER_RESULT_SUCCESS, false);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	7fda      	ldrb	r2, [r3, #31]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800492c:	f887 202a 	strb.w	r2, [r7, #42]	@ 0x2a
 8004930:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8004934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004936:	627b      	str	r3, [r7, #36]	@ 0x24
 8004938:	2300      	movs	r3, #0
 800493a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800493e:	2300      	movs	r3, #0
 8004940:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 8004944:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004948:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800494a:	2307      	movs	r3, #7
 800494c:	757b      	strb	r3, [r7, #21]
  event.xfer_complete.ep_addr = ep_addr;
 800494e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004952:	763b      	strb	r3, [r7, #24]
  event.xfer_complete.len     = xferred_bytes;
 8004954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004956:	61fb      	str	r3, [r7, #28]
  event.xfer_complete.result  = result;
 8004958:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800495c:	767b      	strb	r3, [r7, #25]
  dcd_event_handler(&event, in_isr);
 800495e:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8004962:	f107 0314 	add.w	r3, r7, #20
 8004966:	4611      	mov	r1, r2
 8004968:	4618      	mov	r0, r3
 800496a:	f002 f99d 	bl	8006ca8 <dcd_event_handler>
}
 800496e:	e015      	b.n	800499c <proc_write_io_data+0xdc>
    } else {
      // Application consume all bytes in our buffer
      p_msc->xferred_len += xferred_bytes;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	441a      	add	r2, r3
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	635a      	str	r2, [r3, #52]	@ 0x34

      if (p_msc->xferred_len >= p_msc->total_len) {
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004984:	429a      	cmp	r2, r3
 8004986:	d304      	bcc.n	8004992 <proc_write_io_data+0xd2>
        // Data Stage is complete
        p_msc->stage = MSC_STAGE_STATUS;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2202      	movs	r2, #2
 800498c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        // prepare to receive more data from host
        proc_write10_cmd(p_msc);
      }
    }
  }
}
 8004990:	e004      	b.n	800499c <proc_write_io_data+0xdc>
        proc_write10_cmd(p_msc);
 8004992:	68f8      	ldr	r0, [r7, #12]
 8004994:	f7ff fee4 	bl	8004760 <proc_write10_cmd>
}
 8004998:	e000      	b.n	800499c <proc_write_io_data+0xdc>
      default: break; // nothing to do
 800499a:	bf00      	nop
}
 800499c:	bf00      	nop
 800499e:	3730      	adds	r7, #48	@ 0x30
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bd80      	pop	{r7, pc}
 80049a4:	2000c5ec 	.word	0x2000c5ec

080049a8 <tud_vendor_tx_cb>:
  (void)idx;
  (void)buffer;
  (void)bufsize;
}

TU_ATTR_WEAK void tud_vendor_tx_cb(uint8_t idx, uint32_t sent_bytes) {
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	4603      	mov	r3, r0
 80049b0:	6039      	str	r1, [r7, #0]
 80049b2:	71fb      	strb	r3, [r7, #7]
  (void)idx;
  (void) sent_bytes;
}
 80049b4:	bf00      	nop
 80049b6:	370c      	adds	r7, #12
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <tud_vendor_n_available>:

//--------------------------------------------------------------------+
// Read API
//--------------------------------------------------------------------+
#if CFG_TUD_VENDOR_RX_BUFSIZE > 0
uint32_t tud_vendor_n_available(uint8_t idx) {
 80049c0:	b480      	push	{r7}
 80049c2:	b089      	sub	sp, #36	@ 0x24
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	4603      	mov	r3, r0
 80049c8:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 80049ca:	79fb      	ldrb	r3, [r7, #7]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d001      	beq.n	80049d4 <tud_vendor_n_available+0x14>
 80049d0:	2300      	movs	r3, #0
 80049d2:	e036      	b.n	8004a42 <tud_vendor_n_available+0x82>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 80049d4:	79fb      	ldrb	r3, [r7, #7]
 80049d6:	f240 422c 	movw	r2, #1068	@ 0x42c
 80049da:	fb02 f303 	mul.w	r3, r2, r3
 80049de:	4a1c      	ldr	r2, [pc, #112]	@ (8004a50 <tud_vendor_n_available+0x90>)
 80049e0:	4413      	add	r3, r2
 80049e2:	61fb      	str	r3, [r7, #28]
  return tu_edpt_stream_read_available(&p_itf->stream.rx);
 80049e4:	69fb      	ldr	r3, [r7, #28]
 80049e6:	3318      	adds	r3, #24
 80049e8:	61bb      	str	r3, [r7, #24]
  }
}

// Get the number of bytes available for reading
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_edpt_stream_read_available(const tu_edpt_stream_t *s) {
  return (uint32_t) tu_fifo_count(&s->ff);
 80049ea:	69bb      	ldr	r3, [r7, #24]
 80049ec:	3308      	adds	r3, #8
 80049ee:	617b      	str	r3, [r7, #20]
  return wr_idx == rd_idx;
}

// return number of items in fifo, capped to fifo's depth
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_count(const tu_fifo_t *f) {
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	8899      	ldrh	r1, [r3, #4]
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	891b      	ldrh	r3, [r3, #8]
 80049f8:	b29a      	uxth	r2, r3
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	895b      	ldrh	r3, [r3, #10]
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	8279      	strh	r1, [r7, #18]
 8004a02:	823a      	strh	r2, [r7, #16]
 8004a04:	81fb      	strh	r3, [r7, #14]
  if (wr_idx >= rd_idx) {
 8004a06:	8a3a      	ldrh	r2, [r7, #16]
 8004a08:	89fb      	ldrh	r3, [r7, #14]
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d304      	bcc.n	8004a18 <tud_vendor_n_available+0x58>
    return (uint16_t)(wr_idx - rd_idx);
 8004a0e:	8a3a      	ldrh	r2, [r7, #16]
 8004a10:	89fb      	ldrh	r3, [r7, #14]
 8004a12:	1ad3      	subs	r3, r2, r3
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	e008      	b.n	8004a2a <tud_vendor_n_available+0x6a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8004a18:	8a7b      	ldrh	r3, [r7, #18]
 8004a1a:	005b      	lsls	r3, r3, #1
 8004a1c:	b29a      	uxth	r2, r3
 8004a1e:	8a39      	ldrh	r1, [r7, #16]
 8004a20:	89fb      	ldrh	r3, [r7, #14]
 8004a22:	1acb      	subs	r3, r1, r3
 8004a24:	b29b      	uxth	r3, r3
 8004a26:	4413      	add	r3, r2
 8004a28:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8004a2a:	697a      	ldr	r2, [r7, #20]
 8004a2c:	8892      	ldrh	r2, [r2, #4]
 8004a2e:	81bb      	strh	r3, [r7, #12]
 8004a30:	4613      	mov	r3, r2
 8004a32:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8004a34:	89ba      	ldrh	r2, [r7, #12]
 8004a36:	897b      	ldrh	r3, [r7, #10]
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	bf28      	it	cs
 8004a3c:	4613      	movcs	r3, r2
 8004a3e:	b29b      	uxth	r3, r3
 8004a40:	bf00      	nop
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	3724      	adds	r7, #36	@ 0x24
 8004a46:	46bd      	mov	sp, r7
 8004a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4c:	4770      	bx	lr
 8004a4e:	bf00      	nop
 8004a50:	2000c7ec 	.word	0x2000c7ec

08004a54 <tud_vendor_n_read>:
  TU_VERIFY(idx < CFG_TUD_VENDOR);
  vendord_interface_t *p_itf = &_vendord_itf[idx];
  return tu_edpt_stream_peek(&p_itf->stream.rx, u8);
}

uint32_t tud_vendor_n_read(uint8_t idx, void *buffer, uint32_t bufsize) {
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b086      	sub	sp, #24
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	60b9      	str	r1, [r7, #8]
 8004a5e:	607a      	str	r2, [r7, #4]
 8004a60:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 8004a62:	7bfb      	ldrb	r3, [r7, #15]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d001      	beq.n	8004a6c <tud_vendor_n_read+0x18>
 8004a68:	2300      	movs	r3, #0
 8004a6a:	e011      	b.n	8004a90 <tud_vendor_n_read+0x3c>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8004a6c:	7bfb      	ldrb	r3, [r7, #15]
 8004a6e:	f240 422c 	movw	r2, #1068	@ 0x42c
 8004a72:	fb02 f303 	mul.w	r3, r2, r3
 8004a76:	4a08      	ldr	r2, [pc, #32]	@ (8004a98 <tud_vendor_n_read+0x44>)
 8004a78:	4413      	add	r3, r2
 8004a7a:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_read(p_itf->rhport, &p_itf->stream.rx, buffer, bufsize);
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	7818      	ldrb	r0, [r3, #0]
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	f103 0118 	add.w	r1, r3, #24
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	68ba      	ldr	r2, [r7, #8]
 8004a8a:	f005 ffff 	bl	800aa8c <tu_edpt_stream_read>
 8004a8e:	4603      	mov	r3, r0
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3718      	adds	r7, #24
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}
 8004a98:	2000c7ec 	.word	0x2000c7ec

08004a9c <tud_vendor_n_write>:


//--------------------------------------------------------------------+
// Write API
//--------------------------------------------------------------------+
uint32_t tud_vendor_n_write(uint8_t idx, const void *buffer, uint32_t bufsize) {
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b086      	sub	sp, #24
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	607a      	str	r2, [r7, #4]
 8004aa8:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 8004aaa:	7bfb      	ldrb	r3, [r7, #15]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d001      	beq.n	8004ab4 <tud_vendor_n_write+0x18>
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	e011      	b.n	8004ad8 <tud_vendor_n_write+0x3c>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8004ab4:	7bfb      	ldrb	r3, [r7, #15]
 8004ab6:	f240 422c 	movw	r2, #1068	@ 0x42c
 8004aba:	fb02 f303 	mul.w	r3, r2, r3
 8004abe:	4a08      	ldr	r2, [pc, #32]	@ (8004ae0 <tud_vendor_n_write+0x44>)
 8004ac0:	4413      	add	r3, r2
 8004ac2:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_itf->rhport, &p_itf->stream.tx, buffer, (uint16_t)bufsize);
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	7818      	ldrb	r0, [r3, #0]
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	1d19      	adds	r1, r3, #4
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	68ba      	ldr	r2, [r7, #8]
 8004ad2:	f005 fd47 	bl	800a564 <tu_edpt_stream_write>
 8004ad6:	4603      	mov	r3, r0
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3718      	adds	r7, #24
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}
 8004ae0:	2000c7ec 	.word	0x2000c7ec

08004ae4 <tud_vendor_n_write_flush>:

#if CFG_TUD_VENDOR_TX_BUFSIZE > 0
uint32_t tud_vendor_n_write_flush(uint8_t idx) {
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b084      	sub	sp, #16
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	4603      	mov	r3, r0
 8004aec:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 8004aee:	79fb      	ldrb	r3, [r7, #7]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d001      	beq.n	8004af8 <tud_vendor_n_write_flush+0x14>
 8004af4:	2300      	movs	r3, #0
 8004af6:	e010      	b.n	8004b1a <tud_vendor_n_write_flush+0x36>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8004af8:	79fb      	ldrb	r3, [r7, #7]
 8004afa:	f240 422c 	movw	r2, #1068	@ 0x42c
 8004afe:	fb02 f303 	mul.w	r3, r2, r3
 8004b02:	4a08      	ldr	r2, [pc, #32]	@ (8004b24 <tud_vendor_n_write_flush+0x40>)
 8004b04:	4413      	add	r3, r2
 8004b06:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_xfer(p_itf->rhport, &p_itf->stream.tx);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	781a      	ldrb	r2, [r3, #0]
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	3304      	adds	r3, #4
 8004b10:	4619      	mov	r1, r3
 8004b12:	4610      	mov	r0, r2
 8004b14:	f005 fc56 	bl	800a3c4 <tu_edpt_stream_write_xfer>
 8004b18:	4603      	mov	r3, r0
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3710      	adds	r7, #16
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	2000c7ec 	.word	0x2000c7ec

08004b28 <vendord_init>:
#endif

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void vendord_init(void) {
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b08a      	sub	sp, #40	@ 0x28
 8004b2c:	af04      	add	r7, sp, #16
  tu_memclr(_vendord_itf, sizeof(_vendord_itf));
 8004b2e:	f240 422c 	movw	r2, #1068	@ 0x42c
 8004b32:	2100      	movs	r1, #0
 8004b34:	4822      	ldr	r0, [pc, #136]	@ (8004bc0 <vendord_init+0x98>)
 8004b36:	f005 ffe6 	bl	800ab06 <memset>

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	75fb      	strb	r3, [r7, #23]
 8004b3e:	e036      	b.n	8004bae <vendord_init+0x86>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 8004b40:	7dfb      	ldrb	r3, [r7, #23]
 8004b42:	f240 422c 	movw	r2, #1068	@ 0x42c
 8004b46:	fb02 f303 	mul.w	r3, r2, r3
 8004b4a:	4a1d      	ldr	r2, [pc, #116]	@ (8004bc0 <vendord_init+0x98>)
 8004b4c:	4413      	add	r3, r2
 8004b4e:	613b      	str	r3, [r7, #16]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    #if CFG_TUD_VENDOR_RX_BUFSIZE == 0 // non-fifo rx still need ep buffer
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
    #else
    uint8_t *epout_buf = NULL;
 8004b50:	2300      	movs	r3, #0
 8004b52:	60fb      	str	r3, [r7, #12]
    #endif

    uint8_t *epin_buf = NULL;
 8004b54:	2300      	movs	r3, #0
 8004b56:	60bb      	str	r3, [r7, #8]
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
    uint8_t *epin_buf  = _vendord_epbuf[i].epin;
  #endif

  #if CFG_TUD_VENDOR_RX_BUFSIZE > 0
    uint8_t *rx_ff_buf = p_itf->stream.rx_ff_buf;
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	f503 730b 	add.w	r3, r3, #556	@ 0x22c
 8004b5e:	607b      	str	r3, [r7, #4]
  #else
    uint8_t *rx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.rx, false, false, false, rx_ff_buf, CFG_TUD_VENDOR_RX_BUFSIZE, epout_buf,
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	f103 0018 	add.w	r0, r3, #24
 8004b66:	2340      	movs	r3, #64	@ 0x40
 8004b68:	9303      	str	r3, [sp, #12]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	9302      	str	r3, [sp, #8]
 8004b6e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004b72:	9301      	str	r3, [sp, #4]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	9300      	str	r3, [sp, #0]
 8004b78:	2300      	movs	r3, #0
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	2100      	movs	r1, #0
 8004b7e:	f005 fb54 	bl	800a22a <tu_edpt_stream_init>
                        CFG_TUD_VENDOR_EPSIZE);

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    uint8_t *tx_ff_buf = p_itf->stream.tx_ff_buf;
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	332c      	adds	r3, #44	@ 0x2c
 8004b86:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *tx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.tx, false, true, false, tx_ff_buf, CFG_TUD_VENDOR_TX_BUFSIZE, epin_buf,
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	1d18      	adds	r0, r3, #4
 8004b8c:	2340      	movs	r3, #64	@ 0x40
 8004b8e:	9303      	str	r3, [sp, #12]
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	9302      	str	r3, [sp, #8]
 8004b94:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004b98:	9301      	str	r3, [sp, #4]
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	9300      	str	r3, [sp, #0]
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	2100      	movs	r1, #0
 8004ba4:	f005 fb41 	bl	800a22a <tu_edpt_stream_init>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8004ba8:	7dfb      	ldrb	r3, [r7, #23]
 8004baa:	3301      	adds	r3, #1
 8004bac:	75fb      	strb	r3, [r7, #23]
 8004bae:	7dfb      	ldrb	r3, [r7, #23]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d0c5      	beq.n	8004b40 <vendord_init+0x18>
                        CFG_TUD_VENDOR_EPSIZE);
  }
}
 8004bb4:	bf00      	nop
 8004bb6:	bf00      	nop
 8004bb8:	3718      	adds	r7, #24
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	2000c7ec 	.word	0x2000c7ec

08004bc4 <vendord_deinit>:

bool vendord_deinit(void) {
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b082      	sub	sp, #8
 8004bc8:	af00      	add	r7, sp, #0
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8004bca:	2300      	movs	r3, #0
 8004bcc:	71fb      	strb	r3, [r7, #7]
 8004bce:	e014      	b.n	8004bfa <vendord_deinit+0x36>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 8004bd0:	79fb      	ldrb	r3, [r7, #7]
 8004bd2:	f240 422c 	movw	r2, #1068	@ 0x42c
 8004bd6:	fb02 f303 	mul.w	r3, r2, r3
 8004bda:	4a0c      	ldr	r2, [pc, #48]	@ (8004c0c <vendord_deinit+0x48>)
 8004bdc:	4413      	add	r3, r2
 8004bde:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_itf->stream.rx);
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	3318      	adds	r3, #24
 8004be4:	4618      	mov	r0, r3
 8004be6:	f005 fb48 	bl	800a27a <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_itf->stream.tx);
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	3304      	adds	r3, #4
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f005 fb43 	bl	800a27a <tu_edpt_stream_deinit>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8004bf4:	79fb      	ldrb	r3, [r7, #7]
 8004bf6:	3301      	adds	r3, #1
 8004bf8:	71fb      	strb	r3, [r7, #7]
 8004bfa:	79fb      	ldrb	r3, [r7, #7]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d0e7      	beq.n	8004bd0 <vendord_deinit+0xc>
  }
  return true;
 8004c00:	2301      	movs	r3, #1
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3708      	adds	r7, #8
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}
 8004c0a:	bf00      	nop
 8004c0c:	2000c7ec 	.word	0x2000c7ec

08004c10 <vendord_reset>:

void vendord_reset(uint8_t rhport) {
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b088      	sub	sp, #32
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	4603      	mov	r3, r0
 8004c18:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	77fb      	strb	r3, [r7, #31]
 8004c1e:	e02d      	b.n	8004c7c <vendord_reset+0x6c>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 8004c20:	7ffb      	ldrb	r3, [r7, #31]
 8004c22:	f240 422c 	movw	r2, #1068	@ 0x42c
 8004c26:	fb02 f303 	mul.w	r3, r2, r3
 8004c2a:	4a18      	ldr	r2, [pc, #96]	@ (8004c8c <vendord_reset+0x7c>)
 8004c2c:	4413      	add	r3, r2
 8004c2e:	61bb      	str	r3, [r7, #24]
    tu_memclr(p_itf, ITF_MEM_RESET_SIZE);
 8004c30:	2202      	movs	r2, #2
 8004c32:	2100      	movs	r1, #0
 8004c34:	69b8      	ldr	r0, [r7, #24]
 8004c36:	f005 ff66 	bl	800ab06 <memset>

    tu_edpt_stream_clear(&p_itf->stream.rx);
 8004c3a:	69bb      	ldr	r3, [r7, #24]
 8004c3c:	3318      	adds	r3, #24
 8004c3e:	60bb      	str	r3, [r7, #8]
  return tu_fifo_clear(&s->ff);
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	3308      	adds	r3, #8
 8004c44:	4618      	mov	r0, r3
 8004c46:	f000 fa18 	bl	800507a <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.rx);
 8004c4a:	69bb      	ldr	r3, [r7, #24]
 8004c4c:	3318      	adds	r3, #24
 8004c4e:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2200      	movs	r2, #0
 8004c54:	705a      	strb	r2, [r3, #1]
}
 8004c56:	bf00      	nop

    tu_edpt_stream_clear(&p_itf->stream.tx);
 8004c58:	69bb      	ldr	r3, [r7, #24]
 8004c5a:	3304      	adds	r3, #4
 8004c5c:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	3308      	adds	r3, #8
 8004c62:	4618      	mov	r0, r3
 8004c64:	f000 fa09 	bl	800507a <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.tx);
 8004c68:	69bb      	ldr	r3, [r7, #24]
 8004c6a:	3304      	adds	r3, #4
 8004c6c:	617b      	str	r3, [r7, #20]
  s->ep_addr = 0;
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	2200      	movs	r2, #0
 8004c72:	705a      	strb	r2, [r3, #1]
}
 8004c74:	bf00      	nop
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8004c76:	7ffb      	ldrb	r3, [r7, #31]
 8004c78:	3301      	adds	r3, #1
 8004c7a:	77fb      	strb	r3, [r7, #31]
 8004c7c:	7ffb      	ldrb	r3, [r7, #31]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d0ce      	beq.n	8004c20 <vendord_reset+0x10>
  }
}
 8004c82:	bf00      	nop
 8004c84:	bf00      	nop
 8004c86:	3720      	adds	r7, #32
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}
 8004c8c:	2000c7ec 	.word	0x2000c7ec

08004c90 <find_vendor_itf>:

// Find vendor interface by endpoint address
static uint8_t find_vendor_itf(uint8_t ep_addr) {
 8004c90:	b480      	push	{r7}
 8004c92:	b085      	sub	sp, #20
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	4603      	mov	r3, r0
 8004c98:	71fb      	strb	r3, [r7, #7]
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	73fb      	strb	r3, [r7, #15]
 8004c9e:	e023      	b.n	8004ce8 <find_vendor_itf+0x58>
    const vendord_interface_t *p_vendor = &_vendord_itf[idx];
 8004ca0:	7bfb      	ldrb	r3, [r7, #15]
 8004ca2:	f240 422c 	movw	r2, #1068	@ 0x42c
 8004ca6:	fb02 f303 	mul.w	r3, r2, r3
 8004caa:	4a14      	ldr	r2, [pc, #80]	@ (8004cfc <find_vendor_itf+0x6c>)
 8004cac:	4413      	add	r3, r2
 8004cae:	60bb      	str	r3, [r7, #8]
    if (ep_addr == 0) {
 8004cb0:	79fb      	ldrb	r3, [r7, #7]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d109      	bne.n	8004cca <find_vendor_itf+0x3a>
      // find unused: require both ep == 0
      if (p_vendor->stream.rx.ep_addr == 0 && p_vendor->stream.tx.ep_addr == 0) {
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	7e5b      	ldrb	r3, [r3, #25]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d111      	bne.n	8004ce2 <find_vendor_itf+0x52>
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	795b      	ldrb	r3, [r3, #5]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d10d      	bne.n	8004ce2 <find_vendor_itf+0x52>
        return idx;
 8004cc6:	7bfb      	ldrb	r3, [r7, #15]
 8004cc8:	e012      	b.n	8004cf0 <find_vendor_itf+0x60>
      }
    } else if (ep_addr == p_vendor->stream.rx.ep_addr || ep_addr == p_vendor->stream.tx.ep_addr) {
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	7e5b      	ldrb	r3, [r3, #25]
 8004cce:	79fa      	ldrb	r2, [r7, #7]
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d004      	beq.n	8004cde <find_vendor_itf+0x4e>
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	795b      	ldrb	r3, [r3, #5]
 8004cd8:	79fa      	ldrb	r2, [r7, #7]
 8004cda:	429a      	cmp	r2, r3
 8004cdc:	d101      	bne.n	8004ce2 <find_vendor_itf+0x52>
      return idx;
 8004cde:	7bfb      	ldrb	r3, [r7, #15]
 8004ce0:	e006      	b.n	8004cf0 <find_vendor_itf+0x60>
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 8004ce2:	7bfb      	ldrb	r3, [r7, #15]
 8004ce4:	3301      	adds	r3, #1
 8004ce6:	73fb      	strb	r3, [r7, #15]
 8004ce8:	7bfb      	ldrb	r3, [r7, #15]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d0d8      	beq.n	8004ca0 <find_vendor_itf+0x10>
    } else {
      // nothing to do
    }
  }
  return 0xff;
 8004cee:	23ff      	movs	r3, #255	@ 0xff
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3714      	adds	r7, #20
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr
 8004cfc:	2000c7ec 	.word	0x2000c7ec

08004d00 <vendord_open>:

uint16_t vendord_open(uint8_t rhport, const tusb_desc_interface_t *desc_itf, uint16_t max_len) {
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b09e      	sub	sp, #120	@ 0x78
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	4603      	mov	r3, r0
 8004d08:	6039      	str	r1, [r7, #0]
 8004d0a:	71fb      	strb	r3, [r7, #7]
 8004d0c:	4613      	mov	r3, r2
 8004d0e:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_VENDOR_SPECIFIC == desc_itf->bInterfaceClass, 0);
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	795b      	ldrb	r3, [r3, #5]
 8004d14:	2bff      	cmp	r3, #255	@ 0xff
 8004d16:	d001      	beq.n	8004d1c <vendord_open+0x1c>
 8004d18:	2300      	movs	r3, #0
 8004d1a:	e0f4      	b.n	8004f06 <vendord_open+0x206>
  const uint8_t* desc_end = (const uint8_t*)desc_itf + max_len;
 8004d1c:	88bb      	ldrh	r3, [r7, #4]
 8004d1e:	683a      	ldr	r2, [r7, #0]
 8004d20:	4413      	add	r3, r2
 8004d22:	673b      	str	r3, [r7, #112]	@ 0x70
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004d28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004d2a:	647b      	str	r3, [r7, #68]	@ 0x44
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004d2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	461a      	mov	r2, r3
 8004d32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d34:	4413      	add	r3, r2
  const uint8_t* p_desc = tu_desc_next(desc_itf);
 8004d36:	677b      	str	r3, [r7, #116]	@ 0x74

  // Find available interface
  const uint8_t idx = find_vendor_itf(0);
 8004d38:	2000      	movs	r0, #0
 8004d3a:	f7ff ffa9 	bl	8004c90 <find_vendor_itf>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  TU_ASSERT(idx < CFG_TUD_VENDOR, 0);
 8004d44:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d00a      	beq.n	8004d62 <vendord_open+0x62>
 8004d4c:	4b70      	ldr	r3, [pc, #448]	@ (8004f10 <vendord_open+0x210>)
 8004d4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 0301 	and.w	r3, r3, #1
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d000      	beq.n	8004d5e <vendord_open+0x5e>
 8004d5c:	be00      	bkpt	0x0000
 8004d5e:	2300      	movs	r3, #0
 8004d60:	e0d1      	b.n	8004f06 <vendord_open+0x206>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 8004d62:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8004d66:	f240 422c 	movw	r2, #1068	@ 0x42c
 8004d6a:	fb02 f303 	mul.w	r3, r2, r3
 8004d6e:	4a69      	ldr	r2, [pc, #420]	@ (8004f14 <vendord_open+0x214>)
 8004d70:	4413      	add	r3, r2
 8004d72:	66bb      	str	r3, [r7, #104]	@ 0x68
  p_vendor->rhport  = rhport;
 8004d74:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d76:	79fa      	ldrb	r2, [r7, #7]
 8004d78:	701a      	strb	r2, [r3, #0]
  p_vendor->itf_num = desc_itf->bInterfaceNumber;
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	789a      	ldrb	r2, [r3, #2]
 8004d7e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d80:	705a      	strb	r2, [r3, #1]

  while (tu_desc_in_bounds(p_desc, desc_end)) {
 8004d82:	e0a0      	b.n	8004ec6 <vendord_open+0x1c6>
 8004d84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d86:	643b      	str	r3, [r7, #64]	@ 0x40
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8004d88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d8a:	3301      	adds	r3, #1
 8004d8c:	781b      	ldrb	r3, [r3, #0]
    const uint8_t desc_type = tu_desc_type(p_desc);
 8004d8e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (desc_type == TUSB_DESC_INTERFACE || desc_type == TUSB_DESC_INTERFACE_ASSOCIATION) {
 8004d92:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004d96:	2b04      	cmp	r3, #4
 8004d98:	f000 80b1 	beq.w	8004efe <vendord_open+0x1fe>
 8004d9c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004da0:	2b0b      	cmp	r3, #11
 8004da2:	f000 80ac 	beq.w	8004efe <vendord_open+0x1fe>
      break; // end of this interface
    } else if (desc_type == TUSB_DESC_ENDPOINT) {
 8004da6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004daa:	2b05      	cmp	r3, #5
 8004dac:	f040 8081 	bne.w	8004eb2 <vendord_open+0x1b2>
      const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 8004db0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004db2:	663b      	str	r3, [r7, #96]	@ 0x60
      TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 8004db4:	79fb      	ldrb	r3, [r7, #7]
 8004db6:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8004db8:	4618      	mov	r0, r3
 8004dba:	f002 faf9 	bl	80073b0 <usbd_edpt_open>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	f083 0301 	eor.w	r3, r3, #1
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d00a      	beq.n	8004de0 <vendord_open+0xe0>
 8004dca:	4b51      	ldr	r3, [pc, #324]	@ (8004f10 <vendord_open+0x210>)
 8004dcc:	653b      	str	r3, [r7, #80]	@ 0x50
 8004dce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 0301 	and.w	r3, r3, #1
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d000      	beq.n	8004ddc <vendord_open+0xdc>
 8004dda:	be00      	bkpt	0x0000
 8004ddc:	2300      	movs	r3, #0
 8004dde:	e092      	b.n	8004f06 <vendord_open+0x206>

      // open endpoint stream, skip if already opened (multiple IN/OUT endpoints)
      if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 8004de0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004de2:	789b      	ldrb	r3, [r3, #2]
 8004de4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
// Endpoint helper
//--------------------------------------------------------------------+

// Get direction from Endpoint address
TU_ATTR_ALWAYS_INLINE static inline tusb_dir_t tu_edpt_dir(uint8_t addr) {
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8004de8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004dec:	09db      	lsrs	r3, r3, #7
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d128      	bne.n	8004e46 <vendord_open+0x146>
        tu_edpt_stream_t *stream_tx = &p_vendor->stream.tx;
 8004df4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004df6:	3304      	adds	r3, #4
 8004df8:	657b      	str	r3, [r7, #84]	@ 0x54
        if (stream_tx->ep_addr == 0) {
 8004dfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004dfc:	785b      	ldrb	r3, [r3, #1]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d157      	bne.n	8004eb2 <vendord_open+0x1b2>
 8004e02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e04:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004e06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004e08:	637b      	str	r3, [r7, #52]	@ 0x34
  s->ep_addr = desc_ep->bEndpointAddress;
 8004e0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e0c:	789a      	ldrb	r2, [r3, #2]
 8004e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e10:	705a      	strb	r2, [r3, #1]
 8004e12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e14:	633b      	str	r3, [r7, #48]	@ 0x30
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8004e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e18:	889b      	ldrh	r3, [r3, #4]
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e20:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8004e22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e26:	bf0c      	ite	eq
 8004e28:	2301      	moveq	r3, #1
 8004e2a:	2300      	movne	r3, #0
 8004e2c:	b2d9      	uxtb	r1, r3
 8004e2e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004e30:	7813      	ldrb	r3, [r2, #0]
 8004e32:	f361 0341 	bfi	r3, r1, #1, #1
 8004e36:	7013      	strb	r3, [r2, #0]
}
 8004e38:	bf00      	nop
          tu_edpt_stream_open(stream_tx, desc_ep);
          tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 8004e3a:	79fb      	ldrb	r3, [r7, #7]
 8004e3c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f005 fac0 	bl	800a3c4 <tu_edpt_stream_write_xfer>
 8004e44:	e035      	b.n	8004eb2 <vendord_open+0x1b2>
        }
      } else {
        tu_edpt_stream_t *stream_rx = &p_vendor->stream.rx;
 8004e46:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004e48:	3318      	adds	r3, #24
 8004e4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
        if (stream_rx->ep_addr == 0) {
 8004e4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004e4e:	785b      	ldrb	r3, [r3, #1]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d12e      	bne.n	8004eb2 <vendord_open+0x1b2>
 8004e54:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e58:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004e5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 8004e5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e5e:	789a      	ldrb	r2, [r3, #2]
 8004e60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e62:	705a      	strb	r2, [r3, #1]
 8004e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e66:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e6a:	889b      	ldrh	r3, [r3, #4]
 8004e6c:	b29b      	uxth	r3, r3
 8004e6e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e72:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8004e74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e78:	bf0c      	ite	eq
 8004e7a:	2301      	moveq	r3, #1
 8004e7c:	2300      	movne	r3, #0
 8004e7e:	b2d9      	uxtb	r1, r3
 8004e80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e82:	7813      	ldrb	r3, [r2, #0]
 8004e84:	f361 0341 	bfi	r3, r1, #1, #1
 8004e88:	7013      	strb	r3, [r2, #0]
}
 8004e8a:	bf00      	nop
          tu_edpt_stream_open(stream_rx, desc_ep);
  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 8004e8c:	79fb      	ldrb	r3, [r7, #7]
 8004e8e:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8004e90:	4618      	mov	r0, r3
 8004e92:	f005 fc5f 	bl	800a754 <tu_edpt_stream_read_xfer>
 8004e96:	4603      	mov	r3, r0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d10a      	bne.n	8004eb2 <vendord_open+0x1b2>
 8004e9c:	4b1c      	ldr	r3, [pc, #112]	@ (8004f10 <vendord_open+0x210>)
 8004e9e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004ea0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0301 	and.w	r3, r3, #1
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d000      	beq.n	8004eae <vendord_open+0x1ae>
 8004eac:	be00      	bkpt	0x0000
 8004eae:	2300      	movs	r3, #0
 8004eb0:	e029      	b.n	8004f06 <vendord_open+0x206>
 8004eb2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004eb4:	623b      	str	r3, [r7, #32]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004eb6:	6a3b      	ldr	r3, [r7, #32]
 8004eb8:	61fb      	str	r3, [r7, #28]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	781b      	ldrb	r3, [r3, #0]
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	4413      	add	r3, r2
  #endif
        }
      }
    }

    p_desc = tu_desc_next(p_desc);
 8004ec4:	677b      	str	r3, [r7, #116]	@ 0x74
 8004ec6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004ec8:	61bb      	str	r3, [r7, #24]
 8004eca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004ecc:	617b      	str	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_subtype(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_desc_in_bounds(const uint8_t *p_desc, const uint8_t *desc_end) {
  if (p_desc >= desc_end) {
 8004ece:	69ba      	ldr	r2, [r7, #24]
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d301      	bcc.n	8004eda <vendord_open+0x1da>
    return false;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	e00e      	b.n	8004ef8 <vendord_open+0x1f8>
 8004eda:	69bb      	ldr	r3, [r7, #24]
 8004edc:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	781b      	ldrb	r3, [r3, #0]
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	4413      	add	r3, r2
  }
  return tu_desc_next(p_desc) <= desc_end;
 8004eec:	697a      	ldr	r2, [r7, #20]
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	bf2c      	ite	cs
 8004ef2:	2301      	movcs	r3, #1
 8004ef4:	2300      	movcc	r3, #0
 8004ef6:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	f47f af43 	bne.w	8004d84 <vendord_open+0x84>
  }

  return (uint16_t) ((uintptr_t) p_desc - (uintptr_t) desc_itf);
 8004efe:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	1ad3      	subs	r3, r2, r3
 8004f04:	b29b      	uxth	r3, r3
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3778      	adds	r7, #120	@ 0x78
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}
 8004f0e:	bf00      	nop
 8004f10:	e000edf0 	.word	0xe000edf0
 8004f14:	2000c7ec 	.word	0x2000c7ec

08004f18 <vendord_xfer_cb>:

bool vendord_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b08a      	sub	sp, #40	@ 0x28
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	603b      	str	r3, [r7, #0]
 8004f20:	4603      	mov	r3, r0
 8004f22:	71fb      	strb	r3, [r7, #7]
 8004f24:	460b      	mov	r3, r1
 8004f26:	71bb      	strb	r3, [r7, #6]
 8004f28:	4613      	mov	r3, r2
 8004f2a:	717b      	strb	r3, [r7, #5]
  (void) result;
  const uint8_t idx = find_vendor_itf(ep_addr);
 8004f2c:	79bb      	ldrb	r3, [r7, #6]
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f7ff feae 	bl	8004c90 <find_vendor_itf>
 8004f34:	4603      	mov	r3, r0
 8004f36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  TU_VERIFY(idx < CFG_TUD_VENDOR);
 8004f3a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d001      	beq.n	8004f46 <vendord_xfer_cb+0x2e>
 8004f42:	2300      	movs	r3, #0
 8004f44:	e05f      	b.n	8005006 <vendord_xfer_cb+0xee>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 8004f46:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f4a:	f240 422c 	movw	r2, #1068	@ 0x42c
 8004f4e:	fb02 f303 	mul.w	r3, r2, r3
 8004f52:	4a2f      	ldr	r2, [pc, #188]	@ (8005010 <vendord_xfer_cb+0xf8>)
 8004f54:	4413      	add	r3, r2
 8004f56:	623b      	str	r3, [r7, #32]

  if (ep_addr == p_vendor->stream.rx.ep_addr) {
 8004f58:	6a3b      	ldr	r3, [r7, #32]
 8004f5a:	7e5b      	ldrb	r3, [r3, #25]
 8004f5c:	79ba      	ldrb	r2, [r7, #6]
 8004f5e:	429a      	cmp	r2, r3
 8004f60:	d131      	bne.n	8004fc6 <vendord_xfer_cb+0xae>
    // Received new data: put into stream's fifo
    tu_edpt_stream_read_xfer_complete(&p_vendor->stream.rx, xferred_bytes);
 8004f62:	6a3b      	ldr	r3, [r7, #32]
 8004f64:	3318      	adds	r3, #24
 8004f66:	61fb      	str	r3, [r7, #28]
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	61bb      	str	r3, [r7, #24]
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 8004f6c:	69fb      	ldr	r3, [r7, #28]
 8004f6e:	3308      	adds	r3, #8
 8004f70:	617b      	str	r3, [r7, #20]
  return f->depth;
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	889b      	ldrh	r3, [r3, #4]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d014      	beq.n	8004fa4 <vendord_xfer_cb+0x8c>
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d010      	beq.n	8004fa4 <vendord_xfer_cb+0x8c>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 8004f82:	69fb      	ldr	r3, [r7, #28]
 8004f84:	f103 0208 	add.w	r2, r3, #8
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	69b9      	ldr	r1, [r7, #24]
 8004f8e:	b289      	uxth	r1, r1
 8004f90:	613a      	str	r2, [r7, #16]
 8004f92:	60fb      	str	r3, [r7, #12]
 8004f94:	460b      	mov	r3, r1
 8004f96:	817b      	strh	r3, [r7, #10]
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 8004f98:	897a      	ldrh	r2, [r7, #10]
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	68f9      	ldr	r1, [r7, #12]
 8004f9e:	6938      	ldr	r0, [r7, #16]
 8004fa0:	f000 fb9b 	bl	80056da <tu_fifo_write_n_access_mode>
}
 8004fa4:	bf00      	nop

    // invoke callback
  #if CFG_TUD_VENDOR_RX_BUFSIZE == 0
    tud_vendor_rx_cb(idx, p_vendor->stream.rx.ep_buf, xferred_bytes);
  #else
    tud_vendor_rx_cb(idx, NULL, 0);
 8004fa6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004faa:	2200      	movs	r2, #0
 8004fac:	2100      	movs	r1, #0
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f7fb faca 	bl	8000548 <tud_vendor_rx_cb>
  #endif

  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
    tu_edpt_stream_read_xfer(rhport, &p_vendor->stream.rx); // prepare next data
 8004fb4:	6a3b      	ldr	r3, [r7, #32]
 8004fb6:	f103 0218 	add.w	r2, r3, #24
 8004fba:	79fb      	ldrb	r3, [r7, #7]
 8004fbc:	4611      	mov	r1, r2
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f005 fbc8 	bl	800a754 <tu_edpt_stream_read_xfer>
 8004fc4:	e01e      	b.n	8005004 <vendord_xfer_cb+0xec>
  #endif
  } else if (ep_addr == p_vendor->stream.tx.ep_addr) {
 8004fc6:	6a3b      	ldr	r3, [r7, #32]
 8004fc8:	795b      	ldrb	r3, [r3, #5]
 8004fca:	79ba      	ldrb	r2, [r7, #6]
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d119      	bne.n	8005004 <vendord_xfer_cb+0xec>
    // Send complete
    tud_vendor_tx_cb(idx, (uint16_t)xferred_bytes);
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	b29b      	uxth	r3, r3
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004fda:	4611      	mov	r1, r2
 8004fdc:	4618      	mov	r0, r3
 8004fde:	f7ff fce3 	bl	80049a8 <tud_vendor_tx_cb>

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    // try to send more if possible
    if (0 == tu_edpt_stream_write_xfer(rhport, &p_vendor->stream.tx)) {
 8004fe2:	6a3b      	ldr	r3, [r7, #32]
 8004fe4:	1d1a      	adds	r2, r3, #4
 8004fe6:	79fb      	ldrb	r3, [r7, #7]
 8004fe8:	4611      	mov	r1, r2
 8004fea:	4618      	mov	r0, r3
 8004fec:	f005 f9ea 	bl	800a3c4 <tu_edpt_stream_write_xfer>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d106      	bne.n	8005004 <vendord_xfer_cb+0xec>
      // If there is no data left, a ZLP should be sent if xferred_bytes is multiple of EP Packet size and not zero
      tu_edpt_stream_write_zlp_if_needed(rhport, &p_vendor->stream.tx, xferred_bytes);
 8004ff6:	6a3b      	ldr	r3, [r7, #32]
 8004ff8:	1d19      	adds	r1, r3, #4
 8004ffa:	79fb      	ldrb	r3, [r7, #7]
 8004ffc:	683a      	ldr	r2, [r7, #0]
 8004ffe:	4618      	mov	r0, r3
 8005000:	f005 f946 	bl	800a290 <tu_edpt_stream_write_zlp_if_needed>
    }
  #endif
  }

  return true;
 8005004:	2301      	movs	r3, #1
}
 8005006:	4618      	mov	r0, r3
 8005008:	3728      	adds	r7, #40	@ 0x28
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}
 800500e:	bf00      	nop
 8005010:	2000c7ec 	.word	0x2000c7ec

08005014 <tu_fifo_config>:
#endif

//--------------------------------------------------------------------+
// Setup API
//--------------------------------------------------------------------+
bool tu_fifo_config(tu_fifo_t *f, void *buffer, uint16_t depth, uint16_t item_size, bool overwritable) {
 8005014:	b480      	push	{r7}
 8005016:	b085      	sub	sp, #20
 8005018:	af00      	add	r7, sp, #0
 800501a:	60f8      	str	r0, [r7, #12]
 800501c:	60b9      	str	r1, [r7, #8]
 800501e:	4611      	mov	r1, r2
 8005020:	461a      	mov	r2, r3
 8005022:	460b      	mov	r3, r1
 8005024:	80fb      	strh	r3, [r7, #6]
 8005026:	4613      	mov	r3, r2
 8005028:	80bb      	strh	r3, [r7, #4]
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) {
 800502a:	88fb      	ldrh	r3, [r7, #6]
 800502c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005030:	d901      	bls.n	8005036 <tu_fifo_config+0x22>
    return false;
 8005032:	2300      	movs	r3, #0
 8005034:	e01b      	b.n	800506e <tu_fifo_config+0x5a>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t *)buffer;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	68ba      	ldr	r2, [r7, #8]
 800503a:	601a      	str	r2, [r3, #0]
  f->depth        = depth;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	88fa      	ldrh	r2, [r7, #6]
 8005040:	809a      	strh	r2, [r3, #4]
  f->item_size    = (uint16_t)(item_size & 0x7FFFu);
 8005042:	88bb      	ldrh	r3, [r7, #4]
 8005044:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005048:	b299      	uxth	r1, r3
 800504a:	68fa      	ldr	r2, [r7, #12]
 800504c:	88d3      	ldrh	r3, [r2, #6]
 800504e:	f361 030e 	bfi	r3, r1, #0, #15
 8005052:	80d3      	strh	r3, [r2, #6]
  f->overwritable = overwritable;
 8005054:	68fa      	ldr	r2, [r7, #12]
 8005056:	79d3      	ldrb	r3, [r2, #7]
 8005058:	7e39      	ldrb	r1, [r7, #24]
 800505a:	f361 13c7 	bfi	r3, r1, #7, #1
 800505e:	71d3      	strb	r3, [r2, #7]
  f->rd_idx       = 0u;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2200      	movs	r2, #0
 8005064:	815a      	strh	r2, [r3, #10]
  f->wr_idx       = 0u;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2200      	movs	r2, #0
 800506a:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 800506c:	2301      	movs	r3, #1
}
 800506e:	4618      	mov	r0, r3
 8005070:	3714      	adds	r7, #20
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr

0800507a <tu_fifo_clear>:

// clear fifo by resetting read and write indices
bool tu_fifo_clear(tu_fifo_t *f) {
 800507a:	b480      	push	{r7}
 800507c:	b083      	sub	sp, #12
 800507e:	af00      	add	r7, sp, #0
 8005080:	6078      	str	r0, [r7, #4]
  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2200      	movs	r2, #0
 8005086:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2200      	movs	r2, #0
 800508c:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
  return true;
 800508e:	2301      	movs	r3, #1
}
 8005090:	4618      	mov	r0, r3
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <ff_push_fixed_addr_rw32>:
// Pull & Push
// copy data to/from fifo without updating read/write pointers
//--------------------------------------------------------------------+
#ifdef CFG_TUSB_FIFO_ACCESS_FIXED_ADDR_RW32
// Copy to fifo from fixed address buffer (usually a rx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_push_fixed_addr_rw32(uint8_t *ff_buf, const volatile uint32_t *reg_rx, uint16_t len) {
 800509c:	b580      	push	{r7, lr}
 800509e:	b08a      	sub	sp, #40	@ 0x28
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	60f8      	str	r0, [r7, #12]
 80050a4:	60b9      	str	r1, [r7, #8]
 80050a6:	4613      	mov	r3, r2
 80050a8:	80fb      	strh	r3, [r7, #6]
  // Reading full available 32 bit words from const app address
  uint16_t full_words = len >> 2;
 80050aa:	88fb      	ldrh	r3, [r7, #6]
 80050ac:	089b      	lsrs	r3, r3, #2
 80050ae:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (full_words--) {
 80050b0:	e00d      	b.n	80050ce <ff_push_fixed_addr_rw32+0x32>
    const uint32_t tmp32 = *reg_rx;
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	623b      	str	r3, [r7, #32]
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	61fb      	str	r3, [r7, #28]
 80050bc:	6a3b      	ldr	r3, [r7, #32]
 80050be:	61bb      	str	r3, [r7, #24]
  *((uint32_t *) mem) = value;
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	69ba      	ldr	r2, [r7, #24]
 80050c4:	601a      	str	r2, [r3, #0]
}
 80050c6:	bf00      	nop
    tu_unaligned_write32(ff_buf, tmp32);
    ff_buf += 4;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	3304      	adds	r3, #4
 80050cc:	60fb      	str	r3, [r7, #12]
  while (full_words--) {
 80050ce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80050d0:	1e5a      	subs	r2, r3, #1
 80050d2:	84fa      	strh	r2, [r7, #38]	@ 0x26
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d1ec      	bne.n	80050b2 <ff_push_fixed_addr_rw32+0x16>
  }

  // Read the remaining 1-3 bytes from const app address
  const uint8_t bytes_rem = len & 0x03;
 80050d8:	88fb      	ldrh	r3, [r7, #6]
 80050da:	b2db      	uxtb	r3, r3
 80050dc:	f003 0303 	and.w	r3, r3, #3
 80050e0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (bytes_rem) {
 80050e4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d00a      	beq.n	8005102 <ff_push_fixed_addr_rw32+0x66>
    const uint32_t tmp32 = *reg_rx;
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	617b      	str	r3, [r7, #20]
    memcpy(ff_buf, &tmp32, bytes_rem);
 80050f2:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80050f6:	f107 0314 	add.w	r3, r7, #20
 80050fa:	4619      	mov	r1, r3
 80050fc:	68f8      	ldr	r0, [r7, #12]
 80050fe:	f005 fd45 	bl	800ab8c <memcpy>
  }
}
 8005102:	bf00      	nop
 8005104:	3728      	adds	r7, #40	@ 0x28
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}

0800510a <ff_pull_fixed_addr_rw32>:

// Copy from fifo to fixed address buffer (usually a tx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_pull_fixed_addr_rw32(volatile uint32_t *reg_tx, const uint8_t *ff_buf, uint16_t len) {
 800510a:	b580      	push	{r7, lr}
 800510c:	b088      	sub	sp, #32
 800510e:	af00      	add	r7, sp, #0
 8005110:	60f8      	str	r0, [r7, #12]
 8005112:	60b9      	str	r1, [r7, #8]
 8005114:	4613      	mov	r3, r2
 8005116:	80fb      	strh	r3, [r7, #6]
  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2u;
 8005118:	88fb      	ldrh	r3, [r7, #6]
 800511a:	089b      	lsrs	r3, r3, #2
 800511c:	83fb      	strh	r3, [r7, #30]
  while (full_words--) {
 800511e:	e008      	b.n	8005132 <ff_pull_fixed_addr_rw32+0x28>
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	61bb      	str	r3, [r7, #24]
  return *((uint32_t const *) mem);
 8005124:	69bb      	ldr	r3, [r7, #24]
 8005126:	681a      	ldr	r2, [r3, #0]
    *reg_tx = tu_unaligned_read32(ff_buf);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	601a      	str	r2, [r3, #0]
    ff_buf += 4u;
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	3304      	adds	r3, #4
 8005130:	60bb      	str	r3, [r7, #8]
  while (full_words--) {
 8005132:	8bfb      	ldrh	r3, [r7, #30]
 8005134:	1e5a      	subs	r2, r3, #1
 8005136:	83fa      	strh	r2, [r7, #30]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d1f1      	bne.n	8005120 <ff_pull_fixed_addr_rw32+0x16>
  }

  // Write the remaining 1-3 bytes
  const uint8_t bytes_rem = len & 0x03;
 800513c:	88fb      	ldrh	r3, [r7, #6]
 800513e:	b2db      	uxtb	r3, r3
 8005140:	f003 0303 	and.w	r3, r3, #3
 8005144:	777b      	strb	r3, [r7, #29]
  if (bytes_rem) {
 8005146:	7f7b      	ldrb	r3, [r7, #29]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d00b      	beq.n	8005164 <ff_pull_fixed_addr_rw32+0x5a>
    uint32_t tmp32 = 0u;
 800514c:	2300      	movs	r3, #0
 800514e:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 8005150:	7f7a      	ldrb	r2, [r7, #29]
 8005152:	f107 0314 	add.w	r3, r7, #20
 8005156:	68b9      	ldr	r1, [r7, #8]
 8005158:	4618      	mov	r0, r3
 800515a:	f005 fd17 	bl	800ab8c <memcpy>
    *reg_tx = tmp32;
 800515e:	697a      	ldr	r2, [r7, #20]
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	601a      	str	r2, [r3, #0]
  }
}
 8005164:	bf00      	nop
 8005166:	3720      	adds	r7, #32
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}

0800516c <ff_push_n>:
#endif

// send n items to fifo WITHOUT updating write pointer
static void ff_push_n(const tu_fifo_t *f, const void *app_buf, uint16_t n, uint16_t wr_ptr,
                      tu_fifo_access_mode_t copy_mode) {
 800516c:	b580      	push	{r7, lr}
 800516e:	b092      	sub	sp, #72	@ 0x48
 8005170:	af00      	add	r7, sp, #0
 8005172:	60f8      	str	r0, [r7, #12]
 8005174:	60b9      	str	r1, [r7, #8]
 8005176:	4611      	mov	r1, r2
 8005178:	461a      	mov	r2, r3
 800517a:	460b      	mov	r3, r1
 800517c:	80fb      	strh	r3, [r7, #6]
 800517e:	4613      	mov	r3, r2
 8005180:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - wr_ptr;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	889a      	ldrh	r2, [r3, #4]
 8005186:	88bb      	ldrh	r3, [r7, #4]
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count;
 800518c:	88fa      	ldrh	r2, [r7, #6]
 800518e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005190:	1ad3      	subs	r3, r2, r3
 8005192:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	88db      	ldrh	r3, [r3, #6]
 8005198:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800519c:	b29b      	uxth	r3, r3
 800519e:	461a      	mov	r2, r3
 80051a0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80051a2:	fb13 f302 	smulbb	r3, r3, r2
 80051a6:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	88db      	ldrh	r3, [r3, #6]
 80051ac:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80051b0:	b29b      	uxth	r3, r3
 80051b2:	461a      	mov	r2, r3
 80051b4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80051b6:	fb13 f302 	smulbb	r3, r3, r2
 80051ba:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  uint8_t *ff_buf = f->buffer + (wr_ptr * f->item_size);
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	88ba      	ldrh	r2, [r7, #4]
 80051c4:	68f9      	ldr	r1, [r7, #12]
 80051c6:	88c9      	ldrh	r1, [r1, #6]
 80051c8:	f3c1 010e 	ubfx	r1, r1, #0, #15
 80051cc:	b289      	uxth	r1, r1
 80051ce:	fb01 f202 	mul.w	r2, r1, r2
 80051d2:	4413      	add	r3, r2
 80051d4:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 80051d6:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d002      	beq.n	80051e4 <ff_push_n+0x78>
 80051de:	2b01      	cmp	r3, #1
 80051e0:	d023      	beq.n	800522a <ff_push_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 80051e2:	e0ba      	b.n	800535a <ff_push_n+0x1ee>
      if (n <= lin_count) {
 80051e4:	88fa      	ldrh	r2, [r7, #6]
 80051e6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d80d      	bhi.n	8005208 <ff_push_n+0x9c>
        memcpy(ff_buf, app_buf, n * f->item_size);
 80051ec:	88fb      	ldrh	r3, [r7, #6]
 80051ee:	68fa      	ldr	r2, [r7, #12]
 80051f0:	88d2      	ldrh	r2, [r2, #6]
 80051f2:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80051f6:	b292      	uxth	r2, r2
 80051f8:	fb02 f303 	mul.w	r3, r2, r3
 80051fc:	461a      	mov	r2, r3
 80051fe:	68b9      	ldr	r1, [r7, #8]
 8005200:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005202:	f005 fcc3 	bl	800ab8c <memcpy>
      break;
 8005206:	e0a8      	b.n	800535a <ff_push_n+0x1ee>
        memcpy(ff_buf, app_buf, lin_bytes);                                    // linear part
 8005208:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800520a:	461a      	mov	r2, r3
 800520c:	68b9      	ldr	r1, [r7, #8]
 800520e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005210:	f005 fcbc 	bl	800ab8c <memcpy>
        memcpy(f->buffer, ((const uint8_t *)app_buf) + lin_bytes, wrap_bytes); // wrapped part
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	6818      	ldr	r0, [r3, #0]
 8005218:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800521a:	68ba      	ldr	r2, [r7, #8]
 800521c:	4413      	add	r3, r2
 800521e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8005222:	4619      	mov	r1, r3
 8005224:	f005 fcb2 	bl	800ab8c <memcpy>
      break;
 8005228:	e097      	b.n	800535a <ff_push_n+0x1ee>
      const volatile uint32_t *reg_rx = (volatile const uint32_t *)app_buf;
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 800522e:	88fa      	ldrh	r2, [r7, #6]
 8005230:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005232:	429a      	cmp	r2, r3
 8005234:	d80f      	bhi.n	8005256 <ff_push_n+0xea>
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, n * f->item_size);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	88db      	ldrh	r3, [r3, #6]
 800523a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800523e:	b29b      	uxth	r3, r3
 8005240:	461a      	mov	r2, r3
 8005242:	88fb      	ldrh	r3, [r7, #6]
 8005244:	fb13 f302 	smulbb	r3, r3, r2
 8005248:	b29b      	uxth	r3, r3
 800524a:	461a      	mov	r2, r3
 800524c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800524e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005250:	f7ff ff24 	bl	800509c <ff_push_fixed_addr_rw32>
      break;
 8005254:	e080      	b.n	8005358 <ff_push_n+0x1ec>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 8005256:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005258:	f023 0303 	bic.w	r3, r3, #3
 800525c:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, lin_4n_bytes);
 800525e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8005260:	461a      	mov	r2, r3
 8005262:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005264:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005266:	f7ff ff19 	bl	800509c <ff_push_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 800526a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800526c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800526e:	4413      	add	r3, r2
 8005270:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 8005272:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005274:	b2db      	uxtb	r3, r3
 8005276:	f003 0303 	and.w	r3, r3, #3
 800527a:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 800527e:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8005282:	2b00      	cmp	r3, #0
 8005284:	d05a      	beq.n	800533c <ff_push_n+0x1d0>
          const uint8_t  remrem = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 8005286:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800528a:	b29b      	uxth	r3, r3
 800528c:	f1c3 0304 	rsb	r3, r3, #4
 8005290:	b29a      	uxth	r2, r3
 8005292:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005296:	82fb      	strh	r3, [r7, #22]
 8005298:	4613      	mov	r3, r2
 800529a:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800529c:	8afa      	ldrh	r2, [r7, #22]
 800529e:	8abb      	ldrh	r3, [r7, #20]
 80052a0:	4293      	cmp	r3, r2
 80052a2:	bf28      	it	cs
 80052a4:	4613      	movcs	r3, r2
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t tmp32  = *reg_rx;
 80052ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
          tu_scatter_write32(tmp32, ff_buf, rem, f->buffer, remrem);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052b8:	62ba      	str	r2, [r7, #40]	@ 0x28
 80052ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80052bc:	627a      	str	r2, [r7, #36]	@ 0x24
 80052be:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80052c2:	f887 2023 	strb.w	r2, [r7, #35]	@ 0x23
 80052c6:	61fb      	str	r3, [r7, #28]
 80052c8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80052cc:	76fb      	strb	r3, [r7, #27]
  for (uint8_t i = 0; i < len1; ++i) {
 80052ce:	2300      	movs	r3, #0
 80052d0:	76bb      	strb	r3, [r7, #26]
 80052d2:	e00b      	b.n	80052ec <ff_push_n+0x180>
    buf1[i] = (uint8_t)(value & 0xFF);
 80052d4:	7ebb      	ldrb	r3, [r7, #26]
 80052d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052d8:	4413      	add	r3, r2
 80052da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052dc:	b2d2      	uxtb	r2, r2
 80052de:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 80052e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052e2:	0a1b      	lsrs	r3, r3, #8
 80052e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len1; ++i) {
 80052e6:	7ebb      	ldrb	r3, [r7, #26]
 80052e8:	3301      	adds	r3, #1
 80052ea:	76bb      	strb	r3, [r7, #26]
 80052ec:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80052f0:	7ebb      	ldrb	r3, [r7, #26]
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d8ee      	bhi.n	80052d4 <ff_push_n+0x168>
  for (uint8_t i = 0; i < len2; ++i) {
 80052f6:	2300      	movs	r3, #0
 80052f8:	767b      	strb	r3, [r7, #25]
 80052fa:	e00b      	b.n	8005314 <ff_push_n+0x1a8>
    buf2[i] = (uint8_t)(value & 0xFF);
 80052fc:	7e7b      	ldrb	r3, [r7, #25]
 80052fe:	69fa      	ldr	r2, [r7, #28]
 8005300:	4413      	add	r3, r2
 8005302:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005304:	b2d2      	uxtb	r2, r2
 8005306:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 8005308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800530a:	0a1b      	lsrs	r3, r3, #8
 800530c:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len2; ++i) {
 800530e:	7e7b      	ldrb	r3, [r7, #25]
 8005310:	3301      	adds	r3, #1
 8005312:	767b      	strb	r3, [r7, #25]
 8005314:	7efa      	ldrb	r2, [r7, #27]
 8005316:	7e7b      	ldrb	r3, [r7, #25]
 8005318:	429a      	cmp	r2, r3
 800531a:	d8ef      	bhi.n	80052fc <ff_push_n+0x190>
}
 800531c:	bf00      	nop
          wrap_bytes -= remrem;
 800531e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005322:	b29b      	uxth	r3, r3
 8005324:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8005328:	1ad3      	subs	r3, r2, r3
 800532a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005336:	4413      	add	r3, r2
 8005338:	643b      	str	r3, [r7, #64]	@ 0x40
 800533a:	e002      	b.n	8005342 <ff_push_n+0x1d6>
          ff_buf = f->buffer; // wrap around to beginning
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 8005342:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005346:	2b00      	cmp	r3, #0
 8005348:	d006      	beq.n	8005358 <ff_push_n+0x1ec>
          ff_push_fixed_addr_rw32(ff_buf, reg_rx, wrap_bytes);
 800534a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800534e:	461a      	mov	r2, r3
 8005350:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005352:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005354:	f7ff fea2 	bl	800509c <ff_push_fixed_addr_rw32>
      break;
 8005358:	bf00      	nop
  }
}
 800535a:	bf00      	nop
 800535c:	3748      	adds	r7, #72	@ 0x48
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}

08005362 <ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void ff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_access_mode_t copy_mode) {
 8005362:	b580      	push	{r7, lr}
 8005364:	b092      	sub	sp, #72	@ 0x48
 8005366:	af00      	add	r7, sp, #0
 8005368:	60f8      	str	r0, [r7, #12]
 800536a:	60b9      	str	r1, [r7, #8]
 800536c:	4611      	mov	r1, r2
 800536e:	461a      	mov	r2, r3
 8005370:	460b      	mov	r3, r1
 8005372:	80fb      	strh	r3, [r7, #6]
 8005374:	4613      	mov	r3, r2
 8005376:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - rd_ptr;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	889a      	ldrh	r2, [r3, #4]
 800537c:	88bb      	ldrh	r3, [r7, #4]
 800537e:	1ad3      	subs	r3, r2, r3
 8005380:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count; // only used if wrapped
 8005382:	88fa      	ldrh	r2, [r7, #6]
 8005384:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005386:	1ad3      	subs	r3, r2, r3
 8005388:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	88db      	ldrh	r3, [r3, #6]
 800538e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005392:	b29b      	uxth	r3, r3
 8005394:	461a      	mov	r2, r3
 8005396:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005398:	fb13 f302 	smulbb	r3, r3, r2
 800539c:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	88db      	ldrh	r3, [r3, #6]
 80053a2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	461a      	mov	r2, r3
 80053aa:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80053ac:	fb13 f302 	smulbb	r3, r3, r2
 80053b0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  const uint8_t *ff_buf = f->buffer + (rd_ptr * f->item_size);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	88ba      	ldrh	r2, [r7, #4]
 80053ba:	68f9      	ldr	r1, [r7, #12]
 80053bc:	88c9      	ldrh	r1, [r1, #6]
 80053be:	f3c1 010e 	ubfx	r1, r1, #0, #15
 80053c2:	b289      	uxth	r1, r1
 80053c4:	fb01 f202 	mul.w	r2, r1, r2
 80053c8:	4413      	add	r3, r2
 80053ca:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 80053cc:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d002      	beq.n	80053da <ff_pull_n+0x78>
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	d023      	beq.n	8005420 <ff_pull_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 80053d8:	e0c7      	b.n	800556a <ff_pull_n+0x208>
      if (n <= lin_count) {
 80053da:	88fa      	ldrh	r2, [r7, #6]
 80053dc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80053de:	429a      	cmp	r2, r3
 80053e0:	d80d      	bhi.n	80053fe <ff_pull_n+0x9c>
        memcpy(app_buf, ff_buf, n * f->item_size);
 80053e2:	88fb      	ldrh	r3, [r7, #6]
 80053e4:	68fa      	ldr	r2, [r7, #12]
 80053e6:	88d2      	ldrh	r2, [r2, #6]
 80053e8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80053ec:	b292      	uxth	r2, r2
 80053ee:	fb02 f303 	mul.w	r3, r2, r3
 80053f2:	461a      	mov	r2, r3
 80053f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80053f6:	68b8      	ldr	r0, [r7, #8]
 80053f8:	f005 fbc8 	bl	800ab8c <memcpy>
      break;
 80053fc:	e0b5      	b.n	800556a <ff_pull_n+0x208>
        memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
 80053fe:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005400:	461a      	mov	r2, r3
 8005402:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005404:	68b8      	ldr	r0, [r7, #8]
 8005406:	f005 fbc1 	bl	800ab8c <memcpy>
        memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
 800540a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800540c:	68ba      	ldr	r2, [r7, #8]
 800540e:	18d0      	adds	r0, r2, r3
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8005418:	4619      	mov	r1, r3
 800541a:	f005 fbb7 	bl	800ab8c <memcpy>
      break;
 800541e:	e0a4      	b.n	800556a <ff_pull_n+0x208>
      volatile uint32_t *reg_tx = (volatile uint32_t *)app_buf;
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 8005424:	88fa      	ldrh	r2, [r7, #6]
 8005426:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005428:	429a      	cmp	r2, r3
 800542a:	d80f      	bhi.n	800544c <ff_pull_n+0xea>
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, n * f->item_size);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	88db      	ldrh	r3, [r3, #6]
 8005430:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005434:	b29b      	uxth	r3, r3
 8005436:	461a      	mov	r2, r3
 8005438:	88fb      	ldrh	r3, [r7, #6]
 800543a:	fb13 f302 	smulbb	r3, r3, r2
 800543e:	b29b      	uxth	r3, r3
 8005440:	461a      	mov	r2, r3
 8005442:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005444:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005446:	f7ff fe60 	bl	800510a <ff_pull_fixed_addr_rw32>
      break;
 800544a:	e08d      	b.n	8005568 <ff_pull_n+0x206>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800544c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800544e:	f023 0303 	bic.w	r3, r3, #3
 8005452:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, lin_4n_bytes);
 8005454:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8005456:	461a      	mov	r2, r3
 8005458:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800545a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800545c:	f7ff fe55 	bl	800510a <ff_pull_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 8005460:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8005462:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005464:	4413      	add	r3, r2
 8005466:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 8005468:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800546a:	b2db      	uxtb	r3, r3
 800546c:	f003 0303 	and.w	r3, r3, #3
 8005470:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 8005474:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8005478:	2b00      	cmp	r3, #0
 800547a:	d067      	beq.n	800554c <ff_pull_n+0x1ea>
          const uint8_t  remrem    = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 800547c:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8005480:	b29b      	uxth	r3, r3
 8005482:	f1c3 0304 	rsb	r3, r3, #4
 8005486:	b29a      	uxth	r2, r3
 8005488:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800548c:	827b      	strh	r3, [r7, #18]
 800548e:	4613      	mov	r3, r2
 8005490:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8005492:	8a7a      	ldrh	r2, [r7, #18]
 8005494:	8a3b      	ldrh	r3, [r7, #16]
 8005496:	4293      	cmp	r3, r2
 8005498:	bf28      	it	cs
 800549a:	4613      	movcs	r3, r2
 800549c:	b29b      	uxth	r3, r3
 800549e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t scatter32 = tu_scatter_read32(ff_buf, rem, f->buffer, remrem);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80054a8:	62ba      	str	r2, [r7, #40]	@ 0x28
 80054aa:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80054ae:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 80054b2:	623b      	str	r3, [r7, #32]
 80054b4:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80054b8:	77fb      	strb	r3, [r7, #31]
  uint32_t result = 0;
 80054ba:	2300      	movs	r3, #0
 80054bc:	61bb      	str	r3, [r7, #24]
  uint8_t  shift  = 0;
 80054be:	2300      	movs	r3, #0
 80054c0:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 80054c2:	2300      	movs	r3, #0
 80054c4:	75bb      	strb	r3, [r7, #22]
 80054c6:	e010      	b.n	80054ea <ff_pull_n+0x188>
    result |= ((uint32_t)buf1[i]) << shift;
 80054c8:	7dbb      	ldrb	r3, [r7, #22]
 80054ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054cc:	4413      	add	r3, r2
 80054ce:	781b      	ldrb	r3, [r3, #0]
 80054d0:	461a      	mov	r2, r3
 80054d2:	7dfb      	ldrb	r3, [r7, #23]
 80054d4:	fa02 f303 	lsl.w	r3, r2, r3
 80054d8:	69ba      	ldr	r2, [r7, #24]
 80054da:	4313      	orrs	r3, r2
 80054dc:	61bb      	str	r3, [r7, #24]
    shift += 8;
 80054de:	7dfb      	ldrb	r3, [r7, #23]
 80054e0:	3308      	adds	r3, #8
 80054e2:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 80054e4:	7dbb      	ldrb	r3, [r7, #22]
 80054e6:	3301      	adds	r3, #1
 80054e8:	75bb      	strb	r3, [r7, #22]
 80054ea:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80054ee:	7dbb      	ldrb	r3, [r7, #22]
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d8e9      	bhi.n	80054c8 <ff_pull_n+0x166>
  for (uint8_t i = 0; i < len2; ++i) {
 80054f4:	2300      	movs	r3, #0
 80054f6:	757b      	strb	r3, [r7, #21]
 80054f8:	e010      	b.n	800551c <ff_pull_n+0x1ba>
    result |= ((uint32_t)buf2[i]) << shift;
 80054fa:	7d7b      	ldrb	r3, [r7, #21]
 80054fc:	6a3a      	ldr	r2, [r7, #32]
 80054fe:	4413      	add	r3, r2
 8005500:	781b      	ldrb	r3, [r3, #0]
 8005502:	461a      	mov	r2, r3
 8005504:	7dfb      	ldrb	r3, [r7, #23]
 8005506:	fa02 f303 	lsl.w	r3, r2, r3
 800550a:	69ba      	ldr	r2, [r7, #24]
 800550c:	4313      	orrs	r3, r2
 800550e:	61bb      	str	r3, [r7, #24]
    shift += 8;
 8005510:	7dfb      	ldrb	r3, [r7, #23]
 8005512:	3308      	adds	r3, #8
 8005514:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len2; ++i) {
 8005516:	7d7b      	ldrb	r3, [r7, #21]
 8005518:	3301      	adds	r3, #1
 800551a:	757b      	strb	r3, [r7, #21]
 800551c:	7ffa      	ldrb	r2, [r7, #31]
 800551e:	7d7b      	ldrb	r3, [r7, #21]
 8005520:	429a      	cmp	r2, r3
 8005522:	d8ea      	bhi.n	80054fa <ff_pull_n+0x198>
  return result;
 8005524:	69bb      	ldr	r3, [r7, #24]
 8005526:	62fb      	str	r3, [r7, #44]	@ 0x2c
          *reg_tx = scatter32;
 8005528:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800552a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800552c:	601a      	str	r2, [r3, #0]
          wrap_bytes -= remrem;
 800552e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005532:	b29b      	uxth	r3, r3
 8005534:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8005538:	1ad3      	subs	r3, r2, r3
 800553a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005546:	4413      	add	r3, r2
 8005548:	643b      	str	r3, [r7, #64]	@ 0x40
 800554a:	e002      	b.n	8005552 <ff_pull_n+0x1f0>
          ff_buf = f->buffer;          // wrap around to beginning
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 8005552:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005556:	2b00      	cmp	r3, #0
 8005558:	d006      	beq.n	8005568 <ff_pull_n+0x206>
          ff_pull_fixed_addr_rw32(reg_tx, ff_buf, wrap_bytes);
 800555a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800555e:	461a      	mov	r2, r3
 8005560:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005562:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005564:	f7ff fdd1 	bl	800510a <ff_pull_fixed_addr_rw32>
      break;
 8005568:	bf00      	nop
  }
}
 800556a:	bf00      	nop
 800556c:	3748      	adds	r7, #72	@ 0x48
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}

08005572 <tu_fifo_peek_n_access_mode>:
//--------------------------------------------------------------------+

// Works on local copies of w and r
// Must be protected by read mutex since in case of an overflow read pointer gets modified
uint16_t tu_fifo_peek_n_access_mode(tu_fifo_t *f, void *p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx,
                                    tu_fifo_access_mode_t access_mode) {
 8005572:	b580      	push	{r7, lr}
 8005574:	b08c      	sub	sp, #48	@ 0x30
 8005576:	af02      	add	r7, sp, #8
 8005578:	60f8      	str	r0, [r7, #12]
 800557a:	60b9      	str	r1, [r7, #8]
 800557c:	4611      	mov	r1, r2
 800557e:	461a      	mov	r2, r3
 8005580:	460b      	mov	r3, r1
 8005582:	80fb      	strh	r3, [r7, #6]
 8005584:	4613      	mov	r3, r2
 8005586:	80bb      	strh	r3, [r7, #4]
  uint16_t count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	889b      	ldrh	r3, [r3, #4]
 800558c:	847b      	strh	r3, [r7, #34]	@ 0x22
 800558e:	88bb      	ldrh	r3, [r7, #4]
 8005590:	843b      	strh	r3, [r7, #32]
 8005592:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005594:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 8005596:	8c3a      	ldrh	r2, [r7, #32]
 8005598:	8bfb      	ldrh	r3, [r7, #30]
 800559a:	429a      	cmp	r2, r3
 800559c:	d304      	bcc.n	80055a8 <tu_fifo_peek_n_access_mode+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 800559e:	8c3a      	ldrh	r2, [r7, #32]
 80055a0:	8bfb      	ldrh	r3, [r7, #30]
 80055a2:	1ad3      	subs	r3, r2, r3
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	e008      	b.n	80055ba <tu_fifo_peek_n_access_mode+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 80055a8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80055aa:	005b      	lsls	r3, r3, #1
 80055ac:	b29a      	uxth	r2, r3
 80055ae:	8c39      	ldrh	r1, [r7, #32]
 80055b0:	8bfb      	ldrh	r3, [r7, #30]
 80055b2:	1acb      	subs	r3, r1, r3
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	4413      	add	r3, r2
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (count == 0) {
 80055bc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d101      	bne.n	80055c6 <tu_fifo_peek_n_access_mode+0x54>
    return 0; // nothing to peek
 80055c2:	2300      	movs	r3, #0
 80055c4:	e041      	b.n	800564a <tu_fifo_peek_n_access_mode+0xd8>
  }

  // Check overflow and correct if required
  if (count > f->depth) {
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	889b      	ldrh	r3, [r3, #4]
 80055ca:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d91b      	bls.n	8005608 <tu_fifo_peek_n_access_mode+0x96>
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	61bb      	str	r3, [r7, #24]
 80055d4:	88bb      	ldrh	r3, [r7, #4]
 80055d6:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 80055d8:	69bb      	ldr	r3, [r7, #24]
 80055da:	889b      	ldrh	r3, [r3, #4]
 80055dc:	8afa      	ldrh	r2, [r7, #22]
 80055de:	429a      	cmp	r2, r3
 80055e0:	d305      	bcc.n	80055ee <tu_fifo_peek_n_access_mode+0x7c>
    rd_idx = wr_idx - f->depth;
 80055e2:	69bb      	ldr	r3, [r7, #24]
 80055e4:	889b      	ldrh	r3, [r3, #4]
 80055e6:	8afa      	ldrh	r2, [r7, #22]
 80055e8:	1ad3      	subs	r3, r2, r3
 80055ea:	82bb      	strh	r3, [r7, #20]
 80055ec:	e004      	b.n	80055f8 <tu_fifo_peek_n_access_mode+0x86>
    rd_idx = wr_idx + f->depth;
 80055ee:	69bb      	ldr	r3, [r7, #24]
 80055f0:	889a      	ldrh	r2, [r3, #4]
 80055f2:	8afb      	ldrh	r3, [r7, #22]
 80055f4:	4413      	add	r3, r2
 80055f6:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 80055f8:	69bb      	ldr	r3, [r7, #24]
 80055fa:	8aba      	ldrh	r2, [r7, #20]
 80055fc:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 80055fe:	8abb      	ldrh	r3, [r7, #20]
    rd_idx = correct_read_index(f, wr_idx);
 8005600:	863b      	strh	r3, [r7, #48]	@ 0x30
    count  = f->depth;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	889b      	ldrh	r3, [r3, #4]
 8005606:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  if (count < n) {
 8005608:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800560a:	88fb      	ldrh	r3, [r7, #6]
 800560c:	429a      	cmp	r2, r3
 800560e:	d201      	bcs.n	8005614 <tu_fifo_peek_n_access_mode+0xa2>
    n = count; // limit to available count
 8005610:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005612:	80fb      	strh	r3, [r7, #6]
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	889b      	ldrh	r3, [r3, #4]
 8005618:	827b      	strh	r3, [r7, #18]
 800561a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800561c:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800561e:	e003      	b.n	8005628 <tu_fifo_peek_n_access_mode+0xb6>
    idx -= depth;
 8005620:	8a3a      	ldrh	r2, [r7, #16]
 8005622:	8a7b      	ldrh	r3, [r7, #18]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8005628:	8a7a      	ldrh	r2, [r7, #18]
 800562a:	8a3b      	ldrh	r3, [r7, #16]
 800562c:	429a      	cmp	r2, r3
 800562e:	d9f7      	bls.n	8005620 <tu_fifo_peek_n_access_mode+0xae>
  return idx;
 8005630:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8005632:	84bb      	strh	r3, [r7, #36]	@ 0x24
  ff_pull_n(f, p_buffer, n, rd_ptr, access_mode);
 8005634:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8005636:	88fa      	ldrh	r2, [r7, #6]
 8005638:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800563c:	9300      	str	r3, [sp, #0]
 800563e:	460b      	mov	r3, r1
 8005640:	68b9      	ldr	r1, [r7, #8]
 8005642:	68f8      	ldr	r0, [r7, #12]
 8005644:	f7ff fe8d 	bl	8005362 <ff_pull_n>

  return n;
 8005648:	88fb      	ldrh	r3, [r7, #6]
}
 800564a:	4618      	mov	r0, r3
 800564c:	3728      	adds	r7, #40	@ 0x28
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}

08005652 <tu_fifo_read_n_access_mode>:
  ff_unlock(f->mutex_rd);
  return ret;
}

// Read n items from fifo with access mode
uint16_t tu_fifo_read_n_access_mode(tu_fifo_t *f, void *buffer, uint16_t n, tu_fifo_access_mode_t access_mode) {
 8005652:	b580      	push	{r7, lr}
 8005654:	b08a      	sub	sp, #40	@ 0x28
 8005656:	af02      	add	r7, sp, #8
 8005658:	60f8      	str	r0, [r7, #12]
 800565a:	60b9      	str	r1, [r7, #8]
 800565c:	4611      	mov	r1, r2
 800565e:	461a      	mov	r2, r3
 8005660:	460b      	mov	r3, r1
 8005662:	80fb      	strh	r3, [r7, #6]
 8005664:	4613      	mov	r3, r2
 8005666:	717b      	strb	r3, [r7, #5]
  ff_lock(f->mutex_rd);

  // Peek the data: f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n         = tu_fifo_peek_n_access_mode(f, buffer, n, f->wr_idx, f->rd_idx, access_mode);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	891b      	ldrh	r3, [r3, #8]
 800566c:	b298      	uxth	r0, r3
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	895b      	ldrh	r3, [r3, #10]
 8005672:	b29b      	uxth	r3, r3
 8005674:	88f9      	ldrh	r1, [r7, #6]
 8005676:	797a      	ldrb	r2, [r7, #5]
 8005678:	9201      	str	r2, [sp, #4]
 800567a:	9300      	str	r3, [sp, #0]
 800567c:	4603      	mov	r3, r0
 800567e:	460a      	mov	r2, r1
 8005680:	68b9      	ldr	r1, [r7, #8]
 8005682:	68f8      	ldr	r0, [r7, #12]
 8005684:	f7ff ff75 	bl	8005572 <tu_fifo_peek_n_access_mode>
 8005688:	4603      	mov	r3, r0
 800568a:	80fb      	strh	r3, [r7, #6]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	889a      	ldrh	r2, [r3, #4]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	895b      	ldrh	r3, [r3, #10]
 8005694:	b29b      	uxth	r3, r3
 8005696:	83fa      	strh	r2, [r7, #30]
 8005698:	83bb      	strh	r3, [r7, #28]
 800569a:	88fb      	ldrh	r3, [r7, #6]
 800569c:	837b      	strh	r3, [r7, #26]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800569e:	8bba      	ldrh	r2, [r7, #28]
 80056a0:	8b7b      	ldrh	r3, [r7, #26]
 80056a2:	4413      	add	r3, r2
 80056a4:	833b      	strh	r3, [r7, #24]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 80056a6:	8bba      	ldrh	r2, [r7, #28]
 80056a8:	8b3b      	ldrh	r3, [r7, #24]
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d804      	bhi.n	80056b8 <tu_fifo_read_n_access_mode+0x66>
 80056ae:	8b3a      	ldrh	r2, [r7, #24]
 80056b0:	8bfb      	ldrh	r3, [r7, #30]
 80056b2:	005b      	lsls	r3, r3, #1
 80056b4:	429a      	cmp	r2, r3
 80056b6:	db08      	blt.n	80056ca <tu_fifo_read_n_access_mode+0x78>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 80056b8:	8bfb      	ldrh	r3, [r7, #30]
 80056ba:	005b      	lsls	r3, r3, #1
 80056bc:	b29b      	uxth	r3, r3
 80056be:	425b      	negs	r3, r3
 80056c0:	82fb      	strh	r3, [r7, #22]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 80056c2:	8b3a      	ldrh	r2, [r7, #24]
 80056c4:	8afb      	ldrh	r3, [r7, #22]
 80056c6:	4413      	add	r3, r2
 80056c8:	833b      	strh	r3, [r7, #24]
  return new_idx;
 80056ca:	8b3a      	ldrh	r2, [r7, #24]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	815a      	strh	r2, [r3, #10]

  ff_unlock(f->mutex_rd);
  return n;
 80056d0:	88fb      	ldrh	r3, [r7, #6]
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	3720      	adds	r7, #32
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}

080056da <tu_fifo_write_n_access_mode>:

// Write n items to fifo with access mode
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n, tu_fifo_access_mode_t access_mode) {
 80056da:	b580      	push	{r7, lr}
 80056dc:	b096      	sub	sp, #88	@ 0x58
 80056de:	af02      	add	r7, sp, #8
 80056e0:	60f8      	str	r0, [r7, #12]
 80056e2:	60b9      	str	r1, [r7, #8]
 80056e4:	4611      	mov	r1, r2
 80056e6:	461a      	mov	r2, r3
 80056e8:	460b      	mov	r3, r1
 80056ea:	80fb      	strh	r3, [r7, #6]
 80056ec:	4613      	mov	r3, r2
 80056ee:	717b      	strb	r3, [r7, #5]
  if (n == 0) {
 80056f0:	88fb      	ldrh	r3, [r7, #6]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d101      	bne.n	80056fa <tu_fifo_write_n_access_mode+0x20>
    return 0;
 80056f6:	2300      	movs	r3, #0
 80056f8:	e0fb      	b.n	80058f2 <tu_fifo_write_n_access_mode+0x218>
  }

  ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	891b      	ldrh	r3, [r3, #8]
 80056fe:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  uint16_t rd_idx = f->rd_idx;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	895b      	ldrh	r3, [r3, #10]
 8005706:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  const uint8_t *buf8 = (const uint8_t *)data;
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	64bb      	str	r3, [r7, #72]	@ 0x48

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ", rd_idx, wr_idx,
         tu_ff_overflow_count(f->depth, wr_idx, rd_idx), tu_ff_remaining_local(f->depth, wr_idx, rd_idx), n);

  if (!f->overwritable) {
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	79db      	ldrb	r3, [r3, #7]
 8005712:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005716:	b2db      	uxtb	r3, r3
 8005718:	f083 0301 	eor.w	r3, r3, #1
 800571c:	b2db      	uxtb	r3, r3
 800571e:	2b00      	cmp	r3, #0
 8005720:	d03a      	beq.n	8005798 <tu_fifo_write_n_access_mode+0xbe>
    // limit up to full
    const uint16_t remain = tu_ff_remaining_local(f->depth, wr_idx, rd_idx);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	889b      	ldrh	r3, [r3, #4]
 8005726:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8005728:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800572c:	873b      	strh	r3, [r7, #56]	@ 0x38
 800572e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005732:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8005734:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005736:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8005738:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800573a:	867b      	strh	r3, [r7, #50]	@ 0x32
 800573c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800573e:	863b      	strh	r3, [r7, #48]	@ 0x30
  if (wr_idx >= rd_idx) {
 8005740:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8005742:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005744:	429a      	cmp	r2, r3
 8005746:	d304      	bcc.n	8005752 <tu_fifo_write_n_access_mode+0x78>
    return (uint16_t)(wr_idx - rd_idx);
 8005748:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800574a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800574c:	1ad3      	subs	r3, r2, r3
 800574e:	b29b      	uxth	r3, r3
 8005750:	e008      	b.n	8005764 <tu_fifo_write_n_access_mode+0x8a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8005752:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8005754:	005b      	lsls	r3, r3, #1
 8005756:	b29a      	uxth	r2, r3
 8005758:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 800575a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800575c:	1acb      	subs	r3, r1, r3
 800575e:	b29b      	uxth	r3, r3
 8005760:	4413      	add	r3, r2
 8005762:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 8005764:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8005766:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8005768:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800576a:	429a      	cmp	r2, r3
 800576c:	d904      	bls.n	8005778 <tu_fifo_write_n_access_mode+0x9e>
 800576e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8005770:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005772:	1ad3      	subs	r3, r2, r3
 8005774:	b29b      	uxth	r3, r3
 8005776:	e000      	b.n	800577a <tu_fifo_write_n_access_mode+0xa0>
 8005778:	2300      	movs	r3, #0
 800577a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800577e:	88fb      	ldrh	r3, [r7, #6]
 8005780:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8005782:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8005786:	87bb      	strh	r3, [r7, #60]	@ 0x3c
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8005788:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800578a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800578c:	4293      	cmp	r3, r2
 800578e:	bf28      	it	cs
 8005790:	4613      	movcs	r3, r2
 8005792:	b29b      	uxth	r3, r3
    n                     = tu_min16(n, remain);
 8005794:	80fb      	strh	r3, [r7, #6]
 8005796:	e06b      	b.n	8005870 <tu_fifo_write_n_access_mode+0x196>
  } else {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e. at read pointer data will be overwritten
    // Note: we can modify read buffer contents however we must not modify the read index itself within a write
    // function! Since it would end up in a race condition with read functions!
    if (n >= f->depth) {
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	889b      	ldrh	r3, [r3, #4]
 800579c:	88fa      	ldrh	r2, [r7, #6]
 800579e:	429a      	cmp	r2, r3
 80057a0:	d319      	bcc.n	80057d6 <tu_fifo_write_n_access_mode+0xfc>
      // Only copy last part
      if (access_mode == TU_FIFO_INC_ADDR_RW8) {
 80057a2:	797b      	ldrb	r3, [r7, #5]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d10e      	bne.n	80057c6 <tu_fifo_write_n_access_mode+0xec>
        buf8 += (n - f->depth) * f->item_size;
 80057a8:	88fb      	ldrh	r3, [r7, #6]
 80057aa:	68fa      	ldr	r2, [r7, #12]
 80057ac:	8892      	ldrh	r2, [r2, #4]
 80057ae:	1a9b      	subs	r3, r3, r2
 80057b0:	68fa      	ldr	r2, [r7, #12]
 80057b2:	88d2      	ldrh	r2, [r2, #6]
 80057b4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80057b8:	b292      	uxth	r2, r2
 80057ba:	fb02 f303 	mul.w	r3, r2, r3
 80057be:	461a      	mov	r2, r3
 80057c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80057c2:	4413      	add	r3, r2
 80057c4:	64bb      	str	r3, [r7, #72]	@ 0x48
      } else {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	889b      	ldrh	r3, [r3, #4]
 80057ca:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 80057cc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80057d0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80057d4:	e04c      	b.n	8005870 <tu_fifo_write_n_access_mode+0x196>
    } else {
      const uint16_t overflowable_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	889b      	ldrh	r3, [r3, #4]
 80057da:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80057dc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80057e0:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80057e2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80057e6:	853b      	strh	r3, [r7, #40]	@ 0x28
  if (wr_idx >= rd_idx) {
 80057e8:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80057ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d304      	bcc.n	80057fa <tu_fifo_write_n_access_mode+0x120>
    return (uint16_t)(wr_idx - rd_idx);
 80057f0:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80057f2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80057f4:	1ad3      	subs	r3, r2, r3
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	e008      	b.n	800580c <tu_fifo_write_n_access_mode+0x132>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 80057fa:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80057fc:	005b      	lsls	r3, r3, #1
 80057fe:	b29a      	uxth	r2, r3
 8005800:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8005802:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005804:	1acb      	subs	r3, r1, r3
 8005806:	b29b      	uxth	r3, r3
 8005808:	4413      	add	r3, r2
 800580a:	b29b      	uxth	r3, r3
 800580c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (overflowable_count + n >= 2 * f->depth) {
 8005810:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8005814:	88fb      	ldrh	r3, [r7, #6]
 8005816:	441a      	add	r2, r3
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	889b      	ldrh	r3, [r3, #4]
 800581c:	005b      	lsls	r3, r3, #1
 800581e:	429a      	cmp	r2, r3
 8005820:	db26      	blt.n	8005870 <tu_fifo_write_n_access_mode+0x196>
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	8899      	ldrh	r1, [r3, #4]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	889a      	ldrh	r2, [r3, #4]
 800582a:	88fb      	ldrh	r3, [r7, #6]
 800582c:	1ad3      	subs	r3, r2, r3
 800582e:	b29a      	uxth	r2, r3
 8005830:	460b      	mov	r3, r1
 8005832:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8005834:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005838:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800583a:	4613      	mov	r3, r2
 800583c:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t new_idx = (uint16_t)(idx + offset);
 800583e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005840:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005842:	4413      	add	r3, r2
 8005844:	843b      	strh	r3, [r7, #32]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8005846:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005848:	8c3b      	ldrh	r3, [r7, #32]
 800584a:	429a      	cmp	r2, r3
 800584c:	d804      	bhi.n	8005858 <tu_fifo_write_n_access_mode+0x17e>
 800584e:	8c3a      	ldrh	r2, [r7, #32]
 8005850:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005852:	005b      	lsls	r3, r3, #1
 8005854:	429a      	cmp	r2, r3
 8005856:	db08      	blt.n	800586a <tu_fifo_write_n_access_mode+0x190>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8005858:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800585a:	005b      	lsls	r3, r3, #1
 800585c:	b29b      	uxth	r3, r3
 800585e:	425b      	negs	r3, r3
 8005860:	83fb      	strh	r3, [r7, #30]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8005862:	8c3a      	ldrh	r2, [r7, #32]
 8005864:	8bfb      	ldrh	r3, [r7, #30]
 8005866:	4413      	add	r3, r2
 8005868:	843b      	strh	r3, [r7, #32]
  return new_idx;
 800586a:	8c3b      	ldrh	r3, [r7, #32]
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800586c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n) {
 8005870:	88fb      	ldrh	r3, [r7, #6]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d03c      	beq.n	80058f0 <tu_fifo_write_n_access_mode+0x216>
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	889b      	ldrh	r3, [r3, #4]
 800587a:	827b      	strh	r3, [r7, #18]
 800587c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005880:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8005882:	e003      	b.n	800588c <tu_fifo_write_n_access_mode+0x1b2>
    idx -= depth;
 8005884:	8a3a      	ldrh	r2, [r7, #16]
 8005886:	8a7b      	ldrh	r3, [r7, #18]
 8005888:	1ad3      	subs	r3, r2, r3
 800588a:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800588c:	8a7a      	ldrh	r2, [r7, #18]
 800588e:	8a3b      	ldrh	r3, [r7, #16]
 8005890:	429a      	cmp	r2, r3
 8005892:	d9f7      	bls.n	8005884 <tu_fifo_write_n_access_mode+0x1aa>
  return idx;
 8005894:	8a3b      	ldrh	r3, [r7, #16]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8005896:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

    ff_push_n(f, buf8, n, wr_ptr, access_mode);
 800589a:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 800589e:	88fa      	ldrh	r2, [r7, #6]
 80058a0:	797b      	ldrb	r3, [r7, #5]
 80058a2:	9300      	str	r3, [sp, #0]
 80058a4:	460b      	mov	r3, r1
 80058a6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80058a8:	68f8      	ldr	r0, [r7, #12]
 80058aa:	f7ff fc5f 	bl	800516c <ff_push_n>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	889b      	ldrh	r3, [r3, #4]
 80058b2:	83bb      	strh	r3, [r7, #28]
 80058b4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80058b8:	837b      	strh	r3, [r7, #26]
 80058ba:	88fb      	ldrh	r3, [r7, #6]
 80058bc:	833b      	strh	r3, [r7, #24]
  uint16_t new_idx = (uint16_t)(idx + offset);
 80058be:	8b7a      	ldrh	r2, [r7, #26]
 80058c0:	8b3b      	ldrh	r3, [r7, #24]
 80058c2:	4413      	add	r3, r2
 80058c4:	82fb      	strh	r3, [r7, #22]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 80058c6:	8b7a      	ldrh	r2, [r7, #26]
 80058c8:	8afb      	ldrh	r3, [r7, #22]
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d804      	bhi.n	80058d8 <tu_fifo_write_n_access_mode+0x1fe>
 80058ce:	8afa      	ldrh	r2, [r7, #22]
 80058d0:	8bbb      	ldrh	r3, [r7, #28]
 80058d2:	005b      	lsls	r3, r3, #1
 80058d4:	429a      	cmp	r2, r3
 80058d6:	db08      	blt.n	80058ea <tu_fifo_write_n_access_mode+0x210>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 80058d8:	8bbb      	ldrh	r3, [r7, #28]
 80058da:	005b      	lsls	r3, r3, #1
 80058dc:	b29b      	uxth	r3, r3
 80058de:	425b      	negs	r3, r3
 80058e0:	82bb      	strh	r3, [r7, #20]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 80058e2:	8afa      	ldrh	r2, [r7, #22]
 80058e4:	8abb      	ldrh	r3, [r7, #20]
 80058e6:	4413      	add	r3, r2
 80058e8:	82fb      	strh	r3, [r7, #22]
  return new_idx;
 80058ea:	8afa      	ldrh	r2, [r7, #22]
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\r\n", f->wr_idx);
  }

  ff_unlock(f->mutex_wr);

  return n;
 80058f0:	88fb      	ldrh	r3, [r7, #6]
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3750      	adds	r7, #80	@ 0x50
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}

080058fa <ff_peek_local>:
// One API
//--------------------------------------------------------------------+

// peek() using local write/read index, correct read index if overflowed
// Be careful, caller must not lock mutex, since this Will also try to lock mutex
static bool ff_peek_local(tu_fifo_t *f, void *buf, uint16_t wr_idx, uint16_t rd_idx) {
 80058fa:	b580      	push	{r7, lr}
 80058fc:	b08a      	sub	sp, #40	@ 0x28
 80058fe:	af00      	add	r7, sp, #0
 8005900:	60f8      	str	r0, [r7, #12]
 8005902:	60b9      	str	r1, [r7, #8]
 8005904:	4611      	mov	r1, r2
 8005906:	461a      	mov	r2, r3
 8005908:	460b      	mov	r3, r1
 800590a:	80fb      	strh	r3, [r7, #6]
 800590c:	4613      	mov	r3, r2
 800590e:	80bb      	strh	r3, [r7, #4]
  const uint16_t ovf_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	889b      	ldrh	r3, [r3, #4]
 8005914:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005916:	88fb      	ldrh	r3, [r7, #6]
 8005918:	843b      	strh	r3, [r7, #32]
 800591a:	88bb      	ldrh	r3, [r7, #4]
 800591c:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800591e:	8c3a      	ldrh	r2, [r7, #32]
 8005920:	8bfb      	ldrh	r3, [r7, #30]
 8005922:	429a      	cmp	r2, r3
 8005924:	d304      	bcc.n	8005930 <ff_peek_local+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 8005926:	8c3a      	ldrh	r2, [r7, #32]
 8005928:	8bfb      	ldrh	r3, [r7, #30]
 800592a:	1ad3      	subs	r3, r2, r3
 800592c:	b29b      	uxth	r3, r3
 800592e:	e008      	b.n	8005942 <ff_peek_local+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8005930:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005932:	005b      	lsls	r3, r3, #1
 8005934:	b29a      	uxth	r2, r3
 8005936:	8c39      	ldrh	r1, [r7, #32]
 8005938:	8bfb      	ldrh	r3, [r7, #30]
 800593a:	1acb      	subs	r3, r1, r3
 800593c:	b29b      	uxth	r3, r3
 800593e:	4413      	add	r3, r2
 8005940:	b29b      	uxth	r3, r3
 8005942:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (ovf_count == 0) {
 8005944:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005946:	2b00      	cmp	r3, #0
 8005948:	d101      	bne.n	800594e <ff_peek_local+0x54>
    return false; // nothing to peek
 800594a:	2300      	movs	r3, #0
 800594c:	e042      	b.n	80059d4 <ff_peek_local+0xda>
  }

  // Correct read index if overflow
  if (ovf_count > f->depth) {
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	889b      	ldrh	r3, [r3, #4]
 8005952:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8005954:	429a      	cmp	r2, r3
 8005956:	d918      	bls.n	800598a <ff_peek_local+0x90>
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	61bb      	str	r3, [r7, #24]
 800595c:	88fb      	ldrh	r3, [r7, #6]
 800595e:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 8005960:	69bb      	ldr	r3, [r7, #24]
 8005962:	889b      	ldrh	r3, [r3, #4]
 8005964:	8afa      	ldrh	r2, [r7, #22]
 8005966:	429a      	cmp	r2, r3
 8005968:	d305      	bcc.n	8005976 <ff_peek_local+0x7c>
    rd_idx = wr_idx - f->depth;
 800596a:	69bb      	ldr	r3, [r7, #24]
 800596c:	889b      	ldrh	r3, [r3, #4]
 800596e:	8afa      	ldrh	r2, [r7, #22]
 8005970:	1ad3      	subs	r3, r2, r3
 8005972:	82bb      	strh	r3, [r7, #20]
 8005974:	e004      	b.n	8005980 <ff_peek_local+0x86>
    rd_idx = wr_idx + f->depth;
 8005976:	69bb      	ldr	r3, [r7, #24]
 8005978:	889a      	ldrh	r2, [r3, #4]
 800597a:	8afb      	ldrh	r3, [r7, #22]
 800597c:	4413      	add	r3, r2
 800597e:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 8005980:	69bb      	ldr	r3, [r7, #24]
 8005982:	8aba      	ldrh	r2, [r7, #20]
 8005984:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 8005986:	8abb      	ldrh	r3, [r7, #20]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 8005988:	80bb      	strh	r3, [r7, #4]
    ff_unlock(f->mutex_rd);
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	889b      	ldrh	r3, [r3, #4]
 800598e:	827b      	strh	r3, [r7, #18]
 8005990:	88bb      	ldrh	r3, [r7, #4]
 8005992:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8005994:	e003      	b.n	800599e <ff_peek_local+0xa4>
    idx -= depth;
 8005996:	8a3a      	ldrh	r2, [r7, #16]
 8005998:	8a7b      	ldrh	r3, [r7, #18]
 800599a:	1ad3      	subs	r3, r2, r3
 800599c:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800599e:	8a7a      	ldrh	r2, [r7, #18]
 80059a0:	8a3b      	ldrh	r3, [r7, #16]
 80059a2:	429a      	cmp	r2, r3
 80059a4:	d9f7      	bls.n	8005996 <ff_peek_local+0x9c>
  return idx;
 80059a6:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 80059a8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  memcpy(buf, f->buffer + (rd_ptr * f->item_size), f->item_size);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80059b0:	68f9      	ldr	r1, [r7, #12]
 80059b2:	88c9      	ldrh	r1, [r1, #6]
 80059b4:	f3c1 010e 	ubfx	r1, r1, #0, #15
 80059b8:	b289      	uxth	r1, r1
 80059ba:	fb01 f202 	mul.w	r2, r1, r2
 80059be:	1899      	adds	r1, r3, r2
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	88db      	ldrh	r3, [r3, #6]
 80059c4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80059c8:	b29b      	uxth	r3, r3
 80059ca:	461a      	mov	r2, r3
 80059cc:	68b8      	ldr	r0, [r7, #8]
 80059ce:	f005 f8dd 	bl	800ab8c <memcpy>

  return true;
 80059d2:	2301      	movs	r3, #1
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	3728      	adds	r7, #40	@ 0x28
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}

080059dc <tu_fifo_read>:

// Read one element out of the buffer, correct read index if overflowed
bool tu_fifo_read(tu_fifo_t *f, void *buffer) {
 80059dc:	b580      	push	{r7, lr}
 80059de:	b086      	sub	sp, #24
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	6039      	str	r1, [r7, #0]
  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  const bool ret = ff_peek_local(f, buffer, f->wr_idx, f->rd_idx);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	891b      	ldrh	r3, [r3, #8]
 80059ea:	b29a      	uxth	r2, r3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	895b      	ldrh	r3, [r3, #10]
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	6839      	ldr	r1, [r7, #0]
 80059f4:	6878      	ldr	r0, [r7, #4]
 80059f6:	f7ff ff80 	bl	80058fa <ff_peek_local>
 80059fa:	4603      	mov	r3, r0
 80059fc:	75fb      	strb	r3, [r7, #23]
  if (ret) {
 80059fe:	7dfb      	ldrb	r3, [r7, #23]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d021      	beq.n	8005a48 <tu_fifo_read+0x6c>
    ff_lock(f->mutex_rd);
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	889a      	ldrh	r2, [r3, #4]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	895b      	ldrh	r3, [r3, #10]
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	82ba      	strh	r2, [r7, #20]
 8005a10:	827b      	strh	r3, [r7, #18]
 8005a12:	2301      	movs	r3, #1
 8005a14:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8005a16:	8a7a      	ldrh	r2, [r7, #18]
 8005a18:	8a3b      	ldrh	r3, [r7, #16]
 8005a1a:	4413      	add	r3, r2
 8005a1c:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8005a1e:	8a7a      	ldrh	r2, [r7, #18]
 8005a20:	89fb      	ldrh	r3, [r7, #14]
 8005a22:	429a      	cmp	r2, r3
 8005a24:	d804      	bhi.n	8005a30 <tu_fifo_read+0x54>
 8005a26:	89fa      	ldrh	r2, [r7, #14]
 8005a28:	8abb      	ldrh	r3, [r7, #20]
 8005a2a:	005b      	lsls	r3, r3, #1
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	db08      	blt.n	8005a42 <tu_fifo_read+0x66>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8005a30:	8abb      	ldrh	r3, [r7, #20]
 8005a32:	005b      	lsls	r3, r3, #1
 8005a34:	b29b      	uxth	r3, r3
 8005a36:	425b      	negs	r3, r3
 8005a38:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8005a3a:	89fa      	ldrh	r2, [r7, #14]
 8005a3c:	89bb      	ldrh	r3, [r7, #12]
 8005a3e:	4413      	add	r3, r2
 8005a40:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 8005a42:	89fa      	ldrh	r2, [r7, #14]
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	815a      	strh	r2, [r3, #10]
    ff_unlock(f->mutex_rd);
  }

  return ret;
 8005a48:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3718      	adds	r7, #24
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}

08005a52 <tu_fifo_write>:
bool tu_fifo_peek(tu_fifo_t *f, void *p_buffer) {
  return ff_peek_local(f, p_buffer, f->wr_idx, f->rd_idx);
}

// Write one element into the buffer
bool tu_fifo_write(tu_fifo_t *f, const void *data) {
 8005a52:	b580      	push	{r7, lr}
 8005a54:	b08a      	sub	sp, #40	@ 0x28
 8005a56:	af00      	add	r7, sp, #0
 8005a58:	6078      	str	r0, [r7, #4]
 8005a5a:	6039      	str	r1, [r7, #0]
  bool ret;
  ff_lock(f->mutex_wr);

  const uint16_t wr_idx = f->wr_idx;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	891b      	ldrh	r3, [r3, #8]
 8005a60:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	61fb      	str	r3, [r7, #28]
}

// check if fifo is full
TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_full(const tu_fifo_t *f) {
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	8899      	ldrh	r1, [r3, #4]
 8005a6a:	69fb      	ldr	r3, [r7, #28]
 8005a6c:	891b      	ldrh	r3, [r3, #8]
 8005a6e:	b29a      	uxth	r2, r3
 8005a70:	69fb      	ldr	r3, [r7, #28]
 8005a72:	895b      	ldrh	r3, [r3, #10]
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	8379      	strh	r1, [r7, #26]
 8005a78:	833a      	strh	r2, [r7, #24]
 8005a7a:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= rd_idx) {
 8005a7c:	8b3a      	ldrh	r2, [r7, #24]
 8005a7e:	8afb      	ldrh	r3, [r7, #22]
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d304      	bcc.n	8005a8e <tu_fifo_write+0x3c>
    return (uint16_t)(wr_idx - rd_idx);
 8005a84:	8b3a      	ldrh	r2, [r7, #24]
 8005a86:	8afb      	ldrh	r3, [r7, #22]
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	b29b      	uxth	r3, r3
 8005a8c:	e008      	b.n	8005aa0 <tu_fifo_write+0x4e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8005a8e:	8b7b      	ldrh	r3, [r7, #26]
 8005a90:	005b      	lsls	r3, r3, #1
 8005a92:	b29a      	uxth	r2, r3
 8005a94:	8b39      	ldrh	r1, [r7, #24]
 8005a96:	8afb      	ldrh	r3, [r7, #22]
 8005a98:	1acb      	subs	r3, r1, r3
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	4413      	add	r3, r2
 8005a9e:	b29b      	uxth	r3, r3
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 8005aa0:	69fa      	ldr	r2, [r7, #28]
 8005aa2:	8892      	ldrh	r2, [r2, #4]
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	bf2c      	ite	cs
 8005aa8:	2301      	movcs	r3, #1
 8005aaa:	2300      	movcc	r3, #0
 8005aac:	b2db      	uxtb	r3, r3

  if (tu_fifo_full(f) && !f->overwritable) {
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d00d      	beq.n	8005ace <tu_fifo_write+0x7c>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	79db      	ldrb	r3, [r3, #7]
 8005ab6:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005aba:	b2db      	uxtb	r3, r3
 8005abc:	f083 0301 	eor.w	r3, r3, #1
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d003      	beq.n	8005ace <tu_fifo_write+0x7c>
    ret = false;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8005acc:	e046      	b.n	8005b5c <tu_fifo_write+0x10a>
  } else {
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	889b      	ldrh	r3, [r3, #4]
 8005ad2:	817b      	strh	r3, [r7, #10]
 8005ad4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005ad6:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 8005ad8:	e003      	b.n	8005ae2 <tu_fifo_write+0x90>
    idx -= depth;
 8005ada:	893a      	ldrh	r2, [r7, #8]
 8005adc:	897b      	ldrh	r3, [r7, #10]
 8005ade:	1ad3      	subs	r3, r2, r3
 8005ae0:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 8005ae2:	897a      	ldrh	r2, [r7, #10]
 8005ae4:	893b      	ldrh	r3, [r7, #8]
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d9f7      	bls.n	8005ada <tu_fifo_write+0x88>
  return idx;
 8005aea:	893b      	ldrh	r3, [r7, #8]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8005aec:	847b      	strh	r3, [r7, #34]	@ 0x22
    memcpy(f->buffer + (wr_ptr * f->item_size), data, f->item_size);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005af4:	6879      	ldr	r1, [r7, #4]
 8005af6:	88c9      	ldrh	r1, [r1, #6]
 8005af8:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8005afc:	b289      	uxth	r1, r1
 8005afe:	fb01 f202 	mul.w	r2, r1, r2
 8005b02:	1898      	adds	r0, r3, r2
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	88db      	ldrh	r3, [r3, #6]
 8005b08:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005b0c:	b29b      	uxth	r3, r3
 8005b0e:	461a      	mov	r2, r3
 8005b10:	6839      	ldr	r1, [r7, #0]
 8005b12:	f005 f83b 	bl	800ab8c <memcpy>
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	889b      	ldrh	r3, [r3, #4]
 8005b1a:	82bb      	strh	r3, [r7, #20]
 8005b1c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005b1e:	827b      	strh	r3, [r7, #18]
 8005b20:	2301      	movs	r3, #1
 8005b22:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8005b24:	8a7a      	ldrh	r2, [r7, #18]
 8005b26:	8a3b      	ldrh	r3, [r7, #16]
 8005b28:	4413      	add	r3, r2
 8005b2a:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8005b2c:	8a7a      	ldrh	r2, [r7, #18]
 8005b2e:	89fb      	ldrh	r3, [r7, #14]
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d804      	bhi.n	8005b3e <tu_fifo_write+0xec>
 8005b34:	89fa      	ldrh	r2, [r7, #14]
 8005b36:	8abb      	ldrh	r3, [r7, #20]
 8005b38:	005b      	lsls	r3, r3, #1
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	db08      	blt.n	8005b50 <tu_fifo_write+0xfe>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8005b3e:	8abb      	ldrh	r3, [r7, #20]
 8005b40:	005b      	lsls	r3, r3, #1
 8005b42:	b29b      	uxth	r3, r3
 8005b44:	425b      	negs	r3, r3
 8005b46:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8005b48:	89fa      	ldrh	r2, [r7, #14]
 8005b4a:	89bb      	ldrh	r3, [r7, #12]
 8005b4c:	4413      	add	r3, r2
 8005b4e:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 8005b50:	89fa      	ldrh	r2, [r7, #14]
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	811a      	strh	r2, [r3, #8]
    ret       = true;
 8005b56:	2301      	movs	r3, #1
 8005b58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  ff_unlock(f->mutex_wr);

  return ret;
 8005b5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	3728      	adds	r7, #40	@ 0x28
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bd80      	pop	{r7, pc}

08005b68 <tud_event_hook_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_event_hook_cb(uint8_t rhport, uint32_t eventid, bool in_isr) {
 8005b68:	b480      	push	{r7}
 8005b6a:	b083      	sub	sp, #12
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	4603      	mov	r3, r0
 8005b70:	6039      	str	r1, [r7, #0]
 8005b72:	71fb      	strb	r3, [r7, #7]
 8005b74:	4613      	mov	r3, r2
 8005b76:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) eventid; (void) in_isr;
}
 8005b78:	bf00      	nop
 8005b7a:	370c      	adds	r7, #12
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr

08005b84 <tud_sof_cb>:

TU_ATTR_WEAK void tud_sof_cb(uint32_t frame_count) {
 8005b84:	b480      	push	{r7}
 8005b86:	b083      	sub	sp, #12
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  (void) frame_count;
}
 8005b8c:	bf00      	nop
 8005b8e:	370c      	adds	r7, #12
 8005b90:	46bd      	mov	sp, r7
 8005b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b96:	4770      	bx	lr

08005b98 <tud_descriptor_bos_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_bos_cb(void) {
 8005b98:	b480      	push	{r7}
 8005b9a:	af00      	add	r7, sp, #0
  return NULL;
 8005b9c:	2300      	movs	r3, #0
}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr

08005ba8 <tud_descriptor_device_qualifier_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_device_qualifier_cb(void) {
 8005ba8:	b480      	push	{r7}
 8005baa:	af00      	add	r7, sp, #0
  return NULL;
 8005bac:	2300      	movs	r3, #0
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb6:	4770      	bx	lr

08005bb8 <tud_descriptor_other_speed_configuration_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_other_speed_configuration_cb(uint8_t index) {
 8005bb8:	b480      	push	{r7}
 8005bba:	b083      	sub	sp, #12
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return NULL;
 8005bc2:	2300      	movs	r3, #0
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	370c      	adds	r7, #12
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bce:	4770      	bx	lr

08005bd0 <tud_mount_cb>:

TU_ATTR_WEAK void tud_mount_cb(void) {
 8005bd0:	b480      	push	{r7}
 8005bd2:	af00      	add	r7, sp, #0
}
 8005bd4:	bf00      	nop
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr

08005bde <tud_umount_cb>:

TU_ATTR_WEAK void tud_umount_cb(void) {
 8005bde:	b480      	push	{r7}
 8005be0:	af00      	add	r7, sp, #0
}
 8005be2:	bf00      	nop
 8005be4:	46bd      	mov	sp, r7
 8005be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bea:	4770      	bx	lr

08005bec <tud_suspend_cb>:

TU_ATTR_WEAK void tud_suspend_cb(bool remote_wakeup_en) {
 8005bec:	b480      	push	{r7}
 8005bee:	b083      	sub	sp, #12
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	71fb      	strb	r3, [r7, #7]
  (void) remote_wakeup_en;
}
 8005bf6:	bf00      	nop
 8005bf8:	370c      	adds	r7, #12
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c00:	4770      	bx	lr

08005c02 <tud_resume_cb>:

TU_ATTR_WEAK void tud_resume_cb(void) {
 8005c02:	b480      	push	{r7}
 8005c04:	af00      	add	r7, sp, #0
}
 8005c06:	bf00      	nop
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr

08005c10 <tud_vendor_control_xfer_cb>:

TU_ATTR_WEAK bool tud_vendor_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const* request) {
 8005c10:	b480      	push	{r7}
 8005c12:	b083      	sub	sp, #12
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	4603      	mov	r3, r0
 8005c18:	603a      	str	r2, [r7, #0]
 8005c1a:	71fb      	strb	r3, [r7, #7]
 8005c1c:	460b      	mov	r3, r1
 8005c1e:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) stage; (void) request;
  return false;
 8005c20:	2300      	movs	r3, #0
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	370c      	adds	r7, #12
 8005c26:	46bd      	mov	sp, r7
 8005c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2c:	4770      	bx	lr

08005c2e <dcd_dcache_clean>:

TU_ATTR_WEAK void dcd_disconnect(uint8_t rhport) {
  (void) rhport;
}

TU_ATTR_WEAK bool dcd_dcache_clean(const void* addr, uint32_t data_size) {
 8005c2e:	b480      	push	{r7}
 8005c30:	b083      	sub	sp, #12
 8005c32:	af00      	add	r7, sp, #0
 8005c34:	6078      	str	r0, [r7, #4]
 8005c36:	6039      	str	r1, [r7, #0]
  (void) addr; (void) data_size;
  return true;
 8005c38:	2301      	movs	r3, #1
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	370c      	adds	r7, #12
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr

08005c46 <usbd_app_driver_get_cb>:
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK usbd_class_driver_t const* usbd_app_driver_get_cb(uint8_t* driver_count) {
 8005c46:	b480      	push	{r7}
 8005c48:	b083      	sub	sp, #12
 8005c4a:	af00      	add	r7, sp, #0
 8005c4c:	6078      	str	r0, [r7, #4]
  *driver_count = 0;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	701a      	strb	r2, [r3, #0]
  return NULL;
 8005c54:	2300      	movs	r3, #0
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	370c      	adds	r7, #12
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c60:	4770      	bx	lr
	...

08005c64 <tud_inited>:
}

//--------------------------------------------------------------------+
// USBD Task
//--------------------------------------------------------------------+
bool tud_inited(void) {
 8005c64:	b480      	push	{r7}
 8005c66:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 8005c68:	4b05      	ldr	r3, [pc, #20]	@ (8005c80 <tud_inited+0x1c>)
 8005c6a:	781b      	ldrb	r3, [r3, #0]
 8005c6c:	2bff      	cmp	r3, #255	@ 0xff
 8005c6e:	bf14      	ite	ne
 8005c70:	2301      	movne	r3, #1
 8005c72:	2300      	moveq	r3, #0
 8005c74:	b2db      	uxtb	r3, r3
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr
 8005c80:	20000009 	.word	0x20000009

08005c84 <tud_rhport_init>:

bool tud_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b08e      	sub	sp, #56	@ 0x38
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	6039      	str	r1, [r7, #0]
 8005c8e:	71fb      	strb	r3, [r7, #7]
  if (tud_inited()) {
 8005c90:	f7ff ffe8 	bl	8005c64 <tud_inited>
 8005c94:	4603      	mov	r3, r0
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d001      	beq.n	8005c9e <tud_rhport_init+0x1a>
    return true; // skip if already initialized
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	e0b0      	b.n	8005e00 <tud_rhport_init+0x17c>
  }
  TU_ASSERT(rh_init);
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d10a      	bne.n	8005cba <tud_rhport_init+0x36>
 8005ca4:	4b58      	ldr	r3, [pc, #352]	@ (8005e08 <tud_rhport_init+0x184>)
 8005ca6:	61fb      	str	r3, [r7, #28]
 8005ca8:	69fb      	ldr	r3, [r7, #28]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f003 0301 	and.w	r3, r3, #1
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d000      	beq.n	8005cb6 <tud_rhport_init+0x32>
 8005cb4:	be00      	bkpt	0x0000
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	e0a2      	b.n	8005e00 <tud_rhport_init+0x17c>
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(dcd_event_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_fifo_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_edpt_stream_t));
#endif

  tu_varclr(&_usbd_dev);
 8005cba:	222c      	movs	r2, #44	@ 0x2c
 8005cbc:	2100      	movs	r1, #0
 8005cbe:	4853      	ldr	r0, [pc, #332]	@ (8005e0c <tud_rhport_init+0x188>)
 8005cc0:	f004 ff21 	bl	800ab06 <memset>
  _usbd_queued_setup = 0;
 8005cc4:	4b52      	ldr	r3, [pc, #328]	@ (8005e10 <tud_rhport_init+0x18c>)
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	701a      	strb	r2, [r3, #0]
 8005cca:	4b52      	ldr	r3, [pc, #328]	@ (8005e14 <tud_rhport_init+0x190>)
 8005ccc:	617b      	str	r3, [r7, #20]
#define OSAL_SPINLOCK_DEF(_name, _int_set) \
  osal_spinlock_t _name = { .interrupt_set = _int_set, .nested_count = 0 }

TU_ATTR_ALWAYS_INLINE static inline void osal_spin_init(osal_spinlock_t *ctx) {
  (void) ctx;
}
 8005cce:	bf00      	nop
 8005cd0:	4b51      	ldr	r3, [pc, #324]	@ (8005e18 <tud_rhport_init+0x194>)
 8005cd2:	61bb      	str	r3, [r7, #24]
    .interrupt_set = _int_set,                            \
    .ff = TU_FIFO_INIT(_name##_buf, _depth, _type, false) \
  }

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef) {
  (void) tu_fifo_clear(&qdef->ff);
 8005cd4:	69bb      	ldr	r3, [r7, #24]
 8005cd6:	3304      	adds	r3, #4
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f7ff f9ce 	bl	800507a <tu_fifo_clear>
  return (osal_queue_t) qdef;
 8005cde:	69bb      	ldr	r3, [r7, #24]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 8005ce0:	4a4e      	ldr	r2, [pc, #312]	@ (8005e1c <tud_rhport_init+0x198>)
 8005ce2:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 8005ce4:	4b4d      	ldr	r3, [pc, #308]	@ (8005e1c <tud_rhport_init+0x198>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d10a      	bne.n	8005d02 <tud_rhport_init+0x7e>
 8005cec:	4b46      	ldr	r3, [pc, #280]	@ (8005e08 <tud_rhport_init+0x184>)
 8005cee:	623b      	str	r3, [r7, #32]
 8005cf0:	6a3b      	ldr	r3, [r7, #32]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f003 0301 	and.w	r3, r3, #1
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d000      	beq.n	8005cfe <tud_rhport_init+0x7a>
 8005cfc:	be00      	bkpt	0x0000
 8005cfe:	2300      	movs	r3, #0
 8005d00:	e07e      	b.n	8005e00 <tud_rhport_init+0x17c>

  // Get application driver if available
  _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 8005d02:	4847      	ldr	r0, [pc, #284]	@ (8005e20 <tud_rhport_init+0x19c>)
 8005d04:	f7ff ff9f 	bl	8005c46 <usbd_app_driver_get_cb>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	4a46      	ldr	r2, [pc, #280]	@ (8005e24 <tud_rhport_init+0x1a0>)
 8005d0c:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_app_driver_count + BUILTIN_DRIVER_COUNT <= UINT8_MAX);
 8005d0e:	4b44      	ldr	r3, [pc, #272]	@ (8005e20 <tud_rhport_init+0x19c>)
 8005d10:	781b      	ldrb	r3, [r3, #0]
 8005d12:	2bfc      	cmp	r3, #252	@ 0xfc
 8005d14:	d90a      	bls.n	8005d2c <tud_rhport_init+0xa8>
 8005d16:	4b3c      	ldr	r3, [pc, #240]	@ (8005e08 <tud_rhport_init+0x184>)
 8005d18:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f003 0301 	and.w	r3, r3, #1
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d000      	beq.n	8005d28 <tud_rhport_init+0xa4>
 8005d26:	be00      	bkpt	0x0000
 8005d28:	2300      	movs	r3, #0
 8005d2a:	e069      	b.n	8005e00 <tud_rhport_init+0x17c>

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8005d32:	e03f      	b.n	8005db4 <tud_rhport_init+0x130>
 8005d34:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005d38:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 8005d3e:	4b38      	ldr	r3, [pc, #224]	@ (8005e20 <tud_rhport_init+0x19c>)
 8005d40:	781b      	ldrb	r3, [r3, #0]
 8005d42:	7cfa      	ldrb	r2, [r7, #19]
 8005d44:	429a      	cmp	r2, r3
 8005d46:	d209      	bcs.n	8005d5c <tud_rhport_init+0xd8>
    driver = &_app_driver[drvid];
 8005d48:	4b36      	ldr	r3, [pc, #216]	@ (8005e24 <tud_rhport_init+0x1a0>)
 8005d4a:	6819      	ldr	r1, [r3, #0]
 8005d4c:	7cfa      	ldrb	r2, [r7, #19]
 8005d4e:	4613      	mov	r3, r2
 8005d50:	00db      	lsls	r3, r3, #3
 8005d52:	4413      	add	r3, r2
 8005d54:	009b      	lsls	r3, r3, #2
 8005d56:	440b      	add	r3, r1
 8005d58:	60fb      	str	r3, [r7, #12]
 8005d5a:	e00f      	b.n	8005d7c <tud_rhport_init+0xf8>
    drvid -= _app_driver_count;
 8005d5c:	4b30      	ldr	r3, [pc, #192]	@ (8005e20 <tud_rhport_init+0x19c>)
 8005d5e:	781b      	ldrb	r3, [r3, #0]
 8005d60:	7cfa      	ldrb	r2, [r7, #19]
 8005d62:	1ad3      	subs	r3, r2, r3
 8005d64:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8005d66:	7cfb      	ldrb	r3, [r7, #19]
 8005d68:	2b02      	cmp	r3, #2
 8005d6a:	d807      	bhi.n	8005d7c <tud_rhport_init+0xf8>
      driver = &_usbd_driver[drvid];
 8005d6c:	7cfa      	ldrb	r2, [r7, #19]
 8005d6e:	4613      	mov	r3, r2
 8005d70:	00db      	lsls	r3, r3, #3
 8005d72:	4413      	add	r3, r2
 8005d74:	009b      	lsls	r3, r3, #2
 8005d76:	4a2c      	ldr	r2, [pc, #176]	@ (8005e28 <tud_rhport_init+0x1a4>)
 8005d78:	4413      	add	r3, r2
 8005d7a:	60fb      	str	r3, [r7, #12]
  return driver;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 8005d7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TU_ASSERT(driver && driver->init);
 8005d80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d003      	beq.n	8005d8e <tud_rhport_init+0x10a>
 8005d86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d10a      	bne.n	8005da4 <tud_rhport_init+0x120>
 8005d8e:	4b1e      	ldr	r3, [pc, #120]	@ (8005e08 <tud_rhport_init+0x184>)
 8005d90:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f003 0301 	and.w	r3, r3, #1
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d000      	beq.n	8005da0 <tud_rhport_init+0x11c>
 8005d9e:	be00      	bkpt	0x0000
 8005da0:	2300      	movs	r3, #0
 8005da2:	e02d      	b.n	8005e00 <tud_rhport_init+0x17c>
    TU_LOG_USBD("%s init\r\n", driver->name);
    driver->init();
 8005da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8005daa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005dae:	3301      	adds	r3, #1
 8005db0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8005db4:	4b1a      	ldr	r3, [pc, #104]	@ (8005e20 <tud_rhport_init+0x19c>)
 8005db6:	781b      	ldrb	r3, [r3, #0]
 8005db8:	3303      	adds	r3, #3
 8005dba:	b2db      	uxtb	r3, r3
 8005dbc:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d3b7      	bcc.n	8005d34 <tud_rhport_init+0xb0>
  }

  _usbd_rhport = rhport;
 8005dc4:	4a19      	ldr	r2, [pc, #100]	@ (8005e2c <tud_rhport_init+0x1a8>)
 8005dc6:	79fb      	ldrb	r3, [r7, #7]
 8005dc8:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  TU_ASSERT(dcd_init(rhport, rh_init));
 8005dca:	79fb      	ldrb	r3, [r7, #7]
 8005dcc:	6839      	ldr	r1, [r7, #0]
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f002 fc26 	bl	8008620 <dcd_init>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	f083 0301 	eor.w	r3, r3, #1
 8005dda:	b2db      	uxtb	r3, r3
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d00a      	beq.n	8005df6 <tud_rhport_init+0x172>
 8005de0:	4b09      	ldr	r3, [pc, #36]	@ (8005e08 <tud_rhport_init+0x184>)
 8005de2:	633b      	str	r3, [r7, #48]	@ 0x30
 8005de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0301 	and.w	r3, r3, #1
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d000      	beq.n	8005df2 <tud_rhport_init+0x16e>
 8005df0:	be00      	bkpt	0x0000
 8005df2:	2300      	movs	r3, #0
 8005df4:	e004      	b.n	8005e00 <tud_rhport_init+0x17c>
  dcd_int_enable(rhport);
 8005df6:	79fb      	ldrb	r3, [r7, #7]
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f002 fcaf 	bl	800875c <dcd_int_enable>

  return true;
 8005dfe:	2301      	movs	r3, #1
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	3738      	adds	r7, #56	@ 0x38
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}
 8005e08:	e000edf0 	.word	0xe000edf0
 8005e0c:	2000cc18 	.word	0x2000cc18
 8005e10:	2000cc44 	.word	0x2000cc44
 8005e14:	2000000c 	.word	0x2000000c
 8005e18:	20000014 	.word	0x20000014
 8005e1c:	2000cd10 	.word	0x2000cd10
 8005e20:	2000cc4c 	.word	0x2000cc4c
 8005e24:	2000cc48 	.word	0x2000cc48
 8005e28:	0800ad58 	.word	0x0800ad58
 8005e2c:	20000009 	.word	0x20000009

08005e30 <configuration_reset>:

  _usbd_rhport = RHPORT_INVALID;
  return true;
}

static void configuration_reset(uint8_t rhport) {
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b088      	sub	sp, #32
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	4603      	mov	r3, r0
 8005e38:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	77fb      	strb	r3, [r7, #31]
 8005e3e:	e039      	b.n	8005eb4 <configuration_reset+0x84>
 8005e40:	7ffb      	ldrb	r3, [r7, #31]
 8005e42:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 8005e44:	2300      	movs	r3, #0
 8005e46:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 8005e48:	4b28      	ldr	r3, [pc, #160]	@ (8005eec <configuration_reset+0xbc>)
 8005e4a:	781b      	ldrb	r3, [r3, #0]
 8005e4c:	7cfa      	ldrb	r2, [r7, #19]
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d209      	bcs.n	8005e66 <configuration_reset+0x36>
    driver = &_app_driver[drvid];
 8005e52:	4b27      	ldr	r3, [pc, #156]	@ (8005ef0 <configuration_reset+0xc0>)
 8005e54:	6819      	ldr	r1, [r3, #0]
 8005e56:	7cfa      	ldrb	r2, [r7, #19]
 8005e58:	4613      	mov	r3, r2
 8005e5a:	00db      	lsls	r3, r3, #3
 8005e5c:	4413      	add	r3, r2
 8005e5e:	009b      	lsls	r3, r3, #2
 8005e60:	440b      	add	r3, r1
 8005e62:	60fb      	str	r3, [r7, #12]
 8005e64:	e00f      	b.n	8005e86 <configuration_reset+0x56>
    drvid -= _app_driver_count;
 8005e66:	4b21      	ldr	r3, [pc, #132]	@ (8005eec <configuration_reset+0xbc>)
 8005e68:	781b      	ldrb	r3, [r3, #0]
 8005e6a:	7cfa      	ldrb	r2, [r7, #19]
 8005e6c:	1ad3      	subs	r3, r2, r3
 8005e6e:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8005e70:	7cfb      	ldrb	r3, [r7, #19]
 8005e72:	2b02      	cmp	r3, #2
 8005e74:	d807      	bhi.n	8005e86 <configuration_reset+0x56>
      driver = &_usbd_driver[drvid];
 8005e76:	7cfa      	ldrb	r2, [r7, #19]
 8005e78:	4613      	mov	r3, r2
 8005e7a:	00db      	lsls	r3, r3, #3
 8005e7c:	4413      	add	r3, r2
 8005e7e:	009b      	lsls	r3, r3, #2
 8005e80:	4a1c      	ldr	r2, [pc, #112]	@ (8005ef4 <configuration_reset+0xc4>)
 8005e82:	4413      	add	r3, r2
 8005e84:	60fb      	str	r3, [r7, #12]
  return driver;
 8005e86:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 8005e88:	61bb      	str	r3, [r7, #24]
    TU_ASSERT(driver,);
 8005e8a:	69bb      	ldr	r3, [r7, #24]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d109      	bne.n	8005ea4 <configuration_reset+0x74>
 8005e90:	4b19      	ldr	r3, [pc, #100]	@ (8005ef8 <configuration_reset+0xc8>)
 8005e92:	617b      	str	r3, [r7, #20]
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f003 0301 	and.w	r3, r3, #1
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d020      	beq.n	8005ee2 <configuration_reset+0xb2>
 8005ea0:	be00      	bkpt	0x0000
 8005ea2:	e01e      	b.n	8005ee2 <configuration_reset+0xb2>
    driver->reset(rhport);
 8005ea4:	69bb      	ldr	r3, [r7, #24]
 8005ea6:	68db      	ldr	r3, [r3, #12]
 8005ea8:	79fa      	ldrb	r2, [r7, #7]
 8005eaa:	4610      	mov	r0, r2
 8005eac:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8005eae:	7ffb      	ldrb	r3, [r7, #31]
 8005eb0:	3301      	adds	r3, #1
 8005eb2:	77fb      	strb	r3, [r7, #31]
 8005eb4:	4b0d      	ldr	r3, [pc, #52]	@ (8005eec <configuration_reset+0xbc>)
 8005eb6:	781b      	ldrb	r3, [r3, #0]
 8005eb8:	3303      	adds	r3, #3
 8005eba:	b2db      	uxtb	r3, r3
 8005ebc:	7ffa      	ldrb	r2, [r7, #31]
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d3be      	bcc.n	8005e40 <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 8005ec2:	222c      	movs	r2, #44	@ 0x2c
 8005ec4:	2100      	movs	r1, #0
 8005ec6:	480d      	ldr	r0, [pc, #52]	@ (8005efc <configuration_reset+0xcc>)
 8005ec8:	f004 fe1d 	bl	800ab06 <memset>
  (void) memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 8005ecc:	2210      	movs	r2, #16
 8005ece:	21ff      	movs	r1, #255	@ 0xff
 8005ed0:	480b      	ldr	r0, [pc, #44]	@ (8005f00 <configuration_reset+0xd0>)
 8005ed2:	f004 fe18 	bl	800ab06 <memset>
  (void) memset(_usbd_dev.ep2drv, DRVID_INVALID, sizeof(_usbd_dev.ep2drv)); // invalid mapping
 8005ed6:	220c      	movs	r2, #12
 8005ed8:	21ff      	movs	r1, #255	@ 0xff
 8005eda:	480a      	ldr	r0, [pc, #40]	@ (8005f04 <configuration_reset+0xd4>)
 8005edc:	f004 fe13 	bl	800ab06 <memset>
 8005ee0:	e000      	b.n	8005ee4 <configuration_reset+0xb4>
    TU_ASSERT(driver,);
 8005ee2:	bf00      	nop
}
 8005ee4:	3720      	adds	r7, #32
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}
 8005eea:	bf00      	nop
 8005eec:	2000cc4c 	.word	0x2000cc4c
 8005ef0:	2000cc48 	.word	0x2000cc48
 8005ef4:	0800ad58 	.word	0x0800ad58
 8005ef8:	e000edf0 	.word	0xe000edf0
 8005efc:	2000cc18 	.word	0x2000cc18
 8005f00:	2000cc1c 	.word	0x2000cc1c
 8005f04:	2000cc2c 	.word	0x2000cc2c

08005f08 <usbd_reset>:

static void usbd_reset(uint8_t rhport) {
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b082      	sub	sp, #8
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	4603      	mov	r3, r0
 8005f10:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 8005f12:	79fb      	ldrb	r3, [r7, #7]
 8005f14:	4618      	mov	r0, r3
 8005f16:	f7ff ff8b 	bl	8005e30 <configuration_reset>
  usbd_control_reset();
 8005f1a:	f001 fdc9 	bl	8007ab0 <usbd_control_reset>
}
 8005f1e:	bf00      	nop
 8005f20:	3708      	adds	r7, #8
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}
	...

08005f28 <tud_task_ext>:
        application_code();
        tud_task(); // tinyusb device task
      }
    }
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr) {
 8005f28:	b590      	push	{r4, r7, lr}
 8005f2a:	b093      	sub	sp, #76	@ 0x4c
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
 8005f30:	460b      	mov	r3, r1
 8005f32:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if (!tud_inited()) {
 8005f34:	f7ff fe96 	bl	8005c64 <tud_inited>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	f083 0301 	eor.w	r3, r3, #1
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	f040 8191 	bne.w	8006268 <tud_task_ext+0x340>
  }

  // Loop until there is no more events in the queue
  while (1) {
    dcd_event_t event;
    if (!osal_queue_receive(_usbd_q, &event, timeout_ms)) {
 8005f46:	4bb5      	ldr	r3, [pc, #724]	@ (800621c <tud_task_ext+0x2f4>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f4c:	f107 030c 	add.w	r3, r7, #12
 8005f50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	62bb      	str	r3, [r7, #40]	@ 0x28
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec) {
  (void) msec; // not used, always behave as msec = 0

  qhdl->interrupt_set(false);
 8005f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	2000      	movs	r0, #0
 8005f5c:	4798      	blx	r3
  const bool success = tu_fifo_read(&qhdl->ff, data);
 8005f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f60:	3304      	adds	r3, #4
 8005f62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f64:	4618      	mov	r0, r3
 8005f66:	f7ff fd39 	bl	80059dc <tu_fifo_read>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  qhdl->interrupt_set(true);
 8005f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2001      	movs	r0, #1
 8005f76:	4798      	blx	r3

  return success;
 8005f78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005f7c:	f083 0301 	eor.w	r3, r3, #1
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	f040 8172 	bne.w	800626c <tud_task_ext+0x344>
#if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
    if (event.event_id == DCD_EVENT_SETUP_RECEIVED) TU_LOG_USBD("\r\n"); // extra line for setup
    TU_LOG_USBD("USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch (event.event_id) {
 8005f88:	7b7b      	ldrb	r3, [r7, #13]
 8005f8a:	3b01      	subs	r3, #1
 8005f8c:	2b07      	cmp	r3, #7
 8005f8e:	f200 8153 	bhi.w	8006238 <tud_task_ext+0x310>
 8005f92:	a201      	add	r2, pc, #4	@ (adr r2, 8005f98 <tud_task_ext+0x70>)
 8005f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f98:	08005fb9 	.word	0x08005fb9
 8005f9c:	08005fc9 	.word	0x08005fc9
 8005fa0:	080061eb 	.word	0x080061eb
 8005fa4:	0800619d 	.word	0x0800619d
 8005fa8:	080061c7 	.word	0x080061c7
 8005fac:	08005fd7 	.word	0x08005fd7
 8005fb0:	08006087 	.word	0x08006087
 8005fb4:	080061db 	.word	0x080061db
      case DCD_EVENT_BUS_RESET:
        TU_LOG_USBD(": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 8005fb8:	7b3b      	ldrb	r3, [r7, #12]
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f7ff ffa4 	bl	8005f08 <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 8005fc0:	7c3a      	ldrb	r2, [r7, #16]
 8005fc2:	4b97      	ldr	r3, [pc, #604]	@ (8006220 <tud_task_ext+0x2f8>)
 8005fc4:	709a      	strb	r2, [r3, #2]
        break;
 8005fc6:	e14e      	b.n	8006266 <tud_task_ext+0x33e>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG_USBD("\r\n");
        usbd_reset(event.rhport);
 8005fc8:	7b3b      	ldrb	r3, [r7, #12]
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f7ff ff9c 	bl	8005f08 <usbd_reset>
        tud_umount_cb();
 8005fd0:	f7ff fe05 	bl	8005bde <tud_umount_cb>
        break;
 8005fd4:	e147      	b.n	8006266 <tud_task_ext+0x33e>

      case DCD_EVENT_SETUP_RECEIVED:
        TU_ASSERT(_usbd_queued_setup > 0,);
 8005fd6:	4b93      	ldr	r3, [pc, #588]	@ (8006224 <tud_task_ext+0x2fc>)
 8005fd8:	781b      	ldrb	r3, [r3, #0]
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d10a      	bne.n	8005ff6 <tud_task_ext+0xce>
 8005fe0:	4b91      	ldr	r3, [pc, #580]	@ (8006228 <tud_task_ext+0x300>)
 8005fe2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005fe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f003 0301 	and.w	r3, r3, #1
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	f000 813f 	beq.w	8006270 <tud_task_ext+0x348>
 8005ff2:	be00      	bkpt	0x0000
 8005ff4:	e13c      	b.n	8006270 <tud_task_ext+0x348>
        _usbd_queued_setup--;
 8005ff6:	4b8b      	ldr	r3, [pc, #556]	@ (8006224 <tud_task_ext+0x2fc>)
 8005ff8:	781b      	ldrb	r3, [r3, #0]
 8005ffa:	b2db      	uxtb	r3, r3
 8005ffc:	3b01      	subs	r3, #1
 8005ffe:	b2da      	uxtb	r2, r3
 8006000:	4b88      	ldr	r3, [pc, #544]	@ (8006224 <tud_task_ext+0x2fc>)
 8006002:	701a      	strb	r2, [r3, #0]
        TU_LOG_BUF(CFG_TUD_LOG_LEVEL, &event.setup_received, 8);
        if (_usbd_queued_setup != 0) {
 8006004:	4b87      	ldr	r3, [pc, #540]	@ (8006224 <tud_task_ext+0x2fc>)
 8006006:	781b      	ldrb	r3, [r3, #0]
 8006008:	b2db      	uxtb	r3, r3
 800600a:	2b00      	cmp	r3, #0
 800600c:	f040 811e 	bne.w	800624c <tud_task_ext+0x324>
          break;
        }

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 8006010:	4a83      	ldr	r2, [pc, #524]	@ (8006220 <tud_task_ext+0x2f8>)
 8006012:	7813      	ldrb	r3, [r2, #0]
 8006014:	f043 0301 	orr.w	r3, r3, #1
 8006018:	7013      	strb	r3, [r2, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 800601a:	4a81      	ldr	r2, [pc, #516]	@ (8006220 <tud_task_ext+0x2f8>)
 800601c:	f892 3020 	ldrb.w	r3, [r2, #32]
 8006020:	f023 0301 	bic.w	r3, r3, #1
 8006024:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 8006028:	4a7d      	ldr	r2, [pc, #500]	@ (8006220 <tud_task_ext+0x2f8>)
 800602a:	f892 3020 	ldrb.w	r3, [r2, #32]
 800602e:	f023 0304 	bic.w	r3, r3, #4
 8006032:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_IN].busy = 0;
 8006036:	4a7a      	ldr	r2, [pc, #488]	@ (8006220 <tud_task_ext+0x2f8>)
 8006038:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 800603c:	f023 0301 	bic.w	r3, r3, #1
 8006040:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
        _usbd_dev.ep_status[0][TUSB_DIR_IN].claimed = 0;
 8006044:	4a76      	ldr	r2, [pc, #472]	@ (8006220 <tud_task_ext+0x2f8>)
 8006046:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 800604a:	f023 0304 	bic.w	r3, r3, #4
 800604e:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

        // Process control request
        if (!process_control_request(event.rhport, &event.setup_received)) {
 8006052:	7b3a      	ldrb	r2, [r7, #12]
 8006054:	f107 030c 	add.w	r3, r7, #12
 8006058:	3304      	adds	r3, #4
 800605a:	4619      	mov	r1, r3
 800605c:	4610      	mov	r0, r2
 800605e:	f000 f927 	bl	80062b0 <process_control_request>
 8006062:	4603      	mov	r3, r0
 8006064:	f083 0301 	eor.w	r3, r3, #1
 8006068:	b2db      	uxtb	r3, r3
 800606a:	2b00      	cmp	r3, #0
 800606c:	f000 80f0 	beq.w	8006250 <tud_task_ext+0x328>
          TU_LOG_USBD("  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 8006070:	7b3b      	ldrb	r3, [r7, #12]
 8006072:	2100      	movs	r1, #0
 8006074:	4618      	mov	r0, r3
 8006076:	f002 fdf9 	bl	8008c6c <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 800607a:	7b3b      	ldrb	r3, [r7, #12]
 800607c:	2180      	movs	r1, #128	@ 0x80
 800607e:	4618      	mov	r0, r3
 8006080:	f002 fdf4 	bl	8008c6c <dcd_edpt_stall>
        }
        break;
 8006084:	e0e4      	b.n	8006250 <tud_task_ext+0x328>

      case DCD_EVENT_XFER_COMPLETE: {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 8006086:	7c3b      	ldrb	r3, [r7, #16]
 8006088:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800608c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006090:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8006094:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006098:	f003 030f 	and.w	r3, r3, #15
 800609c:	b2db      	uxtb	r3, r3
        uint8_t const epnum = tu_edpt_number(ep_addr);
 800609e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80060a2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80060a6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80060aa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80060ae:	09db      	lsrs	r3, r3, #7
 80060b0:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 80060b2:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

        TU_LOG_USBD("on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 80060b6:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80060ba:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80060be:	4958      	ldr	r1, [pc, #352]	@ (8006220 <tud_task_ext+0x2f8>)
 80060c0:	0052      	lsls	r2, r2, #1
 80060c2:	440a      	add	r2, r1
 80060c4:	4413      	add	r3, r2
 80060c6:	f103 0220 	add.w	r2, r3, #32
 80060ca:	7813      	ldrb	r3, [r2, #0]
 80060cc:	f023 0301 	bic.w	r3, r3, #1
 80060d0:	7013      	strb	r3, [r2, #0]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 80060d2:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80060d6:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80060da:	4951      	ldr	r1, [pc, #324]	@ (8006220 <tud_task_ext+0x2f8>)
 80060dc:	0052      	lsls	r2, r2, #1
 80060de:	440a      	add	r2, r1
 80060e0:	4413      	add	r3, r2
 80060e2:	f103 0220 	add.w	r2, r3, #32
 80060e6:	7813      	ldrb	r3, [r2, #0]
 80060e8:	f023 0304 	bic.w	r3, r3, #4
 80060ec:	7013      	strb	r3, [r2, #0]

        if (0 == epnum) {
 80060ee:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d107      	bne.n	8006106 <tud_task_ext+0x1de>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 80060f6:	7b38      	ldrb	r0, [r7, #12]
 80060f8:	7c7a      	ldrb	r2, [r7, #17]
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8006100:	f001 fd0c 	bl	8007b1c <usbd_control_xfer_cb>
          TU_ASSERT(driver,);

          TU_LOG_USBD("  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
        }
        break;
 8006104:	e0af      	b.n	8006266 <tud_task_ext+0x33e>
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8006106:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800610a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800610e:	4944      	ldr	r1, [pc, #272]	@ (8006220 <tud_task_ext+0x2f8>)
 8006110:	0052      	lsls	r2, r2, #1
 8006112:	440a      	add	r2, r1
 8006114:	4413      	add	r3, r2
 8006116:	3314      	adds	r3, #20
 8006118:	781b      	ldrb	r3, [r3, #0]
 800611a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  usbd_class_driver_t const *driver = NULL;
 800611e:	2300      	movs	r3, #0
 8006120:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 8006122:	4b42      	ldr	r3, [pc, #264]	@ (800622c <tud_task_ext+0x304>)
 8006124:	781b      	ldrb	r3, [r3, #0]
 8006126:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800612a:	429a      	cmp	r2, r3
 800612c:	d20a      	bcs.n	8006144 <tud_task_ext+0x21c>
    driver = &_app_driver[drvid];
 800612e:	4b40      	ldr	r3, [pc, #256]	@ (8006230 <tud_task_ext+0x308>)
 8006130:	6819      	ldr	r1, [r3, #0]
 8006132:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8006136:	4613      	mov	r3, r2
 8006138:	00db      	lsls	r3, r3, #3
 800613a:	4413      	add	r3, r2
 800613c:	009b      	lsls	r3, r3, #2
 800613e:	440b      	add	r3, r1
 8006140:	623b      	str	r3, [r7, #32]
 8006142:	e013      	b.n	800616c <tud_task_ext+0x244>
    drvid -= _app_driver_count;
 8006144:	4b39      	ldr	r3, [pc, #228]	@ (800622c <tud_task_ext+0x304>)
 8006146:	781b      	ldrb	r3, [r3, #0]
 8006148:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800614c:	1ad3      	subs	r3, r2, r3
 800614e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006152:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006156:	2b02      	cmp	r3, #2
 8006158:	d808      	bhi.n	800616c <tud_task_ext+0x244>
      driver = &_usbd_driver[drvid];
 800615a:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800615e:	4613      	mov	r3, r2
 8006160:	00db      	lsls	r3, r3, #3
 8006162:	4413      	add	r3, r2
 8006164:	009b      	lsls	r3, r3, #2
 8006166:	4a33      	ldr	r2, [pc, #204]	@ (8006234 <tud_task_ext+0x30c>)
 8006168:	4413      	add	r3, r2
 800616a:	623b      	str	r3, [r7, #32]
  return driver;
 800616c:	6a3b      	ldr	r3, [r7, #32]
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800616e:	643b      	str	r3, [r7, #64]	@ 0x40
          TU_ASSERT(driver,);
 8006170:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006172:	2b00      	cmp	r3, #0
 8006174:	d109      	bne.n	800618a <tud_task_ext+0x262>
 8006176:	4b2c      	ldr	r3, [pc, #176]	@ (8006228 <tud_task_ext+0x300>)
 8006178:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800617a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f003 0301 	and.w	r3, r3, #1
 8006182:	2b00      	cmp	r3, #0
 8006184:	d076      	beq.n	8006274 <tud_task_ext+0x34c>
 8006186:	be00      	bkpt	0x0000
 8006188:	e074      	b.n	8006274 <tud_task_ext+0x34c>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800618a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800618c:	699c      	ldr	r4, [r3, #24]
 800618e:	7b38      	ldrb	r0, [r7, #12]
 8006190:	7c7a      	ldrb	r2, [r7, #17]
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8006198:	47a0      	blx	r4
        break;
 800619a:	e064      	b.n	8006266 <tud_task_ext+0x33e>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if (_usbd_dev.connected) {
 800619c:	4b20      	ldr	r3, [pc, #128]	@ (8006220 <tud_task_ext+0x2f8>)
 800619e:	781b      	ldrb	r3, [r3, #0]
 80061a0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d054      	beq.n	8006254 <tud_task_ext+0x32c>
          TU_LOG_USBD(": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 80061aa:	4b1d      	ldr	r3, [pc, #116]	@ (8006220 <tud_task_ext+0x2f8>)
 80061ac:	781b      	ldrb	r3, [r3, #0]
 80061ae:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	bf14      	ite	ne
 80061b8:	2301      	movne	r3, #1
 80061ba:	2300      	moveq	r3, #0
 80061bc:	b2db      	uxtb	r3, r3
 80061be:	4618      	mov	r0, r3
 80061c0:	f7ff fd14 	bl	8005bec <tud_suspend_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 80061c4:	e046      	b.n	8006254 <tud_task_ext+0x32c>

      case DCD_EVENT_RESUME:
        if (_usbd_dev.connected) {
 80061c6:	4b16      	ldr	r3, [pc, #88]	@ (8006220 <tud_task_ext+0x2f8>)
 80061c8:	781b      	ldrb	r3, [r3, #0]
 80061ca:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80061ce:	b2db      	uxtb	r3, r3
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d041      	beq.n	8006258 <tud_task_ext+0x330>
          TU_LOG_USBD("\r\n");
          tud_resume_cb();
 80061d4:	f7ff fd15 	bl	8005c02 <tud_resume_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 80061d8:	e03e      	b.n	8006258 <tud_task_ext+0x330>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG_USBD("\r\n");
        if (event.func_call.func != NULL) {
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d03d      	beq.n	800625c <tud_task_ext+0x334>
          event.func_call.func(event.func_call.param);
 80061e0:	693b      	ldr	r3, [r7, #16]
 80061e2:	697a      	ldr	r2, [r7, #20]
 80061e4:	4610      	mov	r0, r2
 80061e6:	4798      	blx	r3
        }
        break;
 80061e8:	e038      	b.n	800625c <tud_task_ext+0x334>

      case DCD_EVENT_SOF:
        if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 80061ea:	4b0d      	ldr	r3, [pc, #52]	@ (8006220 <tud_task_ext+0x2f8>)
 80061ec:	78db      	ldrb	r3, [r3, #3]
 80061ee:	b2db      	uxtb	r3, r3
 80061f0:	61fb      	str	r3, [r7, #28]
 80061f2:	2300      	movs	r3, #0
 80061f4:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 80061f6:	7efb      	ldrb	r3, [r7, #27]
 80061f8:	69fa      	ldr	r2, [r7, #28]
 80061fa:	fa22 f303 	lsr.w	r3, r2, r3
 80061fe:	f003 0301 	and.w	r3, r3, #1
 8006202:	2b00      	cmp	r3, #0
 8006204:	bf14      	ite	ne
 8006206:	2301      	movne	r3, #1
 8006208:	2300      	moveq	r3, #0
 800620a:	b2db      	uxtb	r3, r3
 800620c:	2b00      	cmp	r3, #0
 800620e:	d027      	beq.n	8006260 <tud_task_ext+0x338>
          TU_LOG_USBD("\r\n");
          tud_sof_cb(event.sof.frame_count);
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	4618      	mov	r0, r3
 8006214:	f7ff fcb6 	bl	8005b84 <tud_sof_cb>
        }
      break;
 8006218:	e022      	b.n	8006260 <tud_task_ext+0x338>
 800621a:	bf00      	nop
 800621c:	2000cd10 	.word	0x2000cd10
 8006220:	2000cc18 	.word	0x2000cc18
 8006224:	2000cc44 	.word	0x2000cc44
 8006228:	e000edf0 	.word	0xe000edf0
 800622c:	2000cc4c 	.word	0x2000cc4c
 8006230:	2000cc48 	.word	0x2000cc48
 8006234:	0800ad58 	.word	0x0800ad58

      default:
        TU_BREAKPOINT();
 8006238:	4b10      	ldr	r3, [pc, #64]	@ (800627c <tud_task_ext+0x354>)
 800623a:	637b      	str	r3, [r7, #52]	@ 0x34
 800623c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f003 0301 	and.w	r3, r3, #1
 8006244:	2b00      	cmp	r3, #0
 8006246:	d00d      	beq.n	8006264 <tud_task_ext+0x33c>
 8006248:	be00      	bkpt	0x0000
        break;
 800624a:	e00b      	b.n	8006264 <tud_task_ext+0x33c>
          break;
 800624c:	bf00      	nop
 800624e:	e67a      	b.n	8005f46 <tud_task_ext+0x1e>
        break;
 8006250:	bf00      	nop
 8006252:	e678      	b.n	8005f46 <tud_task_ext+0x1e>
        break;
 8006254:	bf00      	nop
 8006256:	e676      	b.n	8005f46 <tud_task_ext+0x1e>
        break;
 8006258:	bf00      	nop
 800625a:	e674      	b.n	8005f46 <tud_task_ext+0x1e>
        break;
 800625c:	bf00      	nop
 800625e:	e672      	b.n	8005f46 <tud_task_ext+0x1e>
      break;
 8006260:	bf00      	nop
 8006262:	e670      	b.n	8005f46 <tud_task_ext+0x1e>
        break;
 8006264:	bf00      	nop
  while (1) {
 8006266:	e66e      	b.n	8005f46 <tud_task_ext+0x1e>
    return;
 8006268:	bf00      	nop
 800626a:	e004      	b.n	8006276 <tud_task_ext+0x34e>
      return;
 800626c:	bf00      	nop
 800626e:	e002      	b.n	8006276 <tud_task_ext+0x34e>
        TU_ASSERT(_usbd_queued_setup > 0,);
 8006270:	bf00      	nop
 8006272:	e000      	b.n	8006276 <tud_task_ext+0x34e>
          TU_ASSERT(driver,);
 8006274:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) { return; }
#endif
  }
}
 8006276:	374c      	adds	r7, #76	@ 0x4c
 8006278:	46bd      	mov	sp, r7
 800627a:	bd90      	pop	{r4, r7, pc}
 800627c:	e000edf0 	.word	0xe000edf0

08006280 <invoke_class_control>:
//--------------------------------------------------------------------+
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request) {
 8006280:	b580      	push	{r7, lr}
 8006282:	b084      	sub	sp, #16
 8006284:	af00      	add	r7, sp, #0
 8006286:	4603      	mov	r3, r0
 8006288:	60b9      	str	r1, [r7, #8]
 800628a:	607a      	str	r2, [r7, #4]
 800628c:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	695b      	ldr	r3, [r3, #20]
 8006292:	4618      	mov	r0, r3
 8006294:	f001 fc18 	bl	8007ac8 <usbd_control_set_complete_callback>
  TU_LOG_USBD("  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	695b      	ldr	r3, [r3, #20]
 800629c:	7bf8      	ldrb	r0, [r7, #15]
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	2101      	movs	r1, #1
 80062a2:	4798      	blx	r3
 80062a4:	4603      	mov	r3, r0
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3710      	adds	r7, #16
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
	...

080062b0 <process_control_request>:

// This handles the actual request and its response.
// Returns false if unable to complete the request, causing caller to stall control endpoints.
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request) {
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b09a      	sub	sp, #104	@ 0x68
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	4603      	mov	r3, r0
 80062b8:	6039      	str	r1, [r7, #0]
 80062ba:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 80062bc:	2000      	movs	r0, #0
 80062be:	f001 fc03 	bl	8007ac8 <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	781b      	ldrb	r3, [r3, #0]
 80062c6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80062ca:	b2db      	uxtb	r3, r3
 80062cc:	2b60      	cmp	r3, #96	@ 0x60
 80062ce:	d10a      	bne.n	80062e6 <process_control_request+0x36>
 80062d0:	4ba8      	ldr	r3, [pc, #672]	@ (8006574 <process_control_request+0x2c4>)
 80062d2:	633b      	str	r3, [r7, #48]	@ 0x30
 80062d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f003 0301 	and.w	r3, r3, #1
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d000      	beq.n	80062e2 <process_control_request+0x32>
 80062e0:	be00      	bkpt	0x0000
 80062e2:	2300      	movs	r3, #0
 80062e4:	e2cf      	b.n	8006886 <process_control_request+0x5d6>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR ) {
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	781b      	ldrb	r3, [r3, #0]
 80062ea:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	2b40      	cmp	r3, #64	@ 0x40
 80062f2:	d10a      	bne.n	800630a <process_control_request+0x5a>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 80062f4:	48a0      	ldr	r0, [pc, #640]	@ (8006578 <process_control_request+0x2c8>)
 80062f6:	f001 fbe7 	bl	8007ac8 <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 80062fa:	79fb      	ldrb	r3, [r7, #7]
 80062fc:	683a      	ldr	r2, [r7, #0]
 80062fe:	2101      	movs	r1, #1
 8006300:	4618      	mov	r0, r3
 8006302:	f7ff fc85 	bl	8005c10 <tud_vendor_control_xfer_cb>
 8006306:	4603      	mov	r3, r0
 8006308:	e2bd      	b.n	8006886 <process_control_request+0x5d6>
    TU_LOG_USBD("  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG_USBD("\r\n");
  }
#endif

  switch (p_request->bmRequestType_bit.recipient) { //-V2520
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	781b      	ldrb	r3, [r3, #0]
 800630e:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8006312:	b2db      	uxtb	r3, r3
 8006314:	2b02      	cmp	r3, #2
 8006316:	f000 81d5 	beq.w	80066c4 <process_control_request+0x414>
 800631a:	2b02      	cmp	r3, #2
 800631c:	f300 82a6 	bgt.w	800686c <process_control_request+0x5bc>
 8006320:	2b00      	cmp	r3, #0
 8006322:	d003      	beq.n	800632c <process_control_request+0x7c>
 8006324:	2b01      	cmp	r3, #1
 8006326:	f000 8157 	beq.w	80065d8 <process_control_request+0x328>
 800632a:	e29f      	b.n	800686c <process_control_request+0x5bc>
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type ) {
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	781b      	ldrb	r3, [r3, #0]
 8006330:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006334:	b2db      	uxtb	r3, r3
 8006336:	2b20      	cmp	r3, #32
 8006338:	d14a      	bne.n	80063d0 <process_control_request+0x120>
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	889b      	ldrh	r3, [r3, #4]
 800633e:	b29b      	uxth	r3, r3
 8006340:	85fb      	strh	r3, [r7, #46]	@ 0x2e
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8006342:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006344:	b2db      	uxtb	r3, r3
 8006346:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800634a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800634e:	2b0f      	cmp	r3, #15
 8006350:	d901      	bls.n	8006356 <process_control_request+0xa6>
 8006352:	2300      	movs	r3, #0
 8006354:	e297      	b.n	8006886 <process_control_request+0x5d6>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8006356:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800635a:	4a88      	ldr	r2, [pc, #544]	@ (800657c <process_control_request+0x2cc>)
 800635c:	4413      	add	r3, r2
 800635e:	791b      	ldrb	r3, [r3, #4]
 8006360:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  usbd_class_driver_t const *driver = NULL;
 8006364:	2300      	movs	r3, #0
 8006366:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (drvid < _app_driver_count) {
 8006368:	4b85      	ldr	r3, [pc, #532]	@ (8006580 <process_control_request+0x2d0>)
 800636a:	781b      	ldrb	r3, [r3, #0]
 800636c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8006370:	429a      	cmp	r2, r3
 8006372:	d20a      	bcs.n	800638a <process_control_request+0xda>
    driver = &_app_driver[drvid];
 8006374:	4b83      	ldr	r3, [pc, #524]	@ (8006584 <process_control_request+0x2d4>)
 8006376:	6819      	ldr	r1, [r3, #0]
 8006378:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800637c:	4613      	mov	r3, r2
 800637e:	00db      	lsls	r3, r3, #3
 8006380:	4413      	add	r3, r2
 8006382:	009b      	lsls	r3, r3, #2
 8006384:	440b      	add	r3, r1
 8006386:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006388:	e013      	b.n	80063b2 <process_control_request+0x102>
    drvid -= _app_driver_count;
 800638a:	4b7d      	ldr	r3, [pc, #500]	@ (8006580 <process_control_request+0x2d0>)
 800638c:	781b      	ldrb	r3, [r3, #0]
 800638e:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8006392:	1ad3      	subs	r3, r2, r3
 8006394:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006398:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800639c:	2b02      	cmp	r3, #2
 800639e:	d808      	bhi.n	80063b2 <process_control_request+0x102>
      driver = &_usbd_driver[drvid];
 80063a0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80063a4:	4613      	mov	r3, r2
 80063a6:	00db      	lsls	r3, r3, #3
 80063a8:	4413      	add	r3, r2
 80063aa:	009b      	lsls	r3, r3, #2
 80063ac:	4a76      	ldr	r2, [pc, #472]	@ (8006588 <process_control_request+0x2d8>)
 80063ae:	4413      	add	r3, r2
 80063b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return driver;
 80063b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 80063b4:	63bb      	str	r3, [r7, #56]	@ 0x38
        TU_VERIFY(driver);
 80063b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d101      	bne.n	80063c0 <process_control_request+0x110>
 80063bc:	2300      	movs	r3, #0
 80063be:	e262      	b.n	8006886 <process_control_request+0x5d6>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 80063c0:	79fb      	ldrb	r3, [r7, #7]
 80063c2:	683a      	ldr	r2, [r7, #0]
 80063c4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80063c6:	4618      	mov	r0, r3
 80063c8:	f7ff ff5a 	bl	8006280 <invoke_class_control>
 80063cc:	4603      	mov	r3, r0
 80063ce:	e25a      	b.n	8006886 <process_control_request+0x5d6>
      }

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d00a      	beq.n	80063f4 <process_control_request+0x144>
        // Non-standard request is not supported
        TU_BREAKPOINT();
 80063de:	4b65      	ldr	r3, [pc, #404]	@ (8006574 <process_control_request+0x2c4>)
 80063e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80063e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f003 0301 	and.w	r3, r3, #1
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d000      	beq.n	80063f0 <process_control_request+0x140>
 80063ee:	be00      	bkpt	0x0000
        return false;
 80063f0:	2300      	movs	r3, #0
 80063f2:	e248      	b.n	8006886 <process_control_request+0x5d6>
      }

      switch (p_request->bRequest) { //-V2520
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	785b      	ldrb	r3, [r3, #1]
 80063f8:	2b09      	cmp	r3, #9
 80063fa:	f200 80e0 	bhi.w	80065be <process_control_request+0x30e>
 80063fe:	a201      	add	r2, pc, #4	@ (adr r2, 8006404 <process_control_request+0x154>)
 8006400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006404:	0800658d 	.word	0x0800658d
 8006408:	08006551 	.word	0x08006551
 800640c:	080065bf 	.word	0x080065bf
 8006410:	0800652b 	.word	0x0800652b
 8006414:	080065bf 	.word	0x080065bf
 8006418:	0800642d 	.word	0x0800642d
 800641c:	08006511 	.word	0x08006511
 8006420:	080065bf 	.word	0x080065bf
 8006424:	08006451 	.word	0x08006451
 8006428:	08006469 	.word	0x08006469
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 800642c:	6838      	ldr	r0, [r7, #0]
 800642e:	f001 fb5b 	bl	8007ae8 <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	885b      	ldrh	r3, [r3, #2]
 8006436:	b29b      	uxth	r3, r3
 8006438:	b2da      	uxtb	r2, r3
 800643a:	79fb      	ldrb	r3, [r7, #7]
 800643c:	4611      	mov	r1, r2
 800643e:	4618      	mov	r0, r3
 8006440:	f002 f9dc 	bl	80087fc <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 8006444:	4a4d      	ldr	r2, [pc, #308]	@ (800657c <process_control_request+0x2cc>)
 8006446:	7813      	ldrb	r3, [r2, #0]
 8006448:	f043 0302 	orr.w	r3, r3, #2
 800644c:	7013      	strb	r3, [r2, #0]
        break;
 800644e:	e0c2      	b.n	80065d6 <process_control_request+0x326>

        case TUSB_REQ_GET_CONFIGURATION: {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 8006450:	4b4a      	ldr	r3, [pc, #296]	@ (800657c <process_control_request+0x2cc>)
 8006452:	785b      	ldrb	r3, [r3, #1]
 8006454:	b2db      	uxtb	r3, r3
 8006456:	74fb      	strb	r3, [r7, #19]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 8006458:	f107 0213 	add.w	r2, r7, #19
 800645c:	79f8      	ldrb	r0, [r7, #7]
 800645e:	2301      	movs	r3, #1
 8006460:	6839      	ldr	r1, [r7, #0]
 8006462:	f001 fab5 	bl	80079d0 <tud_control_xfer>
        }
        break;
 8006466:	e0b6      	b.n	80065d6 <process_control_request+0x326>

        case TUSB_REQ_SET_CONFIGURATION: {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	885b      	ldrh	r3, [r3, #2]
 800646c:	b29b      	uxth	r3, r3
 800646e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num) {
 8006472:	4b42      	ldr	r3, [pc, #264]	@ (800657c <process_control_request+0x2cc>)
 8006474:	785b      	ldrb	r3, [r3, #1]
 8006476:	b2db      	uxtb	r3, r3
 8006478:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800647c:	429a      	cmp	r2, r3
 800647e:	d041      	beq.n	8006504 <process_control_request+0x254>
            if (_usbd_dev.cfg_num != 0) {
 8006480:	4b3e      	ldr	r3, [pc, #248]	@ (800657c <process_control_request+0x2cc>)
 8006482:	785b      	ldrb	r3, [r3, #1]
 8006484:	b2db      	uxtb	r3, r3
 8006486:	2b00      	cmp	r3, #0
 8006488:	d014      	beq.n	80064b4 <process_control_request+0x204>
              // already configured: need to clear all endpoints and driver first
              TU_LOG_USBD("  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              dcd_sof_enable(rhport, false);
 800648a:	79fb      	ldrb	r3, [r7, #7]
 800648c:	2100      	movs	r1, #0
 800648e:	4618      	mov	r0, r3
 8006490:	f002 fa32 	bl	80088f8 <dcd_sof_enable>
              dcd_edpt_close_all(rhport);
 8006494:	79fb      	ldrb	r3, [r7, #7]
 8006496:	4618      	mov	r0, r3
 8006498:	f002 fa96 	bl	80089c8 <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              const uint8_t speed = _usbd_dev.speed;
 800649c:	4b37      	ldr	r3, [pc, #220]	@ (800657c <process_control_request+0x2cc>)
 800649e:	789b      	ldrb	r3, [r3, #2]
 80064a0:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
              configuration_reset(rhport);
 80064a4:	79fb      	ldrb	r3, [r7, #7]
 80064a6:	4618      	mov	r0, r3
 80064a8:	f7ff fcc2 	bl	8005e30 <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 80064ac:	4a33      	ldr	r2, [pc, #204]	@ (800657c <process_control_request+0x2cc>)
 80064ae:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80064b2:	7093      	strb	r3, [r2, #2]
            }

            _usbd_dev.cfg_num = cfg_num;
 80064b4:	4a31      	ldr	r2, [pc, #196]	@ (800657c <process_control_request+0x2cc>)
 80064b6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80064ba:	7053      	strb	r3, [r2, #1]

            // Handle the new configuration
            if (cfg_num == 0) {
 80064bc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d102      	bne.n	80064ca <process_control_request+0x21a>
              tud_umount_cb();
 80064c4:	f7ff fb8b 	bl	8005bde <tud_umount_cb>
 80064c8:	e01c      	b.n	8006504 <process_control_request+0x254>
            } else {
              if (!process_set_config(rhport, cfg_num)) {
 80064ca:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80064ce:	79fb      	ldrb	r3, [r7, #7]
 80064d0:	4611      	mov	r1, r2
 80064d2:	4618      	mov	r0, r3
 80064d4:	f000 f9e0 	bl	8006898 <process_set_config>
 80064d8:	4603      	mov	r3, r0
 80064da:	f083 0301 	eor.w	r3, r3, #1
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d00d      	beq.n	8006500 <process_control_request+0x250>
                _usbd_dev.cfg_num = 0;
 80064e4:	4b25      	ldr	r3, [pc, #148]	@ (800657c <process_control_request+0x2cc>)
 80064e6:	2200      	movs	r2, #0
 80064e8:	705a      	strb	r2, [r3, #1]
                TU_ASSERT(false);
 80064ea:	4b22      	ldr	r3, [pc, #136]	@ (8006574 <process_control_request+0x2c4>)
 80064ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f003 0301 	and.w	r3, r3, #1
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d000      	beq.n	80064fc <process_control_request+0x24c>
 80064fa:	be00      	bkpt	0x0000
 80064fc:	2300      	movs	r3, #0
 80064fe:	e1c2      	b.n	8006886 <process_control_request+0x5d6>
              }
              tud_mount_cb();
 8006500:	f7ff fb66 	bl	8005bd0 <tud_mount_cb>
            }
          }

          tud_control_status(rhport, p_request);
 8006504:	79fb      	ldrb	r3, [r7, #7]
 8006506:	6839      	ldr	r1, [r7, #0]
 8006508:	4618      	mov	r0, r3
 800650a:	f001 f9dd 	bl	80078c8 <tud_control_status>
        }
        break;
 800650e:	e062      	b.n	80065d6 <process_control_request+0x326>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY(process_get_descriptor(rhport, p_request));
 8006510:	79fb      	ldrb	r3, [r7, #7]
 8006512:	6839      	ldr	r1, [r7, #0]
 8006514:	4618      	mov	r0, r3
 8006516:	f000 faed 	bl	8006af4 <process_get_descriptor>
 800651a:	4603      	mov	r3, r0
 800651c:	f083 0301 	eor.w	r3, r3, #1
 8006520:	b2db      	uxtb	r3, r3
 8006522:	2b00      	cmp	r3, #0
 8006524:	d056      	beq.n	80065d4 <process_control_request+0x324>
 8006526:	2300      	movs	r3, #0
 8006528:	e1ad      	b.n	8006886 <process_control_request+0x5d6>
        break;

        case TUSB_REQ_SET_FEATURE:
          switch(p_request->wValue) { //-V2520
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	885b      	ldrh	r3, [r3, #2]
 800652e:	b29b      	uxth	r3, r3
 8006530:	2b01      	cmp	r3, #1
 8006532:	d10b      	bne.n	800654c <process_control_request+0x29c>
            case TUSB_REQ_FEATURE_REMOTE_WAKEUP:
              TU_LOG_USBD("    Enable Remote Wakeup\r\n");
              // Host may enable remote wake up before suspending especially HID device
              _usbd_dev.remote_wakeup_en = true;
 8006534:	4a11      	ldr	r2, [pc, #68]	@ (800657c <process_control_request+0x2cc>)
 8006536:	7813      	ldrb	r3, [r2, #0]
 8006538:	f043 0308 	orr.w	r3, r3, #8
 800653c:	7013      	strb	r3, [r2, #0]
              tud_control_status(rhport, p_request);
 800653e:	79fb      	ldrb	r3, [r7, #7]
 8006540:	6839      	ldr	r1, [r7, #0]
 8006542:	4618      	mov	r0, r3
 8006544:	f001 f9c0 	bl	80078c8 <tud_control_status>
              break;
 8006548:	bf00      	nop
            #endif

            // Stall unsupported feature selector
            default: return false;
          }
        break;
 800654a:	e044      	b.n	80065d6 <process_control_request+0x326>
            default: return false;
 800654c:	2300      	movs	r3, #0
 800654e:	e19a      	b.n	8006886 <process_control_request+0x5d6>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	885b      	ldrh	r3, [r3, #2]
 8006554:	b29b      	uxth	r3, r3
 8006556:	2b01      	cmp	r3, #1
 8006558:	d001      	beq.n	800655e <process_control_request+0x2ae>
 800655a:	2300      	movs	r3, #0
 800655c:	e193      	b.n	8006886 <process_control_request+0x5d6>
          TU_LOG_USBD("    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = false;
 800655e:	4a07      	ldr	r2, [pc, #28]	@ (800657c <process_control_request+0x2cc>)
 8006560:	7813      	ldrb	r3, [r2, #0]
 8006562:	f023 0308 	bic.w	r3, r3, #8
 8006566:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 8006568:	79fb      	ldrb	r3, [r7, #7]
 800656a:	6839      	ldr	r1, [r7, #0]
 800656c:	4618      	mov	r0, r3
 800656e:	f001 f9ab 	bl	80078c8 <tud_control_status>
          break;
 8006572:	e030      	b.n	80065d6 <process_control_request+0x326>
 8006574:	e000edf0 	.word	0xe000edf0
 8006578:	08005c11 	.word	0x08005c11
 800657c:	2000cc18 	.word	0x2000cc18
 8006580:	2000cc4c 	.word	0x2000cc4c
 8006584:	2000cc48 	.word	0x2000cc48
 8006588:	0800ad58 	.word	0x0800ad58

        case TUSB_REQ_GET_STATUS: {
          // Device status bit mask
          // - Bit 0: Self Powered
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 800658c:	4b9b      	ldr	r3, [pc, #620]	@ (80067fc <process_control_request+0x54c>)
 800658e:	781b      	ldrb	r3, [r3, #0]
 8006590:	095b      	lsrs	r3, r3, #5
 8006592:	b2db      	uxtb	r3, r3
 8006594:	f003 0301 	and.w	r3, r3, #1
 8006598:	b29a      	uxth	r2, r3
 800659a:	4b98      	ldr	r3, [pc, #608]	@ (80067fc <process_control_request+0x54c>)
 800659c:	781b      	ldrb	r3, [r3, #0]
 800659e:	089b      	lsrs	r3, r3, #2
 80065a0:	b2db      	uxtb	r3, r3
 80065a2:	f003 0302 	and.w	r3, r3, #2
 80065a6:	b29b      	uxth	r3, r3
 80065a8:	4313      	orrs	r3, r2
 80065aa:	b29b      	uxth	r3, r3
 80065ac:	823b      	strh	r3, [r7, #16]
          tud_control_xfer(rhport, p_request, &status, 2);
 80065ae:	f107 0210 	add.w	r2, r7, #16
 80065b2:	79f8      	ldrb	r0, [r7, #7]
 80065b4:	2302      	movs	r3, #2
 80065b6:	6839      	ldr	r1, [r7, #0]
 80065b8:	f001 fa0a 	bl	80079d0 <tud_control_xfer>
          break;
 80065bc:	e00b      	b.n	80065d6 <process_control_request+0x326>
        }

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 80065be:	4b90      	ldr	r3, [pc, #576]	@ (8006800 <process_control_request+0x550>)
 80065c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80065c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f003 0301 	and.w	r3, r3, #1
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d000      	beq.n	80065d0 <process_control_request+0x320>
 80065ce:	be00      	bkpt	0x0000
 80065d0:	2300      	movs	r3, #0
 80065d2:	e158      	b.n	8006886 <process_control_request+0x5d6>
        break;
 80065d4:	bf00      	nop
      }
    break;
 80065d6:	e155      	b.n	8006884 <process_control_request+0x5d4>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE: {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	889b      	ldrh	r3, [r3, #4]
 80065dc:	b29b      	uxth	r3, r3
 80065de:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80065e0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 80065e8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80065ec:	2b0f      	cmp	r3, #15
 80065ee:	d901      	bls.n	80065f4 <process_control_request+0x344>
 80065f0:	2300      	movs	r3, #0
 80065f2:	e148      	b.n	8006886 <process_control_request+0x5d6>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 80065f4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80065f8:	4a80      	ldr	r2, [pc, #512]	@ (80067fc <process_control_request+0x54c>)
 80065fa:	4413      	add	r3, r2
 80065fc:	791b      	ldrb	r3, [r3, #4]
 80065fe:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  usbd_class_driver_t const *driver = NULL;
 8006602:	2300      	movs	r3, #0
 8006604:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 8006606:	4b7f      	ldr	r3, [pc, #508]	@ (8006804 <process_control_request+0x554>)
 8006608:	781b      	ldrb	r3, [r3, #0]
 800660a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800660e:	429a      	cmp	r2, r3
 8006610:	d20a      	bcs.n	8006628 <process_control_request+0x378>
    driver = &_app_driver[drvid];
 8006612:	4b7d      	ldr	r3, [pc, #500]	@ (8006808 <process_control_request+0x558>)
 8006614:	6819      	ldr	r1, [r3, #0]
 8006616:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800661a:	4613      	mov	r3, r2
 800661c:	00db      	lsls	r3, r3, #3
 800661e:	4413      	add	r3, r2
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	440b      	add	r3, r1
 8006624:	623b      	str	r3, [r7, #32]
 8006626:	e013      	b.n	8006650 <process_control_request+0x3a0>
    drvid -= _app_driver_count;
 8006628:	4b76      	ldr	r3, [pc, #472]	@ (8006804 <process_control_request+0x554>)
 800662a:	781b      	ldrb	r3, [r3, #0]
 800662c:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8006630:	1ad3      	subs	r3, r2, r3
 8006632:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006636:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800663a:	2b02      	cmp	r3, #2
 800663c:	d808      	bhi.n	8006650 <process_control_request+0x3a0>
      driver = &_usbd_driver[drvid];
 800663e:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8006642:	4613      	mov	r3, r2
 8006644:	00db      	lsls	r3, r3, #3
 8006646:	4413      	add	r3, r2
 8006648:	009b      	lsls	r3, r3, #2
 800664a:	4a70      	ldr	r2, [pc, #448]	@ (800680c <process_control_request+0x55c>)
 800664c:	4413      	add	r3, r2
 800664e:	623b      	str	r3, [r7, #32]
  return driver;
 8006650:	6a3b      	ldr	r3, [r7, #32]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8006652:	653b      	str	r3, [r7, #80]	@ 0x50
      TU_VERIFY(driver);
 8006654:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006656:	2b00      	cmp	r3, #0
 8006658:	d101      	bne.n	800665e <process_control_request+0x3ae>
 800665a:	2300      	movs	r3, #0
 800665c:	e113      	b.n	8006886 <process_control_request+0x5d6>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if (!invoke_class_control(rhport, driver, p_request)) {
 800665e:	79fb      	ldrb	r3, [r7, #7]
 8006660:	683a      	ldr	r2, [r7, #0]
 8006662:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006664:	4618      	mov	r0, r3
 8006666:	f7ff fe0b 	bl	8006280 <invoke_class_control>
 800666a:	4603      	mov	r3, r0
 800666c:	f083 0301 	eor.w	r3, r3, #1
 8006670:	b2db      	uxtb	r3, r3
 8006672:	2b00      	cmp	r3, #0
 8006674:	f000 8105 	beq.w	8006882 <process_control_request+0x5d2>
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	781b      	ldrb	r3, [r3, #0]
 800667c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006680:	b2db      	uxtb	r3, r3
 8006682:	2b00      	cmp	r3, #0
 8006684:	d001      	beq.n	800668a <process_control_request+0x3da>
 8006686:	2300      	movs	r3, #0
 8006688:	e0fd      	b.n	8006886 <process_control_request+0x5d6>

        // Clear complete callback if driver set since it can also stall the request.
        usbd_control_set_complete_callback(NULL);
 800668a:	2000      	movs	r0, #0
 800668c:	f001 fa1c 	bl	8007ac8 <usbd_control_set_complete_callback>

        switch (p_request->bRequest) { //-V2520
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	785b      	ldrb	r3, [r3, #1]
 8006694:	2b0a      	cmp	r3, #10
 8006696:	d002      	beq.n	800669e <process_control_request+0x3ee>
 8006698:	2b0b      	cmp	r3, #11
 800669a:	d00a      	beq.n	80066b2 <process_control_request+0x402>
 800669c:	e00f      	b.n	80066be <process_control_request+0x40e>
          case TUSB_REQ_GET_INTERFACE: {
            uint8_t alternate = 0;
 800669e:	2300      	movs	r3, #0
 80066a0:	73fb      	strb	r3, [r7, #15]
            tud_control_xfer(rhport, p_request, &alternate, 1);
 80066a2:	f107 020f 	add.w	r2, r7, #15
 80066a6:	79f8      	ldrb	r0, [r7, #7]
 80066a8:	2301      	movs	r3, #1
 80066aa:	6839      	ldr	r1, [r7, #0]
 80066ac:	f001 f990 	bl	80079d0 <tud_control_xfer>
            break;
 80066b0:	e007      	b.n	80066c2 <process_control_request+0x412>
          }

          case TUSB_REQ_SET_INTERFACE:
            tud_control_status(rhport, p_request);
 80066b2:	79fb      	ldrb	r3, [r7, #7]
 80066b4:	6839      	ldr	r1, [r7, #0]
 80066b6:	4618      	mov	r0, r3
 80066b8:	f001 f906 	bl	80078c8 <tud_control_status>
            break;
 80066bc:	e001      	b.n	80066c2 <process_control_request+0x412>

          default: return false;
 80066be:	2300      	movs	r3, #0
 80066c0:	e0e1      	b.n	8006886 <process_control_request+0x5d6>
        }
      }
      break;
 80066c2:	e0de      	b.n	8006882 <process_control_request+0x5d2>
    }

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT: {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	889b      	ldrh	r3, [r3, #4]
 80066c8:	b29b      	uxth	r3, r3
 80066ca:	83bb      	strh	r3, [r7, #28]
 80066cc:	8bbb      	ldrh	r3, [r7, #28]
 80066ce:	b2db      	uxtb	r3, r3
 80066d0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80066d4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80066d8:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80066da:	7fbb      	ldrb	r3, [r7, #30]
 80066dc:	f003 030f 	and.w	r3, r3, #15
 80066e0:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 80066e2:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 80066e6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80066ea:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80066ec:	7ffb      	ldrb	r3, [r7, #31]
 80066ee:	09db      	lsrs	r3, r3, #7
 80066f0:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 80066f2:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 80066f6:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80066fa:	2b05      	cmp	r3, #5
 80066fc:	d90a      	bls.n	8006714 <process_control_request+0x464>
 80066fe:	4b40      	ldr	r3, [pc, #256]	@ (8006800 <process_control_request+0x550>)
 8006700:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006702:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f003 0301 	and.w	r3, r3, #1
 800670a:	2b00      	cmp	r3, #0
 800670c:	d000      	beq.n	8006710 <process_control_request+0x460>
 800670e:	be00      	bkpt	0x0000
 8006710:	2300      	movs	r3, #0
 8006712:	e0b8      	b.n	8006886 <process_control_request+0x5d6>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 8006714:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 8006718:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 800671c:	4937      	ldr	r1, [pc, #220]	@ (80067fc <process_control_request+0x54c>)
 800671e:	0052      	lsls	r2, r2, #1
 8006720:	440a      	add	r2, r1
 8006722:	4413      	add	r3, r2
 8006724:	3314      	adds	r3, #20
 8006726:	781b      	ldrb	r3, [r3, #0]
 8006728:	76fb      	strb	r3, [r7, #27]
  usbd_class_driver_t const *driver = NULL;
 800672a:	2300      	movs	r3, #0
 800672c:	617b      	str	r3, [r7, #20]
  if (drvid < _app_driver_count) {
 800672e:	4b35      	ldr	r3, [pc, #212]	@ (8006804 <process_control_request+0x554>)
 8006730:	781b      	ldrb	r3, [r3, #0]
 8006732:	7efa      	ldrb	r2, [r7, #27]
 8006734:	429a      	cmp	r2, r3
 8006736:	d209      	bcs.n	800674c <process_control_request+0x49c>
    driver = &_app_driver[drvid];
 8006738:	4b33      	ldr	r3, [pc, #204]	@ (8006808 <process_control_request+0x558>)
 800673a:	6819      	ldr	r1, [r3, #0]
 800673c:	7efa      	ldrb	r2, [r7, #27]
 800673e:	4613      	mov	r3, r2
 8006740:	00db      	lsls	r3, r3, #3
 8006742:	4413      	add	r3, r2
 8006744:	009b      	lsls	r3, r3, #2
 8006746:	440b      	add	r3, r1
 8006748:	617b      	str	r3, [r7, #20]
 800674a:	e00f      	b.n	800676c <process_control_request+0x4bc>
    drvid -= _app_driver_count;
 800674c:	4b2d      	ldr	r3, [pc, #180]	@ (8006804 <process_control_request+0x554>)
 800674e:	781b      	ldrb	r3, [r3, #0]
 8006750:	7efa      	ldrb	r2, [r7, #27]
 8006752:	1ad3      	subs	r3, r2, r3
 8006754:	76fb      	strb	r3, [r7, #27]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006756:	7efb      	ldrb	r3, [r7, #27]
 8006758:	2b02      	cmp	r3, #2
 800675a:	d807      	bhi.n	800676c <process_control_request+0x4bc>
      driver = &_usbd_driver[drvid];
 800675c:	7efa      	ldrb	r2, [r7, #27]
 800675e:	4613      	mov	r3, r2
 8006760:	00db      	lsls	r3, r3, #3
 8006762:	4413      	add	r3, r2
 8006764:	009b      	lsls	r3, r3, #2
 8006766:	4a29      	ldr	r2, [pc, #164]	@ (800680c <process_control_request+0x55c>)
 8006768:	4413      	add	r3, r2
 800676a:	617b      	str	r3, [r7, #20]
  return driver;
 800676c:	697b      	ldr	r3, [r7, #20]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800676e:	663b      	str	r3, [r7, #96]	@ 0x60

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	781b      	ldrb	r3, [r3, #0]
 8006774:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006778:	b2db      	uxtb	r3, r3
 800677a:	2b00      	cmp	r3, #0
 800677c:	d00c      	beq.n	8006798 <process_control_request+0x4e8>
        // Forward class request to its driver
        TU_VERIFY(driver);
 800677e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006780:	2b00      	cmp	r3, #0
 8006782:	d101      	bne.n	8006788 <process_control_request+0x4d8>
 8006784:	2300      	movs	r3, #0
 8006786:	e07e      	b.n	8006886 <process_control_request+0x5d6>
        return invoke_class_control(rhport, driver, p_request);
 8006788:	79fb      	ldrb	r3, [r7, #7]
 800678a:	683a      	ldr	r2, [r7, #0]
 800678c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800678e:	4618      	mov	r0, r3
 8006790:	f7ff fd76 	bl	8006280 <invoke_class_control>
 8006794:	4603      	mov	r3, r0
 8006796:	e076      	b.n	8006886 <process_control_request+0x5d6>
      } else {
        // Handle STD request to endpoint
        switch (p_request->bRequest) { //-V2520
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	785b      	ldrb	r3, [r3, #1]
 800679c:	2b03      	cmp	r3, #3
 800679e:	d01c      	beq.n	80067da <process_control_request+0x52a>
 80067a0:	2b03      	cmp	r3, #3
 80067a2:	dc56      	bgt.n	8006852 <process_control_request+0x5a2>
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d002      	beq.n	80067ae <process_control_request+0x4fe>
 80067a8:	2b01      	cmp	r3, #1
 80067aa:	d016      	beq.n	80067da <process_control_request+0x52a>
 80067ac:	e051      	b.n	8006852 <process_control_request+0x5a2>
          case TUSB_REQ_GET_STATUS: {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001u : 0x0000u;
 80067ae:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 80067b2:	79fb      	ldrb	r3, [r7, #7]
 80067b4:	4611      	mov	r1, r2
 80067b6:	4618      	mov	r0, r3
 80067b8:	f001 f82e 	bl	8007818 <usbd_edpt_stalled>
 80067bc:	4603      	mov	r3, r0
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d001      	beq.n	80067c6 <process_control_request+0x516>
 80067c2:	2301      	movs	r3, #1
 80067c4:	e000      	b.n	80067c8 <process_control_request+0x518>
 80067c6:	2300      	movs	r3, #0
 80067c8:	81bb      	strh	r3, [r7, #12]
            tud_control_xfer(rhport, p_request, &status, 2);
 80067ca:	f107 020c 	add.w	r2, r7, #12
 80067ce:	79f8      	ldrb	r0, [r7, #7]
 80067d0:	2302      	movs	r3, #2
 80067d2:	6839      	ldr	r1, [r7, #0]
 80067d4:	f001 f8fc 	bl	80079d0 <tud_control_xfer>
          }
          break;
 80067d8:	e047      	b.n	800686a <process_control_request+0x5ba>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE: {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue ) {
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	885b      	ldrh	r3, [r3, #2]
 80067de:	b29b      	uxth	r3, r3
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d11c      	bne.n	800681e <process_control_request+0x56e>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest ) {
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	785b      	ldrb	r3, [r3, #1]
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d111      	bne.n	8006810 <process_control_request+0x560>
                usbd_edpt_clear_stall(rhport, ep_addr);
 80067ec:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 80067f0:	79fb      	ldrb	r3, [r7, #7]
 80067f2:	4611      	mov	r1, r2
 80067f4:	4618      	mov	r0, r3
 80067f6:	f000 ffd1 	bl	800779c <usbd_edpt_clear_stall>
 80067fa:	e010      	b.n	800681e <process_control_request+0x56e>
 80067fc:	2000cc18 	.word	0x2000cc18
 8006800:	e000edf0 	.word	0xe000edf0
 8006804:	2000cc4c 	.word	0x2000cc4c
 8006808:	2000cc48 	.word	0x2000cc48
 800680c:	0800ad58 	.word	0x0800ad58
              }else {
                usbd_edpt_stall(rhport, ep_addr);
 8006810:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8006814:	79fb      	ldrb	r3, [r7, #7]
 8006816:	4611      	mov	r1, r2
 8006818:	4618      	mov	r0, r3
 800681a:	f000 ff81 	bl	8007720 <usbd_edpt_stall>
              }
            }

            if (driver != NULL) {
 800681e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006820:	2b00      	cmp	r3, #0
 8006822:	d021      	beq.n	8006868 <process_control_request+0x5b8>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 8006824:	79fb      	ldrb	r3, [r7, #7]
 8006826:	683a      	ldr	r2, [r7, #0]
 8006828:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800682a:	4618      	mov	r0, r3
 800682c:	f7ff fd28 	bl	8006280 <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 8006830:	2000      	movs	r0, #0
 8006832:	f001 f949 	bl	8007ac8 <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if (!_usbd_dev.ep_status[0][TUSB_DIR_IN].busy) {
 8006836:	4b16      	ldr	r3, [pc, #88]	@ (8006890 <process_control_request+0x5e0>)
 8006838:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800683c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006840:	b2db      	uxtb	r3, r3
 8006842:	2b00      	cmp	r3, #0
 8006844:	d110      	bne.n	8006868 <process_control_request+0x5b8>
                tud_control_status(rhport, p_request);
 8006846:	79fb      	ldrb	r3, [r7, #7]
 8006848:	6839      	ldr	r1, [r7, #0]
 800684a:	4618      	mov	r0, r3
 800684c:	f001 f83c 	bl	80078c8 <tud_control_status>
              }
            }
          }
          break;
 8006850:	e00a      	b.n	8006868 <process_control_request+0x5b8>

          // Unknown/Unsupported request
          default:
            TU_BREAKPOINT();
 8006852:	4b10      	ldr	r3, [pc, #64]	@ (8006894 <process_control_request+0x5e4>)
 8006854:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006856:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f003 0301 	and.w	r3, r3, #1
 800685e:	2b00      	cmp	r3, #0
 8006860:	d000      	beq.n	8006864 <process_control_request+0x5b4>
 8006862:	be00      	bkpt	0x0000
            return false;
 8006864:	2300      	movs	r3, #0
 8006866:	e00e      	b.n	8006886 <process_control_request+0x5d6>
          break;
 8006868:	bf00      	nop
        }
      }
      break;
 800686a:	e00b      	b.n	8006884 <process_control_request+0x5d4>
    }

    // Unknown recipient
    default:
      TU_BREAKPOINT();
 800686c:	4b09      	ldr	r3, [pc, #36]	@ (8006894 <process_control_request+0x5e4>)
 800686e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006870:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f003 0301 	and.w	r3, r3, #1
 8006878:	2b00      	cmp	r3, #0
 800687a:	d000      	beq.n	800687e <process_control_request+0x5ce>
 800687c:	be00      	bkpt	0x0000
      return false;
 800687e:	2300      	movs	r3, #0
 8006880:	e001      	b.n	8006886 <process_control_request+0x5d6>
      break;
 8006882:	bf00      	nop
  }

  return true;
 8006884:	2301      	movs	r3, #1
}
 8006886:	4618      	mov	r0, r3
 8006888:	3768      	adds	r7, #104	@ 0x68
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}
 800688e:	bf00      	nop
 8006890:	2000cc18 	.word	0x2000cc18
 8006894:	e000edf0 	.word	0xe000edf0

08006898 <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b096      	sub	sp, #88	@ 0x58
 800689c:	af00      	add	r7, sp, #0
 800689e:	4603      	mov	r3, r0
 80068a0:	460a      	mov	r2, r1
 80068a2:	71fb      	strb	r3, [r7, #7]
 80068a4:	4613      	mov	r3, r2
 80068a6:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 80068a8:	79bb      	ldrb	r3, [r7, #6]
 80068aa:	3b01      	subs	r3, #1
 80068ac:	b2db      	uxtb	r3, r3
 80068ae:	4618      	mov	r0, r3
 80068b0:	f7fa fa88 	bl	8000dc4 <tud_descriptor_configuration_cb>
 80068b4:	64f8      	str	r0, [r7, #76]	@ 0x4c
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 80068b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d003      	beq.n	80068c4 <process_set_config+0x2c>
 80068bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068be:	785b      	ldrb	r3, [r3, #1]
 80068c0:	2b02      	cmp	r3, #2
 80068c2:	d00a      	beq.n	80068da <process_set_config+0x42>
 80068c4:	4b85      	ldr	r3, [pc, #532]	@ (8006adc <process_set_config+0x244>)
 80068c6:	623b      	str	r3, [r7, #32]
 80068c8:	6a3b      	ldr	r3, [r7, #32]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f003 0301 	and.w	r3, r3, #1
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d000      	beq.n	80068d6 <process_set_config+0x3e>
 80068d4:	be00      	bkpt	0x0000
 80068d6:	2300      	movs	r3, #0
 80068d8:	e0fb      	b.n	8006ad2 <process_set_config+0x23a>

  // Parse configuration descriptor
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 80068da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068dc:	79db      	ldrb	r3, [r3, #7]
 80068de:	115b      	asrs	r3, r3, #5
 80068e0:	f003 0301 	and.w	r3, r3, #1
 80068e4:	b2d9      	uxtb	r1, r3
 80068e6:	4a7e      	ldr	r2, [pc, #504]	@ (8006ae0 <process_set_config+0x248>)
 80068e8:	7813      	ldrb	r3, [r2, #0]
 80068ea:	f361 1304 	bfi	r3, r1, #4, #1
 80068ee:	7013      	strb	r3, [r2, #0]
  _usbd_dev.self_powered          = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED ) ? 1u : 0u;
 80068f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068f2:	79db      	ldrb	r3, [r3, #7]
 80068f4:	119b      	asrs	r3, r3, #6
 80068f6:	f003 0301 	and.w	r3, r3, #1
 80068fa:	b2d9      	uxtb	r1, r3
 80068fc:	4a78      	ldr	r2, [pc, #480]	@ (8006ae0 <process_set_config+0x248>)
 80068fe:	7813      	ldrb	r3, [r2, #0]
 8006900:	f361 1345 	bfi	r3, r1, #5, #1
 8006904:	7013      	strb	r3, [r2, #0]

  // Parse interface descriptor
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 8006906:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006908:	3309      	adds	r3, #9
 800690a:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 800690c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800690e:	885b      	ldrh	r3, [r3, #2]
 8006910:	b29b      	uxth	r3, r3
 8006912:	461a      	mov	r2, r3
 8006914:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006916:	4413      	add	r3, r2
 8006918:	64bb      	str	r3, [r7, #72]	@ 0x48

  while( p_desc < desc_end )
 800691a:	e0d4      	b.n	8006ac6 <process_set_config+0x22e>
  {
    uint8_t assoc_itf_count = 1;
 800691c:	2301      	movs	r3, #1
 800691e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8006922:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006924:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8006926:	69fb      	ldr	r3, [r7, #28]
 8006928:	3301      	adds	r3, #1
 800692a:	781b      	ldrb	r3, [r3, #0]

    // Class will always starts with Interface Association (if any) and then Interface descriptor
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 800692c:	2b0b      	cmp	r3, #11
 800692e:	d10f      	bne.n	8006950 <process_set_config+0xb8>
    {
      tusb_desc_interface_assoc_t const * desc_iad = (tusb_desc_interface_assoc_t const *) p_desc;
 8006930:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006932:	647b      	str	r3, [r7, #68]	@ 0x44
      assoc_itf_count = desc_iad->bInterfaceCount;
 8006934:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006936:	78db      	ldrb	r3, [r3, #3]
 8006938:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800693c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800693e:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8006940:	69bb      	ldr	r3, [r7, #24]
 8006942:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8006944:	697b      	ldr	r3, [r7, #20]
 8006946:	781b      	ldrb	r3, [r3, #0]
 8006948:	461a      	mov	r2, r3
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	4413      	add	r3, r2

      p_desc = tu_desc_next(p_desc); // next to Interface
 800694e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006950:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006952:	613b      	str	r3, [r7, #16]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	3301      	adds	r3, #1
 8006958:	781b      	ldrb	r3, [r3, #0]
      // IAD's first interface number and class should match with opened interface
      //TU_ASSERT(desc_iad->bFirstInterface == desc_itf->bInterfaceNumber &&
      //          desc_iad->bFunctionClass  == desc_itf->bInterfaceClass);
    }

    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 800695a:	2b04      	cmp	r3, #4
 800695c:	d00a      	beq.n	8006974 <process_set_config+0xdc>
 800695e:	4b5f      	ldr	r3, [pc, #380]	@ (8006adc <process_set_config+0x244>)
 8006960:	627b      	str	r3, [r7, #36]	@ 0x24
 8006962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f003 0301 	and.w	r3, r3, #1
 800696a:	2b00      	cmp	r3, #0
 800696c:	d000      	beq.n	8006970 <process_set_config+0xd8>
 800696e:	be00      	bkpt	0x0000
 8006970:	2300      	movs	r3, #0
 8006972:	e0ae      	b.n	8006ad2 <process_set_config+0x23a>
    tusb_desc_interface_t const * desc_itf = (tusb_desc_interface_t const*) p_desc;
 8006974:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006976:	643b      	str	r3, [r7, #64]	@ 0x40

    // Find driver for this interface
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 8006978:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800697a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800697c:	1ad3      	subs	r3, r2, r3
 800697e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    uint8_t drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8006980:	2300      	movs	r3, #0
 8006982:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 8006986:	e082      	b.n	8006a8e <process_set_config+0x1f6>
 8006988:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800698c:	73fb      	strb	r3, [r7, #15]
  usbd_class_driver_t const *driver = NULL;
 800698e:	2300      	movs	r3, #0
 8006990:	60bb      	str	r3, [r7, #8]
  if (drvid < _app_driver_count) {
 8006992:	4b54      	ldr	r3, [pc, #336]	@ (8006ae4 <process_set_config+0x24c>)
 8006994:	781b      	ldrb	r3, [r3, #0]
 8006996:	7bfa      	ldrb	r2, [r7, #15]
 8006998:	429a      	cmp	r2, r3
 800699a:	d209      	bcs.n	80069b0 <process_set_config+0x118>
    driver = &_app_driver[drvid];
 800699c:	4b52      	ldr	r3, [pc, #328]	@ (8006ae8 <process_set_config+0x250>)
 800699e:	6819      	ldr	r1, [r3, #0]
 80069a0:	7bfa      	ldrb	r2, [r7, #15]
 80069a2:	4613      	mov	r3, r2
 80069a4:	00db      	lsls	r3, r3, #3
 80069a6:	4413      	add	r3, r2
 80069a8:	009b      	lsls	r3, r3, #2
 80069aa:	440b      	add	r3, r1
 80069ac:	60bb      	str	r3, [r7, #8]
 80069ae:	e00f      	b.n	80069d0 <process_set_config+0x138>
    drvid -= _app_driver_count;
 80069b0:	4b4c      	ldr	r3, [pc, #304]	@ (8006ae4 <process_set_config+0x24c>)
 80069b2:	781b      	ldrb	r3, [r3, #0]
 80069b4:	7bfa      	ldrb	r2, [r7, #15]
 80069b6:	1ad3      	subs	r3, r2, r3
 80069b8:	73fb      	strb	r3, [r7, #15]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80069ba:	7bfb      	ldrb	r3, [r7, #15]
 80069bc:	2b02      	cmp	r3, #2
 80069be:	d807      	bhi.n	80069d0 <process_set_config+0x138>
      driver = &_usbd_driver[drvid];
 80069c0:	7bfa      	ldrb	r2, [r7, #15]
 80069c2:	4613      	mov	r3, r2
 80069c4:	00db      	lsls	r3, r3, #3
 80069c6:	4413      	add	r3, r2
 80069c8:	009b      	lsls	r3, r3, #2
 80069ca:	4a48      	ldr	r2, [pc, #288]	@ (8006aec <process_set_config+0x254>)
 80069cc:	4413      	add	r3, r2
 80069ce:	60bb      	str	r3, [r7, #8]
  return driver;
 80069d0:	68bb      	ldr	r3, [r7, #8]
    {
      usbd_class_driver_t const *driver = get_driver(drv_id);
 80069d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      TU_ASSERT(driver);
 80069d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d10a      	bne.n	80069f0 <process_set_config+0x158>
 80069da:	4b40      	ldr	r3, [pc, #256]	@ (8006adc <process_set_config+0x244>)
 80069dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f003 0301 	and.w	r3, r3, #1
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d000      	beq.n	80069ec <process_set_config+0x154>
 80069ea:	be00      	bkpt	0x0000
 80069ec:	2300      	movs	r3, #0
 80069ee:	e070      	b.n	8006ad2 <process_set_config+0x23a>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 80069f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069f2:	691b      	ldr	r3, [r3, #16]
 80069f4:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80069f6:	79f8      	ldrb	r0, [r7, #7]
 80069f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80069fa:	4798      	blx	r3
 80069fc:	4603      	mov	r3, r0
 80069fe:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 8006a00:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006a02:	2b08      	cmp	r3, #8
 8006a04:	d93e      	bls.n	8006a84 <process_set_config+0x1ec>
 8006a06:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006a08:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006a0a:	429a      	cmp	r2, r3
 8006a0c:	d83a      	bhi.n	8006a84 <process_set_config+0x1ec>
          }
          #endif
        }

        // bind (associated) interfaces to found driver
        for(uint8_t i=0; i<assoc_itf_count; i++)
 8006a0e:	2300      	movs	r3, #0
 8006a10:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 8006a14:	e024      	b.n	8006a60 <process_set_config+0x1c8>
        {
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 8006a16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a18:	789a      	ldrb	r2, [r3, #2]
 8006a1a:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8006a1e:	4413      	add	r3, r2
 8006a20:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

          // Interface number must not be used already
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 8006a24:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8006a28:	4a2d      	ldr	r2, [pc, #180]	@ (8006ae0 <process_set_config+0x248>)
 8006a2a:	4413      	add	r3, r2
 8006a2c:	791b      	ldrb	r3, [r3, #4]
 8006a2e:	2bff      	cmp	r3, #255	@ 0xff
 8006a30:	d00a      	beq.n	8006a48 <process_set_config+0x1b0>
 8006a32:	4b2a      	ldr	r3, [pc, #168]	@ (8006adc <process_set_config+0x244>)
 8006a34:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f003 0301 	and.w	r3, r3, #1
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d000      	beq.n	8006a44 <process_set_config+0x1ac>
 8006a42:	be00      	bkpt	0x0000
 8006a44:	2300      	movs	r3, #0
 8006a46:	e044      	b.n	8006ad2 <process_set_config+0x23a>
          _usbd_dev.itf2drv[itf_num] = drv_id;
 8006a48:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8006a4c:	4a24      	ldr	r2, [pc, #144]	@ (8006ae0 <process_set_config+0x248>)
 8006a4e:	4413      	add	r3, r2
 8006a50:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 8006a54:	711a      	strb	r2, [r3, #4]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 8006a56:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8006a5a:	3301      	adds	r3, #1
 8006a5c:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 8006a60:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 8006a64:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8006a68:	429a      	cmp	r2, r3
 8006a6a:	d3d4      	bcc.n	8006a16 <process_set_config+0x17e>
        }

        // bind all endpoints to found driver
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 8006a6c:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8006a70:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006a72:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a74:	481e      	ldr	r0, [pc, #120]	@ (8006af0 <process_set_config+0x258>)
 8006a76:	f003 fb93 	bl	800a1a0 <tu_edpt_bind_driver>

        // next Interface
        p_desc += drv_len;
 8006a7a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006a7c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006a7e:	4413      	add	r3, r2
 8006a80:	657b      	str	r3, [r7, #84]	@ 0x54

        break; // exit driver find loop
 8006a82:	e00d      	b.n	8006aa0 <process_set_config+0x208>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8006a84:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8006a88:	3301      	adds	r3, #1
 8006a8a:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 8006a8e:	4b15      	ldr	r3, [pc, #84]	@ (8006ae4 <process_set_config+0x24c>)
 8006a90:	781b      	ldrb	r3, [r3, #0]
 8006a92:	3303      	adds	r3, #3
 8006a94:	b2db      	uxtb	r3, r3
 8006a96:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	f4ff af74 	bcc.w	8006988 <process_set_config+0xf0>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 8006aa0:	4b10      	ldr	r3, [pc, #64]	@ (8006ae4 <process_set_config+0x24c>)
 8006aa2:	781b      	ldrb	r3, [r3, #0]
 8006aa4:	3303      	adds	r3, #3
 8006aa6:	b2db      	uxtb	r3, r3
 8006aa8:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 8006aac:	429a      	cmp	r2, r3
 8006aae:	d30a      	bcc.n	8006ac6 <process_set_config+0x22e>
 8006ab0:	4b0a      	ldr	r3, [pc, #40]	@ (8006adc <process_set_config+0x244>)
 8006ab2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f003 0301 	and.w	r3, r3, #1
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d000      	beq.n	8006ac2 <process_set_config+0x22a>
 8006ac0:	be00      	bkpt	0x0000
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	e005      	b.n	8006ad2 <process_set_config+0x23a>
  while( p_desc < desc_end )
 8006ac6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006ac8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006aca:	429a      	cmp	r2, r3
 8006acc:	f4ff af26 	bcc.w	800691c <process_set_config+0x84>
  }

  return true;
 8006ad0:	2301      	movs	r3, #1
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3758      	adds	r7, #88	@ 0x58
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
 8006ada:	bf00      	nop
 8006adc:	e000edf0 	.word	0xe000edf0
 8006ae0:	2000cc18 	.word	0x2000cc18
 8006ae4:	2000cc4c 	.word	0x2000cc4c
 8006ae8:	2000cc48 	.word	0x2000cc48
 8006aec:	0800ad58 	.word	0x0800ad58
 8006af0:	2000cc2c 	.word	0x2000cc2c

08006af4 <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b094      	sub	sp, #80	@ 0x50
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	4603      	mov	r3, r0
 8006afc:	6039      	str	r1, [r7, #0]
 8006afe:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	885b      	ldrh	r3, [r3, #2]
 8006b04:	b29b      	uxth	r3, r3
 8006b06:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8006b08:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006b0a:	0a1b      	lsrs	r3, r3, #8
 8006b0c:	b29b      	uxth	r3, r3
 8006b0e:	b2db      	uxtb	r3, r3
 8006b10:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	885b      	ldrh	r3, [r3, #2]
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	84fb      	strh	r3, [r7, #38]	@ 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8006b1c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006b1e:	b2db      	uxtb	r3, r3
 8006b20:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  switch(desc_type) { //-V2520
 8006b24:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8006b28:	3b01      	subs	r3, #1
 8006b2a:	2b0e      	cmp	r3, #14
 8006b2c:	f200 80b4 	bhi.w	8006c98 <process_get_descriptor+0x1a4>
 8006b30:	a201      	add	r2, pc, #4	@ (adr r2, 8006b38 <process_get_descriptor+0x44>)
 8006b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b36:	bf00      	nop
 8006b38:	08006b75 	.word	0x08006b75
 8006b3c:	08006bd9 	.word	0x08006bd9
 8006b40:	08006c3f 	.word	0x08006c3f
 8006b44:	08006c99 	.word	0x08006c99
 8006b48:	08006c99 	.word	0x08006c99
 8006b4c:	08006c73 	.word	0x08006c73
 8006b50:	08006bd9 	.word	0x08006bd9
 8006b54:	08006c99 	.word	0x08006c99
 8006b58:	08006c99 	.word	0x08006c99
 8006b5c:	08006c99 	.word	0x08006c99
 8006b60:	08006c99 	.word	0x08006c99
 8006b64:	08006c99 	.word	0x08006c99
 8006b68:	08006c99 	.word	0x08006c99
 8006b6c:	08006c99 	.word	0x08006c99
 8006b70:	08006ba7 	.word	0x08006ba7
    case TUSB_DESC_DEVICE: {
      TU_LOG_USBD(" Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 8006b74:	f7fa f91c 	bl	8000db0 <tud_descriptor_device_cb>
 8006b78:	62f8      	str	r0, [r7, #44]	@ 0x2c
      TU_ASSERT(desc_device);
 8006b7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d10a      	bne.n	8006b96 <process_get_descriptor+0xa2>
 8006b80:	4b48      	ldr	r3, [pc, #288]	@ (8006ca4 <process_get_descriptor+0x1b0>)
 8006b82:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f003 0301 	and.w	r3, r3, #1
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d000      	beq.n	8006b92 <process_get_descriptor+0x9e>
 8006b90:	be00      	bkpt	0x0000
 8006b92:	2300      	movs	r3, #0
 8006b94:	e081      	b.n	8006c9a <process_get_descriptor+0x1a6>
        tusb_control_request_t mod_request = *p_request;
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 8006b96:	79f8      	ldrb	r0, [r7, #7]
 8006b98:	2312      	movs	r3, #18
 8006b9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b9c:	6839      	ldr	r1, [r7, #0]
 8006b9e:	f000 ff17 	bl	80079d0 <tud_control_xfer>
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	e079      	b.n	8006c9a <process_get_descriptor+0x1a6>

    case TUSB_DESC_BOS: {
      TU_LOG_USBD(" BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 8006ba6:	f7fe fff7 	bl	8005b98 <tud_descriptor_bos_cb>
 8006baa:	4603      	mov	r3, r0
 8006bac:	647b      	str	r3, [r7, #68]	@ 0x44
      TU_VERIFY(desc_bos != 0);
 8006bae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d101      	bne.n	8006bb8 <process_get_descriptor+0xc4>
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	e070      	b.n	8006c9a <process_get_descriptor+0x1a6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 8006bb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006bba:	3302      	adds	r3, #2
 8006bbc:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 8006bbe:	6a3b      	ldr	r3, [r7, #32]
 8006bc0:	881b      	ldrh	r3, [r3, #0]
 8006bc2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 8006bc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006bc8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8006bcc:	79f8      	ldrb	r0, [r7, #7]
 8006bce:	6839      	ldr	r1, [r7, #0]
 8006bd0:	f000 fefe 	bl	80079d0 <tud_control_xfer>
 8006bd4:	4603      	mov	r3, r0
 8006bd6:	e060      	b.n	8006c9a <process_get_descriptor+0x1a6>

    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG: {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION ) {
 8006bd8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8006bdc:	2b02      	cmp	r3, #2
 8006bde:	d114      	bne.n	8006c0a <process_get_descriptor+0x116>
        TU_LOG_USBD(" Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 8006be0:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8006be4:	4618      	mov	r0, r3
 8006be6:	f7fa f8ed 	bl	8000dc4 <tud_descriptor_configuration_cb>
 8006bea:	4603      	mov	r3, r0
 8006bec:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_ASSERT(desc_config != 0);
 8006bee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d116      	bne.n	8006c22 <process_get_descriptor+0x12e>
 8006bf4:	4b2b      	ldr	r3, [pc, #172]	@ (8006ca4 <process_get_descriptor+0x1b0>)
 8006bf6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f003 0301 	and.w	r3, r3, #1
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d000      	beq.n	8006c06 <process_get_descriptor+0x112>
 8006c04:	be00      	bkpt	0x0000
 8006c06:	2300      	movs	r3, #0
 8006c08:	e047      	b.n	8006c9a <process_get_descriptor+0x1a6>
      }else {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG_USBD(" Other Speed Configuration\r\n");
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 8006c0a:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f7fe ffd2 	bl	8005bb8 <tud_descriptor_other_speed_configuration_cb>
 8006c14:	4603      	mov	r3, r0
 8006c16:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_VERIFY(desc_config != 0);
 8006c18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d101      	bne.n	8006c22 <process_get_descriptor+0x12e>
 8006c1e:	2300      	movs	r3, #0
 8006c20:	e03b      	b.n	8006c9a <process_get_descriptor+0x1a6>
      }

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 8006c22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c24:	3302      	adds	r3, #2
 8006c26:	61fb      	str	r3, [r7, #28]
 8006c28:	69fb      	ldr	r3, [r7, #28]
 8006c2a:	881b      	ldrh	r3, [r3, #0]
 8006c2c:	867b      	strh	r3, [r7, #50]	@ 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 8006c2e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006c30:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006c32:	79f8      	ldrb	r0, [r7, #7]
 8006c34:	6839      	ldr	r1, [r7, #0]
 8006c36:	f000 fecb 	bl	80079d0 <tud_control_xfer>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	e02d      	b.n	8006c9a <process_get_descriptor+0x1a6>

    case TUSB_DESC_STRING: {
      TU_LOG_USBD(" String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	889b      	ldrh	r3, [r3, #4]
 8006c42:	b29a      	uxth	r2, r3
 8006c44:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8006c48:	4611      	mov	r1, r2
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	f7fa f8d6 	bl	8000dfc <tud_descriptor_string_cb>
 8006c50:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(desc_str);
 8006c52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d101      	bne.n	8006c5c <process_get_descriptor+0x168>
 8006c58:	2300      	movs	r3, #0
 8006c5a:	e01e      	b.n	8006c9a <process_get_descriptor+0x1a6>
 8006c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c5e:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 8006c60:	69bb      	ldr	r3, [r7, #24]
 8006c62:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 8006c64:	79f8      	ldrb	r0, [r7, #7]
 8006c66:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006c68:	6839      	ldr	r1, [r7, #0]
 8006c6a:	f000 feb1 	bl	80079d0 <tud_control_xfer>
 8006c6e:	4603      	mov	r3, r0
 8006c70:	e013      	b.n	8006c9a <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    case TUSB_DESC_DEVICE_QUALIFIER: {
      TU_LOG_USBD(" Device Qualifier\r\n");
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 8006c72:	f7fe ff99 	bl	8005ba8 <tud_descriptor_device_qualifier_cb>
 8006c76:	63f8      	str	r0, [r7, #60]	@ 0x3c
      TU_VERIFY(desc_qualifier);
 8006c78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d101      	bne.n	8006c82 <process_get_descriptor+0x18e>
 8006c7e:	2300      	movs	r3, #0
 8006c80:	e00b      	b.n	8006c9a <process_get_descriptor+0x1a6>
 8006c82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c84:	617b      	str	r3, [r7, #20]
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	781b      	ldrb	r3, [r3, #0]
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 8006c8a:	79f8      	ldrb	r0, [r7, #7]
 8006c8c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006c8e:	6839      	ldr	r1, [r7, #0]
 8006c90:	f000 fe9e 	bl	80079d0 <tud_control_xfer>
 8006c94:	4603      	mov	r3, r0
 8006c96:	e000      	b.n	8006c9a <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    default: return false;
 8006c98:	2300      	movs	r3, #0
  }
}
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	3750      	adds	r7, #80	@ 0x50
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bd80      	pop	{r7, pc}
 8006ca2:	bf00      	nop
 8006ca4:	e000edf0 	.word	0xe000edf0

08006ca8 <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const* event, bool in_isr) {
 8006ca8:	b590      	push	{r4, r7, lr}
 8006caa:	b0a5      	sub	sp, #148	@ 0x94
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
 8006cb0:	460b      	mov	r3, r1
 8006cb2:	70fb      	strb	r3, [r7, #3]
  bool send = false;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  switch (event->event_id) {
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	785b      	ldrb	r3, [r3, #1]
 8006cbe:	3b02      	subs	r3, #2
 8006cc0:	2b05      	cmp	r3, #5
 8006cc2:	f200 823c 	bhi.w	800713e <dcd_event_handler+0x496>
 8006cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8006ccc <dcd_event_handler+0x24>)
 8006cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ccc:	08006ce5 	.word	0x08006ce5
 8006cd0:	08006d55 	.word	0x08006d55
 8006cd4:	08006d11 	.word	0x08006d11
 8006cd8:	08006d33 	.word	0x08006d33
 8006cdc:	08006fb5 	.word	0x08006fb5
 8006ce0:	08006fcb 	.word	0x08006fcb
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected = 0;
 8006ce4:	4aad      	ldr	r2, [pc, #692]	@ (8006f9c <dcd_event_handler+0x2f4>)
 8006ce6:	7813      	ldrb	r3, [r2, #0]
 8006ce8:	f023 0301 	bic.w	r3, r3, #1
 8006cec:	7013      	strb	r3, [r2, #0]
      _usbd_dev.addressed = 0;
 8006cee:	4aab      	ldr	r2, [pc, #684]	@ (8006f9c <dcd_event_handler+0x2f4>)
 8006cf0:	7813      	ldrb	r3, [r2, #0]
 8006cf2:	f023 0302 	bic.w	r3, r3, #2
 8006cf6:	7013      	strb	r3, [r2, #0]
      _usbd_dev.cfg_num = 0;
 8006cf8:	4ba8      	ldr	r3, [pc, #672]	@ (8006f9c <dcd_event_handler+0x2f4>)
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	705a      	strb	r2, [r3, #1]
      _usbd_dev.suspended = 0;
 8006cfe:	4aa7      	ldr	r2, [pc, #668]	@ (8006f9c <dcd_event_handler+0x2f4>)
 8006d00:	7813      	ldrb	r3, [r2, #0]
 8006d02:	f023 0304 	bic.w	r3, r3, #4
 8006d06:	7013      	strb	r3, [r2, #0]
      send = true;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 8006d0e:	e221      	b.n	8007154 <dcd_event_handler+0x4ac>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if (_usbd_dev.connected) {
 8006d10:	4ba2      	ldr	r3, [pc, #648]	@ (8006f9c <dcd_event_handler+0x2f4>)
 8006d12:	781b      	ldrb	r3, [r3, #0]
 8006d14:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006d18:	b2db      	uxtb	r3, r3
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	f000 8213 	beq.w	8007146 <dcd_event_handler+0x49e>
        _usbd_dev.suspended = 1;
 8006d20:	4a9e      	ldr	r2, [pc, #632]	@ (8006f9c <dcd_event_handler+0x2f4>)
 8006d22:	7813      	ldrb	r3, [r2, #0]
 8006d24:	f043 0304 	orr.w	r3, r3, #4
 8006d28:	7013      	strb	r3, [r2, #0]
        send = true;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 8006d30:	e209      	b.n	8007146 <dcd_event_handler+0x49e>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if (_usbd_dev.connected) {
 8006d32:	4b9a      	ldr	r3, [pc, #616]	@ (8006f9c <dcd_event_handler+0x2f4>)
 8006d34:	781b      	ldrb	r3, [r3, #0]
 8006d36:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006d3a:	b2db      	uxtb	r3, r3
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	f000 8204 	beq.w	800714a <dcd_event_handler+0x4a2>
        _usbd_dev.suspended = 0;
 8006d42:	4a96      	ldr	r2, [pc, #600]	@ (8006f9c <dcd_event_handler+0x2f4>)
 8006d44:	7813      	ldrb	r3, [r2, #0]
 8006d46:	f023 0304 	bic.w	r3, r3, #4
 8006d4a:	7013      	strb	r3, [r2, #0]
        send = true;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 8006d52:	e1fa      	b.n	800714a <dcd_event_handler+0x4a2>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8006d54:	2300      	movs	r3, #0
 8006d56:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 8006d5a:	e044      	b.n	8006de6 <dcd_event_handler+0x13e>
 8006d5c:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8006d60:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  usbd_class_driver_t const *driver = NULL;
 8006d64:	2300      	movs	r3, #0
 8006d66:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (drvid < _app_driver_count) {
 8006d68:	4b8d      	ldr	r3, [pc, #564]	@ (8006fa0 <dcd_event_handler+0x2f8>)
 8006d6a:	781b      	ldrb	r3, [r3, #0]
 8006d6c:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8006d70:	429a      	cmp	r2, r3
 8006d72:	d20a      	bcs.n	8006d8a <dcd_event_handler+0xe2>
    driver = &_app_driver[drvid];
 8006d74:	4b8b      	ldr	r3, [pc, #556]	@ (8006fa4 <dcd_event_handler+0x2fc>)
 8006d76:	6819      	ldr	r1, [r3, #0]
 8006d78:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8006d7c:	4613      	mov	r3, r2
 8006d7e:	00db      	lsls	r3, r3, #3
 8006d80:	4413      	add	r3, r2
 8006d82:	009b      	lsls	r3, r3, #2
 8006d84:	440b      	add	r3, r1
 8006d86:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006d88:	e013      	b.n	8006db2 <dcd_event_handler+0x10a>
    drvid -= _app_driver_count;
 8006d8a:	4b85      	ldr	r3, [pc, #532]	@ (8006fa0 <dcd_event_handler+0x2f8>)
 8006d8c:	781b      	ldrb	r3, [r3, #0]
 8006d8e:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8006d92:	1ad3      	subs	r3, r2, r3
 8006d94:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006d98:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8006d9c:	2b02      	cmp	r3, #2
 8006d9e:	d808      	bhi.n	8006db2 <dcd_event_handler+0x10a>
      driver = &_usbd_driver[drvid];
 8006da0:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8006da4:	4613      	mov	r3, r2
 8006da6:	00db      	lsls	r3, r3, #3
 8006da8:	4413      	add	r3, r2
 8006daa:	009b      	lsls	r3, r3, #2
 8006dac:	4a7e      	ldr	r2, [pc, #504]	@ (8006fa8 <dcd_event_handler+0x300>)
 8006dae:	4413      	add	r3, r2
 8006db0:	67bb      	str	r3, [r7, #120]	@ 0x78
  return driver;
 8006db2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
        usbd_class_driver_t const* driver = get_driver(i);
 8006db4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        if (driver && driver->sof) {
 8006db8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d00d      	beq.n	8006ddc <dcd_event_handler+0x134>
 8006dc0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006dc4:	6a1b      	ldr	r3, [r3, #32]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d008      	beq.n	8006ddc <dcd_event_handler+0x134>
          driver->sof(event->rhport, event->sof.frame_count);
 8006dca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006dce:	6a1b      	ldr	r3, [r3, #32]
 8006dd0:	687a      	ldr	r2, [r7, #4]
 8006dd2:	7810      	ldrb	r0, [r2, #0]
 8006dd4:	687a      	ldr	r2, [r7, #4]
 8006dd6:	6852      	ldr	r2, [r2, #4]
 8006dd8:	4611      	mov	r1, r2
 8006dda:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8006ddc:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8006de0:	3301      	adds	r3, #1
 8006de2:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 8006de6:	4b6e      	ldr	r3, [pc, #440]	@ (8006fa0 <dcd_event_handler+0x2f8>)
 8006de8:	781b      	ldrb	r3, [r3, #0]
 8006dea:	3303      	adds	r3, #3
 8006dec:	b2db      	uxtb	r3, r3
 8006dee:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 8006df2:	429a      	cmp	r2, r3
 8006df4:	d3b2      	bcc.n	8006d5c <dcd_event_handler+0xb4>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if (_usbd_dev.suspended) {
 8006df6:	4b69      	ldr	r3, [pc, #420]	@ (8006f9c <dcd_event_handler+0x2f4>)
 8006df8:	781b      	ldrb	r3, [r3, #0]
 8006dfa:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006dfe:	b2db      	uxtb	r3, r3
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d05a      	beq.n	8006eba <dcd_event_handler+0x212>
        _usbd_dev.suspended = 0;
 8006e04:	4a65      	ldr	r2, [pc, #404]	@ (8006f9c <dcd_event_handler+0x2f4>)
 8006e06:	7813      	ldrb	r3, [r2, #0]
 8006e08:	f023 0304 	bic.w	r3, r3, #4
 8006e0c:	7013      	strb	r3, [r2, #0]

        dcd_event_t const event_resume = {.rhport = event->rhport, .event_id = DCD_EVENT_RESUME};
 8006e0e:	f107 0314 	add.w	r3, r7, #20
 8006e12:	2200      	movs	r2, #0
 8006e14:	601a      	str	r2, [r3, #0]
 8006e16:	605a      	str	r2, [r3, #4]
 8006e18:	609a      	str	r2, [r3, #8]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	781b      	ldrb	r3, [r3, #0]
 8006e1e:	753b      	strb	r3, [r7, #20]
 8006e20:	2305      	movs	r3, #5
 8006e22:	757b      	strb	r3, [r7, #21]
 8006e24:	f107 0314 	add.w	r3, r7, #20
 8006e28:	677b      	str	r3, [r7, #116]	@ 0x74
 8006e2a:	78fb      	ldrb	r3, [r7, #3]
 8006e2c:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8006e30:	4b5e      	ldr	r3, [pc, #376]	@ (8006fac <dcd_event_handler+0x304>)
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006e36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e38:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006e3a:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8006e3e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const* data, bool in_isr) {
  if (!in_isr) {
 8006e42:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006e46:	f083 0301 	eor.w	r3, r3, #1
 8006e4a:	b2db      	uxtb	r3, r3
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d003      	beq.n	8006e58 <dcd_event_handler+0x1b0>
    qhdl->interrupt_set(false);
 8006e50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	2000      	movs	r0, #0
 8006e56:	4798      	blx	r3
  }

  const bool success = tu_fifo_write(&qhdl->ff, data);
 8006e58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e5a:	3304      	adds	r3, #4
 8006e5c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006e5e:	4618      	mov	r0, r3
 8006e60:	f7fe fdf7 	bl	8005a52 <tu_fifo_write>
 8006e64:	4603      	mov	r3, r0
 8006e66:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

  if (!in_isr) {
 8006e6a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006e6e:	f083 0301 	eor.w	r3, r3, #1
 8006e72:	b2db      	uxtb	r3, r3
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d003      	beq.n	8006e80 <dcd_event_handler+0x1d8>
    qhdl->interrupt_set(true);
 8006e78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	2001      	movs	r0, #1
 8006e7e:	4798      	blx	r3
  }

  return success;
 8006e80:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8006e84:	f083 0301 	eor.w	r3, r3, #1
 8006e88:	b2db      	uxtb	r3, r3
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d009      	beq.n	8006ea2 <dcd_event_handler+0x1fa>
 8006e8e:	4b48      	ldr	r3, [pc, #288]	@ (8006fb0 <dcd_event_handler+0x308>)
 8006e90:	663b      	str	r3, [r7, #96]	@ 0x60
 8006e92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f003 0301 	and.w	r3, r3, #1
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d00c      	beq.n	8006eb8 <dcd_event_handler+0x210>
 8006e9e:	be00      	bkpt	0x0000
 8006ea0:	e00a      	b.n	8006eb8 <dcd_event_handler+0x210>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 8006ea2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ea4:	7818      	ldrb	r0, [r3, #0]
 8006ea6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ea8:	785b      	ldrb	r3, [r3, #1]
 8006eaa:	4619      	mov	r1, r3
 8006eac:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8006eb0:	461a      	mov	r2, r3
 8006eb2:	f7fe fe59 	bl	8005b68 <tud_event_hook_cb>
  return true;
 8006eb6:	e000      	b.n	8006eba <dcd_event_handler+0x212>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8006eb8:	bf00      	nop
        queue_event(&event_resume, in_isr);
      }

      if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 8006eba:	4b38      	ldr	r3, [pc, #224]	@ (8006f9c <dcd_event_handler+0x2f4>)
 8006ebc:	78db      	ldrb	r3, [r3, #3]
 8006ebe:	b2db      	uxtb	r3, r3
 8006ec0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8006ec8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8006ecc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006ece:	fa22 f303 	lsr.w	r3, r2, r3
 8006ed2:	f003 0301 	and.w	r3, r3, #1
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	bf14      	ite	ne
 8006eda:	2301      	movne	r3, #1
 8006edc:	2300      	moveq	r3, #0
 8006ede:	b2db      	uxtb	r3, r3
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	f000 8134 	beq.w	800714e <dcd_event_handler+0x4a6>
        dcd_event_t const event_sof = {.rhport = event->rhport, .event_id = DCD_EVENT_SOF, .sof.frame_count = event->sof.frame_count};
 8006ee6:	f107 0308 	add.w	r3, r7, #8
 8006eea:	2200      	movs	r2, #0
 8006eec:	601a      	str	r2, [r3, #0]
 8006eee:	605a      	str	r2, [r3, #4]
 8006ef0:	609a      	str	r2, [r3, #8]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	781b      	ldrb	r3, [r3, #0]
 8006ef6:	723b      	strb	r3, [r7, #8]
 8006ef8:	2303      	movs	r3, #3
 8006efa:	727b      	strb	r3, [r7, #9]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	60fb      	str	r3, [r7, #12]
 8006f02:	f107 0308 	add.w	r3, r7, #8
 8006f06:	657b      	str	r3, [r7, #84]	@ 0x54
 8006f08:	78fb      	ldrb	r3, [r7, #3]
 8006f0a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8006f0e:	4b27      	ldr	r3, [pc, #156]	@ (8006fac <dcd_event_handler+0x304>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006f16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f18:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8006f1c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (!in_isr) {
 8006f20:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006f24:	f083 0301 	eor.w	r3, r3, #1
 8006f28:	b2db      	uxtb	r3, r3
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d003      	beq.n	8006f36 <dcd_event_handler+0x28e>
    qhdl->interrupt_set(false);
 8006f2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	2000      	movs	r0, #0
 8006f34:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 8006f36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f38:	3304      	adds	r3, #4
 8006f3a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f7fe fd88 	bl	8005a52 <tu_fifo_write>
 8006f42:	4603      	mov	r3, r0
 8006f44:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (!in_isr) {
 8006f48:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006f4c:	f083 0301 	eor.w	r3, r3, #1
 8006f50:	b2db      	uxtb	r3, r3
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d003      	beq.n	8006f5e <dcd_event_handler+0x2b6>
    qhdl->interrupt_set(true);
 8006f56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	2001      	movs	r0, #1
 8006f5c:	4798      	blx	r3
  return success;
 8006f5e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8006f62:	f083 0301 	eor.w	r3, r3, #1
 8006f66:	b2db      	uxtb	r3, r3
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d009      	beq.n	8006f80 <dcd_event_handler+0x2d8>
 8006f6c:	4b10      	ldr	r3, [pc, #64]	@ (8006fb0 <dcd_event_handler+0x308>)
 8006f6e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f003 0301 	and.w	r3, r3, #1
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d00c      	beq.n	8006f96 <dcd_event_handler+0x2ee>
 8006f7c:	be00      	bkpt	0x0000
 8006f7e:	e00a      	b.n	8006f96 <dcd_event_handler+0x2ee>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 8006f80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006f82:	7818      	ldrb	r0, [r3, #0]
 8006f84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006f86:	785b      	ldrb	r3, [r3, #1]
 8006f88:	4619      	mov	r1, r3
 8006f8a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8006f8e:	461a      	mov	r2, r3
 8006f90:	f7fe fdea 	bl	8005b68 <tud_event_hook_cb>
  return true;
 8006f94:	e000      	b.n	8006f98 <dcd_event_handler+0x2f0>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8006f96:	bf00      	nop
        queue_event(&event_sof, in_isr);
      }
      break;
 8006f98:	e0d9      	b.n	800714e <dcd_event_handler+0x4a6>
 8006f9a:	bf00      	nop
 8006f9c:	2000cc18 	.word	0x2000cc18
 8006fa0:	2000cc4c 	.word	0x2000cc4c
 8006fa4:	2000cc48 	.word	0x2000cc48
 8006fa8:	0800ad58 	.word	0x0800ad58
 8006fac:	2000cd10 	.word	0x2000cd10
 8006fb0:	e000edf0 	.word	0xe000edf0

    case DCD_EVENT_SETUP_RECEIVED:
      _usbd_queued_setup++;
 8006fb4:	4b90      	ldr	r3, [pc, #576]	@ (80071f8 <dcd_event_handler+0x550>)
 8006fb6:	781b      	ldrb	r3, [r3, #0]
 8006fb8:	b2db      	uxtb	r3, r3
 8006fba:	3301      	adds	r3, #1
 8006fbc:	b2da      	uxtb	r2, r3
 8006fbe:	4b8e      	ldr	r3, [pc, #568]	@ (80071f8 <dcd_event_handler+0x550>)
 8006fc0:	701a      	strb	r2, [r3, #0]
      send = true;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 8006fc8:	e0c4      	b.n	8007154 <dcd_event_handler+0x4ac>

    case DCD_EVENT_XFER_COMPLETE: {
      // Invoke the class callback associated with the endpoint address
      uint8_t const ep_addr = event->xfer_complete.ep_addr;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	791b      	ldrb	r3, [r3, #4]
 8006fce:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
 8006fd2:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 8006fd6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8006fda:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8006fde:	f003 030f 	and.w	r3, r3, #15
 8006fe2:	b2db      	uxtb	r3, r3
      uint8_t const epnum = tu_edpt_number(ep_addr);
 8006fe4:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
 8006fe8:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 8006fec:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8006ff0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006ff4:	09db      	lsrs	r3, r3, #7
 8006ff6:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 8006ff8:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

      send = true;
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      if(epnum > 0) {
 8007002:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8007006:	2b00      	cmp	r3, #0
 8007008:	f000 80a3 	beq.w	8007152 <dcd_event_handler+0x4aa>
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800700c:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8007010:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8007014:	4979      	ldr	r1, [pc, #484]	@ (80071fc <dcd_event_handler+0x554>)
 8007016:	0052      	lsls	r2, r2, #1
 8007018:	440a      	add	r2, r1
 800701a:	4413      	add	r3, r2
 800701c:	3314      	adds	r3, #20
 800701e:	781b      	ldrb	r3, [r3, #0]
 8007020:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  usbd_class_driver_t const *driver = NULL;
 8007024:	2300      	movs	r3, #0
 8007026:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (drvid < _app_driver_count) {
 8007028:	4b75      	ldr	r3, [pc, #468]	@ (8007200 <dcd_event_handler+0x558>)
 800702a:	781b      	ldrb	r3, [r3, #0]
 800702c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8007030:	429a      	cmp	r2, r3
 8007032:	d20a      	bcs.n	800704a <dcd_event_handler+0x3a2>
    driver = &_app_driver[drvid];
 8007034:	4b73      	ldr	r3, [pc, #460]	@ (8007204 <dcd_event_handler+0x55c>)
 8007036:	6819      	ldr	r1, [r3, #0]
 8007038:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800703c:	4613      	mov	r3, r2
 800703e:	00db      	lsls	r3, r3, #3
 8007040:	4413      	add	r3, r2
 8007042:	009b      	lsls	r3, r3, #2
 8007044:	440b      	add	r3, r1
 8007046:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007048:	e013      	b.n	8007072 <dcd_event_handler+0x3ca>
    drvid -= _app_driver_count;
 800704a:	4b6d      	ldr	r3, [pc, #436]	@ (8007200 <dcd_event_handler+0x558>)
 800704c:	781b      	ldrb	r3, [r3, #0]
 800704e:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8007052:	1ad3      	subs	r3, r2, r3
 8007054:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8007058:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800705c:	2b02      	cmp	r3, #2
 800705e:	d808      	bhi.n	8007072 <dcd_event_handler+0x3ca>
      driver = &_usbd_driver[drvid];
 8007060:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8007064:	4613      	mov	r3, r2
 8007066:	00db      	lsls	r3, r3, #3
 8007068:	4413      	add	r3, r2
 800706a:	009b      	lsls	r3, r3, #2
 800706c:	4a66      	ldr	r2, [pc, #408]	@ (8007208 <dcd_event_handler+0x560>)
 800706e:	4413      	add	r3, r2
 8007070:	63bb      	str	r3, [r7, #56]	@ 0x38
  return driver;
 8007072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8007074:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

        if (driver && driver->xfer_isr) {
 8007078:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800707c:	2b00      	cmp	r3, #0
 800707e:	d068      	beq.n	8007152 <dcd_event_handler+0x4aa>
 8007080:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007084:	69db      	ldr	r3, [r3, #28]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d063      	beq.n	8007152 <dcd_event_handler+0x4aa>
          _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800708a:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800708e:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8007092:	495a      	ldr	r1, [pc, #360]	@ (80071fc <dcd_event_handler+0x554>)
 8007094:	0052      	lsls	r2, r2, #1
 8007096:	440a      	add	r2, r1
 8007098:	4413      	add	r3, r2
 800709a:	f103 0220 	add.w	r2, r3, #32
 800709e:	7813      	ldrb	r3, [r2, #0]
 80070a0:	f023 0301 	bic.w	r3, r3, #1
 80070a4:	7013      	strb	r3, [r2, #0]
          _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 80070a6:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 80070aa:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80070ae:	4953      	ldr	r1, [pc, #332]	@ (80071fc <dcd_event_handler+0x554>)
 80070b0:	0052      	lsls	r2, r2, #1
 80070b2:	440a      	add	r2, r1
 80070b4:	4413      	add	r3, r2
 80070b6:	f103 0220 	add.w	r2, r3, #32
 80070ba:	7813      	ldrb	r3, [r2, #0]
 80070bc:	f023 0304 	bic.w	r3, r3, #4
 80070c0:	7013      	strb	r3, [r2, #0]

          send = !driver->xfer_isr(event->rhport, ep_addr, (xfer_result_t) event->xfer_complete.result, event->xfer_complete.len);
 80070c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80070c6:	69dc      	ldr	r4, [r3, #28]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	7818      	ldrb	r0, [r3, #0]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	795a      	ldrb	r2, [r3, #5]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	689b      	ldr	r3, [r3, #8]
 80070d4:	f897 108d 	ldrb.w	r1, [r7, #141]	@ 0x8d
 80070d8:	47a0      	blx	r4
 80070da:	4603      	mov	r3, r0
 80070dc:	2b00      	cmp	r3, #0
 80070de:	bf14      	ite	ne
 80070e0:	2301      	movne	r3, #1
 80070e2:	2300      	moveq	r3, #0
 80070e4:	b2db      	uxtb	r3, r3
 80070e6:	f083 0301 	eor.w	r3, r3, #1
 80070ea:	b2db      	uxtb	r3, r3
 80070ec:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 80070f0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80070f4:	f003 0301 	and.w	r3, r3, #1
 80070f8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

          // xfer_isr() is deferred to xfer_cb(), revert busy/claimed status
          if (send) {
 80070fc:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8007100:	2b00      	cmp	r3, #0
 8007102:	d026      	beq.n	8007152 <dcd_event_handler+0x4aa>
            _usbd_dev.ep_status[epnum][ep_dir].busy = 1;
 8007104:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8007108:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800710c:	493b      	ldr	r1, [pc, #236]	@ (80071fc <dcd_event_handler+0x554>)
 800710e:	0052      	lsls	r2, r2, #1
 8007110:	440a      	add	r2, r1
 8007112:	4413      	add	r3, r2
 8007114:	f103 0220 	add.w	r2, r3, #32
 8007118:	7813      	ldrb	r3, [r2, #0]
 800711a:	f043 0301 	orr.w	r3, r3, #1
 800711e:	7013      	strb	r3, [r2, #0]
            _usbd_dev.ep_status[epnum][ep_dir].claimed = 1;
 8007120:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8007124:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8007128:	4934      	ldr	r1, [pc, #208]	@ (80071fc <dcd_event_handler+0x554>)
 800712a:	0052      	lsls	r2, r2, #1
 800712c:	440a      	add	r2, r1
 800712e:	4413      	add	r3, r2
 8007130:	f103 0220 	add.w	r2, r3, #32
 8007134:	7813      	ldrb	r3, [r2, #0]
 8007136:	f043 0304 	orr.w	r3, r3, #4
 800713a:	7013      	strb	r3, [r2, #0]
          }
        }
      }
      break;
 800713c:	e009      	b.n	8007152 <dcd_event_handler+0x4aa>
    }

    default:
      send = true;
 800713e:	2301      	movs	r3, #1
 8007140:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 8007144:	e006      	b.n	8007154 <dcd_event_handler+0x4ac>
      break;
 8007146:	bf00      	nop
 8007148:	e004      	b.n	8007154 <dcd_event_handler+0x4ac>
      break;
 800714a:	bf00      	nop
 800714c:	e002      	b.n	8007154 <dcd_event_handler+0x4ac>
      break;
 800714e:	bf00      	nop
 8007150:	e000      	b.n	8007154 <dcd_event_handler+0x4ac>
      break;
 8007152:	bf00      	nop
  }

  if (send) {
 8007154:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8007158:	2b00      	cmp	r3, #0
 800715a:	d049      	beq.n	80071f0 <dcd_event_handler+0x548>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007160:	78fb      	ldrb	r3, [r7, #3]
 8007162:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8007166:	4b29      	ldr	r3, [pc, #164]	@ (800720c <dcd_event_handler+0x564>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800716c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800716e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007170:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007174:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (!in_isr) {
 8007178:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800717c:	f083 0301 	eor.w	r3, r3, #1
 8007180:	b2db      	uxtb	r3, r3
 8007182:	2b00      	cmp	r3, #0
 8007184:	d003      	beq.n	800718e <dcd_event_handler+0x4e6>
    qhdl->interrupt_set(false);
 8007186:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	2000      	movs	r0, #0
 800718c:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 800718e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007190:	3304      	adds	r3, #4
 8007192:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007194:	4618      	mov	r0, r3
 8007196:	f7fe fc5c 	bl	8005a52 <tu_fifo_write>
 800719a:	4603      	mov	r3, r0
 800719c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  if (!in_isr) {
 80071a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80071a4:	f083 0301 	eor.w	r3, r3, #1
 80071a8:	b2db      	uxtb	r3, r3
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d003      	beq.n	80071b6 <dcd_event_handler+0x50e>
    qhdl->interrupt_set(true);
 80071ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	2001      	movs	r0, #1
 80071b4:	4798      	blx	r3
  return success;
 80071b6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80071ba:	f083 0301 	eor.w	r3, r3, #1
 80071be:	b2db      	uxtb	r3, r3
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d009      	beq.n	80071d8 <dcd_event_handler+0x530>
 80071c4:	4b12      	ldr	r3, [pc, #72]	@ (8007210 <dcd_event_handler+0x568>)
 80071c6:	623b      	str	r3, [r7, #32]
 80071c8:	6a3b      	ldr	r3, [r7, #32]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f003 0301 	and.w	r3, r3, #1
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d00c      	beq.n	80071ee <dcd_event_handler+0x546>
 80071d4:	be00      	bkpt	0x0000
 80071d6:	e00a      	b.n	80071ee <dcd_event_handler+0x546>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 80071d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071da:	7818      	ldrb	r0, [r3, #0]
 80071dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071de:	785b      	ldrb	r3, [r3, #1]
 80071e0:	4619      	mov	r1, r3
 80071e2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80071e6:	461a      	mov	r2, r3
 80071e8:	f7fe fcbe 	bl	8005b68 <tud_event_hook_cb>
  return true;
 80071ec:	e000      	b.n	80071f0 <dcd_event_handler+0x548>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 80071ee:	bf00      	nop
    queue_event(event, in_isr);
  }
}
 80071f0:	bf00      	nop
 80071f2:	3794      	adds	r7, #148	@ 0x94
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd90      	pop	{r4, r7, pc}
 80071f8:	2000cc44 	.word	0x2000cc44
 80071fc:	2000cc18 	.word	0x2000cc18
 8007200:	2000cc4c 	.word	0x2000cc4c
 8007204:	2000cc48 	.word	0x2000cc48
 8007208:	0800ad58 	.word	0x0800ad58
 800720c:	2000cd10 	.word	0x2000cd10
 8007210:	e000edf0 	.word	0xe000edf0

08007214 <usbd_int_set>:

//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled) {
 8007214:	b580      	push	{r7, lr}
 8007216:	b082      	sub	sp, #8
 8007218:	af00      	add	r7, sp, #0
 800721a:	4603      	mov	r3, r0
 800721c:	71fb      	strb	r3, [r7, #7]
  if (enabled) {
 800721e:	79fb      	ldrb	r3, [r7, #7]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d005      	beq.n	8007230 <usbd_int_set+0x1c>
    dcd_int_enable(_usbd_rhport);
 8007224:	4b07      	ldr	r3, [pc, #28]	@ (8007244 <usbd_int_set+0x30>)
 8007226:	781b      	ldrb	r3, [r3, #0]
 8007228:	4618      	mov	r0, r3
 800722a:	f001 fa97 	bl	800875c <dcd_int_enable>
  } else {
    dcd_int_disable(_usbd_rhport);
  }
}
 800722e:	e004      	b.n	800723a <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 8007230:	4b04      	ldr	r3, [pc, #16]	@ (8007244 <usbd_int_set+0x30>)
 8007232:	781b      	ldrb	r3, [r3, #0]
 8007234:	4618      	mov	r0, r3
 8007236:	f001 fab9 	bl	80087ac <dcd_int_disable>
}
 800723a:	bf00      	nop
 800723c:	3708      	adds	r7, #8
 800723e:	46bd      	mov	sp, r7
 8007240:	bd80      	pop	{r7, pc}
 8007242:	bf00      	nop
 8007244:	20000009 	.word	0x20000009

08007248 <usbd_spin_lock>:

void usbd_spin_lock(bool in_isr) {
 8007248:	b580      	push	{r7, lr}
 800724a:	b084      	sub	sp, #16
 800724c:	af00      	add	r7, sp, #0
 800724e:	4603      	mov	r3, r0
 8007250:	71fb      	strb	r3, [r7, #7]
 8007252:	4b0e      	ldr	r3, [pc, #56]	@ (800728c <usbd_spin_lock+0x44>)
 8007254:	60fb      	str	r3, [r7, #12]
 8007256:	79fb      	ldrb	r3, [r7, #7]
 8007258:	72fb      	strb	r3, [r7, #11]
  if (!in_isr && ctx->nested_count == 0) {
 800725a:	7afb      	ldrb	r3, [r7, #11]
 800725c:	f083 0301 	eor.w	r3, r3, #1
 8007260:	b2db      	uxtb	r3, r3
 8007262:	2b00      	cmp	r3, #0
 8007264:	d007      	beq.n	8007276 <usbd_spin_lock+0x2e>
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d103      	bne.n	8007276 <usbd_spin_lock+0x2e>
    ctx->interrupt_set(false);
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	2000      	movs	r0, #0
 8007274:	4798      	blx	r3
  ctx->nested_count++;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	685b      	ldr	r3, [r3, #4]
 800727a:	1c5a      	adds	r2, r3, #1
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	605a      	str	r2, [r3, #4]
}
 8007280:	bf00      	nop
  osal_spin_lock(&_usbd_spin, in_isr);
}
 8007282:	bf00      	nop
 8007284:	3710      	adds	r7, #16
 8007286:	46bd      	mov	sp, r7
 8007288:	bd80      	pop	{r7, pc}
 800728a:	bf00      	nop
 800728c:	2000000c 	.word	0x2000000c

08007290 <usbd_spin_unlock>:
void usbd_spin_unlock(bool in_isr) {
 8007290:	b580      	push	{r7, lr}
 8007292:	b084      	sub	sp, #16
 8007294:	af00      	add	r7, sp, #0
 8007296:	4603      	mov	r3, r0
 8007298:	71fb      	strb	r3, [r7, #7]
 800729a:	4b10      	ldr	r3, [pc, #64]	@ (80072dc <usbd_spin_unlock+0x4c>)
 800729c:	60fb      	str	r3, [r7, #12]
 800729e:	79fb      	ldrb	r3, [r7, #7]
 80072a0:	72fb      	strb	r3, [r7, #11]
  if (ctx->nested_count == 0) {
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	685b      	ldr	r3, [r3, #4]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d013      	beq.n	80072d2 <usbd_spin_unlock+0x42>
  ctx->nested_count--;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	1e5a      	subs	r2, r3, #1
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	605a      	str	r2, [r3, #4]
  if (!in_isr && ctx->nested_count == 0) {
 80072b4:	7afb      	ldrb	r3, [r7, #11]
 80072b6:	f083 0301 	eor.w	r3, r3, #1
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d009      	beq.n	80072d4 <usbd_spin_unlock+0x44>
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	685b      	ldr	r3, [r3, #4]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d105      	bne.n	80072d4 <usbd_spin_unlock+0x44>
    ctx->interrupt_set(true);
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	2001      	movs	r0, #1
 80072ce:	4798      	blx	r3
  osal_spin_unlock(&_usbd_spin, in_isr);
}
 80072d0:	e000      	b.n	80072d4 <usbd_spin_unlock+0x44>
    return; // spin is not locked to begin with
 80072d2:	bf00      	nop
 80072d4:	bf00      	nop
 80072d6:	3710      	adds	r7, #16
 80072d8:	46bd      	mov	sp, r7
 80072da:	bd80      	pop	{r7, pc}
 80072dc:	2000000c 	.word	0x2000000c

080072e0 <usbd_open_edpt_pair>:

// Parse consecutive endpoint descriptors (IN & OUT)
bool usbd_open_edpt_pair(uint8_t rhport, uint8_t const* p_desc, uint8_t ep_count, uint8_t xfer_type, uint8_t* ep_out, uint8_t* ep_in)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b08a      	sub	sp, #40	@ 0x28
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6039      	str	r1, [r7, #0]
 80072e8:	4611      	mov	r1, r2
 80072ea:	461a      	mov	r2, r3
 80072ec:	4603      	mov	r3, r0
 80072ee:	71fb      	strb	r3, [r7, #7]
 80072f0:	460b      	mov	r3, r1
 80072f2:	71bb      	strb	r3, [r7, #6]
 80072f4:	4613      	mov	r3, r2
 80072f6:	717b      	strb	r3, [r7, #5]
  for(int i=0; i<ep_count; i++)
 80072f8:	2300      	movs	r3, #0
 80072fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80072fc:	e04d      	b.n	800739a <usbd_open_edpt_pair+0xba>
  {
    tusb_desc_endpoint_t const * desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	623b      	str	r3, [r7, #32]

    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 8007302:	6a3b      	ldr	r3, [r7, #32]
 8007304:	785b      	ldrb	r3, [r3, #1]
 8007306:	2b05      	cmp	r3, #5
 8007308:	d108      	bne.n	800731c <usbd_open_edpt_pair+0x3c>
 800730a:	6a3b      	ldr	r3, [r7, #32]
 800730c:	78db      	ldrb	r3, [r3, #3]
 800730e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8007312:	b2db      	uxtb	r3, r3
 8007314:	461a      	mov	r2, r3
 8007316:	797b      	ldrb	r3, [r7, #5]
 8007318:	4293      	cmp	r3, r2
 800731a:	d00a      	beq.n	8007332 <usbd_open_edpt_pair+0x52>
 800731c:	4b23      	ldr	r3, [pc, #140]	@ (80073ac <usbd_open_edpt_pair+0xcc>)
 800731e:	61bb      	str	r3, [r7, #24]
 8007320:	69bb      	ldr	r3, [r7, #24]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f003 0301 	and.w	r3, r3, #1
 8007328:	2b00      	cmp	r3, #0
 800732a:	d000      	beq.n	800732e <usbd_open_edpt_pair+0x4e>
 800732c:	be00      	bkpt	0x0000
 800732e:	2300      	movs	r3, #0
 8007330:	e038      	b.n	80073a4 <usbd_open_edpt_pair+0xc4>
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 8007332:	79fb      	ldrb	r3, [r7, #7]
 8007334:	6a39      	ldr	r1, [r7, #32]
 8007336:	4618      	mov	r0, r3
 8007338:	f000 f83a 	bl	80073b0 <usbd_edpt_open>
 800733c:	4603      	mov	r3, r0
 800733e:	f083 0301 	eor.w	r3, r3, #1
 8007342:	b2db      	uxtb	r3, r3
 8007344:	2b00      	cmp	r3, #0
 8007346:	d00a      	beq.n	800735e <usbd_open_edpt_pair+0x7e>
 8007348:	4b18      	ldr	r3, [pc, #96]	@ (80073ac <usbd_open_edpt_pair+0xcc>)
 800734a:	61fb      	str	r3, [r7, #28]
 800734c:	69fb      	ldr	r3, [r7, #28]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f003 0301 	and.w	r3, r3, #1
 8007354:	2b00      	cmp	r3, #0
 8007356:	d000      	beq.n	800735a <usbd_open_edpt_pair+0x7a>
 8007358:	be00      	bkpt	0x0000
 800735a:	2300      	movs	r3, #0
 800735c:	e022      	b.n	80073a4 <usbd_open_edpt_pair+0xc4>

    if ( tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN )
 800735e:	6a3b      	ldr	r3, [r7, #32]
 8007360:	789b      	ldrb	r3, [r3, #2]
 8007362:	75fb      	strb	r3, [r7, #23]
 8007364:	7dfb      	ldrb	r3, [r7, #23]
 8007366:	09db      	lsrs	r3, r3, #7
 8007368:	b2db      	uxtb	r3, r3
 800736a:	2b01      	cmp	r3, #1
 800736c:	d104      	bne.n	8007378 <usbd_open_edpt_pair+0x98>
    {
      (*ep_in) = desc_ep->bEndpointAddress;
 800736e:	6a3b      	ldr	r3, [r7, #32]
 8007370:	789a      	ldrb	r2, [r3, #2]
 8007372:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007374:	701a      	strb	r2, [r3, #0]
 8007376:	e003      	b.n	8007380 <usbd_open_edpt_pair+0xa0>
    }else
    {
      (*ep_out) = desc_ep->bEndpointAddress;
 8007378:	6a3b      	ldr	r3, [r7, #32]
 800737a:	789a      	ldrb	r2, [r3, #2]
 800737c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800737e:	701a      	strb	r2, [r3, #0]
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	781b      	ldrb	r3, [r3, #0]
 800738c:	461a      	mov	r2, r3
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 8007392:	603b      	str	r3, [r7, #0]
  for(int i=0; i<ep_count; i++)
 8007394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007396:	3301      	adds	r3, #1
 8007398:	627b      	str	r3, [r7, #36]	@ 0x24
 800739a:	79bb      	ldrb	r3, [r7, #6]
 800739c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800739e:	429a      	cmp	r2, r3
 80073a0:	dbad      	blt.n	80072fe <usbd_open_edpt_pair+0x1e>
  }

  return true;
 80073a2:	2301      	movs	r3, #1
}
 80073a4:	4618      	mov	r0, r3
 80073a6:	3728      	adds	r7, #40	@ 0x28
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bd80      	pop	{r7, pc}
 80073ac:	e000edf0 	.word	0xe000edf0

080073b0 <usbd_edpt_open>:

//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_ep) {
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b086      	sub	sp, #24
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	4603      	mov	r3, r0
 80073b8:	6039      	str	r1, [r7, #0]
 80073ba:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 80073bc:	4b1c      	ldr	r3, [pc, #112]	@ (8007430 <usbd_edpt_open+0x80>)
 80073be:	781b      	ldrb	r3, [r3, #0]
 80073c0:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	789b      	ldrb	r3, [r3, #2]
 80073c6:	73fb      	strb	r3, [r7, #15]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80073c8:	7bfb      	ldrb	r3, [r7, #15]
 80073ca:	f003 030f 	and.w	r3, r3, #15
 80073ce:	b2db      	uxtb	r3, r3
 80073d0:	2b05      	cmp	r3, #5
 80073d2:	d90a      	bls.n	80073ea <usbd_edpt_open+0x3a>
 80073d4:	4b17      	ldr	r3, [pc, #92]	@ (8007434 <usbd_edpt_open+0x84>)
 80073d6:	613b      	str	r3, [r7, #16]
 80073d8:	693b      	ldr	r3, [r7, #16]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f003 0301 	and.w	r3, r3, #1
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d000      	beq.n	80073e6 <usbd_edpt_open+0x36>
 80073e4:	be00      	bkpt	0x0000
 80073e6:	2300      	movs	r3, #0
 80073e8:	e01d      	b.n	8007426 <usbd_edpt_open+0x76>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed, false));
 80073ea:	4b13      	ldr	r3, [pc, #76]	@ (8007438 <usbd_edpt_open+0x88>)
 80073ec:	789b      	ldrb	r3, [r3, #2]
 80073ee:	2200      	movs	r2, #0
 80073f0:	4619      	mov	r1, r3
 80073f2:	6838      	ldr	r0, [r7, #0]
 80073f4:	f002 fe3a 	bl	800a06c <tu_edpt_validate>
 80073f8:	4603      	mov	r3, r0
 80073fa:	f083 0301 	eor.w	r3, r3, #1
 80073fe:	b2db      	uxtb	r3, r3
 8007400:	2b00      	cmp	r3, #0
 8007402:	d00a      	beq.n	800741a <usbd_edpt_open+0x6a>
 8007404:	4b0b      	ldr	r3, [pc, #44]	@ (8007434 <usbd_edpt_open+0x84>)
 8007406:	617b      	str	r3, [r7, #20]
 8007408:	697b      	ldr	r3, [r7, #20]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f003 0301 	and.w	r3, r3, #1
 8007410:	2b00      	cmp	r3, #0
 8007412:	d000      	beq.n	8007416 <usbd_edpt_open+0x66>
 8007414:	be00      	bkpt	0x0000
 8007416:	2300      	movs	r3, #0
 8007418:	e005      	b.n	8007426 <usbd_edpt_open+0x76>

  return dcd_edpt_open(rhport, desc_ep);
 800741a:	79fb      	ldrb	r3, [r7, #7]
 800741c:	6839      	ldr	r1, [r7, #0]
 800741e:	4618      	mov	r0, r3
 8007420:	f001 faa0 	bl	8008964 <dcd_edpt_open>
 8007424:	4603      	mov	r3, r0
}
 8007426:	4618      	mov	r0, r3
 8007428:	3718      	adds	r7, #24
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}
 800742e:	bf00      	nop
 8007430:	20000009 	.word	0x20000009
 8007434:	e000edf0 	.word	0xe000edf0
 8007438:	2000cc18 	.word	0x2000cc18

0800743c <usbd_edpt_claim>:

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr) {
 800743c:	b580      	push	{r7, lr}
 800743e:	b086      	sub	sp, #24
 8007440:	af00      	add	r7, sp, #0
 8007442:	4603      	mov	r3, r0
 8007444:	460a      	mov	r2, r1
 8007446:	71fb      	strb	r3, [r7, #7]
 8007448:	4613      	mov	r3, r2
 800744a:	71bb      	strb	r3, [r7, #6]
 800744c:	79bb      	ldrb	r3, [r7, #6]
 800744e:	73bb      	strb	r3, [r7, #14]
 8007450:	7bbb      	ldrb	r3, [r7, #14]
 8007452:	f003 030f 	and.w	r3, r3, #15
 8007456:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8007458:	75fb      	strb	r3, [r7, #23]
 800745a:	79bb      	ldrb	r3, [r7, #6]
 800745c:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800745e:	7bfb      	ldrb	r3, [r7, #15]
 8007460:	09db      	lsrs	r3, r3, #7
 8007462:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8007464:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 8007466:	7dfa      	ldrb	r2, [r7, #23]
 8007468:	7dbb      	ldrb	r3, [r7, #22]
 800746a:	0052      	lsls	r2, r2, #1
 800746c:	4413      	add	r3, r2
 800746e:	3320      	adds	r3, #32
 8007470:	4a05      	ldr	r2, [pc, #20]	@ (8007488 <usbd_edpt_claim+0x4c>)
 8007472:	4413      	add	r3, r2
 8007474:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 8007476:	2100      	movs	r1, #0
 8007478:	6938      	ldr	r0, [r7, #16]
 800747a:	f002 fd91 	bl	8009fa0 <tu_edpt_claim>
 800747e:	4603      	mov	r3, r0
}
 8007480:	4618      	mov	r0, r3
 8007482:	3718      	adds	r7, #24
 8007484:	46bd      	mov	sp, r7
 8007486:	bd80      	pop	{r7, pc}
 8007488:	2000cc18 	.word	0x2000cc18

0800748c <usbd_edpt_release>:

bool usbd_edpt_release(uint8_t rhport, uint8_t ep_addr) {
 800748c:	b580      	push	{r7, lr}
 800748e:	b086      	sub	sp, #24
 8007490:	af00      	add	r7, sp, #0
 8007492:	4603      	mov	r3, r0
 8007494:	460a      	mov	r2, r1
 8007496:	71fb      	strb	r3, [r7, #7]
 8007498:	4613      	mov	r3, r2
 800749a:	71bb      	strb	r3, [r7, #6]
 800749c:	79bb      	ldrb	r3, [r7, #6]
 800749e:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80074a0:	7bbb      	ldrb	r3, [r7, #14]
 80074a2:	f003 030f 	and.w	r3, r3, #15
 80074a6:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80074a8:	75fb      	strb	r3, [r7, #23]
 80074aa:	79bb      	ldrb	r3, [r7, #6]
 80074ac:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80074ae:	7bfb      	ldrb	r3, [r7, #15]
 80074b0:	09db      	lsrs	r3, r3, #7
 80074b2:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80074b4:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 80074b6:	7dfa      	ldrb	r2, [r7, #23]
 80074b8:	7dbb      	ldrb	r3, [r7, #22]
 80074ba:	0052      	lsls	r2, r2, #1
 80074bc:	4413      	add	r3, r2
 80074be:	3320      	adds	r3, #32
 80074c0:	4a05      	ldr	r2, [pc, #20]	@ (80074d8 <usbd_edpt_release+0x4c>)
 80074c2:	4413      	add	r3, r2
 80074c4:	613b      	str	r3, [r7, #16]

  return tu_edpt_release(ep_state, _usbd_mutex);
 80074c6:	2100      	movs	r1, #0
 80074c8:	6938      	ldr	r0, [r7, #16]
 80074ca:	f002 fda5 	bl	800a018 <tu_edpt_release>
 80074ce:	4603      	mov	r3, r0
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3718      	adds	r7, #24
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}
 80074d8:	2000cc18 	.word	0x2000cc18

080074dc <usbd_edpt_xfer>:

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 80074dc:	b580      	push	{r7, lr}
 80074de:	b088      	sub	sp, #32
 80074e0:	af02      	add	r7, sp, #8
 80074e2:	603a      	str	r2, [r7, #0]
 80074e4:	461a      	mov	r2, r3
 80074e6:	4603      	mov	r3, r0
 80074e8:	71fb      	strb	r3, [r7, #7]
 80074ea:	460b      	mov	r3, r1
 80074ec:	71bb      	strb	r3, [r7, #6]
 80074ee:	4613      	mov	r3, r2
 80074f0:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 80074f2:	4b34      	ldr	r3, [pc, #208]	@ (80075c4 <usbd_edpt_xfer+0xe8>)
 80074f4:	781b      	ldrb	r3, [r3, #0]
 80074f6:	71fb      	strb	r3, [r7, #7]
 80074f8:	79bb      	ldrb	r3, [r7, #6]
 80074fa:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80074fc:	7abb      	ldrb	r3, [r7, #10]
 80074fe:	f003 030f 	and.w	r3, r3, #15
 8007502:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8007504:	75fb      	strb	r3, [r7, #23]
 8007506:	79bb      	ldrb	r3, [r7, #6]
 8007508:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800750a:	7afb      	ldrb	r3, [r7, #11]
 800750c:	09db      	lsrs	r3, r3, #7
 800750e:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8007510:	75bb      	strb	r3, [r7, #22]
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, buffer, total_bytes, 2);
  }
#endif

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 8007512:	7dfa      	ldrb	r2, [r7, #23]
 8007514:	7dbb      	ldrb	r3, [r7, #22]
 8007516:	492c      	ldr	r1, [pc, #176]	@ (80075c8 <usbd_edpt_xfer+0xec>)
 8007518:	0052      	lsls	r2, r2, #1
 800751a:	440a      	add	r2, r1
 800751c:	4413      	add	r3, r2
 800751e:	3320      	adds	r3, #32
 8007520:	781b      	ldrb	r3, [r3, #0]
 8007522:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007526:	b2db      	uxtb	r3, r3
 8007528:	2b00      	cmp	r3, #0
 800752a:	d00a      	beq.n	8007542 <usbd_edpt_xfer+0x66>
 800752c:	4b27      	ldr	r3, [pc, #156]	@ (80075cc <usbd_edpt_xfer+0xf0>)
 800752e:	60fb      	str	r3, [r7, #12]
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f003 0301 	and.w	r3, r3, #1
 8007538:	2b00      	cmp	r3, #0
 800753a:	d000      	beq.n	800753e <usbd_edpt_xfer+0x62>
 800753c:	be00      	bkpt	0x0000
 800753e:	2300      	movs	r3, #0
 8007540:	e03c      	b.n	80075bc <usbd_edpt_xfer+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8007542:	7dfa      	ldrb	r2, [r7, #23]
 8007544:	7dbb      	ldrb	r3, [r7, #22]
 8007546:	4920      	ldr	r1, [pc, #128]	@ (80075c8 <usbd_edpt_xfer+0xec>)
 8007548:	0052      	lsls	r2, r2, #1
 800754a:	440a      	add	r2, r1
 800754c:	4413      	add	r3, r2
 800754e:	f103 0220 	add.w	r2, r3, #32
 8007552:	7813      	ldrb	r3, [r2, #0]
 8007554:	f043 0301 	orr.w	r3, r3, #1
 8007558:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes, is_isr)) {
 800755a:	88ba      	ldrh	r2, [r7, #4]
 800755c:	79b9      	ldrb	r1, [r7, #6]
 800755e:	79f8      	ldrb	r0, [r7, #7]
 8007560:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007564:	9300      	str	r3, [sp, #0]
 8007566:	4613      	mov	r3, r2
 8007568:	683a      	ldr	r2, [r7, #0]
 800756a:	f001 fac5 	bl	8008af8 <dcd_edpt_xfer>
 800756e:	4603      	mov	r3, r0
 8007570:	2b00      	cmp	r3, #0
 8007572:	d001      	beq.n	8007578 <usbd_edpt_xfer+0x9c>
    return true;
 8007574:	2301      	movs	r3, #1
 8007576:	e021      	b.n	80075bc <usbd_edpt_xfer+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8007578:	7dfa      	ldrb	r2, [r7, #23]
 800757a:	7dbb      	ldrb	r3, [r7, #22]
 800757c:	4912      	ldr	r1, [pc, #72]	@ (80075c8 <usbd_edpt_xfer+0xec>)
 800757e:	0052      	lsls	r2, r2, #1
 8007580:	440a      	add	r2, r1
 8007582:	4413      	add	r3, r2
 8007584:	f103 0220 	add.w	r2, r3, #32
 8007588:	7813      	ldrb	r3, [r2, #0]
 800758a:	f023 0301 	bic.w	r3, r3, #1
 800758e:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8007590:	7dfa      	ldrb	r2, [r7, #23]
 8007592:	7dbb      	ldrb	r3, [r7, #22]
 8007594:	490c      	ldr	r1, [pc, #48]	@ (80075c8 <usbd_edpt_xfer+0xec>)
 8007596:	0052      	lsls	r2, r2, #1
 8007598:	440a      	add	r2, r1
 800759a:	4413      	add	r3, r2
 800759c:	f103 0220 	add.w	r2, r3, #32
 80075a0:	7813      	ldrb	r3, [r2, #0]
 80075a2:	f023 0304 	bic.w	r3, r3, #4
 80075a6:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("FAILED\r\n");
    TU_BREAKPOINT();
 80075a8:	4b08      	ldr	r3, [pc, #32]	@ (80075cc <usbd_edpt_xfer+0xf0>)
 80075aa:	613b      	str	r3, [r7, #16]
 80075ac:	693b      	ldr	r3, [r7, #16]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f003 0301 	and.w	r3, r3, #1
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d000      	beq.n	80075ba <usbd_edpt_xfer+0xde>
 80075b8:	be00      	bkpt	0x0000
    return false;
 80075ba:	2300      	movs	r3, #0
  }
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3718      	adds	r7, #24
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}
 80075c4:	20000009 	.word	0x20000009
 80075c8:	2000cc18 	.word	0x2000cc18
 80075cc:	e000edf0 	.word	0xe000edf0

080075d0 <usbd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool usbd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b088      	sub	sp, #32
 80075d4:	af02      	add	r7, sp, #8
 80075d6:	603a      	str	r2, [r7, #0]
 80075d8:	461a      	mov	r2, r3
 80075da:	4603      	mov	r3, r0
 80075dc:	71fb      	strb	r3, [r7, #7]
 80075de:	460b      	mov	r3, r1
 80075e0:	71bb      	strb	r3, [r7, #6]
 80075e2:	4613      	mov	r3, r2
 80075e4:	80bb      	strh	r3, [r7, #4]
  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
  rhport = _usbd_rhport;
 80075e6:	4b34      	ldr	r3, [pc, #208]	@ (80076b8 <usbd_edpt_xfer_fifo+0xe8>)
 80075e8:	781b      	ldrb	r3, [r3, #0]
 80075ea:	71fb      	strb	r3, [r7, #7]
 80075ec:	79bb      	ldrb	r3, [r7, #6]
 80075ee:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80075f0:	7abb      	ldrb	r3, [r7, #10]
 80075f2:	f003 030f 	and.w	r3, r3, #15
 80075f6:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80075f8:	75fb      	strb	r3, [r7, #23]
 80075fa:	79bb      	ldrb	r3, [r7, #6]
 80075fc:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80075fe:	7afb      	ldrb	r3, [r7, #11]
 8007600:	09db      	lsrs	r3, r3, #7
 8007602:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8007604:	75bb      	strb	r3, [r7, #22]

  TU_LOG_USBD("  Queue ISO EP %02X with %u bytes ... ", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like a race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 8007606:	7dfa      	ldrb	r2, [r7, #23]
 8007608:	7dbb      	ldrb	r3, [r7, #22]
 800760a:	492c      	ldr	r1, [pc, #176]	@ (80076bc <usbd_edpt_xfer_fifo+0xec>)
 800760c:	0052      	lsls	r2, r2, #1
 800760e:	440a      	add	r2, r1
 8007610:	4413      	add	r3, r2
 8007612:	3320      	adds	r3, #32
 8007614:	781b      	ldrb	r3, [r3, #0]
 8007616:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800761a:	b2db      	uxtb	r3, r3
 800761c:	2b00      	cmp	r3, #0
 800761e:	d00a      	beq.n	8007636 <usbd_edpt_xfer_fifo+0x66>
 8007620:	4b27      	ldr	r3, [pc, #156]	@ (80076c0 <usbd_edpt_xfer_fifo+0xf0>)
 8007622:	60fb      	str	r3, [r7, #12]
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f003 0301 	and.w	r3, r3, #1
 800762c:	2b00      	cmp	r3, #0
 800762e:	d000      	beq.n	8007632 <usbd_edpt_xfer_fifo+0x62>
 8007630:	be00      	bkpt	0x0000
 8007632:	2300      	movs	r3, #0
 8007634:	e03c      	b.n	80076b0 <usbd_edpt_xfer_fifo+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer() could return
  // and usbd task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8007636:	7dfa      	ldrb	r2, [r7, #23]
 8007638:	7dbb      	ldrb	r3, [r7, #22]
 800763a:	4920      	ldr	r1, [pc, #128]	@ (80076bc <usbd_edpt_xfer_fifo+0xec>)
 800763c:	0052      	lsls	r2, r2, #1
 800763e:	440a      	add	r2, r1
 8007640:	4413      	add	r3, r2
 8007642:	f103 0220 	add.w	r2, r3, #32
 8007646:	7813      	ldrb	r3, [r2, #0]
 8007648:	f043 0301 	orr.w	r3, r3, #1
 800764c:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes, is_isr)) {
 800764e:	88ba      	ldrh	r2, [r7, #4]
 8007650:	79b9      	ldrb	r1, [r7, #6]
 8007652:	79f8      	ldrb	r0, [r7, #7]
 8007654:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007658:	9300      	str	r3, [sp, #0]
 800765a:	4613      	mov	r3, r2
 800765c:	683a      	ldr	r2, [r7, #0]
 800765e:	f001 faa3 	bl	8008ba8 <dcd_edpt_xfer_fifo>
 8007662:	4603      	mov	r3, r0
 8007664:	2b00      	cmp	r3, #0
 8007666:	d001      	beq.n	800766c <usbd_edpt_xfer_fifo+0x9c>
    TU_LOG_USBD("OK\r\n");
    return true;
 8007668:	2301      	movs	r3, #1
 800766a:	e021      	b.n	80076b0 <usbd_edpt_xfer_fifo+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800766c:	7dfa      	ldrb	r2, [r7, #23]
 800766e:	7dbb      	ldrb	r3, [r7, #22]
 8007670:	4912      	ldr	r1, [pc, #72]	@ (80076bc <usbd_edpt_xfer_fifo+0xec>)
 8007672:	0052      	lsls	r2, r2, #1
 8007674:	440a      	add	r2, r1
 8007676:	4413      	add	r3, r2
 8007678:	f103 0220 	add.w	r2, r3, #32
 800767c:	7813      	ldrb	r3, [r2, #0]
 800767e:	f023 0301 	bic.w	r3, r3, #1
 8007682:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8007684:	7dfa      	ldrb	r2, [r7, #23]
 8007686:	7dbb      	ldrb	r3, [r7, #22]
 8007688:	490c      	ldr	r1, [pc, #48]	@ (80076bc <usbd_edpt_xfer_fifo+0xec>)
 800768a:	0052      	lsls	r2, r2, #1
 800768c:	440a      	add	r2, r1
 800768e:	4413      	add	r3, r2
 8007690:	f103 0220 	add.w	r2, r3, #32
 8007694:	7813      	ldrb	r3, [r2, #0]
 8007696:	f023 0304 	bic.w	r3, r3, #4
 800769a:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("failed\r\n");
    TU_BREAKPOINT();
 800769c:	4b08      	ldr	r3, [pc, #32]	@ (80076c0 <usbd_edpt_xfer_fifo+0xf0>)
 800769e:	613b      	str	r3, [r7, #16]
 80076a0:	693b      	ldr	r3, [r7, #16]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f003 0301 	and.w	r3, r3, #1
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d000      	beq.n	80076ae <usbd_edpt_xfer_fifo+0xde>
 80076ac:	be00      	bkpt	0x0000
    return false;
 80076ae:	2300      	movs	r3, #0
  (void)ff;
  (void)total_bytes;
  (void)is_isr;
  return false;
  #endif
}
 80076b0:	4618      	mov	r0, r3
 80076b2:	3718      	adds	r7, #24
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd80      	pop	{r7, pc}
 80076b8:	20000009 	.word	0x20000009
 80076bc:	2000cc18 	.word	0x2000cc18
 80076c0:	e000edf0 	.word	0xe000edf0

080076c4 <usbd_edpt_busy>:

bool usbd_edpt_busy(uint8_t rhport, uint8_t ep_addr) {
 80076c4:	b480      	push	{r7}
 80076c6:	b085      	sub	sp, #20
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	4603      	mov	r3, r0
 80076cc:	460a      	mov	r2, r1
 80076ce:	71fb      	strb	r3, [r7, #7]
 80076d0:	4613      	mov	r3, r2
 80076d2:	71bb      	strb	r3, [r7, #6]
 80076d4:	79bb      	ldrb	r3, [r7, #6]
 80076d6:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80076d8:	7b3b      	ldrb	r3, [r7, #12]
 80076da:	f003 030f 	and.w	r3, r3, #15
 80076de:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80076e0:	73fb      	strb	r3, [r7, #15]
 80076e2:	79bb      	ldrb	r3, [r7, #6]
 80076e4:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80076e6:	7b7b      	ldrb	r3, [r7, #13]
 80076e8:	09db      	lsrs	r3, r3, #7
 80076ea:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80076ec:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].busy;
 80076ee:	7bfa      	ldrb	r2, [r7, #15]
 80076f0:	7bbb      	ldrb	r3, [r7, #14]
 80076f2:	490a      	ldr	r1, [pc, #40]	@ (800771c <usbd_edpt_busy+0x58>)
 80076f4:	0052      	lsls	r2, r2, #1
 80076f6:	440a      	add	r2, r1
 80076f8:	4413      	add	r3, r2
 80076fa:	3320      	adds	r3, #32
 80076fc:	781b      	ldrb	r3, [r3, #0]
 80076fe:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007702:	b2db      	uxtb	r3, r3
 8007704:	2b00      	cmp	r3, #0
 8007706:	bf14      	ite	ne
 8007708:	2301      	movne	r3, #1
 800770a:	2300      	moveq	r3, #0
 800770c:	b2db      	uxtb	r3, r3
}
 800770e:	4618      	mov	r0, r3
 8007710:	3714      	adds	r7, #20
 8007712:	46bd      	mov	sp, r7
 8007714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007718:	4770      	bx	lr
 800771a:	bf00      	nop
 800771c:	2000cc18 	.word	0x2000cc18

08007720 <usbd_edpt_stall>:

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 8007720:	b580      	push	{r7, lr}
 8007722:	b084      	sub	sp, #16
 8007724:	af00      	add	r7, sp, #0
 8007726:	4603      	mov	r3, r0
 8007728:	460a      	mov	r2, r1
 800772a:	71fb      	strb	r3, [r7, #7]
 800772c:	4613      	mov	r3, r2
 800772e:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 8007730:	4b18      	ldr	r3, [pc, #96]	@ (8007794 <usbd_edpt_stall+0x74>)
 8007732:	781b      	ldrb	r3, [r3, #0]
 8007734:	71fb      	strb	r3, [r7, #7]
 8007736:	79bb      	ldrb	r3, [r7, #6]
 8007738:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800773a:	7b3b      	ldrb	r3, [r7, #12]
 800773c:	f003 030f 	and.w	r3, r3, #15
 8007740:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8007742:	73fb      	strb	r3, [r7, #15]
 8007744:	79bb      	ldrb	r3, [r7, #6]
 8007746:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007748:	7b7b      	ldrb	r3, [r7, #13]
 800774a:	09db      	lsrs	r3, r3, #7
 800774c:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800774e:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  TU_LOG_USBD("    Stall EP %02X\r\n", ep_addr);
  dcd_edpt_stall(rhport, ep_addr);
 8007750:	79ba      	ldrb	r2, [r7, #6]
 8007752:	79fb      	ldrb	r3, [r7, #7]
 8007754:	4611      	mov	r1, r2
 8007756:	4618      	mov	r0, r3
 8007758:	f001 fa88 	bl	8008c6c <dcd_edpt_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 1;
 800775c:	7bfa      	ldrb	r2, [r7, #15]
 800775e:	7bbb      	ldrb	r3, [r7, #14]
 8007760:	490d      	ldr	r1, [pc, #52]	@ (8007798 <usbd_edpt_stall+0x78>)
 8007762:	0052      	lsls	r2, r2, #1
 8007764:	440a      	add	r2, r1
 8007766:	4413      	add	r3, r2
 8007768:	f103 0220 	add.w	r2, r3, #32
 800776c:	7813      	ldrb	r3, [r2, #0]
 800776e:	f043 0302 	orr.w	r3, r3, #2
 8007772:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8007774:	7bfa      	ldrb	r2, [r7, #15]
 8007776:	7bbb      	ldrb	r3, [r7, #14]
 8007778:	4907      	ldr	r1, [pc, #28]	@ (8007798 <usbd_edpt_stall+0x78>)
 800777a:	0052      	lsls	r2, r2, #1
 800777c:	440a      	add	r2, r1
 800777e:	4413      	add	r3, r2
 8007780:	f103 0220 	add.w	r2, r3, #32
 8007784:	7813      	ldrb	r3, [r2, #0]
 8007786:	f043 0301 	orr.w	r3, r3, #1
 800778a:	7013      	strb	r3, [r2, #0]
}
 800778c:	bf00      	nop
 800778e:	3710      	adds	r7, #16
 8007790:	46bd      	mov	sp, r7
 8007792:	bd80      	pop	{r7, pc}
 8007794:	20000009 	.word	0x20000009
 8007798:	2000cc18 	.word	0x2000cc18

0800779c <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800779c:	b580      	push	{r7, lr}
 800779e:	b084      	sub	sp, #16
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	4603      	mov	r3, r0
 80077a4:	460a      	mov	r2, r1
 80077a6:	71fb      	strb	r3, [r7, #7]
 80077a8:	4613      	mov	r3, r2
 80077aa:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 80077ac:	4b18      	ldr	r3, [pc, #96]	@ (8007810 <usbd_edpt_clear_stall+0x74>)
 80077ae:	781b      	ldrb	r3, [r3, #0]
 80077b0:	71fb      	strb	r3, [r7, #7]
 80077b2:	79bb      	ldrb	r3, [r7, #6]
 80077b4:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80077b6:	7b3b      	ldrb	r3, [r7, #12]
 80077b8:	f003 030f 	and.w	r3, r3, #15
 80077bc:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80077be:	73fb      	strb	r3, [r7, #15]
 80077c0:	79bb      	ldrb	r3, [r7, #6]
 80077c2:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80077c4:	7b7b      	ldrb	r3, [r7, #13]
 80077c6:	09db      	lsrs	r3, r3, #7
 80077c8:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80077ca:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  TU_LOG_USBD("    Clear Stall EP %02X\r\n", ep_addr);
  dcd_edpt_clear_stall(rhport, ep_addr);
 80077cc:	79ba      	ldrb	r2, [r7, #6]
 80077ce:	79fb      	ldrb	r3, [r7, #7]
 80077d0:	4611      	mov	r1, r2
 80077d2:	4618      	mov	r0, r3
 80077d4:	f001 fa80 	bl	8008cd8 <dcd_edpt_clear_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 80077d8:	7bfa      	ldrb	r2, [r7, #15]
 80077da:	7bbb      	ldrb	r3, [r7, #14]
 80077dc:	490d      	ldr	r1, [pc, #52]	@ (8007814 <usbd_edpt_clear_stall+0x78>)
 80077de:	0052      	lsls	r2, r2, #1
 80077e0:	440a      	add	r2, r1
 80077e2:	4413      	add	r3, r2
 80077e4:	f103 0220 	add.w	r2, r3, #32
 80077e8:	7813      	ldrb	r3, [r2, #0]
 80077ea:	f023 0302 	bic.w	r3, r3, #2
 80077ee:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 80077f0:	7bfa      	ldrb	r2, [r7, #15]
 80077f2:	7bbb      	ldrb	r3, [r7, #14]
 80077f4:	4907      	ldr	r1, [pc, #28]	@ (8007814 <usbd_edpt_clear_stall+0x78>)
 80077f6:	0052      	lsls	r2, r2, #1
 80077f8:	440a      	add	r2, r1
 80077fa:	4413      	add	r3, r2
 80077fc:	f103 0220 	add.w	r2, r3, #32
 8007800:	7813      	ldrb	r3, [r2, #0]
 8007802:	f023 0301 	bic.w	r3, r3, #1
 8007806:	7013      	strb	r3, [r2, #0]
}
 8007808:	bf00      	nop
 800780a:	3710      	adds	r7, #16
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}
 8007810:	20000009 	.word	0x20000009
 8007814:	2000cc18 	.word	0x2000cc18

08007818 <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr) {
 8007818:	b480      	push	{r7}
 800781a:	b085      	sub	sp, #20
 800781c:	af00      	add	r7, sp, #0
 800781e:	4603      	mov	r3, r0
 8007820:	460a      	mov	r2, r1
 8007822:	71fb      	strb	r3, [r7, #7]
 8007824:	4613      	mov	r3, r2
 8007826:	71bb      	strb	r3, [r7, #6]
 8007828:	79bb      	ldrb	r3, [r7, #6]
 800782a:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800782c:	7b3b      	ldrb	r3, [r7, #12]
 800782e:	f003 030f 	and.w	r3, r3, #15
 8007832:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8007834:	73fb      	strb	r3, [r7, #15]
 8007836:	79bb      	ldrb	r3, [r7, #6]
 8007838:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800783a:	7b7b      	ldrb	r3, [r7, #13]
 800783c:	09db      	lsrs	r3, r3, #7
 800783e:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8007840:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 8007842:	7bfa      	ldrb	r2, [r7, #15]
 8007844:	7bbb      	ldrb	r3, [r7, #14]
 8007846:	490a      	ldr	r1, [pc, #40]	@ (8007870 <usbd_edpt_stalled+0x58>)
 8007848:	0052      	lsls	r2, r2, #1
 800784a:	440a      	add	r2, r1
 800784c:	4413      	add	r3, r2
 800784e:	3320      	adds	r3, #32
 8007850:	781b      	ldrb	r3, [r3, #0]
 8007852:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007856:	b2db      	uxtb	r3, r3
 8007858:	2b00      	cmp	r3, #0
 800785a:	bf14      	ite	ne
 800785c:	2301      	movne	r3, #1
 800785e:	2300      	moveq	r3, #0
 8007860:	b2db      	uxtb	r3, r3
}
 8007862:	4618      	mov	r0, r3
 8007864:	3714      	adds	r7, #20
 8007866:	46bd      	mov	sp, r7
 8007868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786c:	4770      	bx	lr
 800786e:	bf00      	nop
 8007870:	2000cc18 	.word	0x2000cc18

08007874 <dcd_edpt0_status_complete>:
#include "device/usbd_pvt.h"

//--------------------------------------------------------------------+
// Callback weak stubs (called if application does not provide)
//--------------------------------------------------------------------+
TU_ATTR_WEAK void dcd_edpt0_status_complete(uint8_t rhport, const tusb_control_request_t* request) {
 8007874:	b480      	push	{r7}
 8007876:	b083      	sub	sp, #12
 8007878:	af00      	add	r7, sp, #0
 800787a:	4603      	mov	r3, r0
 800787c:	6039      	str	r1, [r7, #0]
 800787e:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) request;
}
 8007880:	bf00      	nop
 8007882:	370c      	adds	r7, #12
 8007884:	46bd      	mov	sp, r7
 8007886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788a:	4770      	bx	lr

0800788c <status_stage_xact>:
//--------------------------------------------------------------------+
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool status_stage_xact(uint8_t rhport, const tusb_control_request_t* request) {
 800788c:	b580      	push	{r7, lr}
 800788e:	b086      	sub	sp, #24
 8007890:	af02      	add	r7, sp, #8
 8007892:	4603      	mov	r3, r0
 8007894:	6039      	str	r1, [r7, #0]
 8007896:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  const uint8_t ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	781b      	ldrb	r3, [r3, #0]
 800789c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80078a0:	b2db      	uxtb	r3, r3
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d001      	beq.n	80078aa <status_stage_xact+0x1e>
 80078a6:	2300      	movs	r3, #0
 80078a8:	e000      	b.n	80078ac <status_stage_xact+0x20>
 80078aa:	2380      	movs	r3, #128	@ 0x80
 80078ac:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0, false);
 80078ae:	7bf9      	ldrb	r1, [r7, #15]
 80078b0:	79f8      	ldrb	r0, [r7, #7]
 80078b2:	2300      	movs	r3, #0
 80078b4:	9300      	str	r3, [sp, #0]
 80078b6:	2300      	movs	r3, #0
 80078b8:	2200      	movs	r2, #0
 80078ba:	f7ff fe0f 	bl	80074dc <usbd_edpt_xfer>
 80078be:	4603      	mov	r3, r0
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	3710      	adds	r7, #16
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}

080078c8 <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, const tusb_control_request_t* request) {
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b082      	sub	sp, #8
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	4603      	mov	r3, r0
 80078d0:	6039      	str	r1, [r7, #0]
 80078d2:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request = (*request);
 80078d4:	4b0b      	ldr	r3, [pc, #44]	@ (8007904 <tud_control_status+0x3c>)
 80078d6:	683a      	ldr	r2, [r7, #0]
 80078d8:	6810      	ldr	r0, [r2, #0]
 80078da:	6851      	ldr	r1, [r2, #4]
 80078dc:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 80078de:	4b09      	ldr	r3, [pc, #36]	@ (8007904 <tud_control_status+0x3c>)
 80078e0:	2200      	movs	r2, #0
 80078e2:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 80078e4:	4b07      	ldr	r3, [pc, #28]	@ (8007904 <tud_control_status+0x3c>)
 80078e6:	2200      	movs	r2, #0
 80078e8:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 80078ea:	4b06      	ldr	r3, [pc, #24]	@ (8007904 <tud_control_status+0x3c>)
 80078ec:	2200      	movs	r2, #0
 80078ee:	819a      	strh	r2, [r3, #12]

  return status_stage_xact(rhport, request);
 80078f0:	79fb      	ldrb	r3, [r7, #7]
 80078f2:	6839      	ldr	r1, [r7, #0]
 80078f4:	4618      	mov	r0, r3
 80078f6:	f7ff ffc9 	bl	800788c <status_stage_xact>
 80078fa:	4603      	mov	r3, r0
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3708      	adds	r7, #8
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}
 8007904:	2000cd14 	.word	0x2000cd14

08007908 <data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool data_stage_xact(uint8_t rhport) {
 8007908:	b590      	push	{r4, r7, lr}
 800790a:	b08b      	sub	sp, #44	@ 0x2c
 800790c:	af02      	add	r7, sp, #8
 800790e:	4603      	mov	r3, r0
 8007910:	71fb      	strb	r3, [r7, #7]
  const uint16_t xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_BUFSIZE);
 8007912:	4b2d      	ldr	r3, [pc, #180]	@ (80079c8 <data_stage_xact+0xc0>)
 8007914:	899a      	ldrh	r2, [r3, #12]
 8007916:	4b2c      	ldr	r3, [pc, #176]	@ (80079c8 <data_stage_xact+0xc0>)
 8007918:	89db      	ldrh	r3, [r3, #14]
 800791a:	1ad3      	subs	r3, r2, r3
 800791c:	b29b      	uxth	r3, r3
 800791e:	837b      	strh	r3, [r7, #26]
 8007920:	2340      	movs	r3, #64	@ 0x40
 8007922:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8007924:	8b7a      	ldrh	r2, [r7, #26]
 8007926:	8b3b      	ldrh	r3, [r7, #24]
 8007928:	4293      	cmp	r3, r2
 800792a:	bf28      	it	cs
 800792c:	4613      	movcs	r3, r2
 800792e:	b29b      	uxth	r3, r3
 8007930:	83bb      	strh	r3, [r7, #28]
  uint8_t ep_addr = EDPT_CTRL_OUT;
 8007932:	2300      	movs	r3, #0
 8007934:	77fb      	strb	r3, [r7, #31]

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN) {
 8007936:	4b24      	ldr	r3, [pc, #144]	@ (80079c8 <data_stage_xact+0xc0>)
 8007938:	781b      	ldrb	r3, [r3, #0]
 800793a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800793e:	b2db      	uxtb	r3, r3
 8007940:	2b00      	cmp	r3, #0
 8007942:	d02f      	beq.n	80079a4 <data_stage_xact+0x9c>
    ep_addr = EDPT_CTRL_IN;
 8007944:	2380      	movs	r3, #128	@ 0x80
 8007946:	77fb      	strb	r3, [r7, #31]
    if (0u != xact_len) {
 8007948:	8bbb      	ldrh	r3, [r7, #28]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d02a      	beq.n	80079a4 <data_stage_xact+0x9c>
      TU_VERIFY(0 == tu_memcpy_s(_ctrl_epbuf.buf, CFG_TUD_ENDPOINT0_BUFSIZE, _ctrl_xfer.buffer, xact_len));
 800794e:	4b1e      	ldr	r3, [pc, #120]	@ (80079c8 <data_stage_xact+0xc0>)
 8007950:	689a      	ldr	r2, [r3, #8]
 8007952:	8bbb      	ldrh	r3, [r7, #28]
 8007954:	491d      	ldr	r1, [pc, #116]	@ (80079cc <data_stage_xact+0xc4>)
 8007956:	6179      	str	r1, [r7, #20]
 8007958:	2140      	movs	r1, #64	@ 0x40
 800795a:	6139      	str	r1, [r7, #16]
 800795c:	60fa      	str	r2, [r7, #12]
 800795e:	60bb      	str	r3, [r7, #8]
  if (dest == NULL) {
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d102      	bne.n	800796c <data_stage_xact+0x64>
    return -1;
 8007966:	f04f 33ff 	mov.w	r3, #4294967295
 800796a:	e017      	b.n	800799c <data_stage_xact+0x94>
  if (count == 0u) {
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d101      	bne.n	8007976 <data_stage_xact+0x6e>
    return 0;
 8007972:	2300      	movs	r3, #0
 8007974:	e012      	b.n	800799c <data_stage_xact+0x94>
  if (src == NULL) {
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d102      	bne.n	8007982 <data_stage_xact+0x7a>
    return -1;
 800797c:	f04f 33ff 	mov.w	r3, #4294967295
 8007980:	e00c      	b.n	800799c <data_stage_xact+0x94>
  if (count > destsz) {
 8007982:	693a      	ldr	r2, [r7, #16]
 8007984:	68bb      	ldr	r3, [r7, #8]
 8007986:	429a      	cmp	r2, r3
 8007988:	d202      	bcs.n	8007990 <data_stage_xact+0x88>
    return -1;
 800798a:	f04f 33ff 	mov.w	r3, #4294967295
 800798e:	e005      	b.n	800799c <data_stage_xact+0x94>
  (void) memcpy(dest, src, count);
 8007990:	68ba      	ldr	r2, [r7, #8]
 8007992:	68f9      	ldr	r1, [r7, #12]
 8007994:	6978      	ldr	r0, [r7, #20]
 8007996:	f003 f8f9 	bl	800ab8c <memcpy>
  return 0;
 800799a:	2300      	movs	r3, #0
 800799c:	2b00      	cmp	r3, #0
 800799e:	d001      	beq.n	80079a4 <data_stage_xact+0x9c>
 80079a0:	2300      	movs	r3, #0
 80079a2:	e00d      	b.n	80079c0 <data_stage_xact+0xb8>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _ctrl_epbuf.buf : NULL, xact_len, false);
 80079a4:	8bbb      	ldrh	r3, [r7, #28]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d001      	beq.n	80079ae <data_stage_xact+0xa6>
 80079aa:	4a08      	ldr	r2, [pc, #32]	@ (80079cc <data_stage_xact+0xc4>)
 80079ac:	e000      	b.n	80079b0 <data_stage_xact+0xa8>
 80079ae:	2200      	movs	r2, #0
 80079b0:	8bbb      	ldrh	r3, [r7, #28]
 80079b2:	7ff9      	ldrb	r1, [r7, #31]
 80079b4:	79f8      	ldrb	r0, [r7, #7]
 80079b6:	2400      	movs	r4, #0
 80079b8:	9400      	str	r4, [sp, #0]
 80079ba:	f7ff fd8f 	bl	80074dc <usbd_edpt_xfer>
 80079be:	4603      	mov	r3, r0
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	3724      	adds	r7, #36	@ 0x24
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd90      	pop	{r4, r7, pc}
 80079c8:	2000cd14 	.word	0x2000cd14
 80079cc:	2000cd28 	.word	0x2000cd28

080079d0 <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, const tusb_control_request_t* request, void* buffer, uint16_t len) {
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b088      	sub	sp, #32
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	60b9      	str	r1, [r7, #8]
 80079d8:	607a      	str	r2, [r7, #4]
 80079da:	461a      	mov	r2, r3
 80079dc:	4603      	mov	r3, r0
 80079de:	73fb      	strb	r3, [r7, #15]
 80079e0:	4613      	mov	r3, r2
 80079e2:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request = (*request);
 80079e4:	4b30      	ldr	r3, [pc, #192]	@ (8007aa8 <tud_control_xfer+0xd8>)
 80079e6:	68ba      	ldr	r2, [r7, #8]
 80079e8:	6810      	ldr	r0, [r2, #0]
 80079ea:	6851      	ldr	r1, [r2, #4]
 80079ec:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = (uint8_t*) buffer;
 80079ee:	4a2e      	ldr	r2, [pc, #184]	@ (8007aa8 <tud_control_xfer+0xd8>)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 80079f4:	4b2c      	ldr	r3, [pc, #176]	@ (8007aa8 <tud_control_xfer+0xd8>)
 80079f6:	2200      	movs	r2, #0
 80079f8:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = tu_min16(len, request->wLength);
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	88db      	ldrh	r3, [r3, #6]
 80079fe:	b29a      	uxth	r2, r3
 8007a00:	89bb      	ldrh	r3, [r7, #12]
 8007a02:	827b      	strh	r3, [r7, #18]
 8007a04:	4613      	mov	r3, r2
 8007a06:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8007a08:	8a7a      	ldrh	r2, [r7, #18]
 8007a0a:	8a3b      	ldrh	r3, [r7, #16]
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	bf28      	it	cs
 8007a10:	4613      	movcs	r3, r2
 8007a12:	b29a      	uxth	r2, r3
 8007a14:	4b24      	ldr	r3, [pc, #144]	@ (8007aa8 <tud_control_xfer+0xd8>)
 8007a16:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U) {
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	88db      	ldrh	r3, [r3, #6]
 8007a1c:	b29b      	uxth	r3, r3
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d026      	beq.n	8007a70 <tud_control_xfer+0xa0>
    if (_ctrl_xfer.data_len > 0U) {
 8007a22:	4b21      	ldr	r3, [pc, #132]	@ (8007aa8 <tud_control_xfer+0xd8>)
 8007a24:	899b      	ldrh	r3, [r3, #12]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d00d      	beq.n	8007a46 <tud_control_xfer+0x76>
      TU_ASSERT(buffer);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d10a      	bne.n	8007a46 <tud_control_xfer+0x76>
 8007a30:	4b1e      	ldr	r3, [pc, #120]	@ (8007aac <tud_control_xfer+0xdc>)
 8007a32:	61bb      	str	r3, [r7, #24]
 8007a34:	69bb      	ldr	r3, [r7, #24]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f003 0301 	and.w	r3, r3, #1
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d000      	beq.n	8007a42 <tud_control_xfer+0x72>
 8007a40:	be00      	bkpt	0x0000
 8007a42:	2300      	movs	r3, #0
 8007a44:	e02b      	b.n	8007a9e <tud_control_xfer+0xce>
    }
    TU_ASSERT(data_stage_xact(rhport));
 8007a46:	7bfb      	ldrb	r3, [r7, #15]
 8007a48:	4618      	mov	r0, r3
 8007a4a:	f7ff ff5d 	bl	8007908 <data_stage_xact>
 8007a4e:	4603      	mov	r3, r0
 8007a50:	f083 0301 	eor.w	r3, r3, #1
 8007a54:	b2db      	uxtb	r3, r3
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d020      	beq.n	8007a9c <tud_control_xfer+0xcc>
 8007a5a:	4b14      	ldr	r3, [pc, #80]	@ (8007aac <tud_control_xfer+0xdc>)
 8007a5c:	617b      	str	r3, [r7, #20]
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	f003 0301 	and.w	r3, r3, #1
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d000      	beq.n	8007a6c <tud_control_xfer+0x9c>
 8007a6a:	be00      	bkpt	0x0000
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	e016      	b.n	8007a9e <tud_control_xfer+0xce>
  } else {
    TU_ASSERT(status_stage_xact(rhport, request));
 8007a70:	7bfb      	ldrb	r3, [r7, #15]
 8007a72:	68b9      	ldr	r1, [r7, #8]
 8007a74:	4618      	mov	r0, r3
 8007a76:	f7ff ff09 	bl	800788c <status_stage_xact>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	f083 0301 	eor.w	r3, r3, #1
 8007a80:	b2db      	uxtb	r3, r3
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d00a      	beq.n	8007a9c <tud_control_xfer+0xcc>
 8007a86:	4b09      	ldr	r3, [pc, #36]	@ (8007aac <tud_control_xfer+0xdc>)
 8007a88:	61fb      	str	r3, [r7, #28]
 8007a8a:	69fb      	ldr	r3, [r7, #28]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f003 0301 	and.w	r3, r3, #1
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d000      	beq.n	8007a98 <tud_control_xfer+0xc8>
 8007a96:	be00      	bkpt	0x0000
 8007a98:	2300      	movs	r3, #0
 8007a9a:	e000      	b.n	8007a9e <tud_control_xfer+0xce>
  }

  return true;
 8007a9c:	2301      	movs	r3, #1
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	3720      	adds	r7, #32
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}
 8007aa6:	bf00      	nop
 8007aa8:	2000cd14 	.word	0x2000cd14
 8007aac:	e000edf0 	.word	0xe000edf0

08007ab0 <usbd_control_reset>:
void usbd_control_reset(void);
void usbd_control_set_request(const tusb_control_request_t* request);
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp);
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes);

void usbd_control_reset(void) {
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 8007ab4:	2214      	movs	r2, #20
 8007ab6:	2100      	movs	r1, #0
 8007ab8:	4802      	ldr	r0, [pc, #8]	@ (8007ac4 <usbd_control_reset+0x14>)
 8007aba:	f003 f824 	bl	800ab06 <memset>
}
 8007abe:	bf00      	nop
 8007ac0:	bd80      	pop	{r7, pc}
 8007ac2:	bf00      	nop
 8007ac4:	2000cd14 	.word	0x2000cd14

08007ac8 <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp) {
 8007ac8:	b480      	push	{r7}
 8007aca:	b083      	sub	sp, #12
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 8007ad0:	4a04      	ldr	r2, [pc, #16]	@ (8007ae4 <usbd_control_set_complete_callback+0x1c>)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6113      	str	r3, [r2, #16]
}
 8007ad6:	bf00      	nop
 8007ad8:	370c      	adds	r7, #12
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr
 8007ae2:	bf00      	nop
 8007ae4:	2000cd14 	.word	0x2000cd14

08007ae8 <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(const tusb_control_request_t* request) {
 8007ae8:	b480      	push	{r7}
 8007aea:	b083      	sub	sp, #12
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request = (*request);
 8007af0:	4b09      	ldr	r3, [pc, #36]	@ (8007b18 <usbd_control_set_request+0x30>)
 8007af2:	687a      	ldr	r2, [r7, #4]
 8007af4:	6810      	ldr	r0, [r2, #0]
 8007af6:	6851      	ldr	r1, [r2, #4]
 8007af8:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 8007afa:	4b07      	ldr	r3, [pc, #28]	@ (8007b18 <usbd_control_set_request+0x30>)
 8007afc:	2200      	movs	r2, #0
 8007afe:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 8007b00:	4b05      	ldr	r3, [pc, #20]	@ (8007b18 <usbd_control_set_request+0x30>)
 8007b02:	2200      	movs	r2, #0
 8007b04:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 8007b06:	4b04      	ldr	r3, [pc, #16]	@ (8007b18 <usbd_control_set_request+0x30>)
 8007b08:	2200      	movs	r2, #0
 8007b0a:	819a      	strh	r2, [r3, #12]
}
 8007b0c:	bf00      	nop
 8007b0e:	370c      	adds	r7, #12
 8007b10:	46bd      	mov	sp, r7
 8007b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b16:	4770      	bx	lr
 8007b18:	2000cd14 	.word	0x2000cd14

08007b1c <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b088      	sub	sp, #32
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	603b      	str	r3, [r7, #0]
 8007b24:	4603      	mov	r3, r0
 8007b26:	71fb      	strb	r3, [r7, #7]
 8007b28:	460b      	mov	r3, r1
 8007b2a:	71bb      	strb	r3, [r7, #6]
 8007b2c:	4613      	mov	r3, r2
 8007b2e:	717b      	strb	r3, [r7, #5]
 8007b30:	79bb      	ldrb	r3, [r7, #6]
 8007b32:	73fb      	strb	r3, [r7, #15]
 8007b34:	7bfb      	ldrb	r3, [r7, #15]
 8007b36:	09db      	lsrs	r3, r3, #7
 8007b38:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if (tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction) {
 8007b3a:	4a4f      	ldr	r2, [pc, #316]	@ (8007c78 <usbd_control_xfer_cb+0x15c>)
 8007b3c:	7812      	ldrb	r2, [r2, #0]
 8007b3e:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 8007b42:	b2d2      	uxtb	r2, r2
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d01e      	beq.n	8007b86 <usbd_control_xfer_cb+0x6a>
    TU_ASSERT(0 == xferred_bytes);
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d00a      	beq.n	8007b64 <usbd_control_xfer_cb+0x48>
 8007b4e:	4b4b      	ldr	r3, [pc, #300]	@ (8007c7c <usbd_control_xfer_cb+0x160>)
 8007b50:	613b      	str	r3, [r7, #16]
 8007b52:	693b      	ldr	r3, [r7, #16]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f003 0301 	and.w	r3, r3, #1
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d000      	beq.n	8007b60 <usbd_control_xfer_cb+0x44>
 8007b5e:	be00      	bkpt	0x0000
 8007b60:	2300      	movs	r3, #0
 8007b62:	e084      	b.n	8007c6e <usbd_control_xfer_cb+0x152>

    // invoke optional dcd hook if available
    dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 8007b64:	79fb      	ldrb	r3, [r7, #7]
 8007b66:	4944      	ldr	r1, [pc, #272]	@ (8007c78 <usbd_control_xfer_cb+0x15c>)
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f7ff fe83 	bl	8007874 <dcd_edpt0_status_complete>

    if (NULL != _ctrl_xfer.complete_cb) {
 8007b6e:	4b42      	ldr	r3, [pc, #264]	@ (8007c78 <usbd_control_xfer_cb+0x15c>)
 8007b70:	691b      	ldr	r3, [r3, #16]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d005      	beq.n	8007b82 <usbd_control_xfer_cb+0x66>
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 8007b76:	4b40      	ldr	r3, [pc, #256]	@ (8007c78 <usbd_control_xfer_cb+0x15c>)
 8007b78:	691b      	ldr	r3, [r3, #16]
 8007b7a:	79f8      	ldrb	r0, [r7, #7]
 8007b7c:	4a3e      	ldr	r2, [pc, #248]	@ (8007c78 <usbd_control_xfer_cb+0x15c>)
 8007b7e:	2103      	movs	r1, #3
 8007b80:	4798      	blx	r3
    }

    return true;
 8007b82:	2301      	movs	r3, #1
 8007b84:	e073      	b.n	8007c6e <usbd_control_xfer_cb+0x152>
  }

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT) {
 8007b86:	4b3c      	ldr	r3, [pc, #240]	@ (8007c78 <usbd_control_xfer_cb+0x15c>)
 8007b88:	781b      	ldrb	r3, [r3, #0]
 8007b8a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007b8e:	b2db      	uxtb	r3, r3
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d10c      	bne.n	8007bae <usbd_control_xfer_cb+0x92>
    TU_VERIFY(_ctrl_xfer.buffer);
 8007b94:	4b38      	ldr	r3, [pc, #224]	@ (8007c78 <usbd_control_xfer_cb+0x15c>)
 8007b96:	689b      	ldr	r3, [r3, #8]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d101      	bne.n	8007ba0 <usbd_control_xfer_cb+0x84>
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	e066      	b.n	8007c6e <usbd_control_xfer_cb+0x152>
    memcpy(_ctrl_xfer.buffer, _ctrl_epbuf.buf, xferred_bytes);
 8007ba0:	4b35      	ldr	r3, [pc, #212]	@ (8007c78 <usbd_control_xfer_cb+0x15c>)
 8007ba2:	689b      	ldr	r3, [r3, #8]
 8007ba4:	683a      	ldr	r2, [r7, #0]
 8007ba6:	4936      	ldr	r1, [pc, #216]	@ (8007c80 <usbd_control_xfer_cb+0x164>)
 8007ba8:	4618      	mov	r0, r3
 8007baa:	f002 ffef 	bl	800ab8c <memcpy>
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, _ctrl_xfer.buffer, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 8007bae:	4b32      	ldr	r3, [pc, #200]	@ (8007c78 <usbd_control_xfer_cb+0x15c>)
 8007bb0:	89da      	ldrh	r2, [r3, #14]
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	b29b      	uxth	r3, r3
 8007bb6:	4413      	add	r3, r2
 8007bb8:	b29a      	uxth	r2, r3
 8007bba:	4b2f      	ldr	r3, [pc, #188]	@ (8007c78 <usbd_control_xfer_cb+0x15c>)
 8007bbc:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 8007bbe:	4b2e      	ldr	r3, [pc, #184]	@ (8007c78 <usbd_control_xfer_cb+0x15c>)
 8007bc0:	689a      	ldr	r2, [r3, #8]
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	4413      	add	r3, r2
 8007bc6:	4a2c      	ldr	r2, [pc, #176]	@ (8007c78 <usbd_control_xfer_cb+0x15c>)
 8007bc8:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ((_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) ||
 8007bca:	4b2b      	ldr	r3, [pc, #172]	@ (8007c78 <usbd_control_xfer_cb+0x15c>)
 8007bcc:	88da      	ldrh	r2, [r3, #6]
 8007bce:	4b2a      	ldr	r3, [pc, #168]	@ (8007c78 <usbd_control_xfer_cb+0x15c>)
 8007bd0:	89db      	ldrh	r3, [r3, #14]
 8007bd2:	429a      	cmp	r2, r3
 8007bd4:	d002      	beq.n	8007bdc <usbd_control_xfer_cb+0xc0>
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	2b3f      	cmp	r3, #63	@ 0x3f
 8007bda:	d831      	bhi.n	8007c40 <usbd_control_xfer_cb+0x124>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
    // DATA stage is complete
    bool is_ok = true;
 8007bdc:	2301      	movs	r3, #1
 8007bde:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if (NULL != _ctrl_xfer.complete_cb) {
 8007be0:	4b25      	ldr	r3, [pc, #148]	@ (8007c78 <usbd_control_xfer_cb+0x15c>)
 8007be2:	691b      	ldr	r3, [r3, #16]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d007      	beq.n	8007bf8 <usbd_control_xfer_cb+0xdc>
      #if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 8007be8:	4b23      	ldr	r3, [pc, #140]	@ (8007c78 <usbd_control_xfer_cb+0x15c>)
 8007bea:	691b      	ldr	r3, [r3, #16]
 8007bec:	79f8      	ldrb	r0, [r7, #7]
 8007bee:	4a22      	ldr	r2, [pc, #136]	@ (8007c78 <usbd_control_xfer_cb+0x15c>)
 8007bf0:	2102      	movs	r1, #2
 8007bf2:	4798      	blx	r3
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	77fb      	strb	r3, [r7, #31]
    }

    if (is_ok) {
 8007bf8:	7ffb      	ldrb	r3, [r7, #31]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d015      	beq.n	8007c2a <usbd_control_xfer_cb+0x10e>
      TU_ASSERT(status_stage_xact(rhport, &_ctrl_xfer.request));
 8007bfe:	79fb      	ldrb	r3, [r7, #7]
 8007c00:	491d      	ldr	r1, [pc, #116]	@ (8007c78 <usbd_control_xfer_cb+0x15c>)
 8007c02:	4618      	mov	r0, r3
 8007c04:	f7ff fe42 	bl	800788c <status_stage_xact>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	f083 0301 	eor.w	r3, r3, #1
 8007c0e:	b2db      	uxtb	r3, r3
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d02a      	beq.n	8007c6a <usbd_control_xfer_cb+0x14e>
 8007c14:	4b19      	ldr	r3, [pc, #100]	@ (8007c7c <usbd_control_xfer_cb+0x160>)
 8007c16:	617b      	str	r3, [r7, #20]
 8007c18:	697b      	ldr	r3, [r7, #20]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f003 0301 	and.w	r3, r3, #1
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d000      	beq.n	8007c26 <usbd_control_xfer_cb+0x10a>
 8007c24:	be00      	bkpt	0x0000
 8007c26:	2300      	movs	r3, #0
 8007c28:	e021      	b.n	8007c6e <usbd_control_xfer_cb+0x152>
    } else {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 8007c2a:	79fb      	ldrb	r3, [r7, #7]
 8007c2c:	2100      	movs	r1, #0
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f001 f81c 	bl	8008c6c <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 8007c34:	79fb      	ldrb	r3, [r7, #7]
 8007c36:	2180      	movs	r1, #128	@ 0x80
 8007c38:	4618      	mov	r0, r3
 8007c3a:	f001 f817 	bl	8008c6c <dcd_edpt_stall>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 8007c3e:	e014      	b.n	8007c6a <usbd_control_xfer_cb+0x14e>
    }
  } else {
    // More data to transfer
    TU_ASSERT(data_stage_xact(rhport));
 8007c40:	79fb      	ldrb	r3, [r7, #7]
 8007c42:	4618      	mov	r0, r3
 8007c44:	f7ff fe60 	bl	8007908 <data_stage_xact>
 8007c48:	4603      	mov	r3, r0
 8007c4a:	f083 0301 	eor.w	r3, r3, #1
 8007c4e:	b2db      	uxtb	r3, r3
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d00b      	beq.n	8007c6c <usbd_control_xfer_cb+0x150>
 8007c54:	4b09      	ldr	r3, [pc, #36]	@ (8007c7c <usbd_control_xfer_cb+0x160>)
 8007c56:	61bb      	str	r3, [r7, #24]
 8007c58:	69bb      	ldr	r3, [r7, #24]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f003 0301 	and.w	r3, r3, #1
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d000      	beq.n	8007c66 <usbd_control_xfer_cb+0x14a>
 8007c64:	be00      	bkpt	0x0000
 8007c66:	2300      	movs	r3, #0
 8007c68:	e001      	b.n	8007c6e <usbd_control_xfer_cb+0x152>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 8007c6a:	bf00      	nop
  }

  return true;
 8007c6c:	2301      	movs	r3, #1
}
 8007c6e:	4618      	mov	r0, r3
 8007c70:	3720      	adds	r7, #32
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bd80      	pop	{r7, pc}
 8007c76:	bf00      	nop
 8007c78:	2000cd14 	.word	0x2000cd14
 8007c7c:	e000edf0 	.word	0xe000edf0
 8007c80:	2000cd28 	.word	0x2000cd28

08007c84 <__NVIC_EnableIRQ>:
{
 8007c84:	b480      	push	{r7}
 8007c86:	b083      	sub	sp, #12
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	db0b      	blt.n	8007cae <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007c96:	79fb      	ldrb	r3, [r7, #7]
 8007c98:	f003 021f 	and.w	r2, r3, #31
 8007c9c:	4907      	ldr	r1, [pc, #28]	@ (8007cbc <__NVIC_EnableIRQ+0x38>)
 8007c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ca2:	095b      	lsrs	r3, r3, #5
 8007ca4:	2001      	movs	r0, #1
 8007ca6:	fa00 f202 	lsl.w	r2, r0, r2
 8007caa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007cae:	bf00      	nop
 8007cb0:	370c      	adds	r7, #12
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb8:	4770      	bx	lr
 8007cba:	bf00      	nop
 8007cbc:	e000e100 	.word	0xe000e100

08007cc0 <__NVIC_DisableIRQ>:
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b083      	sub	sp, #12
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	db12      	blt.n	8007cf8 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007cd2:	79fb      	ldrb	r3, [r7, #7]
 8007cd4:	f003 021f 	and.w	r2, r3, #31
 8007cd8:	490a      	ldr	r1, [pc, #40]	@ (8007d04 <__NVIC_DisableIRQ+0x44>)
 8007cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007cde:	095b      	lsrs	r3, r3, #5
 8007ce0:	2001      	movs	r0, #1
 8007ce2:	fa00 f202 	lsl.w	r2, r0, r2
 8007ce6:	3320      	adds	r3, #32
 8007ce8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8007cec:	f3bf 8f4f 	dsb	sy
}
 8007cf0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007cf2:	f3bf 8f6f 	isb	sy
}
 8007cf6:	bf00      	nop
}
 8007cf8:	bf00      	nop
 8007cfa:	370c      	adds	r7, #12
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	4770      	bx	lr
 8007d04:	e000e100 	.word	0xe000e100

08007d08 <dma_setup_prepare>:
  // Internal DMA only
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
}

static void dma_setup_prepare(uint8_t rhport) {
 8007d08:	b480      	push	{r7}
 8007d0a:	b087      	sub	sp, #28
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	4603      	mov	r3, r0
 8007d10:	71fb      	strb	r3, [r7, #7]
 8007d12:	79fb      	ldrb	r3, [r7, #7]
 8007d14:	74fb      	strb	r3, [r7, #19]

//--------------------------------------------------------------------+
// Core/Controller
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline dwc2_regs_t* DWC2_REG(uint8_t rhport) {
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007d16:	7cfb      	ldrb	r3, [r7, #19]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d001      	beq.n	8007d20 <dma_setup_prepare+0x18>
    // user mis-configured, ignore and use first controller
    rhport = 0;
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	74fb      	strb	r3, [r7, #19]
  }
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007d20:	7cfb      	ldrb	r3, [r7, #19]
 8007d22:	4a15      	ldr	r2, [pc, #84]	@ (8007d78 <dma_setup_prepare+0x70>)
 8007d24:	011b      	lsls	r3, r3, #4
 8007d26:	4413      	add	r3, r2
 8007d28:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007d2a:	617b      	str	r3, [r7, #20]

  if (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a) {
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d30:	4a12      	ldr	r2, [pc, #72]	@ (8007d7c <dma_setup_prepare+0x74>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d909      	bls.n	8007d4a <dma_setup_prepare+0x42>
    if(edpt_is_enabled(&dwc2->epout[0])) {
 8007d36:	697b      	ldr	r3, [r7, #20]
 8007d38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d3c:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	0fdb      	lsrs	r3, r3, #31
 8007d44:	b2db      	uxtb	r3, r3
    if(edpt_is_enabled(&dwc2->epout[0])) {
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d110      	bne.n	8007d6c <dma_setup_prepare+0x64>
      return;
    }
  }

  // Receive only 1 packet
  dwc2->epout[0].doeptsiz = (1 << DOEPTSIZ_STUPCNT_Pos) | (1 << DOEPTSIZ_PKTCNT_Pos) | (8 << DOEPTSIZ_XFRSIZ_Pos);
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	4a0c      	ldr	r2, [pc, #48]	@ (8007d80 <dma_setup_prepare+0x78>)
 8007d4e:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  dwc2->epout[0].doepdma = (uintptr_t) _dcd_usbbuf.setup_packet;
 8007d52:	4a0c      	ldr	r2, [pc, #48]	@ (8007d84 <dma_setup_prepare+0x7c>)
 8007d54:	697b      	ldr	r3, [r7, #20]
 8007d56:	f8c3 2b14 	str.w	r2, [r3, #2836]	@ 0xb14
  dwc2->epout[0].doepctl |= DOEPCTL_EPENA | DOEPCTL_USBAEP;
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 8007d60:	f043 2280 	orr.w	r2, r3, #2147516416	@ 0x80008000
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 8007d6a:	e000      	b.n	8007d6e <dma_setup_prepare+0x66>
      return;
 8007d6c:	bf00      	nop
}
 8007d6e:	371c      	adds	r7, #28
 8007d70:	46bd      	mov	sp, r7
 8007d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d76:	4770      	bx	lr
 8007d78:	0800adc4 	.word	0x0800adc4
 8007d7c:	4f543009 	.word	0x4f543009
 8007d80:	20080008 	.word	0x20080008
 8007d84:	2000cdf0 	.word	0x2000cdf0

08007d88 <dfifo_alloc>:

TU_ATTR_ALWAYS_INLINE static inline uint16_t calc_device_grxfsiz(uint16_t largest_ep_size, uint8_t ep_count) {
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
}

static bool dfifo_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t packet_size) {
 8007d88:	b480      	push	{r7}
 8007d8a:	b091      	sub	sp, #68	@ 0x44
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	4603      	mov	r3, r0
 8007d90:	71fb      	strb	r3, [r7, #7]
 8007d92:	460b      	mov	r3, r1
 8007d94:	71bb      	strb	r3, [r7, #6]
 8007d96:	4613      	mov	r3, r2
 8007d98:	80bb      	strh	r3, [r7, #4]
 8007d9a:	79fb      	ldrb	r3, [r7, #7]
 8007d9c:	767b      	strb	r3, [r7, #25]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007d9e:	7e7b      	ldrb	r3, [r7, #25]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d001      	beq.n	8007da8 <dfifo_alloc+0x20>
    rhport = 0;
 8007da4:	2300      	movs	r3, #0
 8007da6:	767b      	strb	r3, [r7, #25]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007da8:	7e7b      	ldrb	r3, [r7, #25]
 8007daa:	4a64      	ldr	r2, [pc, #400]	@ (8007f3c <dfifo_alloc+0x1b4>)
 8007dac:	011b      	lsls	r3, r3, #4
 8007dae:	4413      	add	r3, r2
 8007db0:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007db2:	63bb      	str	r3, [r7, #56]	@ 0x38
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 8007db4:	79fb      	ldrb	r3, [r7, #7]
 8007db6:	011b      	lsls	r3, r3, #4
 8007db8:	4a60      	ldr	r2, [pc, #384]	@ (8007f3c <dfifo_alloc+0x1b4>)
 8007dba:	4413      	add	r3, r2
 8007dbc:	637b      	str	r3, [r7, #52]	@ 0x34
  const uint8_t ep_count = dwc2_controller->ep_count;
 8007dbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dc0:	7a1b      	ldrb	r3, [r3, #8]
 8007dc2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8007dc6:	79bb      	ldrb	r3, [r7, #6]
 8007dc8:	76bb      	strb	r3, [r7, #26]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8007dca:	7ebb      	ldrb	r3, [r7, #26]
 8007dcc:	f003 030f 	and.w	r3, r3, #15
 8007dd0:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 8007dd2:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8007dd6:	79bb      	ldrb	r3, [r7, #6]
 8007dd8:	76fb      	strb	r3, [r7, #27]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007dda:	7efb      	ldrb	r3, [r7, #27]
 8007ddc:	09db      	lsrs	r3, r3, #7
 8007dde:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 8007de0:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

  TU_ASSERT(epnum < ep_count);
 8007de4:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8007de8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007dec:	429a      	cmp	r2, r3
 8007dee:	d30a      	bcc.n	8007e06 <dfifo_alloc+0x7e>
 8007df0:	4b53      	ldr	r3, [pc, #332]	@ (8007f40 <dfifo_alloc+0x1b8>)
 8007df2:	61fb      	str	r3, [r7, #28]
 8007df4:	69fb      	ldr	r3, [r7, #28]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f003 0301 	and.w	r3, r3, #1
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d000      	beq.n	8007e02 <dfifo_alloc+0x7a>
 8007e00:	be00      	bkpt	0x0000
 8007e02:	2300      	movs	r3, #0
 8007e04:	e094      	b.n	8007f30 <dfifo_alloc+0x1a8>

  uint16_t fifo_size = tu_div_ceil(packet_size, 4);
 8007e06:	88bb      	ldrh	r3, [r7, #4]
 8007e08:	617b      	str	r3, [r7, #20]
 8007e0a:	2304      	movs	r3, #4
 8007e0c:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 8007e0e:	697a      	ldr	r2, [r7, #20]
 8007e10:	693b      	ldr	r3, [r7, #16]
 8007e12:	4413      	add	r3, r2
 8007e14:	1e5a      	subs	r2, r3, #1
 8007e16:	693b      	ldr	r3, [r7, #16]
 8007e18:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e1c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  if (dir == TUSB_DIR_OUT) {
 8007e1e:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d12a      	bne.n	8007e7c <dfifo_alloc+0xf4>
    // Calculate required size of RX FIFO
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 8007e26:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007e28:	009b      	lsls	r3, r3, #2
 8007e2a:	b29b      	uxth	r3, r3
 8007e2c:	81fb      	strh	r3, [r7, #14]
 8007e2e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007e32:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 8007e34:	89fb      	ldrh	r3, [r7, #14]
 8007e36:	089b      	lsrs	r3, r3, #2
 8007e38:	b29b      	uxth	r3, r3
 8007e3a:	f103 0208 	add.w	r2, r3, #8
 8007e3e:	7b7b      	ldrb	r3, [r7, #13]
 8007e40:	4413      	add	r3, r2
 8007e42:	b29b      	uxth	r3, r3
 8007e44:	005b      	lsls	r3, r3, #1
 8007e46:	b29b      	uxth	r3, r3
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 8007e48:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // If size_rx needs to be extended check if there is enough free space
    if (dwc2->grxfsiz < new_sz) {
 8007e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e4c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007e4e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007e50:	429a      	cmp	r2, r3
 8007e52:	d26c      	bcs.n	8007f2e <dfifo_alloc+0x1a6>
      TU_ASSERT(new_sz <= _dcd_data.dfifo_top);
 8007e54:	4b3b      	ldr	r3, [pc, #236]	@ (8007f44 <dfifo_alloc+0x1bc>)
 8007e56:	889b      	ldrh	r3, [r3, #4]
 8007e58:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007e5a:	429a      	cmp	r2, r3
 8007e5c:	d90a      	bls.n	8007e74 <dfifo_alloc+0xec>
 8007e5e:	4b38      	ldr	r3, [pc, #224]	@ (8007f40 <dfifo_alloc+0x1b8>)
 8007e60:	623b      	str	r3, [r7, #32]
 8007e62:	6a3b      	ldr	r3, [r7, #32]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f003 0301 	and.w	r3, r3, #1
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d000      	beq.n	8007e70 <dfifo_alloc+0xe8>
 8007e6e:	be00      	bkpt	0x0000
 8007e70:	2300      	movs	r3, #0
 8007e72:	e05d      	b.n	8007f30 <dfifo_alloc+0x1a8>
      dwc2->grxfsiz = new_sz; // Enlarge RX FIFO
 8007e74:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007e76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e78:	625a      	str	r2, [r3, #36]	@ 0x24
 8007e7a:	e058      	b.n	8007f2e <dfifo_alloc+0x1a6>
    }
  } else {
    // Check IN endpoints concurrently active limit
    if(0 != dwc2_controller->ep_in_count) {
 8007e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e7e:	7a5b      	ldrb	r3, [r3, #9]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d016      	beq.n	8007eb2 <dfifo_alloc+0x12a>
      TU_ASSERT(_dcd_data.allocated_epin_count < dwc2_controller->ep_in_count);
 8007e84:	4b2f      	ldr	r3, [pc, #188]	@ (8007f44 <dfifo_alloc+0x1bc>)
 8007e86:	799a      	ldrb	r2, [r3, #6]
 8007e88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e8a:	7a5b      	ldrb	r3, [r3, #9]
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d30a      	bcc.n	8007ea6 <dfifo_alloc+0x11e>
 8007e90:	4b2b      	ldr	r3, [pc, #172]	@ (8007f40 <dfifo_alloc+0x1b8>)
 8007e92:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f003 0301 	and.w	r3, r3, #1
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d000      	beq.n	8007ea2 <dfifo_alloc+0x11a>
 8007ea0:	be00      	bkpt	0x0000
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	e044      	b.n	8007f30 <dfifo_alloc+0x1a8>
      _dcd_data.allocated_epin_count++;
 8007ea6:	4b27      	ldr	r3, [pc, #156]	@ (8007f44 <dfifo_alloc+0x1bc>)
 8007ea8:	799b      	ldrb	r3, [r3, #6]
 8007eaa:	3301      	adds	r3, #1
 8007eac:	b2da      	uxtb	r2, r3
 8007eae:	4b25      	ldr	r3, [pc, #148]	@ (8007f44 <dfifo_alloc+0x1bc>)
 8007eb0:	719a      	strb	r2, [r3, #6]
    }

    // If The TXFELVL is configured as half empty, the fifo must be twice the max_size.
    if ((dwc2->gahbcfg & GAHBCFG_TX_FIFO_EPMTY_LVL) == 0) {
 8007eb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eb4:	689b      	ldr	r3, [r3, #8]
 8007eb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d102      	bne.n	8007ec4 <dfifo_alloc+0x13c>
      fifo_size *= 2;
 8007ebe:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007ec0:	005b      	lsls	r3, r3, #1
 8007ec2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    }

    // Check if free space is available
    TU_ASSERT(_dcd_data.dfifo_top >= fifo_size + dwc2->grxfsiz);
 8007ec4:	4b1f      	ldr	r3, [pc, #124]	@ (8007f44 <dfifo_alloc+0x1bc>)
 8007ec6:	889b      	ldrh	r3, [r3, #4]
 8007ec8:	4619      	mov	r1, r3
 8007eca:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8007ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ed0:	4413      	add	r3, r2
 8007ed2:	4299      	cmp	r1, r3
 8007ed4:	d20a      	bcs.n	8007eec <dfifo_alloc+0x164>
 8007ed6:	4b1a      	ldr	r3, [pc, #104]	@ (8007f40 <dfifo_alloc+0x1b8>)
 8007ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f003 0301 	and.w	r3, r3, #1
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d000      	beq.n	8007ee8 <dfifo_alloc+0x160>
 8007ee6:	be00      	bkpt	0x0000
 8007ee8:	2300      	movs	r3, #0
 8007eea:	e021      	b.n	8007f30 <dfifo_alloc+0x1a8>
    _dcd_data.dfifo_top -= fifo_size;
 8007eec:	4b15      	ldr	r3, [pc, #84]	@ (8007f44 <dfifo_alloc+0x1bc>)
 8007eee:	889a      	ldrh	r2, [r3, #4]
 8007ef0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007ef2:	1ad3      	subs	r3, r2, r3
 8007ef4:	b29a      	uxth	r2, r3
 8007ef6:	4b13      	ldr	r3, [pc, #76]	@ (8007f44 <dfifo_alloc+0x1bc>)
 8007ef8:	809a      	strh	r2, [r3, #4]
    // TU_LOG(DWC2_DEBUG, "    TX FIFO %u: allocated %u words at offset %u\r\n", epnum, fifo_size, dfifo_top);

    // Both TXFD and TXSA are in unit of 32-bit words.
    if (epnum == 0) {
 8007efa:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d107      	bne.n	8007f12 <dfifo_alloc+0x18a>
      dwc2->dieptxf0 = ((uint32_t) fifo_size << DIEPTXF0_TX0FD_Pos) | _dcd_data.dfifo_top;
 8007f02:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007f04:	041b      	lsls	r3, r3, #16
 8007f06:	4a0f      	ldr	r2, [pc, #60]	@ (8007f44 <dfifo_alloc+0x1bc>)
 8007f08:	8892      	ldrh	r2, [r2, #4]
 8007f0a:	431a      	orrs	r2, r3
 8007f0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f0e:	629a      	str	r2, [r3, #40]	@ 0x28
 8007f10:	e00d      	b.n	8007f2e <dfifo_alloc+0x1a6>
    } else {
      // DIEPTXF starts at FIFO #1.
      dwc2->dieptxf[epnum - 1] = ((uint32_t) fifo_size << DIEPTXF_INEPTXFD_Pos) | _dcd_data.dfifo_top;
 8007f12:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007f14:	041a      	lsls	r2, r3, #16
 8007f16:	4b0b      	ldr	r3, [pc, #44]	@ (8007f44 <dfifo_alloc+0x1bc>)
 8007f18:	889b      	ldrh	r3, [r3, #4]
 8007f1a:	4619      	mov	r1, r3
 8007f1c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007f20:	3b01      	subs	r3, #1
 8007f22:	430a      	orrs	r2, r1
 8007f24:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007f26:	3340      	adds	r3, #64	@ 0x40
 8007f28:	009b      	lsls	r3, r3, #2
 8007f2a:	440b      	add	r3, r1
 8007f2c:	605a      	str	r2, [r3, #4]
    }
  }

  return true;
 8007f2e:	2301      	movs	r3, #1
}
 8007f30:	4618      	mov	r0, r3
 8007f32:	3744      	adds	r7, #68	@ 0x44
 8007f34:	46bd      	mov	sp, r7
 8007f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3a:	4770      	bx	lr
 8007f3c:	0800adc4 	.word	0x0800adc4
 8007f40:	e000edf0 	.word	0xe000edf0
 8007f44:	2000cde8 	.word	0x2000cde8

08007f48 <dfifo_device_init>:

static void dfifo_device_init(uint8_t rhport) {
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b088      	sub	sp, #32
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	4603      	mov	r3, r0
 8007f50:	71fb      	strb	r3, [r7, #7]
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 8007f52:	79fb      	ldrb	r3, [r7, #7]
 8007f54:	011b      	lsls	r3, r3, #4
 8007f56:	4a27      	ldr	r2, [pc, #156]	@ (8007ff4 <dfifo_device_init+0xac>)
 8007f58:	4413      	add	r3, r2
 8007f5a:	61fb      	str	r3, [r7, #28]
 8007f5c:	79fb      	ldrb	r3, [r7, #7]
 8007f5e:	733b      	strb	r3, [r7, #12]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007f60:	7b3b      	ldrb	r3, [r7, #12]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d001      	beq.n	8007f6a <dfifo_device_init+0x22>
    rhport = 0;
 8007f66:	2300      	movs	r3, #0
 8007f68:	733b      	strb	r3, [r7, #12]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007f6a:	7b3b      	ldrb	r3, [r7, #12]
 8007f6c:	4a21      	ldr	r2, [pc, #132]	@ (8007ff4 <dfifo_device_init+0xac>)
 8007f6e:	011b      	lsls	r3, r3, #4
 8007f70:	4413      	add	r3, r2
 8007f72:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007f74:	61bb      	str	r3, [r7, #24]
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 8007f76:	69fb      	ldr	r3, [r7, #28]
 8007f78:	7a1b      	ldrb	r3, [r3, #8]
 8007f7a:	2240      	movs	r2, #64	@ 0x40
 8007f7c:	81fa      	strh	r2, [r7, #14]
 8007f7e:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 8007f80:	89fb      	ldrh	r3, [r7, #14]
 8007f82:	089b      	lsrs	r3, r3, #2
 8007f84:	b29b      	uxth	r3, r3
 8007f86:	f103 0208 	add.w	r2, r3, #8
 8007f8a:	7b7b      	ldrb	r3, [r7, #13]
 8007f8c:	4413      	add	r3, r2
 8007f8e:	b29b      	uxth	r3, r3
 8007f90:	005b      	lsls	r3, r3, #1
 8007f92:	b29b      	uxth	r3, r3
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 8007f94:	461a      	mov	r2, r3
 8007f96:	69bb      	ldr	r3, [r7, #24]
 8007f98:	625a      	str	r2, [r3, #36]	@ 0x24
 8007f9a:	69bb      	ldr	r3, [r7, #24]
 8007f9c:	613b      	str	r3, [r7, #16]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8007f9e:	693b      	ldr	r3, [r7, #16]
 8007fa0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007fa2:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8007fa4:	2300      	movs	r3, #0

  // Scatter/Gather DMA mode is not yet supported. Buffer DMA only need 1 words per endpoint direction
  const bool is_dma = dma_device_enabled(dwc2);
 8007fa6:	75fb      	strb	r3, [r7, #23]
  _dcd_data.dfifo_top = dwc2_controller->ep_fifo_size/4;
 8007fa8:	69fb      	ldr	r3, [r7, #28]
 8007faa:	68db      	ldr	r3, [r3, #12]
 8007fac:	089b      	lsrs	r3, r3, #2
 8007fae:	b29a      	uxth	r2, r3
 8007fb0:	4b11      	ldr	r3, [pc, #68]	@ (8007ff8 <dfifo_device_init+0xb0>)
 8007fb2:	809a      	strh	r2, [r3, #4]
  if (is_dma) {
 8007fb4:	7dfb      	ldrb	r3, [r7, #23]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d009      	beq.n	8007fce <dfifo_device_init+0x86>
    _dcd_data.dfifo_top -= 2 * dwc2_controller->ep_count;
 8007fba:	4b0f      	ldr	r3, [pc, #60]	@ (8007ff8 <dfifo_device_init+0xb0>)
 8007fbc:	889a      	ldrh	r2, [r3, #4]
 8007fbe:	69fb      	ldr	r3, [r7, #28]
 8007fc0:	7a1b      	ldrb	r3, [r3, #8]
 8007fc2:	005b      	lsls	r3, r3, #1
 8007fc4:	b29b      	uxth	r3, r3
 8007fc6:	1ad3      	subs	r3, r2, r3
 8007fc8:	b29a      	uxth	r2, r3
 8007fca:	4b0b      	ldr	r3, [pc, #44]	@ (8007ff8 <dfifo_device_init+0xb0>)
 8007fcc:	809a      	strh	r2, [r3, #4]
  }
  dwc2->gdfifocfg = ((uint32_t) _dcd_data.dfifo_top << GDFIFOCFG_EPINFOBASE_SHIFT) | _dcd_data.dfifo_top;
 8007fce:	4b0a      	ldr	r3, [pc, #40]	@ (8007ff8 <dfifo_device_init+0xb0>)
 8007fd0:	889b      	ldrh	r3, [r3, #4]
 8007fd2:	461a      	mov	r2, r3
 8007fd4:	4613      	mov	r3, r2
 8007fd6:	041b      	lsls	r3, r3, #16
 8007fd8:	441a      	add	r2, r3
 8007fda:	69bb      	ldr	r3, [r7, #24]
 8007fdc:	65da      	str	r2, [r3, #92]	@ 0x5c

  // Allocate FIFO for EP0 IN
  (void) dfifo_alloc(rhport, 0x80, CFG_TUD_ENDPOINT0_SIZE);
 8007fde:	79fb      	ldrb	r3, [r7, #7]
 8007fe0:	2240      	movs	r2, #64	@ 0x40
 8007fe2:	2180      	movs	r1, #128	@ 0x80
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	f7ff fecf 	bl	8007d88 <dfifo_alloc>
}
 8007fea:	bf00      	nop
 8007fec:	3720      	adds	r7, #32
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	bd80      	pop	{r7, pc}
 8007ff2:	bf00      	nop
 8007ff4:	0800adc4 	.word	0x0800adc4
 8007ff8:	2000cde8 	.word	0x2000cde8

08007ffc <edpt_activate>:


//--------------------------------------------------------------------
// Endpoint
//--------------------------------------------------------------------
static void edpt_activate(uint8_t rhport, const tusb_desc_endpoint_t* p_endpoint_desc) {
 8007ffc:	b480      	push	{r7}
 8007ffe:	b08b      	sub	sp, #44	@ 0x2c
 8008000:	af00      	add	r7, sp, #0
 8008002:	4603      	mov	r3, r0
 8008004:	6039      	str	r1, [r7, #0]
 8008006:	71fb      	strb	r3, [r7, #7]
 8008008:	79fb      	ldrb	r3, [r7, #7]
 800800a:	747b      	strb	r3, [r7, #17]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800800c:	7c7b      	ldrb	r3, [r7, #17]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d001      	beq.n	8008016 <edpt_activate+0x1a>
    rhport = 0;
 8008012:	2300      	movs	r3, #0
 8008014:	747b      	strb	r3, [r7, #17]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008016:	7c7b      	ldrb	r3, [r7, #17]
 8008018:	4a4f      	ldr	r2, [pc, #316]	@ (8008158 <edpt_activate+0x15c>)
 800801a:	011b      	lsls	r3, r3, #4
 800801c:	4413      	add	r3, r2
 800801e:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008020:	627b      	str	r3, [r7, #36]	@ 0x24
  const uint8_t epnum = tu_edpt_number(p_endpoint_desc->bEndpointAddress);
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	789b      	ldrb	r3, [r3, #2]
 8008026:	74bb      	strb	r3, [r7, #18]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8008028:	7cbb      	ldrb	r3, [r7, #18]
 800802a:	f003 030f 	and.w	r3, r3, #15
 800802e:	b2db      	uxtb	r3, r3
 8008030:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  const uint8_t dir = tu_edpt_dir(p_endpoint_desc->bEndpointAddress);
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	789b      	ldrb	r3, [r3, #2]
 8008038:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800803a:	7cfb      	ldrb	r3, [r7, #19]
 800803c:	09db      	lsrs	r3, r3, #7
 800803e:	b2db      	uxtb	r3, r3
 8008040:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 8008044:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8008048:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800804c:	0052      	lsls	r2, r2, #1
 800804e:	4413      	add	r3, r2
 8008050:	011b      	lsls	r3, r3, #4
 8008052:	4a42      	ldr	r2, [pc, #264]	@ (800815c <edpt_activate+0x160>)
 8008054:	4413      	add	r3, r2
 8008056:	61fb      	str	r3, [r7, #28]
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	617b      	str	r3, [r7, #20]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800805c:	697b      	ldr	r3, [r7, #20]
 800805e:	889b      	ldrh	r3, [r3, #4]
 8008060:	b29b      	uxth	r3, r3
 8008062:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008066:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(p_endpoint_desc);
 8008068:	69fb      	ldr	r3, [r7, #28]
 800806a:	815a      	strh	r2, [r3, #10]

  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800806c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800806e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8008072:	60fb      	str	r3, [r7, #12]
  if (dsts.enum_speed == DCFG_SPEED_HIGH) {
 8008074:	7b3b      	ldrb	r3, [r7, #12]
 8008076:	f003 0306 	and.w	r3, r3, #6
 800807a:	b2db      	uxtb	r3, r3
 800807c:	2b00      	cmp	r3, #0
 800807e:	d109      	bne.n	8008094 <edpt_activate+0x98>
    xfer->interval = 1 << (p_endpoint_desc->bInterval - 1);
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	799b      	ldrb	r3, [r3, #6]
 8008084:	3b01      	subs	r3, #1
 8008086:	2201      	movs	r2, #1
 8008088:	fa02 f303 	lsl.w	r3, r2, r3
 800808c:	b2da      	uxtb	r2, r3
 800808e:	69fb      	ldr	r3, [r7, #28]
 8008090:	731a      	strb	r2, [r3, #12]
 8008092:	e003      	b.n	800809c <edpt_activate+0xa0>
  } else {
    xfer->interval =  p_endpoint_desc->bInterval;
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	799a      	ldrb	r2, [r3, #6]
 8008098:	69fb      	ldr	r3, [r7, #28]
 800809a:	731a      	strb	r2, [r3, #12]
  }

  // Endpoint control
  dwc2_depctl_t depctl = {.value = 0};
 800809c:	2300      	movs	r3, #0
 800809e:	60bb      	str	r3, [r7, #8]
  depctl.mps = xfer->max_size;
 80080a0:	69fb      	ldr	r3, [r7, #28]
 80080a2:	895b      	ldrh	r3, [r3, #10]
 80080a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80080a8:	b29a      	uxth	r2, r3
 80080aa:	893b      	ldrh	r3, [r7, #8]
 80080ac:	f362 030a 	bfi	r3, r2, #0, #11
 80080b0:	813b      	strh	r3, [r7, #8]
  depctl.active = 1;
 80080b2:	7a7b      	ldrb	r3, [r7, #9]
 80080b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080b8:	727b      	strb	r3, [r7, #9]
  depctl.type = p_endpoint_desc->bmAttributes.xfer;
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	78db      	ldrb	r3, [r3, #3]
 80080be:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80080c2:	b2da      	uxtb	r2, r3
 80080c4:	7abb      	ldrb	r3, [r7, #10]
 80080c6:	f362 0383 	bfi	r3, r2, #2, #2
 80080ca:	72bb      	strb	r3, [r7, #10]
  if (p_endpoint_desc->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS) {
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	78db      	ldrb	r3, [r3, #3]
 80080d0:	f003 0303 	and.w	r3, r3, #3
 80080d4:	b2db      	uxtb	r3, r3
 80080d6:	2b01      	cmp	r3, #1
 80080d8:	d003      	beq.n	80080e2 <edpt_activate+0xe6>
    depctl.set_data0_iso_even = 1;
 80080da:	7afb      	ldrb	r3, [r7, #11]
 80080dc:	f043 0310 	orr.w	r3, r3, #16
 80080e0:	72fb      	strb	r3, [r7, #11]
  }
  if (dir == TUSB_DIR_IN) {
 80080e2:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80080e6:	2b01      	cmp	r3, #1
 80080e8:	d108      	bne.n	80080fc <edpt_activate+0x100>
    depctl.tx_fifo_num = epnum;
 80080ea:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80080ee:	f003 030f 	and.w	r3, r3, #15
 80080f2:	b2da      	uxtb	r2, r3
 80080f4:	897b      	ldrh	r3, [r7, #10]
 80080f6:	f362 1389 	bfi	r3, r2, #6, #4
 80080fa:	817b      	strh	r3, [r7, #10]
  }

  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 80080fc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8008100:	2b01      	cmp	r3, #1
 8008102:	bf14      	ite	ne
 8008104:	2301      	movne	r3, #1
 8008106:	2300      	moveq	r3, #0
 8008108:	b2db      	uxtb	r3, r3
 800810a:	461a      	mov	r2, r3
 800810c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008110:	0112      	lsls	r2, r2, #4
 8008112:	4413      	add	r3, r2
 8008114:	3348      	adds	r3, #72	@ 0x48
 8008116:	015b      	lsls	r3, r3, #5
 8008118:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800811a:	4413      	add	r3, r2
 800811c:	61bb      	str	r3, [r7, #24]
  dep->ctl = depctl.value;
 800811e:	68ba      	ldr	r2, [r7, #8]
 8008120:	69bb      	ldr	r3, [r7, #24]
 8008122:	601a      	str	r2, [r3, #0]
  dwc2->daintmsk |= TU_BIT(epnum + DAINT_SHIFT(dir));
 8008124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008126:	f8d3 281c 	ldr.w	r2, [r3, #2076]	@ 0x81c
 800812a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800812e:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 8008132:	2901      	cmp	r1, #1
 8008134:	d101      	bne.n	800813a <edpt_activate+0x13e>
 8008136:	2100      	movs	r1, #0
 8008138:	e000      	b.n	800813c <edpt_activate+0x140>
 800813a:	2110      	movs	r1, #16
 800813c:	440b      	add	r3, r1
 800813e:	2101      	movs	r1, #1
 8008140:	fa01 f303 	lsl.w	r3, r1, r3
 8008144:	431a      	orrs	r2, r3
 8008146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008148:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
}
 800814c:	bf00      	nop
 800814e:	372c      	adds	r7, #44	@ 0x2c
 8008150:	46bd      	mov	sp, r7
 8008152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008156:	4770      	bx	lr
 8008158:	0800adc4 	.word	0x0800adc4
 800815c:	2000cd68 	.word	0x2000cd68

08008160 <edpt_disable>:

static void edpt_disable(uint8_t rhport, uint8_t ep_addr, bool stall) {
 8008160:	b480      	push	{r7}
 8008162:	b08d      	sub	sp, #52	@ 0x34
 8008164:	af00      	add	r7, sp, #0
 8008166:	4603      	mov	r3, r0
 8008168:	71fb      	strb	r3, [r7, #7]
 800816a:	460b      	mov	r3, r1
 800816c:	71bb      	strb	r3, [r7, #6]
 800816e:	4613      	mov	r3, r2
 8008170:	717b      	strb	r3, [r7, #5]
 8008172:	79fb      	ldrb	r3, [r7, #7]
 8008174:	777b      	strb	r3, [r7, #29]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008176:	7f7b      	ldrb	r3, [r7, #29]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d001      	beq.n	8008180 <edpt_disable+0x20>
    rhport = 0;
 800817c:	2300      	movs	r3, #0
 800817e:	777b      	strb	r3, [r7, #29]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008180:	7f7b      	ldrb	r3, [r7, #29]
 8008182:	4a5e      	ldr	r2, [pc, #376]	@ (80082fc <edpt_disable+0x19c>)
 8008184:	011b      	lsls	r3, r3, #4
 8008186:	4413      	add	r3, r2
 8008188:	681b      	ldr	r3, [r3, #0]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800818a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800818c:	79bb      	ldrb	r3, [r7, #6]
 800818e:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8008190:	7fbb      	ldrb	r3, [r7, #30]
 8008192:	f003 030f 	and.w	r3, r3, #15
 8008196:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 8008198:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800819c:	79bb      	ldrb	r3, [r7, #6]
 800819e:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80081a0:	7ffb      	ldrb	r3, [r7, #31]
 80081a2:	09db      	lsrs	r3, r3, #7
 80081a4:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 80081a6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 80081aa:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80081ae:	2b01      	cmp	r3, #1
 80081b0:	bf14      	ite	ne
 80081b2:	2301      	movne	r3, #1
 80081b4:	2300      	moveq	r3, #0
 80081b6:	b2db      	uxtb	r3, r3
 80081b8:	461a      	mov	r2, r3
 80081ba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80081be:	0112      	lsls	r2, r2, #4
 80081c0:	4413      	add	r3, r2
 80081c2:	3348      	adds	r3, #72	@ 0x48
 80081c4:	015b      	lsls	r3, r3, #5
 80081c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80081c8:	4413      	add	r3, r2
 80081ca:	627b      	str	r3, [r7, #36]	@ 0x24

  const uint32_t stall_mask = (stall ? EPCTL_STALL : 0);
 80081cc:	797b      	ldrb	r3, [r7, #5]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d002      	beq.n	80081d8 <edpt_disable+0x78>
 80081d2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80081d6:	e000      	b.n	80081da <edpt_disable+0x7a>
 80081d8:	2300      	movs	r3, #0
 80081da:	623b      	str	r3, [r7, #32]

  if (dir == TUSB_DIR_IN) {
 80081dc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	d145      	bne.n	8008270 <edpt_disable+0x110>
 80081e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e6:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 80081e8:	69bb      	ldr	r3, [r7, #24]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	0fdb      	lsrs	r3, r3, #31
 80081ee:	b2db      	uxtb	r3, r3
    if (!edpt_is_enabled(dep)) {
 80081f0:	f083 0301 	eor.w	r3, r3, #1
 80081f4:	b2db      	uxtb	r3, r3
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d008      	beq.n	800820c <edpt_disable+0xac>
      dep->diepctl |= DIEPCTL_SNAK | stall_mask;
 80081fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081fc:	681a      	ldr	r2, [r3, #0]
 80081fe:	6a3b      	ldr	r3, [r7, #32]
 8008200:	4313      	orrs	r3, r2
 8008202:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008208:	601a      	str	r2, [r3, #0]
 800820a:	e01e      	b.n	800824a <edpt_disable+0xea>
    } else {
      // Stop transmitting packets and NAK IN xfers.
      dep->diepctl |= DIEPCTL_SNAK;
 800820c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008216:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_INEPNE) == 0) {}
 8008218:	bf00      	nop
 800821a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800821c:	689b      	ldr	r3, [r3, #8]
 800821e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008222:	2b00      	cmp	r3, #0
 8008224:	d0f9      	beq.n	800821a <edpt_disable+0xba>

      // Disable the endpoint.
      dep->diepctl |= DIEPCTL_EPDIS | stall_mask;
 8008226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008228:	681a      	ldr	r2, [r3, #0]
 800822a:	6a3b      	ldr	r3, [r7, #32]
 800822c:	4313      	orrs	r3, r2
 800822e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008234:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_EPDISD_Msk) == 0) {}
 8008236:	bf00      	nop
 8008238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800823a:	689b      	ldr	r3, [r3, #8]
 800823c:	f003 0302 	and.w	r3, r3, #2
 8008240:	2b00      	cmp	r3, #0
 8008242:	d0f9      	beq.n	8008238 <edpt_disable+0xd8>

      dep->diepint = DIEPINT_EPDISD;
 8008244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008246:	2202      	movs	r2, #2
 8008248:	609a      	str	r2, [r3, #8]
 800824a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800824c:	617b      	str	r3, [r7, #20]
 800824e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008252:	74fb      	strb	r3, [r7, #19]
//--------------------------------------------------------------------+
// DFIFO
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_tx(dwc2_regs_t* dwc2, uint8_t fnum) {
  // flush TX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8008254:	7cfb      	ldrb	r3, [r7, #19]
 8008256:	019b      	lsls	r3, r3, #6
 8008258:	f043 0220 	orr.w	r2, r3, #32
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8008260:	bf00      	nop
 8008262:	697b      	ldr	r3, [r7, #20]
 8008264:	691b      	ldr	r3, [r3, #16]
 8008266:	f003 0320 	and.w	r3, r3, #32
 800826a:	2b00      	cmp	r3, #0
 800826c:	d1f9      	bne.n	8008262 <edpt_disable+0x102>
}
 800826e:	e03f      	b.n	80082f0 <edpt_disable+0x190>
 8008270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008272:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	0fdb      	lsrs	r3, r3, #31
 800827a:	b2db      	uxtb	r3, r3
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dfifo_flush_tx(dwc2, epnum);
  } else {
    if (!edpt_is_enabled(dep) || epnum == 0) {
 800827c:	f083 0301 	eor.w	r3, r3, #1
 8008280:	b2db      	uxtb	r3, r3
 8008282:	2b00      	cmp	r3, #0
 8008284:	d103      	bne.n	800828e <edpt_disable+0x12e>
 8008286:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800828a:	2b00      	cmp	r3, #0
 800828c:	d106      	bne.n	800829c <edpt_disable+0x13c>
      // non-control not-enabled: stall if set
      // For EP0 Out, keep it enabled to receive SETUP packets
      dep->doepctl |= stall_mask;
 800828e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008290:	681a      	ldr	r2, [r3, #0]
 8008292:	6a3b      	ldr	r3, [r7, #32]
 8008294:	431a      	orrs	r2, r3
 8008296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008298:	601a      	str	r2, [r3, #0]
 800829a:	e029      	b.n	80082f0 <edpt_disable+0x190>
    } else {
      // Asserting GONAK is required to STALL an OUT endpoint.
      // Simpler to use polling here, we don't use the "B"OUTNAKEFF interrupt
      // anyway, and it can't be cleared by user code. If this while loop never
      // finishes, we have bigger problems than just the stack.
      dwc2->dctl |= DCTL_SGONAK;
 800829c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800829e:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 80082a2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80082a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082a8:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
      while ((dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0) {}
 80082ac:	bf00      	nop
 80082ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082b0:	695b      	ldr	r3, [r3, #20]
 80082b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d0f9      	beq.n	80082ae <edpt_disable+0x14e>

      // Ditto here disable the endpoint.
      dep->doepctl |= DOEPCTL_EPDIS | stall_mask;
 80082ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082bc:	681a      	ldr	r2, [r3, #0]
 80082be:	6a3b      	ldr	r3, [r7, #32]
 80082c0:	4313      	orrs	r3, r2
 80082c2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80082c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082c8:	601a      	str	r2, [r3, #0]
      while ((dep->doepint & DOEPINT_EPDISD_Msk) == 0) {}
 80082ca:	bf00      	nop
 80082cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ce:	689b      	ldr	r3, [r3, #8]
 80082d0:	f003 0302 	and.w	r3, r3, #2
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d0f9      	beq.n	80082cc <edpt_disable+0x16c>

      dep->doepint = DOEPINT_EPDISD;
 80082d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082da:	2202      	movs	r2, #2
 80082dc:	609a      	str	r2, [r3, #8]

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
 80082de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082e0:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 80082e4:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80082e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082ea:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
    }
  }
}
 80082ee:	bf00      	nop
 80082f0:	bf00      	nop
 80082f2:	3734      	adds	r7, #52	@ 0x34
 80082f4:	46bd      	mov	sp, r7
 80082f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fa:	4770      	bx	lr
 80082fc:	0800adc4 	.word	0x0800adc4

08008300 <epin_write_tx_fifo>:

static uint16_t epin_write_tx_fifo(uint8_t rhport, uint8_t epnum) {
 8008300:	b580      	push	{r7, lr}
 8008302:	b08c      	sub	sp, #48	@ 0x30
 8008304:	af00      	add	r7, sp, #0
 8008306:	4603      	mov	r3, r0
 8008308:	460a      	mov	r2, r1
 800830a:	71fb      	strb	r3, [r7, #7]
 800830c:	4613      	mov	r3, r2
 800830e:	71bb      	strb	r3, [r7, #6]
 8008310:	79fb      	ldrb	r3, [r7, #7]
 8008312:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008314:	7cfb      	ldrb	r3, [r7, #19]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d001      	beq.n	800831e <epin_write_tx_fifo+0x1e>
    rhport = 0;
 800831a:	2300      	movs	r3, #0
 800831c:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800831e:	7cfb      	ldrb	r3, [r7, #19]
 8008320:	4a37      	ldr	r2, [pc, #220]	@ (8008400 <epin_write_tx_fifo+0x100>)
 8008322:	011b      	lsls	r3, r3, #4
 8008324:	4413      	add	r3, r2
 8008326:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008328:	62bb      	str	r3, [r7, #40]	@ 0x28
  dwc2_dep_t* const epin = &dwc2->ep[0][epnum];
 800832a:	79bb      	ldrb	r3, [r7, #6]
 800832c:	3348      	adds	r3, #72	@ 0x48
 800832e:	015b      	lsls	r3, r3, #5
 8008330:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008332:	4413      	add	r3, r2
 8008334:	627b      	str	r3, [r7, #36]	@ 0x24
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 8008336:	79bb      	ldrb	r3, [r7, #6]
 8008338:	015b      	lsls	r3, r3, #5
 800833a:	3310      	adds	r3, #16
 800833c:	4a31      	ldr	r2, [pc, #196]	@ (8008404 <epin_write_tx_fifo+0x104>)
 800833e:	4413      	add	r3, r2
 8008340:	623b      	str	r3, [r7, #32]

  dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 8008342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008344:	691b      	ldr	r3, [r3, #16]
 8008346:	60bb      	str	r3, [r7, #8]
  const uint16_t remain_packets = tsiz.packet_count;
 8008348:	897b      	ldrh	r3, [r7, #10]
 800834a:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 800834e:	b29b      	uxth	r3, r3
 8008350:	83fb      	strh	r3, [r7, #30]

  uint16_t total_bytes_written = 0;
 8008352:	2300      	movs	r3, #0
 8008354:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  // Process every single packet (only whole packets can be written to fifo)
  for (uint16_t i = 0; i < remain_packets; i++) {
 8008356:	2300      	movs	r3, #0
 8008358:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800835a:	e045      	b.n	80083e8 <epin_write_tx_fifo+0xe8>
    tsiz.value = epin->tsiz;
 800835c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800835e:	691b      	ldr	r3, [r3, #16]
 8008360:	60bb      	str	r3, [r7, #8]
    const uint16_t remain_bytes = (uint16_t) tsiz.xfer_size;
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008368:	83bb      	strh	r3, [r7, #28]
    const uint16_t xact_bytes = tu_min16(remain_bytes, xfer->max_size);
 800836a:	6a3b      	ldr	r3, [r7, #32]
 800836c:	895a      	ldrh	r2, [r3, #10]
 800836e:	8bbb      	ldrh	r3, [r7, #28]
 8008370:	823b      	strh	r3, [r7, #16]
 8008372:	4613      	mov	r3, r2
 8008374:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8008376:	8a3a      	ldrh	r2, [r7, #16]
 8008378:	89fb      	ldrh	r3, [r7, #14]
 800837a:	4293      	cmp	r3, r2
 800837c:	bf28      	it	cs
 800837e:	4613      	movcs	r3, r2
 8008380:	b29b      	uxth	r3, r3
 8008382:	837b      	strh	r3, [r7, #26]

    // Check if dtxfsts has enough space available
    if (xact_bytes > ((epin->dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) {
 8008384:	8b7a      	ldrh	r2, [r7, #26]
 8008386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008388:	699b      	ldr	r3, [r3, #24]
 800838a:	0099      	lsls	r1, r3, #2
 800838c:	4b1e      	ldr	r3, [pc, #120]	@ (8008408 <epin_write_tx_fifo+0x108>)
 800838e:	400b      	ands	r3, r1
 8008390:	429a      	cmp	r2, r3
 8008392:	d82e      	bhi.n	80083f2 <epin_write_tx_fifo+0xf2>
      break;
    }

    // Push packet to Tx-FIFO
    if (xfer->ff) {
 8008394:	6a3b      	ldr	r3, [r7, #32]
 8008396:	685b      	ldr	r3, [r3, #4]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d011      	beq.n	80083c0 <epin_write_tx_fifo+0xc0>
      volatile uint32_t* tx_fifo = dwc2->fifo[epnum];
 800839c:	79bb      	ldrb	r3, [r7, #6]
 800839e:	3301      	adds	r3, #1
 80083a0:	031b      	lsls	r3, r3, #12
 80083a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80083a4:	4413      	add	r3, r2
 80083a6:	617b      	str	r3, [r7, #20]
      tu_fifo_read_n_access_mode(xfer->ff, (void *)(uintptr_t)tx_fifo, xact_bytes, TU_FIFO_FIXED_ADDR_RW32);
 80083a8:	6a3b      	ldr	r3, [r7, #32]
 80083aa:	6858      	ldr	r0, [r3, #4]
 80083ac:	8b7a      	ldrh	r2, [r7, #26]
 80083ae:	2301      	movs	r3, #1
 80083b0:	6979      	ldr	r1, [r7, #20]
 80083b2:	f7fd f94e 	bl	8005652 <tu_fifo_read_n_access_mode>
      total_bytes_written += xact_bytes;
 80083b6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80083b8:	8b7b      	ldrh	r3, [r7, #26]
 80083ba:	4413      	add	r3, r2
 80083bc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80083be:	e010      	b.n	80083e2 <epin_write_tx_fifo+0xe2>
    } else {
      dfifo_write_packet(dwc2, epnum, xfer->buffer, xact_bytes);
 80083c0:	6a3b      	ldr	r3, [r7, #32]
 80083c2:	681a      	ldr	r2, [r3, #0]
 80083c4:	8b7b      	ldrh	r3, [r7, #26]
 80083c6:	79b9      	ldrb	r1, [r7, #6]
 80083c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80083ca:	f001 fd3a 	bl	8009e42 <dfifo_write_packet>
      xfer->buffer += xact_bytes;
 80083ce:	6a3b      	ldr	r3, [r7, #32]
 80083d0:	681a      	ldr	r2, [r3, #0]
 80083d2:	8b7b      	ldrh	r3, [r7, #26]
 80083d4:	441a      	add	r2, r3
 80083d6:	6a3b      	ldr	r3, [r7, #32]
 80083d8:	601a      	str	r2, [r3, #0]
      total_bytes_written += xact_bytes;
 80083da:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80083dc:	8b7b      	ldrh	r3, [r7, #26]
 80083de:	4413      	add	r3, r2
 80083e0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  for (uint16_t i = 0; i < remain_packets; i++) {
 80083e2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80083e4:	3301      	adds	r3, #1
 80083e6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80083e8:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80083ea:	8bfb      	ldrh	r3, [r7, #30]
 80083ec:	429a      	cmp	r2, r3
 80083ee:	d3b5      	bcc.n	800835c <epin_write_tx_fifo+0x5c>
 80083f0:	e000      	b.n	80083f4 <epin_write_tx_fifo+0xf4>
      break;
 80083f2:	bf00      	nop
    }
  }
  return total_bytes_written;
 80083f4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 80083f6:	4618      	mov	r0, r3
 80083f8:	3730      	adds	r7, #48	@ 0x30
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}
 80083fe:	bf00      	nop
 8008400:	0800adc4 	.word	0x0800adc4
 8008404:	2000cd68 	.word	0x2000cd68
 8008408:	0003fffc 	.word	0x0003fffc

0800840c <edpt_schedule_packets>:

// Since this function returns void, it is not possible to return a boolean success message
// We must make sure that this function is not called when the EP is disabled
// Must be called from critical section
static void edpt_schedule_packets(uint8_t rhport, const uint8_t epnum, const uint8_t dir) {
 800840c:	b580      	push	{r7, lr}
 800840e:	b092      	sub	sp, #72	@ 0x48
 8008410:	af00      	add	r7, sp, #0
 8008412:	4603      	mov	r3, r0
 8008414:	71fb      	strb	r3, [r7, #7]
 8008416:	460b      	mov	r3, r1
 8008418:	71bb      	strb	r3, [r7, #6]
 800841a:	4613      	mov	r3, r2
 800841c:	717b      	strb	r3, [r7, #5]
 800841e:	79fb      	ldrb	r3, [r7, #7]
 8008420:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008424:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008428:	2b00      	cmp	r3, #0
 800842a:	d002      	beq.n	8008432 <edpt_schedule_packets+0x26>
    rhport = 0;
 800842c:	2300      	movs	r3, #0
 800842e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008432:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008436:	4a77      	ldr	r2, [pc, #476]	@ (8008614 <edpt_schedule_packets+0x208>)
 8008438:	011b      	lsls	r3, r3, #4
 800843a:	4413      	add	r3, r2
 800843c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800843e:	643b      	str	r3, [r7, #64]	@ 0x40
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, dir);
 8008440:	79ba      	ldrb	r2, [r7, #6]
 8008442:	797b      	ldrb	r3, [r7, #5]
 8008444:	0052      	lsls	r2, r2, #1
 8008446:	4413      	add	r3, r2
 8008448:	011b      	lsls	r3, r3, #4
 800844a:	4a73      	ldr	r2, [pc, #460]	@ (8008618 <edpt_schedule_packets+0x20c>)
 800844c:	4413      	add	r3, r2
 800844e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 8008450:	797b      	ldrb	r3, [r7, #5]
 8008452:	2b01      	cmp	r3, #1
 8008454:	bf14      	ite	ne
 8008456:	2301      	movne	r3, #1
 8008458:	2300      	moveq	r3, #0
 800845a:	b2db      	uxtb	r3, r3
 800845c:	461a      	mov	r2, r3
 800845e:	79bb      	ldrb	r3, [r7, #6]
 8008460:	0112      	lsls	r2, r2, #4
 8008462:	4413      	add	r3, r2
 8008464:	3348      	adds	r3, #72	@ 0x48
 8008466:	015b      	lsls	r3, r3, #5
 8008468:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800846a:	4413      	add	r3, r2
 800846c:	63bb      	str	r3, [r7, #56]	@ 0x38

  uint16_t num_packets;
  uint16_t total_bytes;

  // EP0 is limited to one packet per xfer
  if (epnum == 0) {
 800846e:	79bb      	ldrb	r3, [r7, #6]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d11e      	bne.n	80084b2 <edpt_schedule_packets+0xa6>
    total_bytes = tu_min16(_dcd_data.ep0_pending[dir], CFG_TUD_ENDPOINT0_SIZE);
 8008474:	797b      	ldrb	r3, [r7, #5]
 8008476:	4a69      	ldr	r2, [pc, #420]	@ (800861c <edpt_schedule_packets+0x210>)
 8008478:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800847c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800847e:	2340      	movs	r3, #64	@ 0x40
 8008480:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8008482:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8008484:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008486:	4293      	cmp	r3, r2
 8008488:	bf28      	it	cs
 800848a:	4613      	movcs	r3, r2
 800848c:	b29b      	uxth	r3, r3
 800848e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    _dcd_data.ep0_pending[dir] -= total_bytes;
 8008492:	797b      	ldrb	r3, [r7, #5]
 8008494:	4a61      	ldr	r2, [pc, #388]	@ (800861c <edpt_schedule_packets+0x210>)
 8008496:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800849a:	797b      	ldrb	r3, [r7, #5]
 800849c:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80084a0:	1a8a      	subs	r2, r1, r2
 80084a2:	b291      	uxth	r1, r2
 80084a4:	4a5d      	ldr	r2, [pc, #372]	@ (800861c <edpt_schedule_packets+0x210>)
 80084a6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    num_packets = 1;
 80084aa:	2301      	movs	r3, #1
 80084ac:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80084b0:	e019      	b.n	80084e6 <edpt_schedule_packets+0xda>
  } else {
    total_bytes = xfer->total_len;
 80084b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084b4:	891b      	ldrh	r3, [r3, #8]
 80084b6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    num_packets = tu_div_ceil(total_bytes, xfer->max_size);
 80084ba:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80084be:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80084c0:	8952      	ldrh	r2, [r2, #10]
 80084c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80084c4:	623a      	str	r2, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 80084c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084c8:	6a3b      	ldr	r3, [r7, #32]
 80084ca:	4413      	add	r3, r2
 80084cc:	1e5a      	subs	r2, r3, #1
 80084ce:	6a3b      	ldr	r3, [r7, #32]
 80084d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80084d4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (num_packets == 0) {
 80084d8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d102      	bne.n	80084e6 <edpt_schedule_packets+0xda>
      num_packets = 1; // zero length packet still count as 1
 80084e0:	2301      	movs	r3, #1
 80084e2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    }
  }

  // transfer size: A full OUT transfer (multiple packets, possibly) triggers XFRC.
  dwc2_ep_tsize_t deptsiz = {.value = 0};
 80084e6:	2300      	movs	r3, #0
 80084e8:	61bb      	str	r3, [r7, #24]
  deptsiz.xfer_size = total_bytes;
 80084ea:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80084ee:	f3c2 0212 	ubfx	r2, r2, #0, #19
 80084f2:	69bb      	ldr	r3, [r7, #24]
 80084f4:	f362 0312 	bfi	r3, r2, #0, #19
 80084f8:	61bb      	str	r3, [r7, #24]
  deptsiz.packet_count = num_packets;
 80084fa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80084fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008502:	b29a      	uxth	r2, r3
 8008504:	8b7b      	ldrh	r3, [r7, #26]
 8008506:	f362 03cc 	bfi	r3, r2, #3, #10
 800850a:	837b      	strh	r3, [r7, #26]
  dep->tsiz = deptsiz.value;
 800850c:	69ba      	ldr	r2, [r7, #24]
 800850e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008510:	611a      	str	r2, [r3, #16]

  // control
  dwc2_depctl_t depctl = {.value = dep->ctl};
 8008512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	617b      	str	r3, [r7, #20]
  depctl.clear_nak = 1;
 8008518:	7dfb      	ldrb	r3, [r7, #23]
 800851a:	f043 0304 	orr.w	r3, r3, #4
 800851e:	75fb      	strb	r3, [r7, #23]
  depctl.enable = 1;
 8008520:	7dfb      	ldrb	r3, [r7, #23]
 8008522:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008526:	75fb      	strb	r3, [r7, #23]
  if (depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS) {
 8008528:	7dbb      	ldrb	r3, [r7, #22]
 800852a:	f003 030c 	and.w	r3, r3, #12
 800852e:	b2db      	uxtb	r3, r3
 8008530:	2b04      	cmp	r3, #4
 8008532:	d116      	bne.n	8008562 <edpt_schedule_packets+0x156>
    const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 8008534:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008536:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800853a:	60fb      	str	r3, [r7, #12]
    const uint32_t odd_now = dsts.frame_number & 1u;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8008542:	b29b      	uxth	r3, r3
 8008544:	f003 0301 	and.w	r3, r3, #1
 8008548:	637b      	str	r3, [r7, #52]	@ 0x34
    if (odd_now != 0) {
 800854a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800854c:	2b00      	cmp	r3, #0
 800854e:	d004      	beq.n	800855a <edpt_schedule_packets+0x14e>
      depctl.set_data0_iso_even = 1;
 8008550:	7dfb      	ldrb	r3, [r7, #23]
 8008552:	f043 0310 	orr.w	r3, r3, #16
 8008556:	75fb      	strb	r3, [r7, #23]
 8008558:	e003      	b.n	8008562 <edpt_schedule_packets+0x156>
    } else {
      depctl.set_data1_iso_odd = 1;
 800855a:	7dfb      	ldrb	r3, [r7, #23]
 800855c:	f043 0320 	orr.w	r3, r3, #32
 8008560:	75fb      	strb	r3, [r7, #23]
 8008562:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008564:	61fb      	str	r3, [r7, #28]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008566:	69fb      	ldr	r3, [r7, #28]
 8008568:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800856a:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800856c:	2300      	movs	r3, #0
    }
  }

  const bool is_dma = dma_device_enabled(dwc2);
 800856e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if(is_dma) {
 8008572:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008576:	2b00      	cmp	r3, #0
 8008578:	d021      	beq.n	80085be <edpt_schedule_packets+0x1b2>
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800857a:	797b      	ldrb	r3, [r7, #5]
 800857c:	2b01      	cmp	r3, #1
 800857e:	d10b      	bne.n	8008598 <edpt_schedule_packets+0x18c>
 8008580:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8008584:	2b00      	cmp	r3, #0
 8008586:	d007      	beq.n	8008598 <edpt_schedule_packets+0x18c>
      dcd_dcache_clean(xfer->buffer, total_bytes);
 8008588:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8008590:	4611      	mov	r1, r2
 8008592:	4618      	mov	r0, r3
 8008594:	f7fd fb4b 	bl	8005c2e <dcd_dcache_clean>
    }
    dep->diepdma = (uintptr_t) xfer->buffer;
 8008598:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	461a      	mov	r2, r3
 800859e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085a0:	615a      	str	r2, [r3, #20]
    dep->diepctl = depctl.value; // enable endpoint
 80085a2:	697a      	ldr	r2, [r7, #20]
 80085a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085a6:	601a      	str	r2, [r3, #0]
    // Advance buffer pointer for EP0
    if (epnum == 0) {
 80085a8:	79bb      	ldrb	r3, [r7, #6]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d12e      	bne.n	800860c <edpt_schedule_packets+0x200>
      xfer->buffer += total_bytes;
 80085ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085b0:	681a      	ldr	r2, [r3, #0]
 80085b2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80085b6:	441a      	add	r2, r3
 80085b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085ba:	601a      	str	r2, [r3, #0]
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
         dwc2->diepempmsk |= (1u << epnum);
      }
    }
  }
}
 80085bc:	e026      	b.n	800860c <edpt_schedule_packets+0x200>
    dep->diepctl = depctl.value; // enable endpoint
 80085be:	697a      	ldr	r2, [r7, #20]
 80085c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085c2:	601a      	str	r2, [r3, #0]
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 80085c4:	797b      	ldrb	r3, [r7, #5]
 80085c6:	2b01      	cmp	r3, #1
 80085c8:	d120      	bne.n	800860c <edpt_schedule_packets+0x200>
 80085ca:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d01c      	beq.n	800860c <edpt_schedule_packets+0x200>
      const uint16_t xferred_bytes = epin_write_tx_fifo(rhport, epnum);
 80085d2:	79ba      	ldrb	r2, [r7, #6]
 80085d4:	79fb      	ldrb	r3, [r7, #7]
 80085d6:	4611      	mov	r1, r2
 80085d8:	4618      	mov	r0, r3
 80085da:	f7ff fe91 	bl	8008300 <epin_write_tx_fifo>
 80085de:	4603      	mov	r3, r0
 80085e0:	863b      	strh	r3, [r7, #48]	@ 0x30
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
 80085e2:	79bb      	ldrb	r3, [r7, #6]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d011      	beq.n	800860c <edpt_schedule_packets+0x200>
 80085e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085ea:	891b      	ldrh	r3, [r3, #8]
 80085ec:	461a      	mov	r2, r3
 80085ee:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80085f0:	1ad3      	subs	r3, r2, r3
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	dd0a      	ble.n	800860c <edpt_schedule_packets+0x200>
         dwc2->diepempmsk |= (1u << epnum);
 80085f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085f8:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 80085fc:	79bb      	ldrb	r3, [r7, #6]
 80085fe:	2101      	movs	r1, #1
 8008600:	fa01 f303 	lsl.w	r3, r1, r3
 8008604:	431a      	orrs	r2, r3
 8008606:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008608:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
}
 800860c:	bf00      	nop
 800860e:	3748      	adds	r7, #72	@ 0x48
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}
 8008614:	0800adc4 	.word	0x0800adc4
 8008618:	2000cd68 	.word	0x2000cd68
 800861c:	2000cde8 	.word	0x2000cde8

08008620 <dcd_init>:

//--------------------------------------------------------------------
// Controller API
//--------------------------------------------------------------------
bool dcd_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 8008620:	b580      	push	{r7, lr}
 8008622:	b08c      	sub	sp, #48	@ 0x30
 8008624:	af00      	add	r7, sp, #0
 8008626:	4603      	mov	r3, r0
 8008628:	6039      	str	r1, [r7, #0]
 800862a:	71fb      	strb	r3, [r7, #7]
 800862c:	79fb      	ldrb	r3, [r7, #7]
 800862e:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008630:	7dfb      	ldrb	r3, [r7, #23]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d001      	beq.n	800863a <dcd_init+0x1a>
    rhport = 0;
 8008636:	2300      	movs	r3, #0
 8008638:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800863a:	7dfb      	ldrb	r3, [r7, #23]
 800863c:	4a43      	ldr	r2, [pc, #268]	@ (800874c <dcd_init+0x12c>)
 800863e:	011b      	lsls	r3, r3, #4
 8008640:	4413      	add	r3, r2
 8008642:	681b      	ldr	r3, [r3, #0]
  (void) rh_init;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008644:	62bb      	str	r3, [r7, #40]	@ 0x28

  tu_memclr(&_dcd_data, sizeof(_dcd_data));
 8008646:	2208      	movs	r2, #8
 8008648:	2100      	movs	r1, #0
 800864a:	4841      	ldr	r0, [pc, #260]	@ (8008750 <dcd_init+0x130>)
 800864c:	f002 fa5b 	bl	800ab06 <memset>

  // Core Initialization
  const bool is_highspeed = dwc2_core_is_highspeed(dwc2, TUSB_ROLE_DEVICE);
 8008650:	2101      	movs	r1, #1
 8008652:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008654:	f001 fafa 	bl	8009c4c <dwc2_core_is_highspeed>
 8008658:	4603      	mov	r3, r0
 800865a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800865e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008660:	61bb      	str	r3, [r7, #24]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008662:	69bb      	ldr	r3, [r7, #24]
 8008664:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008666:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8008668:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800866a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  TU_ASSERT(dwc2_core_init(rhport, is_highspeed, is_dma));
 800866e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008672:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 8008676:	79fb      	ldrb	r3, [r7, #7]
 8008678:	4618      	mov	r0, r3
 800867a:	f001 fb05 	bl	8009c88 <dwc2_core_init>
 800867e:	4603      	mov	r3, r0
 8008680:	f083 0301 	eor.w	r3, r3, #1
 8008684:	b2db      	uxtb	r3, r3
 8008686:	2b00      	cmp	r3, #0
 8008688:	d00a      	beq.n	80086a0 <dcd_init+0x80>
 800868a:	4b32      	ldr	r3, [pc, #200]	@ (8008754 <dcd_init+0x134>)
 800868c:	61fb      	str	r3, [r7, #28]
 800868e:	69fb      	ldr	r3, [r7, #28]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f003 0301 	and.w	r3, r3, #1
 8008696:	2b00      	cmp	r3, #0
 8008698:	d000      	beq.n	800869c <dcd_init+0x7c>
 800869a:	be00      	bkpt	0x0000
 800869c:	2300      	movs	r3, #0
 800869e:	e050      	b.n	8008742 <dcd_init+0x122>

  //------------- 7.1 Device Initialization -------------//
  // Set device max speed
  uint32_t dcfg = dwc2->dcfg & ~DCFG_DSPD_Msk;
 80086a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086a2:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 80086a6:	f023 0303 	bic.w	r3, r3, #3
 80086aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (is_highspeed) {
 80086ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d00d      	beq.n	80086d0 <dcd_init+0xb0>
    // dcfg Highspeed's mask is 0

    // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
    // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
    const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 80086b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80086b8:	60fb      	str	r3, [r7, #12]
    if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 80086ba:	7b3b      	ldrb	r3, [r7, #12]
 80086bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80086c0:	b2db      	uxtb	r3, r3
 80086c2:	2b80      	cmp	r3, #128	@ 0x80
 80086c4:	d108      	bne.n	80086d8 <dcd_init+0xb8>
      dcfg |= DCFG_XCVRDLY;
 80086c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80086cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80086ce:	e003      	b.n	80086d8 <dcd_init+0xb8>
    }
  } else {
    dcfg |= DCFG_DSPD_FS << DCFG_DSPD_Pos;
 80086d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086d2:	f043 0303 	orr.w	r3, r3, #3
 80086d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  dcfg |= DCFG_NZLSOHSK; // send STALL back and discard if host send non-zlp during control status
 80086d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086da:	f043 0304 	orr.w	r3, r3, #4
 80086de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dwc2->dcfg = dcfg;
 80086e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80086e4:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  dcd_disconnect(rhport);
 80086e8:	79fb      	ldrb	r3, [r7, #7]
 80086ea:	4618      	mov	r0, r3
 80086ec:	f000 f8e2 	bl	80088b4 <dcd_disconnect>

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 80086f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086f2:	68db      	ldr	r3, [r3, #12]
 80086f4:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80086f8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80086fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086fe:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 8008700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 8008708:	f043 02c0 	orr.w	r2, r3, #192	@ 0xc0
 800870c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800870e:	601a      	str	r2, [r3, #0]
  // No hardware detection of Vbus B-session is available on the STM32N6
  dwc2->stm32_gccfg |= STM32_GCCFG_VBVALOVAL;
#endif

  // Enable required interrupts
  dwc2->gintmsk |= GINTMSK_OTGINT | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;
 8008710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008712:	699a      	ldr	r2, [r3, #24]
 8008714:	4b10      	ldr	r3, [pc, #64]	@ (8008758 <dcd_init+0x138>)
 8008716:	4313      	orrs	r3, r2
 8008718:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800871a:	6193      	str	r3, [r2, #24]

  // TX FIFO empty level for interrupt is complete empty
  uint32_t gahbcfg = dwc2->gahbcfg;
 800871c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800871e:	689b      	ldr	r3, [r3, #8]
 8008720:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_TX_FIFO_EPMTY_LVL;
 8008722:	6a3b      	ldr	r3, [r7, #32]
 8008724:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008728:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_GINT; // Enable global interrupt
 800872a:	6a3b      	ldr	r3, [r7, #32]
 800872c:	f043 0301 	orr.w	r3, r3, #1
 8008730:	623b      	str	r3, [r7, #32]
  dwc2->gahbcfg = gahbcfg;
 8008732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008734:	6a3a      	ldr	r2, [r7, #32]
 8008736:	609a      	str	r2, [r3, #8]

  dcd_connect(rhport);
 8008738:	79fb      	ldrb	r3, [r7, #7]
 800873a:	4618      	mov	r0, r3
 800873c:	f000 f898 	bl	8008870 <dcd_connect>
  return true;
 8008740:	2301      	movs	r3, #1
}
 8008742:	4618      	mov	r0, r3
 8008744:	3730      	adds	r7, #48	@ 0x30
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}
 800874a:	bf00      	nop
 800874c:	0800adc4 	.word	0x0800adc4
 8008750:	2000cde8 	.word	0x2000cde8
 8008754:	e000edf0 	.word	0xe000edf0
 8008758:	80003004 	.word	0x80003004

0800875c <dcd_int_enable>:

void dcd_int_enable(uint8_t rhport) {
 800875c:	b580      	push	{r7, lr}
 800875e:	b084      	sub	sp, #16
 8008760:	af00      	add	r7, sp, #0
 8008762:	4603      	mov	r3, r0
 8008764:	71fb      	strb	r3, [r7, #7]
 8008766:	79fb      	ldrb	r3, [r7, #7]
 8008768:	73fb      	strb	r3, [r7, #15]
 800876a:	2301      	movs	r3, #1
 800876c:	73bb      	strb	r3, [r7, #14]
 800876e:	2301      	movs	r3, #1
 8008770:	737b      	strb	r3, [r7, #13]
// SystemCoreClock is already included by family header
// extern uint32_t SystemCoreClock;

TU_ATTR_ALWAYS_INLINE static inline void dwc2_int_set(uint8_t rhport, tusb_role_t role, bool enabled) {
  (void) role;
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 8008772:	7bfb      	ldrb	r3, [r7, #15]
 8008774:	4a0c      	ldr	r2, [pc, #48]	@ (80087a8 <dcd_int_enable+0x4c>)
 8008776:	011b      	lsls	r3, r3, #4
 8008778:	4413      	add	r3, r2
 800877a:	3304      	adds	r3, #4
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 8008780:	7b7b      	ldrb	r3, [r7, #13]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d005      	beq.n	8008792 <dcd_int_enable+0x36>
    NVIC_EnableIRQ(irqn);
 8008786:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800878a:	4618      	mov	r0, r3
 800878c:	f7ff fa7a 	bl	8007c84 <__NVIC_EnableIRQ>
  } else {
    NVIC_DisableIRQ(irqn);
  }
}
 8008790:	e004      	b.n	800879c <dcd_int_enable+0x40>
    NVIC_DisableIRQ(irqn);
 8008792:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8008796:	4618      	mov	r0, r3
 8008798:	f7ff fa92 	bl	8007cc0 <__NVIC_DisableIRQ>
}
 800879c:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 800879e:	bf00      	nop
 80087a0:	3710      	adds	r7, #16
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}
 80087a6:	bf00      	nop
 80087a8:	0800adc4 	.word	0x0800adc4

080087ac <dcd_int_disable>:

void dcd_int_disable(uint8_t rhport) {
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b084      	sub	sp, #16
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	4603      	mov	r3, r0
 80087b4:	71fb      	strb	r3, [r7, #7]
 80087b6:	79fb      	ldrb	r3, [r7, #7]
 80087b8:	73fb      	strb	r3, [r7, #15]
 80087ba:	2301      	movs	r3, #1
 80087bc:	73bb      	strb	r3, [r7, #14]
 80087be:	2300      	movs	r3, #0
 80087c0:	737b      	strb	r3, [r7, #13]
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 80087c2:	7bfb      	ldrb	r3, [r7, #15]
 80087c4:	4a0c      	ldr	r2, [pc, #48]	@ (80087f8 <dcd_int_disable+0x4c>)
 80087c6:	011b      	lsls	r3, r3, #4
 80087c8:	4413      	add	r3, r2
 80087ca:	3304      	adds	r3, #4
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 80087d0:	7b7b      	ldrb	r3, [r7, #13]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d005      	beq.n	80087e2 <dcd_int_disable+0x36>
    NVIC_EnableIRQ(irqn);
 80087d6:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80087da:	4618      	mov	r0, r3
 80087dc:	f7ff fa52 	bl	8007c84 <__NVIC_EnableIRQ>
}
 80087e0:	e004      	b.n	80087ec <dcd_int_disable+0x40>
    NVIC_DisableIRQ(irqn);
 80087e2:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80087e6:	4618      	mov	r0, r3
 80087e8:	f7ff fa6a 	bl	8007cc0 <__NVIC_DisableIRQ>
}
 80087ec:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 80087ee:	bf00      	nop
 80087f0:	3710      	adds	r7, #16
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}
 80087f6:	bf00      	nop
 80087f8:	0800adc4 	.word	0x0800adc4

080087fc <dcd_set_address>:

void dcd_set_address(uint8_t rhport, uint8_t dev_addr) {
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b086      	sub	sp, #24
 8008800:	af02      	add	r7, sp, #8
 8008802:	4603      	mov	r3, r0
 8008804:	460a      	mov	r2, r1
 8008806:	71fb      	strb	r3, [r7, #7]
 8008808:	4613      	mov	r3, r2
 800880a:	71bb      	strb	r3, [r7, #6]
 800880c:	79fb      	ldrb	r3, [r7, #7]
 800880e:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008810:	7a7b      	ldrb	r3, [r7, #9]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d001      	beq.n	800881a <dcd_set_address+0x1e>
    rhport = 0;
 8008816:	2300      	movs	r3, #0
 8008818:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800881a:	7a7b      	ldrb	r3, [r7, #9]
 800881c:	4a13      	ldr	r2, [pc, #76]	@ (800886c <dcd_set_address+0x70>)
 800881e:	011b      	lsls	r3, r3, #4
 8008820:	4413      	add	r3, r2
 8008822:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008824:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800882c:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 8008830:	79bb      	ldrb	r3, [r7, #6]
 8008832:	011b      	lsls	r3, r3, #4
 8008834:	431a      	orrs	r2, r3
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
 800883c:	2300      	movs	r3, #0
 800883e:	72fb      	strb	r3, [r7, #11]
 8008840:	2301      	movs	r3, #1
 8008842:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
 8008844:	7abb      	ldrb	r3, [r7, #10]
 8008846:	2b01      	cmp	r3, #1
 8008848:	d101      	bne.n	800884e <dcd_set_address+0x52>
 800884a:	2280      	movs	r2, #128	@ 0x80
 800884c:	e000      	b.n	8008850 <dcd_set_address+0x54>
 800884e:	2200      	movs	r2, #0
 8008850:	7afb      	ldrb	r3, [r7, #11]
 8008852:	4313      	orrs	r3, r2
 8008854:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0, false);
 8008856:	79f8      	ldrb	r0, [r7, #7]
 8008858:	2300      	movs	r3, #0
 800885a:	9300      	str	r3, [sp, #0]
 800885c:	2300      	movs	r3, #0
 800885e:	2200      	movs	r2, #0
 8008860:	f000 f94a 	bl	8008af8 <dcd_edpt_xfer>
}
 8008864:	bf00      	nop
 8008866:	3710      	adds	r7, #16
 8008868:	46bd      	mov	sp, r7
 800886a:	bd80      	pop	{r7, pc}
 800886c:	0800adc4 	.word	0x0800adc4

08008870 <dcd_connect>:
  dwc2_remote_wakeup_delay();

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport) {
 8008870:	b480      	push	{r7}
 8008872:	b085      	sub	sp, #20
 8008874:	af00      	add	r7, sp, #0
 8008876:	4603      	mov	r3, r0
 8008878:	71fb      	strb	r3, [r7, #7]
 800887a:	79fb      	ldrb	r3, [r7, #7]
 800887c:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800887e:	7afb      	ldrb	r3, [r7, #11]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d001      	beq.n	8008888 <dcd_connect+0x18>
    rhport = 0;
 8008884:	2300      	movs	r3, #0
 8008886:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008888:	7afb      	ldrb	r3, [r7, #11]
 800888a:	4a09      	ldr	r2, [pc, #36]	@ (80088b0 <dcd_connect+0x40>)
 800888c:	011b      	lsls	r3, r3, #4
 800888e:	4413      	add	r3, r2
 8008890:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008892:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 0;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl &= ~DCTL_SDIS;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800889a:	f023 0202 	bic.w	r2, r3, #2
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 80088a4:	bf00      	nop
 80088a6:	3714      	adds	r7, #20
 80088a8:	46bd      	mov	sp, r7
 80088aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ae:	4770      	bx	lr
 80088b0:	0800adc4 	.word	0x0800adc4

080088b4 <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport) {
 80088b4:	b480      	push	{r7}
 80088b6:	b085      	sub	sp, #20
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	4603      	mov	r3, r0
 80088bc:	71fb      	strb	r3, [r7, #7]
 80088be:	79fb      	ldrb	r3, [r7, #7]
 80088c0:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80088c2:	7afb      	ldrb	r3, [r7, #11]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d001      	beq.n	80088cc <dcd_disconnect+0x18>
    rhport = 0;
 80088c8:	2300      	movs	r3, #0
 80088ca:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80088cc:	7afb      	ldrb	r3, [r7, #11]
 80088ce:	4a09      	ldr	r2, [pc, #36]	@ (80088f4 <dcd_disconnect+0x40>)
 80088d0:	011b      	lsls	r3, r3, #4
 80088d2:	4413      	add	r3, r2
 80088d4:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80088d6:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 1;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl |= DCTL_SDIS;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 80088de:	f043 0202 	orr.w	r2, r3, #2
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 80088e8:	bf00      	nop
 80088ea:	3714      	adds	r7, #20
 80088ec:	46bd      	mov	sp, r7
 80088ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f2:	4770      	bx	lr
 80088f4:	0800adc4 	.word	0x0800adc4

080088f8 <dcd_sof_enable>:

// Be advised: audio, video and possibly other iso-ep classes use dcd_sof_enable() to enable/disable its corresponding ISR on purpose!
void dcd_sof_enable(uint8_t rhport, bool en) {
 80088f8:	b480      	push	{r7}
 80088fa:	b085      	sub	sp, #20
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	4603      	mov	r3, r0
 8008900:	460a      	mov	r2, r1
 8008902:	71fb      	strb	r3, [r7, #7]
 8008904:	4613      	mov	r3, r2
 8008906:	71bb      	strb	r3, [r7, #6]
 8008908:	79fb      	ldrb	r3, [r7, #7]
 800890a:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800890c:	7afb      	ldrb	r3, [r7, #11]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d001      	beq.n	8008916 <dcd_sof_enable+0x1e>
    rhport = 0;
 8008912:	2300      	movs	r3, #0
 8008914:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008916:	7afb      	ldrb	r3, [r7, #11]
 8008918:	4a10      	ldr	r2, [pc, #64]	@ (800895c <dcd_sof_enable+0x64>)
 800891a:	011b      	lsls	r3, r3, #4
 800891c:	4413      	add	r3, r2
 800891e:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008920:	60fb      	str	r3, [r7, #12]

  _dcd_data.sof_en = en;
 8008922:	4a0f      	ldr	r2, [pc, #60]	@ (8008960 <dcd_sof_enable+0x68>)
 8008924:	79bb      	ldrb	r3, [r7, #6]
 8008926:	71d3      	strb	r3, [r2, #7]

  if (en) {
 8008928:	79bb      	ldrb	r3, [r7, #6]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d009      	beq.n	8008942 <dcd_sof_enable+0x4a>
    dwc2->gintsts = GINTSTS_SOF;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	2208      	movs	r2, #8
 8008932:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_SOFM;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	699b      	ldr	r3, [r3, #24]
 8008938:	f043 0208 	orr.w	r2, r3, #8
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	619a      	str	r2, [r3, #24]
  } else {
    dwc2->gintmsk &= ~GINTMSK_SOFM;
  }
}
 8008940:	e005      	b.n	800894e <dcd_sof_enable+0x56>
    dwc2->gintmsk &= ~GINTMSK_SOFM;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	699b      	ldr	r3, [r3, #24]
 8008946:	f023 0208 	bic.w	r2, r3, #8
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	619a      	str	r2, [r3, #24]
}
 800894e:	bf00      	nop
 8008950:	3714      	adds	r7, #20
 8008952:	46bd      	mov	sp, r7
 8008954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008958:	4770      	bx	lr
 800895a:	bf00      	nop
 800895c:	0800adc4 	.word	0x0800adc4
 8008960:	2000cde8 	.word	0x2000cde8

08008964 <dcd_edpt_open>:

/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_edpt) {
 8008964:	b580      	push	{r7, lr}
 8008966:	b084      	sub	sp, #16
 8008968:	af00      	add	r7, sp, #0
 800896a:	4603      	mov	r3, r0
 800896c:	6039      	str	r1, [r7, #0]
 800896e:	71fb      	strb	r3, [r7, #7]
  TU_ASSERT(dfifo_alloc(rhport, desc_edpt->bEndpointAddress, tu_edpt_packet_size(desc_edpt)));
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	7899      	ldrb	r1, [r3, #2]
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	889b      	ldrh	r3, [r3, #4]
 800897c:	b29b      	uxth	r3, r3
 800897e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008982:	b29a      	uxth	r2, r3
 8008984:	79fb      	ldrb	r3, [r7, #7]
 8008986:	4618      	mov	r0, r3
 8008988:	f7ff f9fe 	bl	8007d88 <dfifo_alloc>
 800898c:	4603      	mov	r3, r0
 800898e:	f083 0301 	eor.w	r3, r3, #1
 8008992:	b2db      	uxtb	r3, r3
 8008994:	2b00      	cmp	r3, #0
 8008996:	d00a      	beq.n	80089ae <dcd_edpt_open+0x4a>
 8008998:	4b0a      	ldr	r3, [pc, #40]	@ (80089c4 <dcd_edpt_open+0x60>)
 800899a:	60fb      	str	r3, [r7, #12]
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f003 0301 	and.w	r3, r3, #1
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d000      	beq.n	80089aa <dcd_edpt_open+0x46>
 80089a8:	be00      	bkpt	0x0000
 80089aa:	2300      	movs	r3, #0
 80089ac:	e005      	b.n	80089ba <dcd_edpt_open+0x56>
  edpt_activate(rhport, desc_edpt);
 80089ae:	79fb      	ldrb	r3, [r7, #7]
 80089b0:	6839      	ldr	r1, [r7, #0]
 80089b2:	4618      	mov	r0, r3
 80089b4:	f7ff fb22 	bl	8007ffc <edpt_activate>
  return true;
 80089b8:	2301      	movs	r3, #1
}
 80089ba:	4618      	mov	r0, r3
 80089bc:	3710      	adds	r7, #16
 80089be:	46bd      	mov	sp, r7
 80089c0:	bd80      	pop	{r7, pc}
 80089c2:	bf00      	nop
 80089c4:	e000edf0 	.word	0xe000edf0

080089c8 <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all(uint8_t rhport) {
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b08c      	sub	sp, #48	@ 0x30
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	4603      	mov	r3, r0
 80089d0:	71fb      	strb	r3, [r7, #7]
 80089d2:	79fb      	ldrb	r3, [r7, #7]
 80089d4:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80089d6:	7ffb      	ldrb	r3, [r7, #31]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d001      	beq.n	80089e0 <dcd_edpt_close_all+0x18>
    rhport = 0;
 80089dc:	2300      	movs	r3, #0
 80089de:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80089e0:	7ffb      	ldrb	r3, [r7, #31]
 80089e2:	4a42      	ldr	r2, [pc, #264]	@ (8008aec <dcd_edpt_close_all+0x124>)
 80089e4:	011b      	lsls	r3, r3, #4
 80089e6:	4413      	add	r3, r2
 80089e8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80089ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 80089ec:	79fb      	ldrb	r3, [r7, #7]
 80089ee:	4a3f      	ldr	r2, [pc, #252]	@ (8008aec <dcd_edpt_close_all+0x124>)
 80089f0:	011b      	lsls	r3, r3, #4
 80089f2:	4413      	add	r3, r2
 80089f4:	3308      	adds	r3, #8
 80089f6:	781b      	ldrb	r3, [r3, #0]
 80089f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  usbd_spin_lock(false);
 80089fc:	2000      	movs	r0, #0
 80089fe:	f7fe fc23 	bl	8007248 <usbd_spin_lock>

  _dcd_data.allocated_epin_count = 0;
 8008a02:	4b3b      	ldr	r3, [pc, #236]	@ (8008af0 <dcd_edpt_close_all+0x128>)
 8008a04:	2200      	movs	r2, #0
 8008a06:	719a      	strb	r2, [r3, #6]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 8008a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a0a:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 8008a0e:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c

  for (uint8_t n = 1; n < ep_count; n++) {
 8008a12:	2301      	movs	r3, #1
 8008a14:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008a18:	e038      	b.n	8008a8c <dcd_edpt_close_all+0xc4>
    for (uint8_t d = 0; d < 2; d++) {
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8008a20:	e02b      	b.n	8008a7a <dcd_edpt_close_all+0xb2>
      dwc2_dep_t* dep = &dwc2->ep[d][n];
 8008a22:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8008a26:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008a2a:	0112      	lsls	r2, r2, #4
 8008a2c:	4413      	add	r3, r2
 8008a2e:	3348      	adds	r3, #72	@ 0x48
 8008a30:	015b      	lsls	r3, r3, #5
 8008a32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a34:	4413      	add	r3, r2
 8008a36:	623b      	str	r3, [r7, #32]
 8008a38:	6a3b      	ldr	r3, [r7, #32]
 8008a3a:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 8008a3c:	69bb      	ldr	r3, [r7, #24]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	0fdb      	lsrs	r3, r3, #31
 8008a42:	b2db      	uxtb	r3, r3
      if (edpt_is_enabled(dep)) {
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d005      	beq.n	8008a54 <dcd_edpt_close_all+0x8c>
        dep->ctl |= EPCTL_SNAK | EPCTL_EPDIS;
 8008a48:	6a3b      	ldr	r3, [r7, #32]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 8008a50:	6a3b      	ldr	r3, [r7, #32]
 8008a52:	601a      	str	r2, [r3, #0]
      }
      xfer_status[n][1-d].max_size = 0;
 8008a54:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8008a58:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008a5c:	f1c3 0301 	rsb	r3, r3, #1
 8008a60:	4924      	ldr	r1, [pc, #144]	@ (8008af4 <dcd_edpt_close_all+0x12c>)
 8008a62:	0052      	lsls	r2, r2, #1
 8008a64:	4413      	add	r3, r2
 8008a66:	011b      	lsls	r3, r3, #4
 8008a68:	440b      	add	r3, r1
 8008a6a:	330a      	adds	r3, #10
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	801a      	strh	r2, [r3, #0]
    for (uint8_t d = 0; d < 2; d++) {
 8008a70:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008a74:	3301      	adds	r3, #1
 8008a76:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8008a7a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008a7e:	2b01      	cmp	r3, #1
 8008a80:	d9cf      	bls.n	8008a22 <dcd_edpt_close_all+0x5a>
  for (uint8_t n = 1; n < ep_count; n++) {
 8008a82:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008a86:	3301      	adds	r3, #1
 8008a88:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008a8c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8008a90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008a94:	429a      	cmp	r2, r3
 8008a96:	d3c0      	bcc.n	8008a1a <dcd_edpt_close_all+0x52>
 8008a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a9a:	613b      	str	r3, [r7, #16]
 8008a9c:	2310      	movs	r3, #16
 8008a9e:	73fb      	strb	r3, [r7, #15]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8008aa0:	7bfb      	ldrb	r3, [r7, #15]
 8008aa2:	019b      	lsls	r3, r3, #6
 8008aa4:	f043 0220 	orr.w	r2, r3, #32
 8008aa8:	693b      	ldr	r3, [r7, #16]
 8008aaa:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8008aac:	bf00      	nop
 8008aae:	693b      	ldr	r3, [r7, #16]
 8008ab0:	691b      	ldr	r3, [r3, #16]
 8008ab2:	f003 0320 	and.w	r3, r3, #32
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d1f9      	bne.n	8008aae <dcd_edpt_close_all+0xe6>
}
 8008aba:	bf00      	nop
 8008abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008abe:	617b      	str	r3, [r7, #20]

TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_rx(dwc2_regs_t* dwc2) {
  // flush RX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8008ac0:	697b      	ldr	r3, [r7, #20]
 8008ac2:	2210      	movs	r2, #16
 8008ac4:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 8008ac6:	bf00      	nop
 8008ac8:	697b      	ldr	r3, [r7, #20]
 8008aca:	691b      	ldr	r3, [r3, #16]
 8008acc:	f003 0310 	and.w	r3, r3, #16
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d1f9      	bne.n	8008ac8 <dcd_edpt_close_all+0x100>
}
 8008ad4:	bf00      	nop
    }
  }

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport); // re-init dfifo
 8008ad6:	79fb      	ldrb	r3, [r7, #7]
 8008ad8:	4618      	mov	r0, r3
 8008ada:	f7ff fa35 	bl	8007f48 <dfifo_device_init>

  usbd_spin_unlock(false);
 8008ade:	2000      	movs	r0, #0
 8008ae0:	f7fe fbd6 	bl	8007290 <usbd_spin_unlock>
}
 8008ae4:	bf00      	nop
 8008ae6:	3730      	adds	r7, #48	@ 0x30
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	bd80      	pop	{r7, pc}
 8008aec:	0800adc4 	.word	0x0800adc4
 8008af0:	2000cde8 	.word	0x2000cde8
 8008af4:	2000cd68 	.word	0x2000cd68

08008af8 <dcd_edpt_xfer>:
  edpt_disable(rhport, p_endpoint_desc->bEndpointAddress, false);
  edpt_activate(rhport, p_endpoint_desc);
  return true;
}

bool dcd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b086      	sub	sp, #24
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	603a      	str	r2, [r7, #0]
 8008b00:	461a      	mov	r2, r3
 8008b02:	4603      	mov	r3, r0
 8008b04:	71fb      	strb	r3, [r7, #7]
 8008b06:	460b      	mov	r3, r1
 8008b08:	71bb      	strb	r3, [r7, #6]
 8008b0a:	4613      	mov	r3, r2
 8008b0c:	80bb      	strh	r3, [r7, #4]
 8008b0e:	79bb      	ldrb	r3, [r7, #6]
 8008b10:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8008b12:	7bbb      	ldrb	r3, [r7, #14]
 8008b14:	f003 030f 	and.w	r3, r3, #15
 8008b18:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 8008b1a:	75bb      	strb	r3, [r7, #22]
 8008b1c:	79bb      	ldrb	r3, [r7, #6]
 8008b1e:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8008b20:	7bfb      	ldrb	r3, [r7, #15]
 8008b22:	09db      	lsrs	r3, r3, #7
 8008b24:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8008b26:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 8008b28:	7dba      	ldrb	r2, [r7, #22]
 8008b2a:	7d7b      	ldrb	r3, [r7, #21]
 8008b2c:	0052      	lsls	r2, r2, #1
 8008b2e:	4413      	add	r3, r2
 8008b30:	011b      	lsls	r3, r3, #4
 8008b32:	4a1b      	ldr	r2, [pc, #108]	@ (8008ba0 <dcd_edpt_xfer+0xa8>)
 8008b34:	4413      	add	r3, r2
 8008b36:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 8008b38:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	f7fe fb83 	bl	8007248 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 8008b42:	693b      	ldr	r3, [r7, #16]
 8008b44:	895b      	ldrh	r3, [r3, #10]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d102      	bne.n	8008b50 <dcd_edpt_xfer+0x58>
    ret = false;  // Endpoint is closed
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	75fb      	strb	r3, [r7, #23]
 8008b4e:	e01c      	b.n	8008b8a <dcd_edpt_xfer+0x92>
  } else {
    xfer->buffer = buffer;
 8008b50:	693b      	ldr	r3, [r7, #16]
 8008b52:	683a      	ldr	r2, [r7, #0]
 8008b54:	601a      	str	r2, [r3, #0]
    xfer->ff = NULL;
 8008b56:	693b      	ldr	r3, [r7, #16]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 8008b5c:	693b      	ldr	r3, [r7, #16]
 8008b5e:	88ba      	ldrh	r2, [r7, #4]
 8008b60:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 8008b62:	693b      	ldr	r3, [r7, #16]
 8008b64:	7b1a      	ldrb	r2, [r3, #12]
 8008b66:	693b      	ldr	r3, [r7, #16]
 8008b68:	735a      	strb	r2, [r3, #13]

    // EP0 can only handle one packet
    if (epnum == 0) {
 8008b6a:	7dbb      	ldrb	r3, [r7, #22]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d104      	bne.n	8008b7a <dcd_edpt_xfer+0x82>
      _dcd_data.ep0_pending[dir] = total_bytes;
 8008b70:	7d7b      	ldrb	r3, [r7, #21]
 8008b72:	490c      	ldr	r1, [pc, #48]	@ (8008ba4 <dcd_edpt_xfer+0xac>)
 8008b74:	88ba      	ldrh	r2, [r7, #4]
 8008b76:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    }

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir);
 8008b7a:	7d7a      	ldrb	r2, [r7, #21]
 8008b7c:	7db9      	ldrb	r1, [r7, #22]
 8008b7e:	79fb      	ldrb	r3, [r7, #7]
 8008b80:	4618      	mov	r0, r3
 8008b82:	f7ff fc43 	bl	800840c <edpt_schedule_packets>
    ret = true;
 8008b86:	2301      	movs	r3, #1
 8008b88:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 8008b8a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008b8e:	4618      	mov	r0, r3
 8008b90:	f7fe fb7e 	bl	8007290 <usbd_spin_unlock>

  return ret;
 8008b94:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b96:	4618      	mov	r0, r3
 8008b98:	3718      	adds	r7, #24
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}
 8008b9e:	bf00      	nop
 8008ba0:	2000cd68 	.word	0x2000cd68
 8008ba4:	2000cde8 	.word	0x2000cde8

08008ba8 <dcd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b086      	sub	sp, #24
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	603a      	str	r2, [r7, #0]
 8008bb0:	461a      	mov	r2, r3
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	71fb      	strb	r3, [r7, #7]
 8008bb6:	460b      	mov	r3, r1
 8008bb8:	71bb      	strb	r3, [r7, #6]
 8008bba:	4613      	mov	r3, r2
 8008bbc:	80bb      	strh	r3, [r7, #4]
  (void) is_isr;
  // USB buffers always work in bytes so to avoid unnecessary divisions we demand item_size = 1
  TU_ASSERT(ff->item_size == 1);
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	88db      	ldrh	r3, [r3, #6]
 8008bc2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008bc6:	b29b      	uxth	r3, r3
 8008bc8:	2b01      	cmp	r3, #1
 8008bca:	d00a      	beq.n	8008be2 <dcd_edpt_xfer_fifo+0x3a>
 8008bcc:	4b25      	ldr	r3, [pc, #148]	@ (8008c64 <dcd_edpt_xfer_fifo+0xbc>)
 8008bce:	60fb      	str	r3, [r7, #12]
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f003 0301 	and.w	r3, r3, #1
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d000      	beq.n	8008bde <dcd_edpt_xfer_fifo+0x36>
 8008bdc:	be00      	bkpt	0x0000
 8008bde:	2300      	movs	r3, #0
 8008be0:	e03b      	b.n	8008c5a <dcd_edpt_xfer_fifo+0xb2>
 8008be2:	79bb      	ldrb	r3, [r7, #6]
 8008be4:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8008be6:	7abb      	ldrb	r3, [r7, #10]
 8008be8:	f003 030f 	and.w	r3, r3, #15
 8008bec:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8008bee:	75bb      	strb	r3, [r7, #22]
 8008bf0:	79bb      	ldrb	r3, [r7, #6]
 8008bf2:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8008bf4:	7afb      	ldrb	r3, [r7, #11]
 8008bf6:	09db      	lsrs	r3, r3, #7
 8008bf8:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8008bfa:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 8008bfc:	7dba      	ldrb	r2, [r7, #22]
 8008bfe:	7d7b      	ldrb	r3, [r7, #21]
 8008c00:	0052      	lsls	r2, r2, #1
 8008c02:	4413      	add	r3, r2
 8008c04:	011b      	lsls	r3, r3, #4
 8008c06:	4a18      	ldr	r2, [pc, #96]	@ (8008c68 <dcd_edpt_xfer_fifo+0xc0>)
 8008c08:	4413      	add	r3, r2
 8008c0a:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 8008c0c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008c10:	4618      	mov	r0, r3
 8008c12:	f7fe fb19 	bl	8007248 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 8008c16:	693b      	ldr	r3, [r7, #16]
 8008c18:	895b      	ldrh	r3, [r3, #10]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d102      	bne.n	8008c24 <dcd_edpt_xfer_fifo+0x7c>
    ret = false;  // Endpoint is closed
 8008c1e:	2300      	movs	r3, #0
 8008c20:	75fb      	strb	r3, [r7, #23]
 8008c22:	e014      	b.n	8008c4e <dcd_edpt_xfer_fifo+0xa6>
  } else {
    xfer->buffer = NULL;
 8008c24:	693b      	ldr	r3, [r7, #16]
 8008c26:	2200      	movs	r2, #0
 8008c28:	601a      	str	r2, [r3, #0]
    xfer->ff = ff;
 8008c2a:	693b      	ldr	r3, [r7, #16]
 8008c2c:	683a      	ldr	r2, [r7, #0]
 8008c2e:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 8008c30:	693b      	ldr	r3, [r7, #16]
 8008c32:	88ba      	ldrh	r2, [r7, #4]
 8008c34:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 8008c36:	693b      	ldr	r3, [r7, #16]
 8008c38:	7b1a      	ldrb	r2, [r3, #12]
 8008c3a:	693b      	ldr	r3, [r7, #16]
 8008c3c:	735a      	strb	r2, [r3, #13]

    // Schedule packets to be sent within interrupt
    // TODO xfer fifo may only available for slave mode
    edpt_schedule_packets(rhport, epnum, dir);
 8008c3e:	7d7a      	ldrb	r2, [r7, #21]
 8008c40:	7db9      	ldrb	r1, [r7, #22]
 8008c42:	79fb      	ldrb	r3, [r7, #7]
 8008c44:	4618      	mov	r0, r3
 8008c46:	f7ff fbe1 	bl	800840c <edpt_schedule_packets>
    ret = true;
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 8008c4e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008c52:	4618      	mov	r0, r3
 8008c54:	f7fe fb1c 	bl	8007290 <usbd_spin_unlock>

  return ret;
 8008c58:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	3718      	adds	r7, #24
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	bd80      	pop	{r7, pc}
 8008c62:	bf00      	nop
 8008c64:	e000edf0 	.word	0xe000edf0
 8008c68:	2000cd68 	.word	0x2000cd68

08008c6c <dcd_edpt_stall>:

void dcd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b086      	sub	sp, #24
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	4603      	mov	r3, r0
 8008c74:	460a      	mov	r2, r1
 8008c76:	71fb      	strb	r3, [r7, #7]
 8008c78:	4613      	mov	r3, r2
 8008c7a:	71bb      	strb	r3, [r7, #6]
 8008c7c:	79fb      	ldrb	r3, [r7, #7]
 8008c7e:	74bb      	strb	r3, [r7, #18]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008c80:	7cbb      	ldrb	r3, [r7, #18]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d001      	beq.n	8008c8a <dcd_edpt_stall+0x1e>
    rhport = 0;
 8008c86:	2300      	movs	r3, #0
 8008c88:	74bb      	strb	r3, [r7, #18]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008c8a:	7cbb      	ldrb	r3, [r7, #18]
 8008c8c:	4a11      	ldr	r2, [pc, #68]	@ (8008cd4 <dcd_edpt_stall+0x68>)
 8008c8e:	011b      	lsls	r3, r3, #4
 8008c90:	4413      	add	r3, r2
 8008c92:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008c94:	617b      	str	r3, [r7, #20]
  edpt_disable(rhport, ep_addr, true);
 8008c96:	79b9      	ldrb	r1, [r7, #6]
 8008c98:	79fb      	ldrb	r3, [r7, #7]
 8008c9a:	2201      	movs	r2, #1
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	f7ff fa5f 	bl	8008160 <edpt_disable>
 8008ca2:	79bb      	ldrb	r3, [r7, #6]
 8008ca4:	74fb      	strb	r3, [r7, #19]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8008ca6:	7cfb      	ldrb	r3, [r7, #19]
 8008ca8:	f003 030f 	and.w	r3, r3, #15
 8008cac:	b2db      	uxtb	r3, r3

  // For control endpoint, prepare to receive SETUP packet
  if (tu_edpt_number(ep_addr) == 0) {
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d10b      	bne.n	8008cca <dcd_edpt_stall+0x5e>
 8008cb2:	697b      	ldr	r3, [r7, #20]
 8008cb4:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008cba:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8008cbc:	2300      	movs	r3, #0
    if (dma_device_enabled(dwc2)) {
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d003      	beq.n	8008cca <dcd_edpt_stall+0x5e>
      dma_setup_prepare(rhport);
 8008cc2:	79fb      	ldrb	r3, [r7, #7]
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	f7ff f81f 	bl	8007d08 <dma_setup_prepare>
    }
  }
}
 8008cca:	bf00      	nop
 8008ccc:	3718      	adds	r7, #24
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	bd80      	pop	{r7, pc}
 8008cd2:	bf00      	nop
 8008cd4:	0800adc4 	.word	0x0800adc4

08008cd8 <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 8008cd8:	b480      	push	{r7}
 8008cda:	b087      	sub	sp, #28
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	4603      	mov	r3, r0
 8008ce0:	460a      	mov	r2, r1
 8008ce2:	71fb      	strb	r3, [r7, #7]
 8008ce4:	4613      	mov	r3, r2
 8008ce6:	71bb      	strb	r3, [r7, #6]
 8008ce8:	79fb      	ldrb	r3, [r7, #7]
 8008cea:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008cec:	7a7b      	ldrb	r3, [r7, #9]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d001      	beq.n	8008cf6 <dcd_edpt_clear_stall+0x1e>
    rhport = 0;
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008cf6:	7a7b      	ldrb	r3, [r7, #9]
 8008cf8:	4a19      	ldr	r2, [pc, #100]	@ (8008d60 <dcd_edpt_clear_stall+0x88>)
 8008cfa:	011b      	lsls	r3, r3, #4
 8008cfc:	4413      	add	r3, r2
 8008cfe:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008d00:	617b      	str	r3, [r7, #20]
 8008d02:	79bb      	ldrb	r3, [r7, #6]
 8008d04:	72bb      	strb	r3, [r7, #10]
 8008d06:	7abb      	ldrb	r3, [r7, #10]
 8008d08:	f003 030f 	and.w	r3, r3, #15
 8008d0c:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 8008d0e:	74fb      	strb	r3, [r7, #19]
 8008d10:	79bb      	ldrb	r3, [r7, #6]
 8008d12:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8008d14:	7afb      	ldrb	r3, [r7, #11]
 8008d16:	09db      	lsrs	r3, r3, #7
 8008d18:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8008d1a:	74bb      	strb	r3, [r7, #18]
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 8008d1c:	7cbb      	ldrb	r3, [r7, #18]
 8008d1e:	2b01      	cmp	r3, #1
 8008d20:	bf14      	ite	ne
 8008d22:	2301      	movne	r3, #1
 8008d24:	2300      	moveq	r3, #0
 8008d26:	b2db      	uxtb	r3, r3
 8008d28:	461a      	mov	r2, r3
 8008d2a:	7cfb      	ldrb	r3, [r7, #19]
 8008d2c:	0112      	lsls	r2, r2, #4
 8008d2e:	4413      	add	r3, r2
 8008d30:	3348      	adds	r3, #72	@ 0x48
 8008d32:	015b      	lsls	r3, r3, #5
 8008d34:	697a      	ldr	r2, [r7, #20]
 8008d36:	4413      	add	r3, r2
 8008d38:	60fb      	str	r3, [r7, #12]

  // Clear stall and reset data toggle
  dep->ctl &= ~EPCTL_STALL;;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	601a      	str	r2, [r3, #0]
  dep->ctl |= EPCTL_SD0PID_SEVNFRM;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	601a      	str	r2, [r3, #0]
}
 8008d52:	bf00      	nop
 8008d54:	371c      	adds	r7, #28
 8008d56:	46bd      	mov	sp, r7
 8008d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5c:	4770      	bx	lr
 8008d5e:	bf00      	nop
 8008d60:	0800adc4 	.word	0x0800adc4

08008d64 <handle_bus_reset>:
// Interrupt Handler
//--------------------------------------------------------------------

// 7.4.1 Initialization on USB Reset
// Must be called from critical section
static void handle_bus_reset(uint8_t rhport) {
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b090      	sub	sp, #64	@ 0x40
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	71fb      	strb	r3, [r7, #7]
 8008d6e:	79fb      	ldrb	r3, [r7, #7]
 8008d70:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008d74:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d002      	beq.n	8008d82 <handle_bus_reset+0x1e>
    rhport = 0;
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008d82:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008d86:	4a75      	ldr	r2, [pc, #468]	@ (8008f5c <handle_bus_reset+0x1f8>)
 8008d88:	011b      	lsls	r3, r3, #4
 8008d8a:	4413      	add	r3, r2
 8008d8c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 8008d8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008d90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008d94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008d98:	60bb      	str	r3, [r7, #8]
  return ghwcfg2.num_dev_ep + 1;
 8008d9a:	7a7b      	ldrb	r3, [r7, #9]
 8008d9c:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8008da0:	b2db      	uxtb	r3, r3
 8008da2:	3301      	adds	r3, #1
 8008da4:	b2db      	uxtb	r3, r3
  const uint8_t ep_count =  dwc2_ep_count(dwc2);
 8008da6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  tu_memclr(xfer_status, sizeof(xfer_status));
 8008daa:	2280      	movs	r2, #128	@ 0x80
 8008dac:	2100      	movs	r1, #0
 8008dae:	486c      	ldr	r0, [pc, #432]	@ (8008f60 <handle_bus_reset+0x1fc>)
 8008db0:	f001 fea9 	bl	800ab06 <memset>

  _dcd_data.sof_en = false;
 8008db4:	4b6b      	ldr	r3, [pc, #428]	@ (8008f64 <handle_bus_reset+0x200>)
 8008db6:	2200      	movs	r2, #0
 8008db8:	71da      	strb	r2, [r3, #7]
  _dcd_data.allocated_epin_count = 0;
 8008dba:	4b6a      	ldr	r3, [pc, #424]	@ (8008f64 <handle_bus_reset+0x200>)
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	719a      	strb	r2, [r3, #6]

  // 1. NAK for all OUT endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8008dc6:	e014      	b.n	8008df2 <handle_bus_reset+0x8e>
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 8008dc8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008dcc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008dce:	3358      	adds	r3, #88	@ 0x58
 8008dd0:	015b      	lsls	r3, r3, #5
 8008dd2:	4413      	add	r3, r2
 8008dd4:	681a      	ldr	r2, [r3, #0]
 8008dd6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008dda:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8008dde:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008de0:	3358      	adds	r3, #88	@ 0x58
 8008de2:	015b      	lsls	r3, r3, #5
 8008de4:	440b      	add	r3, r1
 8008de6:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 8008de8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008dec:	3301      	adds	r3, #1
 8008dee:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8008df2:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8008df6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008dfa:	429a      	cmp	r2, r3
 8008dfc:	d3e4      	bcc.n	8008dc8 <handle_bus_reset+0x64>
  }

  // Disable all IN endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 8008dfe:	2300      	movs	r3, #0
 8008e00:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8008e04:	e019      	b.n	8008e3a <handle_bus_reset+0xd6>
    dwc2_dep_t* dep = &dwc2->epin[n];
 8008e06:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008e0a:	3348      	adds	r3, #72	@ 0x48
 8008e0c:	015b      	lsls	r3, r3, #5
 8008e0e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008e10:	4413      	add	r3, r2
 8008e12:	633b      	str	r3, [r7, #48]	@ 0x30
 8008e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e16:	627b      	str	r3, [r7, #36]	@ 0x24
  return (dep->ctl & EPCTL_EPENA) != 0;
 8008e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	0fdb      	lsrs	r3, r3, #31
 8008e1e:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(dep)) {
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d005      	beq.n	8008e30 <handle_bus_reset+0xcc>
      dep->diepctl |= DIEPCTL_SNAK | DIEPCTL_EPDIS;
 8008e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 8008e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e2e:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 8008e30:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008e34:	3301      	adds	r3, #1
 8008e36:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8008e3a:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8008e3e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008e42:	429a      	cmp	r2, r3
 8008e44:	d3df      	bcc.n	8008e06 <handle_bus_reset+0xa2>
    }
  }

  // 2. Set up interrupt mask for EP0
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 8008e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e48:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 8008e4c:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  dwc2->doepmsk = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 8008e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e52:	2209      	movs	r2, #9
 8008e54:	f8c3 2814 	str.w	r2, [r3, #2068]	@ 0x814
  dwc2->diepmsk = DIEPMSK_TOM | DIEPMSK_XFRCM;
 8008e58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e5a:	2209      	movs	r2, #9
 8008e5c:	f8c3 2810 	str.w	r2, [r3, #2064]	@ 0x810
 8008e60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e62:	61fb      	str	r3, [r7, #28]
 8008e64:	2310      	movs	r3, #16
 8008e66:	76fb      	strb	r3, [r7, #27]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8008e68:	7efb      	ldrb	r3, [r7, #27]
 8008e6a:	019b      	lsls	r3, r3, #6
 8008e6c:	f043 0220 	orr.w	r2, r3, #32
 8008e70:	69fb      	ldr	r3, [r7, #28]
 8008e72:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8008e74:	bf00      	nop
 8008e76:	69fb      	ldr	r3, [r7, #28]
 8008e78:	691b      	ldr	r3, [r3, #16]
 8008e7a:	f003 0320 	and.w	r3, r3, #32
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d1f9      	bne.n	8008e76 <handle_bus_reset+0x112>
}
 8008e82:	bf00      	nop
 8008e84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e86:	623b      	str	r3, [r7, #32]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8008e88:	6a3b      	ldr	r3, [r7, #32]
 8008e8a:	2210      	movs	r2, #16
 8008e8c:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 8008e8e:	bf00      	nop
 8008e90:	6a3b      	ldr	r3, [r7, #32]
 8008e92:	691b      	ldr	r3, [r3, #16]
 8008e94:	f003 0310 	and.w	r3, r3, #16
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d1f9      	bne.n	8008e90 <handle_bus_reset+0x12c>
}
 8008e9c:	bf00      	nop

  // 4. Set up DFIFO
  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport);
 8008e9e:	79fb      	ldrb	r3, [r7, #7]
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	f7ff f851 	bl	8007f48 <dfifo_device_init>

  // 5. Reset device address
  dwc2_dcfg_t dcfg = {.value = dwc2->dcfg};
 8008ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ea8:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 8008eac:	613b      	str	r3, [r7, #16]
  dcfg.address = 0;
 8008eae:	8a3b      	ldrh	r3, [r7, #16]
 8008eb0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008eb4:	823b      	strh	r3, [r7, #16]
  dwc2->dcfg = dcfg.value;
 8008eb6:	693a      	ldr	r2, [r7, #16]
 8008eb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eba:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // 6. Configure maximum packet size for EP0
  uint8_t mps = 0;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  switch (CFG_TUD_ENDPOINT0_SIZE) {
    case 8: mps = 3; break;
    case 16: mps = 2; break;
    case 32: mps = 1; break;
    case 64: mps = 0; break;
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8008eca:	bf00      	nop
    default: mps = 0; break;
  }

  dwc2->epin[0].ctl &= ~DIEPCTL0_MPSIZ_Msk;
 8008ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ece:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 8008ed2:	f023 0203 	bic.w	r2, r3, #3
 8008ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ed8:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl &= ~DOEPCTL0_MPSIZ_Msk;
 8008edc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ede:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 8008ee2:	f023 0203 	bic.w	r2, r3, #3
 8008ee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ee8:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
  dwc2->epin[0].ctl |= mps << DIEPCTL0_MPSIZ_Pos;
 8008eec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eee:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8008ef2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8008ef6:	431a      	orrs	r2, r3
 8008ef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008efa:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl |= mps << DOEPCTL0_MPSIZ_Pos;
 8008efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f00:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8008f04:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8008f08:	431a      	orrs	r2, r3
 8008f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f0c:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00

  xfer_status[0][TUSB_DIR_OUT].max_size = CFG_TUD_ENDPOINT0_SIZE;
 8008f10:	4b13      	ldr	r3, [pc, #76]	@ (8008f60 <handle_bus_reset+0x1fc>)
 8008f12:	2240      	movs	r2, #64	@ 0x40
 8008f14:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN].max_size = CFG_TUD_ENDPOINT0_SIZE;
 8008f16:	4b12      	ldr	r3, [pc, #72]	@ (8008f60 <handle_bus_reset+0x1fc>)
 8008f18:	2240      	movs	r2, #64	@ 0x40
 8008f1a:	835a      	strh	r2, [r3, #26]
 8008f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f1e:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008f20:	697b      	ldr	r3, [r7, #20]
 8008f22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f24:	60fb      	str	r3, [r7, #12]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8008f26:	2300      	movs	r3, #0

  if(dma_device_enabled(dwc2)) {
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d004      	beq.n	8008f36 <handle_bus_reset+0x1d2>
    dma_setup_prepare(rhport);
 8008f2c:	79fb      	ldrb	r3, [r7, #7]
 8008f2e:	4618      	mov	r0, r3
 8008f30:	f7fe feea 	bl	8007d08 <dma_setup_prepare>
 8008f34:	e007      	b.n	8008f46 <handle_bus_reset+0x1e2>
  } else {
    dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 8008f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f38:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 8008f3c:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 8008f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f42:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  }

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT | GINTMSK_IISOIXFRM;
 8008f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f48:	699b      	ldr	r3, [r3, #24]
 8008f4a:	f443 12e0 	orr.w	r2, r3, #1835008	@ 0x1c0000
 8008f4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f50:	619a      	str	r2, [r3, #24]
}
 8008f52:	bf00      	nop
 8008f54:	3740      	adds	r7, #64	@ 0x40
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}
 8008f5a:	bf00      	nop
 8008f5c:	0800adc4 	.word	0x0800adc4
 8008f60:	2000cd68 	.word	0x2000cd68
 8008f64:	2000cde8 	.word	0x2000cde8

08008f68 <handle_enum_done>:

static void handle_enum_done(uint8_t rhport) {
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b08a      	sub	sp, #40	@ 0x28
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	4603      	mov	r3, r0
 8008f70:	71fb      	strb	r3, [r7, #7]
 8008f72:	79fb      	ldrb	r3, [r7, #7]
 8008f74:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008f76:	7ffb      	ldrb	r3, [r7, #31]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d001      	beq.n	8008f80 <handle_enum_done+0x18>
    rhport = 0;
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008f80:	7ffb      	ldrb	r3, [r7, #31]
 8008f82:	4a1b      	ldr	r2, [pc, #108]	@ (8008ff0 <handle_enum_done+0x88>)
 8008f84:	011b      	lsls	r3, r3, #4
 8008f86:	4413      	add	r3, r2
 8008f88:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 8008f8a:	623b      	str	r3, [r7, #32]
  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 8008f8c:	6a3b      	ldr	r3, [r7, #32]
 8008f8e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8008f92:	61bb      	str	r3, [r7, #24]
  tusb_speed_t speed;
  switch (dsts.enum_speed) {
 8008f94:	7e3b      	ldrb	r3, [r7, #24]
 8008f96:	f3c3 0341 	ubfx	r3, r3, #1, #2
 8008f9a:	b2db      	uxtb	r3, r3
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d002      	beq.n	8008fa6 <handle_enum_done+0x3e>
 8008fa0:	2b02      	cmp	r3, #2
 8008fa2:	d004      	beq.n	8008fae <handle_enum_done+0x46>
 8008fa4:	e007      	b.n	8008fb6 <handle_enum_done+0x4e>
    case DCFG_SPEED_HIGH:
      speed = TUSB_SPEED_HIGH;
 8008fa6:	2302      	movs	r3, #2
 8008fa8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 8008fac:	e007      	b.n	8008fbe <handle_enum_done+0x56>

    case DCFG_SPEED_LOW:
      speed = TUSB_SPEED_LOW;
 8008fae:	2301      	movs	r3, #1
 8008fb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 8008fb4:	e003      	b.n	8008fbe <handle_enum_done+0x56>

    case DCFG_SPEED_FULL_30_60MHZ:
    case DCFG_SPEED_FULL_48MHZ:
    default:
      speed = TUSB_SPEED_FULL;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 8008fbc:	bf00      	nop
 8008fbe:	79fb      	ldrb	r3, [r7, #7]
 8008fc0:	77bb      	strb	r3, [r7, #30]
 8008fc2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008fc6:	777b      	strb	r3, [r7, #29]
 8008fc8:	2301      	movs	r3, #1
 8008fca:	773b      	strb	r3, [r7, #28]
  event.rhport = rhport;
 8008fcc:	7fbb      	ldrb	r3, [r7, #30]
 8008fce:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_BUS_RESET;
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	737b      	strb	r3, [r7, #13]
  event.bus_reset.speed = speed;
 8008fd4:	7f7b      	ldrb	r3, [r7, #29]
 8008fd6:	743b      	strb	r3, [r7, #16]
  dcd_event_handler(&event, in_isr);
 8008fd8:	7f3a      	ldrb	r2, [r7, #28]
 8008fda:	f107 030c 	add.w	r3, r7, #12
 8008fde:	4611      	mov	r1, r2
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	f7fd fe61 	bl	8006ca8 <dcd_event_handler>
}
 8008fe6:	bf00      	nop
  }

  // TODO must update GUSBCFG_TRDT according to link speed
  dcd_event_bus_reset(rhport, speed, true);
}
 8008fe8:	bf00      	nop
 8008fea:	3728      	adds	r7, #40	@ 0x28
 8008fec:	46bd      	mov	sp, r7
 8008fee:	bd80      	pop	{r7, pc}
 8008ff0:	0800adc4 	.word	0x0800adc4

08008ff4 <handle_rxflvl_irq>:
}
#endif

#if CFG_TUD_DWC2_SLAVE_ENABLE
// Process shared receive FIFO, this interrupt is only used in Slave mode
static void handle_rxflvl_irq(uint8_t rhport) {
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b08c      	sub	sp, #48	@ 0x30
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	4603      	mov	r3, r0
 8008ffc:	71fb      	strb	r3, [r7, #7]
 8008ffe:	79fb      	ldrb	r3, [r7, #7]
 8009000:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8009002:	7cfb      	ldrb	r3, [r7, #19]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d001      	beq.n	800900c <handle_rxflvl_irq+0x18>
    rhport = 0;
 8009008:	2300      	movs	r3, #0
 800900a:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800900c:	7cfb      	ldrb	r3, [r7, #19]
 800900e:	4a45      	ldr	r2, [pc, #276]	@ (8009124 <handle_rxflvl_irq+0x130>)
 8009010:	011b      	lsls	r3, r3, #4
 8009012:	4413      	add	r3, r2
 8009014:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8009016:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 8009018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800901a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800901e:	62bb      	str	r3, [r7, #40]	@ 0x28

  // Pop control word off FIFO
  const dwc2_grxstsp_t grxstsp = {.value = dwc2->grxstsp};
 8009020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009022:	6a1b      	ldr	r3, [r3, #32]
 8009024:	60fb      	str	r3, [r7, #12]
  const uint8_t epnum = grxstsp.ep_ch_num;
 8009026:	7b3b      	ldrb	r3, [r7, #12]
 8009028:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800902c:	b2db      	uxtb	r3, r3
 800902e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  dwc2_dep_t* epout = &dwc2->epout[epnum];
 8009032:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009036:	3358      	adds	r3, #88	@ 0x58
 8009038:	015b      	lsls	r3, r3, #5
 800903a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800903c:	4413      	add	r3, r2
 800903e:	623b      	str	r3, [r7, #32]

  switch (grxstsp.packet_status) {
 8009040:	7bbb      	ldrb	r3, [r7, #14]
 8009042:	f3c3 0343 	ubfx	r3, r3, #1, #4
 8009046:	b2db      	uxtb	r3, r3
 8009048:	3b01      	subs	r3, #1
 800904a:	2b05      	cmp	r3, #5
 800904c:	d862      	bhi.n	8009114 <handle_rxflvl_irq+0x120>
 800904e:	a201      	add	r2, pc, #4	@ (adr r2, 8009054 <handle_rxflvl_irq+0x60>)
 8009050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009054:	08009115 	.word	0x08009115
 8009058:	08009093 	.word	0x08009093
 800905c:	08009115 	.word	0x08009115
 8009060:	08009085 	.word	0x08009085
 8009064:	08009115 	.word	0x08009115
 8009068:	0800906d 	.word	0x0800906d
      // Global OUT NAK: do nothing
      break;

    case GRXSTS_PKTSTS_SETUP_RX: {
      // Setup packet received
      uint32_t* setup = (uint32_t*)(uintptr_t) _dcd_usbbuf.setup_packet;
 800906c:	4b2e      	ldr	r3, [pc, #184]	@ (8009128 <handle_rxflvl_irq+0x134>)
 800906e:	61fb      	str	r3, [r7, #28]
      // We can receive up to three setup packets in succession, but only the last one is valid.
      setup[0] = (*rx_fifo);
 8009070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009072:	681a      	ldr	r2, [r3, #0]
 8009074:	69fb      	ldr	r3, [r7, #28]
 8009076:	601a      	str	r2, [r3, #0]
      setup[1] = (*rx_fifo);
 8009078:	69fb      	ldr	r3, [r7, #28]
 800907a:	3304      	adds	r3, #4
 800907c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800907e:	6812      	ldr	r2, [r2, #0]
 8009080:	601a      	str	r2, [r3, #0]
      break;
 8009082:	e04a      	b.n	800911a <handle_rxflvl_irq+0x126>
    }

    case GRXSTS_PKTSTS_SETUP_DONE:
      // Setup packet done:
      // After popping this out, dwc2 asserts a DOEPINT_SETUP interrupt which is handled by handle_epout_irq()
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 8009084:	6a3b      	ldr	r3, [r7, #32]
 8009086:	691b      	ldr	r3, [r3, #16]
 8009088:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800908c:	6a3b      	ldr	r3, [r7, #32]
 800908e:	611a      	str	r2, [r3, #16]
      break;
 8009090:	e043      	b.n	800911a <handle_rxflvl_irq+0x126>

    case GRXSTS_PKTSTS_RX_DATA: {
      // Out packet received
      const uint16_t byte_count = grxstsp.byte_count;
 8009092:	89bb      	ldrh	r3, [r7, #12]
 8009094:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8009098:	b29b      	uxth	r3, r3
 800909a:	837b      	strh	r3, [r7, #26]
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 800909c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80090a0:	015b      	lsls	r3, r3, #5
 80090a2:	4a22      	ldr	r2, [pc, #136]	@ (800912c <handle_rxflvl_irq+0x138>)
 80090a4:	4413      	add	r3, r2
 80090a6:	617b      	str	r3, [r7, #20]

      if (byte_count != 0) {
 80090a8:	8b7b      	ldrh	r3, [r7, #26]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d018      	beq.n	80090e0 <handle_rxflvl_irq+0xec>
        // Read packet off RxFIFO
        if (xfer->ff != NULL) {
 80090ae:	697b      	ldr	r3, [r7, #20]
 80090b0:	685b      	ldr	r3, [r3, #4]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d007      	beq.n	80090c6 <handle_rxflvl_irq+0xd2>
          tu_fifo_write_n_access_mode(xfer->ff, (const void *)(uintptr_t)rx_fifo, byte_count, TU_FIFO_FIXED_ADDR_RW32);
 80090b6:	697b      	ldr	r3, [r7, #20]
 80090b8:	6858      	ldr	r0, [r3, #4]
 80090ba:	8b7a      	ldrh	r2, [r7, #26]
 80090bc:	2301      	movs	r3, #1
 80090be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80090c0:	f7fc fb0b 	bl	80056da <tu_fifo_write_n_access_mode>
 80090c4:	e00c      	b.n	80090e0 <handle_rxflvl_irq+0xec>
        } else {
          dfifo_read_packet(dwc2, xfer->buffer, byte_count);
 80090c6:	697b      	ldr	r3, [r7, #20]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	8b7a      	ldrh	r2, [r7, #26]
 80090cc:	4619      	mov	r1, r3
 80090ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80090d0:	f000 fe66 	bl	8009da0 <dfifo_read_packet>
          xfer->buffer += byte_count;
 80090d4:	697b      	ldr	r3, [r7, #20]
 80090d6:	681a      	ldr	r2, [r3, #0]
 80090d8:	8b7b      	ldrh	r3, [r7, #26]
 80090da:	441a      	add	r2, r3
 80090dc:	697b      	ldr	r3, [r7, #20]
 80090de:	601a      	str	r2, [r3, #0]
        }
      }

      // short packet (including ZLP when byte_count == 0), minus remaining bytes (xfer_size)
      if (byte_count < xfer->max_size) {
 80090e0:	697b      	ldr	r3, [r7, #20]
 80090e2:	895b      	ldrh	r3, [r3, #10]
 80090e4:	8b7a      	ldrh	r2, [r7, #26]
 80090e6:	429a      	cmp	r2, r3
 80090e8:	d216      	bcs.n	8009118 <handle_rxflvl_irq+0x124>
        const dwc2_ep_tsize_t tsiz = {.value = epout->tsiz};
 80090ea:	6a3b      	ldr	r3, [r7, #32]
 80090ec:	691b      	ldr	r3, [r3, #16]
 80090ee:	60bb      	str	r3, [r7, #8]
        xfer->total_len -= tsiz.xfer_size;
 80090f0:	697b      	ldr	r3, [r7, #20]
 80090f2:	891a      	ldrh	r2, [r3, #8]
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80090fa:	b29b      	uxth	r3, r3
 80090fc:	1ad3      	subs	r3, r2, r3
 80090fe:	b29a      	uxth	r2, r3
 8009100:	697b      	ldr	r3, [r7, #20]
 8009102:	811a      	strh	r2, [r3, #8]
        if (epnum == 0) {
 8009104:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009108:	2b00      	cmp	r3, #0
 800910a:	d105      	bne.n	8009118 <handle_rxflvl_irq+0x124>
          _dcd_data.ep0_pending[TUSB_DIR_OUT] = 0;
 800910c:	4b08      	ldr	r3, [pc, #32]	@ (8009130 <handle_rxflvl_irq+0x13c>)
 800910e:	2200      	movs	r2, #0
 8009110:	801a      	strh	r2, [r3, #0]
        }
      }
      break;
 8009112:	e001      	b.n	8009118 <handle_rxflvl_irq+0x124>
      // Out packet done
      // After this entry is popped from the receive FIFO, dwc2 asserts a Transfer Completed interrupt on
      // the specified OUT endpoint which will be handled by handle_epout_irq()
      break;

    default: break; // nothing to do
 8009114:	bf00      	nop
 8009116:	e000      	b.n	800911a <handle_rxflvl_irq+0x126>
      break;
 8009118:	bf00      	nop
  }
}
 800911a:	bf00      	nop
 800911c:	3730      	adds	r7, #48	@ 0x30
 800911e:	46bd      	mov	sp, r7
 8009120:	bd80      	pop	{r7, pc}
 8009122:	bf00      	nop
 8009124:	0800adc4 	.word	0x0800adc4
 8009128:	2000cdf0 	.word	0x2000cdf0
 800912c:	2000cd68 	.word	0x2000cd68
 8009130:	2000cde8 	.word	0x2000cde8

08009134 <handle_epout_slave>:

static void handle_epout_slave(uint8_t rhport, uint8_t epnum, dwc2_doepint_t doepint_bm) {
 8009134:	b580      	push	{r7, lr}
 8009136:	b090      	sub	sp, #64	@ 0x40
 8009138:	af00      	add	r7, sp, #0
 800913a:	4603      	mov	r3, r0
 800913c:	603a      	str	r2, [r7, #0]
 800913e:	71fb      	strb	r3, [r7, #7]
 8009140:	460b      	mov	r3, r1
 8009142:	71bb      	strb	r3, [r7, #6]
  if (doepint_bm.setup_phase_done) {
 8009144:	783b      	ldrb	r3, [r7, #0]
 8009146:	f003 0308 	and.w	r3, r3, #8
 800914a:	b2db      	uxtb	r3, r3
 800914c:	2b00      	cmp	r3, #0
 800914e:	d03d      	beq.n	80091cc <handle_epout_slave+0x98>
 8009150:	79fb      	ldrb	r3, [r7, #7]
 8009152:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8009156:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800915a:	2b00      	cmp	r3, #0
 800915c:	d002      	beq.n	8009164 <handle_epout_slave+0x30>
    rhport = 0;
 800915e:	2300      	movs	r3, #0
 8009160:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8009164:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009168:	4a3f      	ldr	r2, [pc, #252]	@ (8009268 <handle_epout_slave+0x134>)
 800916a:	011b      	lsls	r3, r3, #4
 800916c:	4413      	add	r3, r2
 800916e:	681b      	ldr	r3, [r3, #0]
    // Cleanup previous pending EP0 IN transfer if any
    dwc2_dep_t* epin0 = &DWC2_REG(rhport)->epin[0];
 8009170:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009174:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009178:	637b      	str	r3, [r7, #52]	@ 0x34
  return (dep->ctl & EPCTL_EPENA) != 0;
 800917a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	0fdb      	lsrs	r3, r3, #31
 8009180:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(epin0)) {
 8009182:	2b00      	cmp	r3, #0
 8009184:	d005      	beq.n	8009192 <handle_epout_slave+0x5e>
      edpt_disable(rhport, 0x80, false);
 8009186:	79fb      	ldrb	r3, [r7, #7]
 8009188:	2200      	movs	r2, #0
 800918a:	2180      	movs	r1, #128	@ 0x80
 800918c:	4618      	mov	r0, r3
 800918e:	f7fe ffe7 	bl	8008160 <edpt_disable>
 8009192:	79fb      	ldrb	r3, [r7, #7]
 8009194:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8009198:	4b34      	ldr	r3, [pc, #208]	@ (800926c <handle_epout_slave+0x138>)
 800919a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800919c:	2301      	movs	r3, #1
 800919e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  event.rhport = rhport;
 80091a2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80091a6:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_SETUP_RECEIVED;
 80091a8:	2306      	movs	r3, #6
 80091aa:	757b      	strb	r3, [r7, #21]
  (void) memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 80091ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80091ae:	f107 0318 	add.w	r3, r7, #24
 80091b2:	6810      	ldr	r0, [r2, #0]
 80091b4:	6851      	ldr	r1, [r2, #4]
 80091b6:	c303      	stmia	r3!, {r0, r1}
  dcd_event_handler(&event, in_isr);
 80091b8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80091bc:	f107 0314 	add.w	r3, r7, #20
 80091c0:	4611      	mov	r1, r2
 80091c2:	4618      	mov	r0, r3
 80091c4:	f7fd fd70 	bl	8006ca8 <dcd_event_handler>
}
 80091c8:	bf00      	nop
    }
    dcd_event_setup_received(rhport, _dcd_usbbuf.setup_packet, true);
    return;
 80091ca:	e04a      	b.n	8009262 <handle_epout_slave+0x12e>
  }

  // Normal OUT transfer complete
  if (doepint_bm.xfer_complete) {
 80091cc:	783b      	ldrb	r3, [r7, #0]
 80091ce:	f003 0301 	and.w	r3, r3, #1
 80091d2:	b2db      	uxtb	r3, r3
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d044      	beq.n	8009262 <handle_epout_slave+0x12e>
    // only handle data skip if it is setup or status related
    // Note: even though (xfer_complete + status_phase_rx) is for buffered DMA only, for STM32L47x (dwc2 v3.00a) they
    // can is set when GRXSTS_PKTSTS_SETUP_RX is popped therefore they can bet set before/together with setup_phase_done
    if (!doepint_bm.status_phase_rx && !doepint_bm.setup_packet_rx) {
 80091d8:	783b      	ldrb	r3, [r7, #0]
 80091da:	f003 0320 	and.w	r3, r3, #32
 80091de:	b2db      	uxtb	r3, r3
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d13e      	bne.n	8009262 <handle_epout_slave+0x12e>
 80091e4:	787b      	ldrb	r3, [r7, #1]
 80091e6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80091ea:	b2db      	uxtb	r3, r3
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d138      	bne.n	8009262 <handle_epout_slave+0x12e>
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 80091f0:	79bb      	ldrb	r3, [r7, #6]
 80091f2:	015b      	lsls	r3, r3, #5
 80091f4:	4a1e      	ldr	r2, [pc, #120]	@ (8009270 <handle_epout_slave+0x13c>)
 80091f6:	4413      	add	r3, r2
 80091f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((epnum == 0) && _dcd_data.ep0_pending[TUSB_DIR_OUT]) {
 80091fa:	79bb      	ldrb	r3, [r7, #6]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d10a      	bne.n	8009216 <handle_epout_slave+0xe2>
 8009200:	4b1c      	ldr	r3, [pc, #112]	@ (8009274 <handle_epout_slave+0x140>)
 8009202:	881b      	ldrh	r3, [r3, #0]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d006      	beq.n	8009216 <handle_epout_slave+0xe2>
        // EP0 can only handle one packet, Schedule another packet to be received.
        edpt_schedule_packets(rhport, epnum, TUSB_DIR_OUT);
 8009208:	79b9      	ldrb	r1, [r7, #6]
 800920a:	79fb      	ldrb	r3, [r7, #7]
 800920c:	2200      	movs	r2, #0
 800920e:	4618      	mov	r0, r3
 8009210:	f7ff f8fc 	bl	800840c <edpt_schedule_packets>
 8009214:	e025      	b.n	8009262 <handle_epout_slave+0x12e>
      } else {
        dcd_event_xfer_complete(rhport, epnum, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8009216:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009218:	891b      	ldrh	r3, [r3, #8]
 800921a:	461a      	mov	r2, r3
 800921c:	79fb      	ldrb	r3, [r7, #7]
 800921e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009222:	79bb      	ldrb	r3, [r7, #6]
 8009224:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8009228:	627a      	str	r2, [r7, #36]	@ 0x24
 800922a:	2300      	movs	r3, #0
 800922c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009230:	2301      	movs	r3, #1
 8009232:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 8009236:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800923a:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800923c:	2307      	movs	r3, #7
 800923e:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 8009240:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009244:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 8009246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009248:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 800924a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800924e:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 8009250:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8009254:	f107 0308 	add.w	r3, r7, #8
 8009258:	4611      	mov	r1, r2
 800925a:	4618      	mov	r0, r3
 800925c:	f7fd fd24 	bl	8006ca8 <dcd_event_handler>
}
 8009260:	bf00      	nop
      }
    }
  }
}
 8009262:	3740      	adds	r7, #64	@ 0x40
 8009264:	46bd      	mov	sp, r7
 8009266:	bd80      	pop	{r7, pc}
 8009268:	0800adc4 	.word	0x0800adc4
 800926c:	2000cdf0 	.word	0x2000cdf0
 8009270:	2000cd68 	.word	0x2000cd68
 8009274:	2000cde8 	.word	0x2000cde8

08009278 <handle_epin_slave>:

static void handle_epin_slave(uint8_t rhport, uint8_t epnum, dwc2_diepint_t diepint_bm) {
 8009278:	b580      	push	{r7, lr}
 800927a:	b08e      	sub	sp, #56	@ 0x38
 800927c:	af00      	add	r7, sp, #0
 800927e:	4603      	mov	r3, r0
 8009280:	603a      	str	r2, [r7, #0]
 8009282:	71fb      	strb	r3, [r7, #7]
 8009284:	460b      	mov	r3, r1
 8009286:	71bb      	strb	r3, [r7, #6]
 8009288:	79fb      	ldrb	r3, [r7, #7]
 800928a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800928e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009292:	2b00      	cmp	r3, #0
 8009294:	d002      	beq.n	800929c <handle_epin_slave+0x24>
    rhport = 0;
 8009296:	2300      	movs	r3, #0
 8009298:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800929c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80092a0:	4a42      	ldr	r2, [pc, #264]	@ (80093ac <handle_epin_slave+0x134>)
 80092a2:	011b      	lsls	r3, r3, #4
 80092a4:	4413      	add	r3, r2
 80092a6:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80092a8:	637b      	str	r3, [r7, #52]	@ 0x34
  dwc2_dep_t* epin = &dwc2->epin[epnum];
 80092aa:	79bb      	ldrb	r3, [r7, #6]
 80092ac:	3348      	adds	r3, #72	@ 0x48
 80092ae:	015b      	lsls	r3, r3, #5
 80092b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80092b2:	4413      	add	r3, r2
 80092b4:	633b      	str	r3, [r7, #48]	@ 0x30
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 80092b6:	79bb      	ldrb	r3, [r7, #6]
 80092b8:	015b      	lsls	r3, r3, #5
 80092ba:	3310      	adds	r3, #16
 80092bc:	4a3c      	ldr	r2, [pc, #240]	@ (80093b0 <handle_epin_slave+0x138>)
 80092be:	4413      	add	r3, r2
 80092c0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (diepint_bm.xfer_complete) {
 80092c2:	783b      	ldrb	r3, [r7, #0]
 80092c4:	f003 0301 	and.w	r3, r3, #1
 80092c8:	b2db      	uxtb	r3, r3
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d037      	beq.n	800933e <handle_epin_slave+0xc6>
    if ((epnum == 0) && (0 != _dcd_data.ep0_pending[TUSB_DIR_IN])) {
 80092ce:	79bb      	ldrb	r3, [r7, #6]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d10a      	bne.n	80092ea <handle_epin_slave+0x72>
 80092d4:	4b37      	ldr	r3, [pc, #220]	@ (80093b4 <handle_epin_slave+0x13c>)
 80092d6:	885b      	ldrh	r3, [r3, #2]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d006      	beq.n	80092ea <handle_epin_slave+0x72>
      // EP0 can only handle one packet. Schedule another packet to be transmitted.
      edpt_schedule_packets(rhport, epnum, TUSB_DIR_IN);
 80092dc:	79b9      	ldrb	r1, [r7, #6]
 80092de:	79fb      	ldrb	r3, [r7, #7]
 80092e0:	2201      	movs	r2, #1
 80092e2:	4618      	mov	r0, r3
 80092e4:	f7ff f892 	bl	800840c <edpt_schedule_packets>
 80092e8:	e029      	b.n	800933e <handle_epin_slave+0xc6>
    } else {
      dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 80092ea:	79bb      	ldrb	r3, [r7, #6]
 80092ec:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80092f0:	b2d9      	uxtb	r1, r3
 80092f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092f4:	891b      	ldrh	r3, [r3, #8]
 80092f6:	461a      	mov	r2, r3
 80092f8:	79fb      	ldrb	r3, [r7, #7]
 80092fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80092fe:	460b      	mov	r3, r1
 8009300:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8009304:	627a      	str	r2, [r7, #36]	@ 0x24
 8009306:	2300      	movs	r3, #0
 8009308:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800930c:	2301      	movs	r3, #1
 800930e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 8009312:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009316:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8009318:	2307      	movs	r3, #7
 800931a:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800931c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009320:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 8009322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009324:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 8009326:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800932a:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800932c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8009330:	f107 030c 	add.w	r3, r7, #12
 8009334:	4611      	mov	r1, r2
 8009336:	4618      	mov	r0, r3
 8009338:	f7fd fcb6 	bl	8006ca8 <dcd_event_handler>
}
 800933c:	bf00      	nop
  }

  // TX FIFO empty bit is read-only. It will only be cleared by hardware when written bytes is more than
  // - 64 bytes or
  // - Half/Empty of TX FIFO size (configured by GAHBCFG.TXFELVL)
  if (diepint_bm.txfifo_empty && tu_bit_test(dwc2->diepempmsk, epnum)) {
 800933e:	783b      	ldrb	r3, [r7, #0]
 8009340:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009344:	b2db      	uxtb	r3, r3
 8009346:	2b00      	cmp	r3, #0
 8009348:	d02c      	beq.n	80093a4 <handle_epin_slave+0x12c>
 800934a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800934c:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 8009350:	61fb      	str	r3, [r7, #28]
 8009352:	79bb      	ldrb	r3, [r7, #6]
 8009354:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8009356:	7efb      	ldrb	r3, [r7, #27]
 8009358:	69fa      	ldr	r2, [r7, #28]
 800935a:	fa22 f303 	lsr.w	r3, r2, r3
 800935e:	f003 0301 	and.w	r3, r3, #1
 8009362:	2b00      	cmp	r3, #0
 8009364:	bf14      	ite	ne
 8009366:	2301      	movne	r3, #1
 8009368:	2300      	moveq	r3, #0
 800936a:	b2db      	uxtb	r3, r3
 800936c:	2b00      	cmp	r3, #0
 800936e:	d019      	beq.n	80093a4 <handle_epin_slave+0x12c>
    epin_write_tx_fifo(rhport, epnum);
 8009370:	79ba      	ldrb	r2, [r7, #6]
 8009372:	79fb      	ldrb	r3, [r7, #7]
 8009374:	4611      	mov	r1, r2
 8009376:	4618      	mov	r0, r3
 8009378:	f7fe ffc2 	bl	8008300 <epin_write_tx_fifo>

    // Turn off TXFE if all bytes are written.
    dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800937c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800937e:	691b      	ldr	r3, [r3, #16]
 8009380:	60bb      	str	r3, [r7, #8]
    if (tsiz.xfer_size == 0) {
 8009382:	68bb      	ldr	r3, [r7, #8]
 8009384:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009388:	2b00      	cmp	r3, #0
 800938a:	d10b      	bne.n	80093a4 <handle_epin_slave+0x12c>
      dwc2->diepempmsk &= ~(1u << epnum);
 800938c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800938e:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 8009392:	79bb      	ldrb	r3, [r7, #6]
 8009394:	2101      	movs	r1, #1
 8009396:	fa01 f303 	lsl.w	r3, r1, r3
 800939a:	43db      	mvns	r3, r3
 800939c:	401a      	ands	r2, r3
 800939e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093a0:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
    }
  }
}
 80093a4:	bf00      	nop
 80093a6:	3738      	adds	r7, #56	@ 0x38
 80093a8:	46bd      	mov	sp, r7
 80093aa:	bd80      	pop	{r7, pc}
 80093ac:	0800adc4 	.word	0x0800adc4
 80093b0:	2000cd68 	.word	0x2000cd68
 80093b4:	2000cde8 	.word	0x2000cde8

080093b8 <handle_ep_irq>:
    }
  }
}
#endif

static void handle_ep_irq(uint8_t rhport, uint8_t dir) {
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b090      	sub	sp, #64	@ 0x40
 80093bc:	af00      	add	r7, sp, #0
 80093be:	4603      	mov	r3, r0
 80093c0:	460a      	mov	r2, r1
 80093c2:	71fb      	strb	r3, [r7, #7]
 80093c4:	4613      	mov	r3, r2
 80093c6:	71bb      	strb	r3, [r7, #6]
 80093c8:	79fb      	ldrb	r3, [r7, #7]
 80093ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80093ce:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d002      	beq.n	80093dc <handle_ep_irq+0x24>
    rhport = 0;
 80093d6:	2300      	movs	r3, #0
 80093d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80093dc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80093e0:	4a3e      	ldr	r2, [pc, #248]	@ (80094dc <handle_ep_irq+0x124>)
 80093e2:	011b      	lsls	r3, r3, #4
 80093e4:	4413      	add	r3, r2
 80093e6:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80093e8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80093ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093ec:	627b      	str	r3, [r7, #36]	@ 0x24
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 80093ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093f2:	617b      	str	r3, [r7, #20]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 80093f4:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 80093f6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80093fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 80093fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009400:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009402:	613b      	str	r3, [r7, #16]
  return ghwcfg2.num_dev_ep + 1;
 8009404:	7c7b      	ldrb	r3, [r7, #17]
 8009406:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800940a:	b2db      	uxtb	r3, r3
 800940c:	3301      	adds	r3, #1
 800940e:	b2db      	uxtb	r3, r3
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 8009410:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  const uint8_t daint_offset = (dir == TUSB_DIR_IN) ? DAINT_IEPINT_Pos : DAINT_OEPINT_Pos;
 8009414:	79bb      	ldrb	r3, [r7, #6]
 8009416:	2b01      	cmp	r3, #1
 8009418:	d101      	bne.n	800941e <handle_ep_irq+0x66>
 800941a:	2300      	movs	r3, #0
 800941c:	e000      	b.n	8009420 <handle_ep_irq+0x68>
 800941e:	2310      	movs	r3, #16
 8009420:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  dwc2_dep_t* ep_base = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][0];
 8009424:	79bb      	ldrb	r3, [r7, #6]
 8009426:	2b01      	cmp	r3, #1
 8009428:	bf14      	ite	ne
 800942a:	2301      	movne	r3, #1
 800942c:	2300      	moveq	r3, #0
 800942e:	b2db      	uxtb	r3, r3
 8009430:	025b      	lsls	r3, r3, #9
 8009432:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009436:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009438:	4413      	add	r3, r2
 800943a:	633b      	str	r3, [r7, #48]	@ 0x30

  // DAINT for a given EP clears when DEPINTx is cleared.
  // EPINT will be cleared when DAINT bits are cleared.
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800943c:	2300      	movs	r3, #0
 800943e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8009442:	e03f      	b.n	80094c4 <handle_ep_irq+0x10c>
    if (tu_bit_test(dwc2->daint,daint_offset + epnum)) {
 8009444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009446:	f8d3 3818 	ldr.w	r3, [r3, #2072]	@ 0x818
 800944a:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800944e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8009452:	440a      	add	r2, r1
 8009454:	b2d2      	uxtb	r2, r2
 8009456:	61fb      	str	r3, [r7, #28]
 8009458:	4613      	mov	r3, r2
 800945a:	76fb      	strb	r3, [r7, #27]
 800945c:	7efb      	ldrb	r3, [r7, #27]
 800945e:	69fa      	ldr	r2, [r7, #28]
 8009460:	fa22 f303 	lsr.w	r3, r2, r3
 8009464:	f003 0301 	and.w	r3, r3, #1
 8009468:	2b00      	cmp	r3, #0
 800946a:	bf14      	ite	ne
 800946c:	2301      	movne	r3, #1
 800946e:	2300      	moveq	r3, #0
 8009470:	b2db      	uxtb	r3, r3
 8009472:	2b00      	cmp	r3, #0
 8009474:	d021      	beq.n	80094ba <handle_ep_irq+0x102>
      dwc2_dep_t* epout = &ep_base[epnum];
 8009476:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800947a:	015b      	lsls	r3, r3, #5
 800947c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800947e:	4413      	add	r3, r2
 8009480:	62fb      	str	r3, [r7, #44]	@ 0x2c
      union {
        uint32_t value;
        dwc2_diepint_t diepint_bm;
        dwc2_doepint_t doepint_bm;
      } intr;
      intr.value = epout->intr;
 8009482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009484:	689b      	ldr	r3, [r3, #8]
 8009486:	60fb      	str	r3, [r7, #12]

      epout->intr = intr.value; // Clear interrupt //-V::2584::{otg_int}
 8009488:	68fa      	ldr	r2, [r7, #12]
 800948a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800948c:	609a      	str	r2, [r3, #8]

      if (is_dma) {
 800948e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009492:	2b00      	cmp	r3, #0
 8009494:	d111      	bne.n	80094ba <handle_ep_irq+0x102>
          handle_epout_dma(rhport, epnum, intr.doepint_bm);
        }
        #endif
      } else {
        #if CFG_TUD_DWC2_SLAVE_ENABLE
        if (dir == TUSB_DIR_IN) {
 8009496:	79bb      	ldrb	r3, [r7, #6]
 8009498:	2b01      	cmp	r3, #1
 800949a:	d107      	bne.n	80094ac <handle_ep_irq+0xf4>
          handle_epin_slave(rhport, epnum, intr.diepint_bm);
 800949c:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80094a0:	79fb      	ldrb	r3, [r7, #7]
 80094a2:	68fa      	ldr	r2, [r7, #12]
 80094a4:	4618      	mov	r0, r3
 80094a6:	f7ff fee7 	bl	8009278 <handle_epin_slave>
 80094aa:	e006      	b.n	80094ba <handle_ep_irq+0x102>
        } else {
          handle_epout_slave(rhport, epnum, intr.doepint_bm);
 80094ac:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80094b0:	79fb      	ldrb	r3, [r7, #7]
 80094b2:	68fa      	ldr	r2, [r7, #12]
 80094b4:	4618      	mov	r0, r3
 80094b6:	f7ff fe3d 	bl	8009134 <handle_epout_slave>
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 80094ba:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80094be:	3301      	adds	r3, #1
 80094c0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80094c4:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80094c8:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80094cc:	429a      	cmp	r2, r3
 80094ce:	d3b9      	bcc.n	8009444 <handle_ep_irq+0x8c>
        }
        #endif
      }
    }
  }
}
 80094d0:	bf00      	nop
 80094d2:	bf00      	nop
 80094d4:	3740      	adds	r7, #64	@ 0x40
 80094d6:	46bd      	mov	sp, r7
 80094d8:	bd80      	pop	{r7, pc}
 80094da:	bf00      	nop
 80094dc:	0800adc4 	.word	0x0800adc4

080094e0 <handle_incomplete_iso_in>:

static void handle_incomplete_iso_in(uint8_t rhport) {
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b096      	sub	sp, #88	@ 0x58
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	4603      	mov	r3, r0
 80094e8:	71fb      	strb	r3, [r7, #7]
 80094ea:	79fb      	ldrb	r3, [r7, #7]
 80094ec:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80094f0:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d002      	beq.n	80094fe <handle_incomplete_iso_in+0x1e>
    rhport = 0;
 80094f8:	2300      	movs	r3, #0
 80094fa:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80094fe:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8009502:	4a64      	ldr	r2, [pc, #400]	@ (8009694 <handle_incomplete_iso_in+0x1b4>)
 8009504:	011b      	lsls	r3, r3, #4
 8009506:	4413      	add	r3, r2
 8009508:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t      *dwc2    = DWC2_REG(rhport);
 800950a:	653b      	str	r3, [r7, #80]	@ 0x50
  const dwc2_dsts_t dsts    = {.value = dwc2->dsts};
 800950c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800950e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8009512:	623b      	str	r3, [r7, #32]
  const uint32_t    odd_now = dsts.frame_number & 1u;
 8009514:	6a3b      	ldr	r3, [r7, #32]
 8009516:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800951a:	b29b      	uxth	r3, r3
 800951c:	f003 0301 	and.w	r3, r3, #1
 8009520:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009522:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009524:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8009526:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009528:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800952a:	61fb      	str	r3, [r7, #28]
  return ghwcfg2.num_dev_ep + 1;
 800952c:	7f7b      	ldrb	r3, [r7, #29]
 800952e:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8009532:	b2db      	uxtb	r3, r3
 8009534:	3301      	adds	r3, #1
 8009536:	b2db      	uxtb	r3, r3

  // Loop over all IN endpoints
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 8009538:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800953c:	2300      	movs	r3, #0
 800953e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8009542:	e09a      	b.n	800967a <handle_incomplete_iso_in+0x19a>
    dwc2_dep_t   *epin   = &dwc2->epin[epnum];
 8009544:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009548:	3348      	adds	r3, #72	@ 0x48
 800954a:	015b      	lsls	r3, r3, #5
 800954c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800954e:	4413      	add	r3, r2
 8009550:	647b      	str	r3, [r7, #68]	@ 0x44
    dwc2_depctl_t depctl = {.value = epin->diepctl};
 8009552:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	61bb      	str	r3, [r7, #24]
    // Read DSTS and DIEPCTLn for all isochronous endpoints. If the current EP is enabled and the read value of
    // DSTS.SOFFN is the targeted uframe number for this EP, then this EP has an incomplete transfer.
    if (depctl.enable && depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS && depctl.dpid_iso_odd == odd_now) {
 8009558:	7efb      	ldrb	r3, [r7, #27]
 800955a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800955e:	b2db      	uxtb	r3, r3
 8009560:	2b00      	cmp	r3, #0
 8009562:	f000 8085 	beq.w	8009670 <handle_incomplete_iso_in+0x190>
 8009566:	7ebb      	ldrb	r3, [r7, #26]
 8009568:	f003 030c 	and.w	r3, r3, #12
 800956c:	b2db      	uxtb	r3, r3
 800956e:	2b04      	cmp	r3, #4
 8009570:	d17e      	bne.n	8009670 <handle_incomplete_iso_in+0x190>
 8009572:	7ebb      	ldrb	r3, [r7, #26]
 8009574:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009578:	b2db      	uxtb	r3, r3
 800957a:	461a      	mov	r2, r3
 800957c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800957e:	4293      	cmp	r3, r2
 8009580:	d176      	bne.n	8009670 <handle_incomplete_iso_in+0x190>
      xfer_ctl_t *xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 8009582:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009586:	015b      	lsls	r3, r3, #5
 8009588:	3310      	adds	r3, #16
 800958a:	4a43      	ldr	r2, [pc, #268]	@ (8009698 <handle_incomplete_iso_in+0x1b8>)
 800958c:	4413      	add	r3, r2
 800958e:	643b      	str	r3, [r7, #64]	@ 0x40
      if (xfer->iso_retry > 0) {
 8009590:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009592:	7b5b      	ldrb	r3, [r3, #13]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d038      	beq.n	800960a <handle_incomplete_iso_in+0x12a>
        xfer->iso_retry--;
 8009598:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800959a:	7b5b      	ldrb	r3, [r3, #13]
 800959c:	3b01      	subs	r3, #1
 800959e:	b2da      	uxtb	r2, r3
 80095a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095a2:	735a      	strb	r2, [r3, #13]
        // Restart ISO transfe: re-write TSIZ and CTL
        dwc2_ep_tsize_t deptsiz = {.value = 0};
 80095a4:	2300      	movs	r3, #0
 80095a6:	60bb      	str	r3, [r7, #8]
        deptsiz.xfer_size       = xfer->total_len;
 80095a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095aa:	891b      	ldrh	r3, [r3, #8]
 80095ac:	461a      	mov	r2, r3
 80095ae:	f3c2 0212 	ubfx	r2, r2, #0, #19
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	f362 0312 	bfi	r3, r2, #0, #19
 80095b8:	60bb      	str	r3, [r7, #8]
        deptsiz.packet_count    = tu_div_ceil(xfer->total_len, xfer->max_size);
 80095ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095bc:	891b      	ldrh	r3, [r3, #8]
 80095be:	461a      	mov	r2, r3
 80095c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095c2:	895b      	ldrh	r3, [r3, #10]
 80095c4:	637a      	str	r2, [r7, #52]	@ 0x34
 80095c6:	633b      	str	r3, [r7, #48]	@ 0x30
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 80095c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80095ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095cc:	4413      	add	r3, r2
 80095ce:	1e5a      	subs	r2, r3, #1
 80095d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80095d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80095da:	b29a      	uxth	r2, r3
 80095dc:	897b      	ldrh	r3, [r7, #10]
 80095de:	f362 03cc 	bfi	r3, r2, #3, #10
 80095e2:	817b      	strh	r3, [r7, #10]
        epin->tsiz              = deptsiz.value;
 80095e4:	68ba      	ldr	r2, [r7, #8]
 80095e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80095e8:	611a      	str	r2, [r3, #16]

        if (odd_now) {
 80095ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d004      	beq.n	80095fa <handle_incomplete_iso_in+0x11a>
          depctl.set_data0_iso_even = 1;
 80095f0:	7efb      	ldrb	r3, [r7, #27]
 80095f2:	f043 0310 	orr.w	r3, r3, #16
 80095f6:	76fb      	strb	r3, [r7, #27]
 80095f8:	e003      	b.n	8009602 <handle_incomplete_iso_in+0x122>
        } else {
          depctl.set_data1_iso_odd = 1;
 80095fa:	7efb      	ldrb	r3, [r7, #27]
 80095fc:	f043 0320 	orr.w	r3, r3, #32
 8009600:	76fb      	strb	r3, [r7, #27]
        }
        epin->diepctl = depctl.value;
 8009602:	69ba      	ldr	r2, [r7, #24]
 8009604:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009606:	601a      	str	r2, [r3, #0]
 8009608:	e032      	b.n	8009670 <handle_incomplete_iso_in+0x190>
      } else {
        // too many retries, give up
        edpt_disable(rhport, epnum | TUSB_DIR_IN_MASK, false);
 800960a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800960e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009612:	b2d9      	uxtb	r1, r3
 8009614:	79fb      	ldrb	r3, [r7, #7]
 8009616:	2200      	movs	r2, #0
 8009618:	4618      	mov	r0, r3
 800961a:	f7fe fda1 	bl	8008160 <edpt_disable>
        dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, 0, XFER_RESULT_FAILED, true);
 800961e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009622:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009626:	b2da      	uxtb	r2, r3
 8009628:	79fb      	ldrb	r3, [r7, #7]
 800962a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800962e:	4613      	mov	r3, r2
 8009630:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8009634:	2300      	movs	r3, #0
 8009636:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009638:	2301      	movs	r3, #1
 800963a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800963e:	2301      	movs	r3, #1
 8009640:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  event.rhport = rhport;
 8009644:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009648:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800964a:	2307      	movs	r3, #7
 800964c:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800964e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009652:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 8009654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009656:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 8009658:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800965c:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800965e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009662:	f107 030c 	add.w	r3, r7, #12
 8009666:	4611      	mov	r1, r2
 8009668:	4618      	mov	r0, r3
 800966a:	f7fd fb1d 	bl	8006ca8 <dcd_event_handler>
}
 800966e:	bf00      	nop
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8009670:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009674:	3301      	adds	r3, #1
 8009676:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800967a:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800967e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8009682:	429a      	cmp	r2, r3
 8009684:	f4ff af5e 	bcc.w	8009544 <handle_incomplete_iso_in+0x64>
      }
    }
  }
}
 8009688:	bf00      	nop
 800968a:	bf00      	nop
 800968c:	3758      	adds	r7, #88	@ 0x58
 800968e:	46bd      	mov	sp, r7
 8009690:	bd80      	pop	{r7, pc}
 8009692:	bf00      	nop
 8009694:	0800adc4 	.word	0x0800adc4
 8009698:	2000cd68 	.word	0x2000cd68

0800969c <dcd_int_handler>:
     GINTSTS:    OEPInt    IEPInt | USBReset | EnumDone | USBSusp | WkUpInt | OTGInt | SOF | RXFLVL

  Note: when OTG_MULTI_PROC_INTRPT = 1, Device Each endpoint interrupt deachint/deachmsk/diepeachmsk/doepeachmsk
  are combined to generate dedicated interrupt line for each endpoint.
 */
void dcd_int_handler(uint8_t rhport) {
 800969c:	b580      	push	{r7, lr}
 800969e:	b098      	sub	sp, #96	@ 0x60
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	4603      	mov	r3, r0
 80096a4:	71fb      	strb	r3, [r7, #7]
 80096a6:	79fb      	ldrb	r3, [r7, #7]
 80096a8:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80096ac:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d002      	beq.n	80096ba <dcd_int_handler+0x1e>
    rhport = 0;
 80096b4:	2300      	movs	r3, #0
 80096b6:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80096ba:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80096be:	4a94      	ldr	r2, [pc, #592]	@ (8009910 <dcd_int_handler+0x274>)
 80096c0:	011b      	lsls	r3, r3, #4
 80096c2:	4413      	add	r3, r2
 80096c4:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80096c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  const uint32_t gintmask = dwc2->gintmsk;
 80096c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80096ca:	699b      	ldr	r3, [r3, #24]
 80096cc:	65bb      	str	r3, [r7, #88]	@ 0x58
  const uint32_t gintsts = dwc2->gintsts & gintmask;
 80096ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80096d0:	695b      	ldr	r3, [r3, #20]
 80096d2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80096d4:	4013      	ands	r3, r2
 80096d6:	657b      	str	r3, [r7, #84]	@ 0x54

  if (gintsts & GINTSTS_USBRST) {
 80096d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80096da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d00d      	beq.n	80096fe <dcd_int_handler+0x62>
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 80096e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80096e4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80096e8:	615a      	str	r2, [r3, #20]

    usbd_spin_lock(true);
 80096ea:	2001      	movs	r0, #1
 80096ec:	f7fd fdac 	bl	8007248 <usbd_spin_lock>
    handle_bus_reset(rhport);
 80096f0:	79fb      	ldrb	r3, [r7, #7]
 80096f2:	4618      	mov	r0, r3
 80096f4:	f7ff fb36 	bl	8008d64 <handle_bus_reset>
    usbd_spin_unlock(true);
 80096f8:	2001      	movs	r0, #1
 80096fa:	f7fd fdc9 	bl	8007290 <usbd_spin_unlock>
  }

  if (gintsts & GINTSTS_ENUMDNE) {
 80096fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009700:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009704:	2b00      	cmp	r3, #0
 8009706:	d011      	beq.n	800972c <dcd_int_handler+0x90>
    // ENUMDNE is the end of reset where speed of the link is detected
    dwc2->gintsts = GINTSTS_ENUMDNE;
 8009708:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800970a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800970e:	615a      	str	r2, [r3, #20]
    // There may be a pending suspend event, so we clear it first
    dwc2->gintsts = GINTSTS_USBSUSP;
 8009710:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009712:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009716:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 8009718:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800971a:	699b      	ldr	r3, [r3, #24]
 800971c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8009720:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009722:	619a      	str	r2, [r3, #24]
    handle_enum_done(rhport);
 8009724:	79fb      	ldrb	r3, [r7, #7]
 8009726:	4618      	mov	r0, r3
 8009728:	f7ff fc1e 	bl	8008f68 <handle_enum_done>
  }

  if (gintsts & GINTSTS_USBSUSP) {
 800972c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800972e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009732:	2b00      	cmp	r3, #0
 8009734:	d023      	beq.n	800977e <dcd_int_handler+0xe2>
    dwc2->gintsts = GINTSTS_USBSUSP;
 8009736:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009738:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800973c:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk &= ~GINTMSK_USBSUSPM;
 800973e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009740:	699b      	ldr	r3, [r3, #24]
 8009742:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009746:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009748:	619a      	str	r2, [r3, #24]
 800974a:	79fb      	ldrb	r3, [r7, #7]
 800974c:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8009750:	2304      	movs	r3, #4
 8009752:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 8009756:	2301      	movs	r3, #1
 8009758:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  event.rhport = rhport;
 800975c:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8009760:	f887 3020 	strb.w	r3, [r7, #32]
  event.event_id = eid;
 8009764:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8009768:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  dcd_event_handler(&event, in_isr);
 800976c:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 8009770:	f107 0320 	add.w	r3, r7, #32
 8009774:	4611      	mov	r1, r2
 8009776:	4618      	mov	r0, r3
 8009778:	f7fd fa96 	bl	8006ca8 <dcd_event_handler>
}
 800977c:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if (gintsts & GINTSTS_WKUINT) {
 800977e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009780:	2b00      	cmp	r3, #0
 8009782:	da23      	bge.n	80097cc <dcd_int_handler+0x130>
    dwc2->gintsts = GINTSTS_WKUINT;
 8009784:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009786:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800978a:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800978c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800978e:	699b      	ldr	r3, [r3, #24]
 8009790:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8009794:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009796:	619a      	str	r2, [r3, #24]
 8009798:	79fb      	ldrb	r3, [r7, #7]
 800979a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800979e:	2305      	movs	r3, #5
 80097a0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80097a4:	2301      	movs	r3, #1
 80097a6:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  event.rhport = rhport;
 80097aa:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80097ae:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  event.event_id = eid;
 80097b2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80097b6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dcd_event_handler(&event, in_isr);
 80097ba:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80097be:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80097c2:	4611      	mov	r1, r2
 80097c4:	4618      	mov	r0, r3
 80097c6:	f7fd fa6f 	bl	8006ca8 <dcd_event_handler>
}
 80097ca:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if (gintsts & GINTSTS_OTGINT) {
 80097cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80097ce:	f003 0304 	and.w	r3, r3, #4
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d022      	beq.n	800981c <dcd_int_handler+0x180>
    // OTG INT bit is read-only
    const uint32_t otg_int = dwc2->gotgint;
 80097d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80097d8:	685b      	ldr	r3, [r3, #4]
 80097da:	653b      	str	r3, [r7, #80]	@ 0x50

    if (otg_int & GOTGINT_SEDET) {
 80097dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80097de:	f003 0304 	and.w	r3, r3, #4
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d017      	beq.n	8009816 <dcd_int_handler+0x17a>
 80097e6:	79fb      	ldrb	r3, [r7, #7]
 80097e8:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 80097ec:	2302      	movs	r3, #2
 80097ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097f2:	2301      	movs	r3, #1
 80097f4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  event.rhport = rhport;
 80097f8:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80097fc:	753b      	strb	r3, [r7, #20]
  event.event_id = eid;
 80097fe:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009802:	757b      	strb	r3, [r7, #21]
  dcd_event_handler(&event, in_isr);
 8009804:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 8009808:	f107 0314 	add.w	r3, r7, #20
 800980c:	4611      	mov	r1, r2
 800980e:	4618      	mov	r0, r3
 8009810:	f7fd fa4a 	bl	8006ca8 <dcd_event_handler>
}
 8009814:	bf00      	nop
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 8009816:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009818:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800981a:	605a      	str	r2, [r3, #4]
  }

  if(gintsts & GINTSTS_SOF) {
 800981c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800981e:	f003 0308 	and.w	r3, r3, #8
 8009822:	2b00      	cmp	r3, #0
 8009824:	d034      	beq.n	8009890 <dcd_int_handler+0x1f4>
    dwc2->gintsts = GINTSTS_SOF;
 8009826:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009828:	2208      	movs	r2, #8
 800982a:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800982c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800982e:	699b      	ldr	r3, [r3, #24]
 8009830:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8009834:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009836:	619a      	str	r2, [r3, #24]
    const uint32_t frame = (dwc2->dsts & DSTS_FNSOF) >> DSTS_FNSOF_Pos;
 8009838:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800983a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800983e:	0a1b      	lsrs	r3, r3, #8
 8009840:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8009844:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Disable SOF interrupt if SOF was not explicitly enabled since SOF was used for remote wakeup detection
    if (!_dcd_data.sof_en) {
 8009846:	4b33      	ldr	r3, [pc, #204]	@ (8009914 <dcd_int_handler+0x278>)
 8009848:	79db      	ldrb	r3, [r3, #7]
 800984a:	f083 0301 	eor.w	r3, r3, #1
 800984e:	b2db      	uxtb	r3, r3
 8009850:	2b00      	cmp	r3, #0
 8009852:	d005      	beq.n	8009860 <dcd_int_handler+0x1c4>
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 8009854:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009856:	699b      	ldr	r3, [r3, #24]
 8009858:	f023 0208 	bic.w	r2, r3, #8
 800985c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800985e:	619a      	str	r2, [r3, #24]
 8009860:	79fb      	ldrb	r3, [r7, #7]
 8009862:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 8009866:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009868:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800986a:	2301      	movs	r3, #1
 800986c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

TU_ATTR_ALWAYS_INLINE static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 8009870:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8009874:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_SOF;
 8009876:	2303      	movs	r3, #3
 8009878:	727b      	strb	r3, [r7, #9]
  event.sof.frame_count = frame_count;
 800987a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800987c:	60fb      	str	r3, [r7, #12]
  dcd_event_handler(&event, in_isr);
 800987e:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8009882:	f107 0308 	add.w	r3, r7, #8
 8009886:	4611      	mov	r1, r2
 8009888:	4618      	mov	r0, r3
 800988a:	f7fd fa0d 	bl	8006ca8 <dcd_event_handler>
}
 800988e:	bf00      	nop
    dcd_event_sof(rhport, frame, true);
  }

#if CFG_TUD_DWC2_SLAVE_ENABLE
  // RxFIFO non-empty interrupt handling.
  if (gintsts & GINTSTS_RXFLVL) {
 8009890:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009892:	f003 0310 	and.w	r3, r3, #16
 8009896:	2b00      	cmp	r3, #0
 8009898:	d015      	beq.n	80098c6 <dcd_int_handler+0x22a>
    // RXFLVL bit is read-only
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM; // disable RXFLVL interrupt while reading
 800989a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800989c:	699b      	ldr	r3, [r3, #24]
 800989e:	f023 0210 	bic.w	r2, r3, #16
 80098a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098a4:	619a      	str	r2, [r3, #24]

    do {
      handle_rxflvl_irq(rhport); // read all packets
 80098a6:	79fb      	ldrb	r3, [r7, #7]
 80098a8:	4618      	mov	r0, r3
 80098aa:	f7ff fba3 	bl	8008ff4 <handle_rxflvl_irq>
    } while(dwc2->gintsts & GINTSTS_RXFLVL);
 80098ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098b0:	695b      	ldr	r3, [r3, #20]
 80098b2:	f003 0310 	and.w	r3, r3, #16
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d1f5      	bne.n	80098a6 <dcd_int_handler+0x20a>

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 80098ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098bc:	699b      	ldr	r3, [r3, #24]
 80098be:	f043 0210 	orr.w	r2, r3, #16
 80098c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098c4:	619a      	str	r2, [r3, #24]
  }
#endif

  // OUT endpoint interrupt handling.
  if (gintsts & GINTSTS_OEPINT) {
 80098c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80098c8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d004      	beq.n	80098da <dcd_int_handler+0x23e>
    // OEPINT is read-only, clear using DOEPINTn
    handle_ep_irq(rhport, TUSB_DIR_OUT);
 80098d0:	79fb      	ldrb	r3, [r7, #7]
 80098d2:	2100      	movs	r1, #0
 80098d4:	4618      	mov	r0, r3
 80098d6:	f7ff fd6f 	bl	80093b8 <handle_ep_irq>
  }

  // IN endpoint interrupt handling.
  if (gintsts & GINTSTS_IEPINT) {
 80098da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80098dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d004      	beq.n	80098ee <dcd_int_handler+0x252>
    // IEPINT bit read-only, clear using DIEPINTn
    handle_ep_irq(rhport, TUSB_DIR_IN);
 80098e4:	79fb      	ldrb	r3, [r7, #7]
 80098e6:	2101      	movs	r1, #1
 80098e8:	4618      	mov	r0, r3
 80098ea:	f7ff fd65 	bl	80093b8 <handle_ep_irq>
  }

  // Incomplete isochronous IN transfer interrupt handling.
  if (gintsts & GINTSTS_IISOIXFR) {
 80098ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80098f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d007      	beq.n	8009908 <dcd_int_handler+0x26c>
    dwc2->gintsts = GINTSTS_IISOIXFR;
 80098f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098fa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80098fe:	615a      	str	r2, [r3, #20]
    handle_incomplete_iso_in(rhport);
 8009900:	79fb      	ldrb	r3, [r7, #7]
 8009902:	4618      	mov	r0, r3
 8009904:	f7ff fdec 	bl	80094e0 <handle_incomplete_iso_in>
  }
}
 8009908:	bf00      	nop
 800990a:	3760      	adds	r7, #96	@ 0x60
 800990c:	46bd      	mov	sp, r7
 800990e:	bd80      	pop	{r7, pc}
 8009910:	0800adc4 	.word	0x0800adc4
 8009914:	2000cde8 	.word	0x2000cde8

08009918 <dwc2_phy_init>:

// MCU specific PHY init, called BEFORE core reset
// - dwc2 3.30a (H5) use USB_HS_PHYC
// - dwc2 4.11a (U5) use femtoPHY
// - dwc2 x.xxx (WBA) use USB_OTG_HS
static inline void dwc2_phy_init(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 8009918:	b480      	push	{r7}
 800991a:	b083      	sub	sp, #12
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
 8009920:	460b      	mov	r3, r1
 8009922:	70fb      	strb	r3, [r7, #3]
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 8009924:	78fb      	ldrb	r3, [r7, #3]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d106      	bne.n	8009938 <dwc2_phy_init+0x20>
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800992e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	639a      	str	r2, [r3, #56]	@ 0x38
      #else

      #endif
    }
  }
}
 8009936:	e005      	b.n	8009944 <dwc2_phy_init+0x2c>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800993c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8009944:	bf00      	nop
 8009946:	370c      	adds	r7, #12
 8009948:	46bd      	mov	sp, r7
 800994a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994e:	4770      	bx	lr

08009950 <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 8009950:	b480      	push	{r7}
 8009952:	b085      	sub	sp, #20
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]
 8009958:	460b      	mov	r3, r1
 800995a:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 800995c:	78fb      	ldrb	r3, [r7, #3]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d152      	bne.n	8009a08 <dwc2_phy_update+0xb8>
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if (SystemCoreClock >= 32000000u) {
 8009962:	4b2c      	ldr	r3, [pc, #176]	@ (8009a14 <dwc2_phy_update+0xc4>)
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	4a2c      	ldr	r2, [pc, #176]	@ (8009a18 <dwc2_phy_update+0xc8>)
 8009968:	4293      	cmp	r3, r2
 800996a:	d302      	bcc.n	8009972 <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 800996c:	2306      	movs	r3, #6
 800996e:	60fb      	str	r3, [r7, #12]
 8009970:	e041      	b.n	80099f6 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 27500000u) {
 8009972:	4b28      	ldr	r3, [pc, #160]	@ (8009a14 <dwc2_phy_update+0xc4>)
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	4a29      	ldr	r2, [pc, #164]	@ (8009a1c <dwc2_phy_update+0xcc>)
 8009978:	4293      	cmp	r3, r2
 800997a:	d902      	bls.n	8009982 <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 800997c:	2307      	movs	r3, #7
 800997e:	60fb      	str	r3, [r7, #12]
 8009980:	e039      	b.n	80099f6 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 24000000u) {
 8009982:	4b24      	ldr	r3, [pc, #144]	@ (8009a14 <dwc2_phy_update+0xc4>)
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	4a26      	ldr	r2, [pc, #152]	@ (8009a20 <dwc2_phy_update+0xd0>)
 8009988:	4293      	cmp	r3, r2
 800998a:	d302      	bcc.n	8009992 <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 800998c:	2308      	movs	r3, #8
 800998e:	60fb      	str	r3, [r7, #12]
 8009990:	e031      	b.n	80099f6 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 21800000u) {
 8009992:	4b20      	ldr	r3, [pc, #128]	@ (8009a14 <dwc2_phy_update+0xc4>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	4a23      	ldr	r2, [pc, #140]	@ (8009a24 <dwc2_phy_update+0xd4>)
 8009998:	4293      	cmp	r3, r2
 800999a:	d902      	bls.n	80099a2 <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 800999c:	2309      	movs	r3, #9
 800999e:	60fb      	str	r3, [r7, #12]
 80099a0:	e029      	b.n	80099f6 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 20000000u) {
 80099a2:	4b1c      	ldr	r3, [pc, #112]	@ (8009a14 <dwc2_phy_update+0xc4>)
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	4a20      	ldr	r2, [pc, #128]	@ (8009a28 <dwc2_phy_update+0xd8>)
 80099a8:	4293      	cmp	r3, r2
 80099aa:	d902      	bls.n	80099b2 <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 80099ac:	230a      	movs	r3, #10
 80099ae:	60fb      	str	r3, [r7, #12]
 80099b0:	e021      	b.n	80099f6 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 18500000u) {
 80099b2:	4b18      	ldr	r3, [pc, #96]	@ (8009a14 <dwc2_phy_update+0xc4>)
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	4a1d      	ldr	r2, [pc, #116]	@ (8009a2c <dwc2_phy_update+0xdc>)
 80099b8:	4293      	cmp	r3, r2
 80099ba:	d902      	bls.n	80099c2 <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 80099bc:	230b      	movs	r3, #11
 80099be:	60fb      	str	r3, [r7, #12]
 80099c0:	e019      	b.n	80099f6 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 17200000u) {
 80099c2:	4b14      	ldr	r3, [pc, #80]	@ (8009a14 <dwc2_phy_update+0xc4>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	4a1a      	ldr	r2, [pc, #104]	@ (8009a30 <dwc2_phy_update+0xe0>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d302      	bcc.n	80099d2 <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 80099cc:	230c      	movs	r3, #12
 80099ce:	60fb      	str	r3, [r7, #12]
 80099d0:	e011      	b.n	80099f6 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 16000000u) {
 80099d2:	4b10      	ldr	r3, [pc, #64]	@ (8009a14 <dwc2_phy_update+0xc4>)
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	4a17      	ldr	r2, [pc, #92]	@ (8009a34 <dwc2_phy_update+0xe4>)
 80099d8:	4293      	cmp	r3, r2
 80099da:	d302      	bcc.n	80099e2 <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 80099dc:	230d      	movs	r3, #13
 80099de:	60fb      	str	r3, [r7, #12]
 80099e0:	e009      	b.n	80099f6 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 15000000u) {
 80099e2:	4b0c      	ldr	r3, [pc, #48]	@ (8009a14 <dwc2_phy_update+0xc4>)
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	4a14      	ldr	r2, [pc, #80]	@ (8009a38 <dwc2_phy_update+0xe8>)
 80099e8:	4293      	cmp	r3, r2
 80099ea:	d302      	bcc.n	80099f2 <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 80099ec:	230e      	movs	r3, #14
 80099ee:	60fb      	str	r3, [r7, #12]
 80099f0:	e001      	b.n	80099f6 <dwc2_phy_update+0xa6>
    }
    else {
      turnaround = 0xFu;
 80099f2:	230f      	movs	r3, #15
 80099f4:	60fb      	str	r3, [r7, #12]
    }

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	68db      	ldr	r3, [r3, #12]
 80099fa:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	029b      	lsls	r3, r3, #10
 8009a02:	431a      	orrs	r2, r3
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	60da      	str	r2, [r3, #12]
  }
}
 8009a08:	bf00      	nop
 8009a0a:	3714      	adds	r7, #20
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a12:	4770      	bx	lr
 8009a14:	20000000 	.word	0x20000000
 8009a18:	01e84800 	.word	0x01e84800
 8009a1c:	01a39ddf 	.word	0x01a39ddf
 8009a20:	016e3600 	.word	0x016e3600
 8009a24:	014ca43f 	.word	0x014ca43f
 8009a28:	01312cff 	.word	0x01312cff
 8009a2c:	011a499f 	.word	0x011a499f
 8009a30:	01067380 	.word	0x01067380
 8009a34:	00f42400 	.word	0x00f42400
 8009a38:	00e4e1c0 	.word	0x00e4e1c0

08009a3c <reset_core>:
#include "dwc2_common.h"

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
static void reset_core(dwc2_regs_t* dwc2) {
 8009a3c:	b480      	push	{r7}
 8009a3e:	b085      	sub	sp, #20
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
  // The software must check that bit 31 in this register is set to 1 (AHB Master is Idle) before starting any operation
  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {
 8009a44:	bf00      	nop
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	691b      	ldr	r3, [r3, #16]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	dafb      	bge.n	8009a46 <reset_core+0xa>
  }

  // load gsnpsid (it is not readable after reset is asserted)
  const uint32_t gsnpsid = dwc2->gsnpsid;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a52:	60fb      	str	r3, [r7, #12]

  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	691b      	ldr	r3, [r3, #16]
 8009a58:	f043 0201 	orr.w	r2, r3, #1
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	611a      	str	r2, [r3, #16]

  if ((gsnpsid & DWC2_CORE_REV_MASK) < (DWC2_CORE_REV_4_20a & DWC2_CORE_REV_MASK)) {
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	b29b      	uxth	r3, r3
 8009a64:	f244 2209 	movw	r2, #16905	@ 0x4209
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d807      	bhi.n	8009a7c <reset_core+0x40>
    // prior v4.20a: CSRST is self-clearing and the core clears this bit after all the necessary logic is reset in
    // the core, which can take several clocks, depending on the current state of the core. Once this bit has been
    // cleared, the software must wait at least 3 PHY clocks before accessing the PHY domain (synchronization delay).
    while (dwc2->grstctl & GRSTCTL_CSRST) {}
 8009a6c:	bf00      	nop
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	691b      	ldr	r3, [r3, #16]
 8009a72:	f003 0301 	and.w	r3, r3, #1
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d1f9      	bne.n	8009a6e <reset_core+0x32>
 8009a7a:	e010      	b.n	8009a9e <reset_core+0x62>
  } else {
    // From v4.20a: CSRST bit is write only. The application must clear this bit after checking the bit 29 of this
    // register i.e Core Soft Reset Done CSRT_DONE (w1c)
    while (!(dwc2->grstctl & GRSTCTL_CSRST_DONE)) {}
 8009a7c:	bf00      	nop
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	691b      	ldr	r3, [r3, #16]
 8009a82:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d0f9      	beq.n	8009a7e <reset_core+0x42>
    dwc2->grstctl = (dwc2->grstctl & ~GRSTCTL_CSRST) | GRSTCTL_CSRST_DONE;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	691b      	ldr	r3, [r3, #16]
 8009a8e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009a92:	f023 0301 	bic.w	r3, r3, #1
 8009a96:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	611a      	str	r2, [r3, #16]
  }

  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {} // wait for AHB master IDLE
 8009a9e:	bf00      	nop
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	691b      	ldr	r3, [r3, #16]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	dafb      	bge.n	8009aa0 <reset_core+0x64>
}
 8009aa8:	bf00      	nop
 8009aaa:	bf00      	nop
 8009aac:	3714      	adds	r7, #20
 8009aae:	46bd      	mov	sp, r7
 8009ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab4:	4770      	bx	lr

08009ab6 <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t* dwc2) {
 8009ab6:	b580      	push	{r7, lr}
 8009ab8:	b084      	sub	sp, #16
 8009aba:	af00      	add	r7, sp, #0
 8009abc:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_COMMON_DEBUG, "Fullspeed PHY init\r\n");

  uint32_t gusbcfg = dwc2->gusbcfg;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	68db      	ldr	r3, [r3, #12]
 8009ac2:	60fb      	str	r3, [r7, #12]

  // Select FS PHY
  gusbcfg |= GUSBCFG_PHYSEL;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009aca:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	68fa      	ldr	r2, [r7, #12]
 8009ad0:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 8009ad2:	2100      	movs	r1, #0
 8009ad4:	6878      	ldr	r0, [r7, #4]
 8009ad6:	f7ff ff1f 	bl	8009918 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 8009ada:	6878      	ldr	r0, [r7, #4]
 8009adc:	f7ff ffae 	bl	8009a3c <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8009ae6:	60fb      	str	r3, [r7, #12]
  gusbcfg |= 5u << GUSBCFG_TRDT_Pos;
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8009aee:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	68fa      	ldr	r2, [r7, #12]
 8009af4:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 8009af6:	2100      	movs	r1, #0
 8009af8:	6878      	ldr	r0, [r7, #4]
 8009afa:	f7ff ff29 	bl	8009950 <dwc2_phy_update>
}
 8009afe:	bf00      	nop
 8009b00:	3710      	adds	r7, #16
 8009b02:	46bd      	mov	sp, r7
 8009b04:	bd80      	pop	{r7, pc}

08009b06 <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t* dwc2) {
 8009b06:	b580      	push	{r7, lr}
 8009b08:	b086      	sub	sp, #24
 8009b0a:	af00      	add	r7, sp, #0
 8009b0c:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	68db      	ldr	r3, [r3, #12]
 8009b12:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009b18:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg4_t ghwcfg4 = {.value = dwc2->ghwcfg4};
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b1e:	60bb      	str	r3, [r7, #8]

  uint8_t phy_width;
  if (CFG_TUSB_MCU != OPT_MCU_AT32F402_405 && // at32f402_405 does not support 16-bit
 8009b20:	7a7b      	ldrb	r3, [r7, #9]
 8009b22:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009b26:	b2db      	uxtb	r3, r3
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d002      	beq.n	8009b32 <phy_hs_init+0x2c>
      ghwcfg4.phy_data_width) {
    phy_width = 16; // 16-bit PHY interface if supported
 8009b2c:	2310      	movs	r3, #16
 8009b2e:	74fb      	strb	r3, [r7, #19]
 8009b30:	e001      	b.n	8009b36 <phy_hs_init+0x30>
  } else {
    phy_width = 8; // 8-bit PHY interface
 8009b32:	2308      	movs	r3, #8
 8009b34:	74fb      	strb	r3, [r7, #19]
  }

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 8009b36:	697b      	ldr	r3, [r7, #20]
 8009b38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b3c:	617b      	str	r3, [r7, #20]

  if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 8009b3e:	7b3b      	ldrb	r3, [r7, #12]
 8009b40:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009b44:	b2db      	uxtb	r3, r3
 8009b46:	2b80      	cmp	r3, #128	@ 0x80
 8009b48:	d114      	bne.n	8009b74 <phy_hs_init+0x6e>
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI PHY (external)
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 8009b4a:	697b      	ldr	r3, [r7, #20]
 8009b4c:	f043 0310 	orr.w	r3, r3, #16
 8009b50:	617b      	str	r3, [r7, #20]

    // ULPI is always 8-bit interface
    gusbcfg &= ~GUSBCFG_PHYIF16;
 8009b52:	697b      	ldr	r3, [r7, #20]
 8009b54:	f023 0308 	bic.w	r3, r3, #8
 8009b58:	617b      	str	r3, [r7, #20]

    // ULPI select single data rate
    gusbcfg &= ~GUSBCFG_DDRSEL;
 8009b5a:	697b      	ldr	r3, [r7, #20]
 8009b5c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009b60:	617b      	str	r3, [r7, #20]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 8009b62:	697b      	ldr	r3, [r7, #20]
 8009b64:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009b68:	617b      	str	r3, [r7, #20]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 8009b6a:	697b      	ldr	r3, [r7, #20]
 8009b6c:	f423 2320 	bic.w	r3, r3, #655360	@ 0xa0000
 8009b70:	617b      	str	r3, [r7, #20]
 8009b72:	e00f      	b.n	8009b94 <phy_hs_init+0x8e>
  } else {
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ PHY (internal)
    gusbcfg &= ~GUSBCFG_ULPI_UTMI_SEL;
 8009b74:	697b      	ldr	r3, [r7, #20]
 8009b76:	f023 0310 	bic.w	r3, r3, #16
 8009b7a:	617b      	str	r3, [r7, #20]

    // Set 16-bit interface if supported
    if (phy_width == 16) {
 8009b7c:	7cfb      	ldrb	r3, [r7, #19]
 8009b7e:	2b10      	cmp	r3, #16
 8009b80:	d104      	bne.n	8009b8c <phy_hs_init+0x86>
      gusbcfg |= GUSBCFG_PHYIF16;
 8009b82:	697b      	ldr	r3, [r7, #20]
 8009b84:	f043 0308 	orr.w	r3, r3, #8
 8009b88:	617b      	str	r3, [r7, #20]
 8009b8a:	e003      	b.n	8009b94 <phy_hs_init+0x8e>
    } else {
      gusbcfg &= ~GUSBCFG_PHYIF16;
 8009b8c:	697b      	ldr	r3, [r7, #20]
 8009b8e:	f023 0308 	bic.w	r3, r3, #8
 8009b92:	617b      	str	r3, [r7, #20]
    }
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	697a      	ldr	r2, [r7, #20]
 8009b98:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, ghwcfg2.hs_phy_type);
 8009b9a:	7b3b      	ldrb	r3, [r7, #12]
 8009b9c:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8009ba0:	b2db      	uxtb	r3, r3
 8009ba2:	4619      	mov	r1, r3
 8009ba4:	6878      	ldr	r0, [r7, #4]
 8009ba6:	f7ff feb7 	bl	8009918 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 8009baa:	6878      	ldr	r0, [r7, #4]
 8009bac:	f7ff ff46 	bl	8009a3c <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 8009bb0:	697b      	ldr	r3, [r7, #20]
 8009bb2:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8009bb6:	617b      	str	r3, [r7, #20]
  gusbcfg |= (phy_width == 16 ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 8009bb8:	7cfb      	ldrb	r3, [r7, #19]
 8009bba:	2b10      	cmp	r3, #16
 8009bbc:	d102      	bne.n	8009bc4 <phy_hs_init+0xbe>
 8009bbe:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8009bc2:	e001      	b.n	8009bc8 <phy_hs_init+0xc2>
 8009bc4:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8009bc8:	697a      	ldr	r2, [r7, #20]
 8009bca:	4313      	orrs	r3, r2
 8009bcc:	617b      	str	r3, [r7, #20]
  dwc2->gusbcfg = gusbcfg;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	697a      	ldr	r2, [r7, #20]
 8009bd2:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, ghwcfg2.hs_phy_type);
 8009bd4:	7b3b      	ldrb	r3, [r7, #12]
 8009bd6:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8009bda:	b2db      	uxtb	r3, r3
 8009bdc:	4619      	mov	r1, r3
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f7ff feb6 	bl	8009950 <dwc2_phy_update>
}
 8009be4:	bf00      	nop
 8009be6:	3718      	adds	r7, #24
 8009be8:	46bd      	mov	sp, r7
 8009bea:	bd80      	pop	{r7, pc}

08009bec <check_dwc2>:

static bool check_dwc2(dwc2_regs_t* dwc2) {
 8009bec:	b480      	push	{r7}
 8009bee:	b085      	sub	sp, #20
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]

  // For some reason: GD32VF103 gsnpsid and all hwcfg register are always zero (skip it)
  (void)dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  enum { GSNPSID_ID_MASK = TU_GENMASK(31, 16) };
  const uint32_t gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bf8:	0c1b      	lsrs	r3, r3, #16
 8009bfa:	041b      	lsls	r3, r3, #16
 8009bfc:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	4a0e      	ldr	r2, [pc, #56]	@ (8009c3c <check_dwc2+0x50>)
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d012      	beq.n	8009c2c <check_dwc2+0x40>
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	4a0d      	ldr	r2, [pc, #52]	@ (8009c40 <check_dwc2+0x54>)
 8009c0a:	4293      	cmp	r3, r2
 8009c0c:	d00e      	beq.n	8009c2c <check_dwc2+0x40>
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	4a0c      	ldr	r2, [pc, #48]	@ (8009c44 <check_dwc2+0x58>)
 8009c12:	4293      	cmp	r3, r2
 8009c14:	d00a      	beq.n	8009c2c <check_dwc2+0x40>
 8009c16:	4b0c      	ldr	r3, [pc, #48]	@ (8009c48 <check_dwc2+0x5c>)
 8009c18:	60bb      	str	r3, [r7, #8]
 8009c1a:	68bb      	ldr	r3, [r7, #8]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	f003 0301 	and.w	r3, r3, #1
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d000      	beq.n	8009c28 <check_dwc2+0x3c>
 8009c26:	be00      	bkpt	0x0000
 8009c28:	2300      	movs	r3, #0
 8009c2a:	e000      	b.n	8009c2e <check_dwc2+0x42>
#endif

  return true;
 8009c2c:	2301      	movs	r3, #1
}
 8009c2e:	4618      	mov	r0, r3
 8009c30:	3714      	adds	r7, #20
 8009c32:	46bd      	mov	sp, r7
 8009c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c38:	4770      	bx	lr
 8009c3a:	bf00      	nop
 8009c3c:	4f540000 	.word	0x4f540000
 8009c40:	55310000 	.word	0x55310000
 8009c44:	55320000 	.word	0x55320000
 8009c48:	e000edf0 	.word	0xe000edf0

08009c4c <dwc2_core_is_highspeed>:

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
bool dwc2_core_is_highspeed(dwc2_regs_t* dwc2, tusb_role_t role) {
 8009c4c:	b480      	push	{r7}
 8009c4e:	b085      	sub	sp, #20
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
 8009c54:	460b      	mov	r3, r1
 8009c56:	70fb      	strb	r3, [r7, #3]
  (void)dwc2;
#if CFG_TUD_ENABLED
  if (role == TUSB_ROLE_DEVICE && !TUD_OPT_HIGH_SPEED) {
 8009c58:	78fb      	ldrb	r3, [r7, #3]
 8009c5a:	2b01      	cmp	r3, #1
 8009c5c:	d101      	bne.n	8009c62 <dwc2_core_is_highspeed+0x16>
    return false;
 8009c5e:	2300      	movs	r3, #0
 8009c60:	e00b      	b.n	8009c7a <dwc2_core_is_highspeed+0x2e>
  if (role == TUSB_ROLE_HOST && !TUH_OPT_HIGH_SPEED) {
    return false;
  }
#endif

  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c66:	60fb      	str	r3, [r7, #12]
  return ghwcfg2.hs_phy_type != GHWCFG2_HSPHY_NOT_SUPPORTED;
 8009c68:	7b3b      	ldrb	r3, [r7, #12]
 8009c6a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009c6e:	b2db      	uxtb	r3, r3
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	bf14      	ite	ne
 8009c74:	2301      	movne	r3, #1
 8009c76:	2300      	moveq	r3, #0
 8009c78:	b2db      	uxtb	r3, r3
}
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	3714      	adds	r7, #20
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c84:	4770      	bx	lr
	...

08009c88 <dwc2_core_init>:
 * - Dedicated FS PHY is internal with clock 48Mhz.
 *
 * In addition, UTMI+/ULPI can be shared to run at fullspeed mode with 48Mhz
 *
*/
bool dwc2_core_init(uint8_t rhport, bool is_highspeed, bool is_dma) {
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b088      	sub	sp, #32
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	4603      	mov	r3, r0
 8009c90:	71fb      	strb	r3, [r7, #7]
 8009c92:	460b      	mov	r3, r1
 8009c94:	71bb      	strb	r3, [r7, #6]
 8009c96:	4613      	mov	r3, r2
 8009c98:	717b      	strb	r3, [r7, #5]
 8009c9a:	79fb      	ldrb	r3, [r7, #7]
 8009c9c:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8009c9e:	7dfb      	ldrb	r3, [r7, #23]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d001      	beq.n	8009ca8 <dwc2_core_init+0x20>
    rhport = 0;
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8009ca8:	7dfb      	ldrb	r3, [r7, #23]
 8009caa:	4a3b      	ldr	r2, [pc, #236]	@ (8009d98 <dwc2_core_init+0x110>)
 8009cac:	011b      	lsls	r3, r3, #4
 8009cae:	4413      	add	r3, r2
 8009cb0:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8009cb2:	61fb      	str	r3, [r7, #28]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  TU_ASSERT(check_dwc2(dwc2));
 8009cb4:	69f8      	ldr	r0, [r7, #28]
 8009cb6:	f7ff ff99 	bl	8009bec <check_dwc2>
 8009cba:	4603      	mov	r3, r0
 8009cbc:	f083 0301 	eor.w	r3, r3, #1
 8009cc0:	b2db      	uxtb	r3, r3
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d00a      	beq.n	8009cdc <dwc2_core_init+0x54>
 8009cc6:	4b35      	ldr	r3, [pc, #212]	@ (8009d9c <dwc2_core_init+0x114>)
 8009cc8:	61bb      	str	r3, [r7, #24]
 8009cca:	69bb      	ldr	r3, [r7, #24]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	f003 0301 	and.w	r3, r3, #1
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d000      	beq.n	8009cd8 <dwc2_core_init+0x50>
 8009cd6:	be00      	bkpt	0x0000
 8009cd8:	2300      	movs	r3, #0
 8009cda:	e058      	b.n	8009d8e <dwc2_core_init+0x106>

  // disable global interrupt
  dwc2->gahbcfg &= ~GAHBCFG_GINT;
 8009cdc:	69fb      	ldr	r3, [r7, #28]
 8009cde:	689b      	ldr	r3, [r3, #8]
 8009ce0:	f023 0201 	bic.w	r2, r3, #1
 8009ce4:	69fb      	ldr	r3, [r7, #28]
 8009ce6:	609a      	str	r2, [r3, #8]

  if (is_highspeed) {
 8009ce8:	79bb      	ldrb	r3, [r7, #6]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d003      	beq.n	8009cf6 <dwc2_core_init+0x6e>
    phy_hs_init(dwc2);
 8009cee:	69f8      	ldr	r0, [r7, #28]
 8009cf0:	f7ff ff09 	bl	8009b06 <phy_hs_init>
 8009cf4:	e002      	b.n	8009cfc <dwc2_core_init+0x74>
  } else {
    phy_fs_init(dwc2);
 8009cf6:	69f8      	ldr	r0, [r7, #28]
 8009cf8:	f7ff fedd 	bl	8009ab6 <phy_fs_init>
   * this field is added to the high/full speed interpacket timeout
   * duration in the core to account for any additional delays
   * introduced by the PHY. This can be required, because the delay
   * introduced by the PHY in generating the linestate condition
   * can vary from one PHY to another. */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 8009cfc:	69fb      	ldr	r3, [r7, #28]
 8009cfe:	68db      	ldr	r3, [r3, #12]
 8009d00:	f043 0207 	orr.w	r2, r3, #7
 8009d04:	69fb      	ldr	r3, [r7, #28]
 8009d06:	60da      	str	r2, [r3, #12]

  // Enable PHY clock TODO stop/gate clock when suspended mode
  dwc2->pcgcctl &= ~(PCGCCTL_STOPPCLK | PCGCCTL_GATEHCLK | PCGCCTL_PWRCLMP | PCGCCTL_RSTPDWNMODULE);
 8009d08:	69fb      	ldr	r3, [r7, #28]
 8009d0a:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8009d0e:	f023 020f 	bic.w	r2, r3, #15
 8009d12:	69fb      	ldr	r3, [r7, #28]
 8009d14:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
 8009d18:	69fb      	ldr	r3, [r7, #28]
 8009d1a:	60fb      	str	r3, [r7, #12]
 8009d1c:	2310      	movs	r3, #16
 8009d1e:	72fb      	strb	r3, [r7, #11]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8009d20:	7afb      	ldrb	r3, [r7, #11]
 8009d22:	019b      	lsls	r3, r3, #6
 8009d24:	f043 0220 	orr.w	r2, r3, #32
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8009d2c:	bf00      	nop
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	691b      	ldr	r3, [r3, #16]
 8009d32:	f003 0320 	and.w	r3, r3, #32
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d1f9      	bne.n	8009d2e <dwc2_core_init+0xa6>
}
 8009d3a:	bf00      	nop
 8009d3c:	69fb      	ldr	r3, [r7, #28]
 8009d3e:	613b      	str	r3, [r7, #16]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8009d40:	693b      	ldr	r3, [r7, #16]
 8009d42:	2210      	movs	r2, #16
 8009d44:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 8009d46:	bf00      	nop
 8009d48:	693b      	ldr	r3, [r7, #16]
 8009d4a:	691b      	ldr	r3, [r3, #16]
 8009d4c:	f003 0310 	and.w	r3, r3, #16
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d1f9      	bne.n	8009d48 <dwc2_core_init+0xc0>
}
 8009d54:	bf00      	nop

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);

  // Clear pending and disable all interrupts
  dwc2->gintsts = 0xFFFFFFFFU;
 8009d56:	69fb      	ldr	r3, [r7, #28]
 8009d58:	f04f 32ff 	mov.w	r2, #4294967295
 8009d5c:	615a      	str	r2, [r3, #20]
  dwc2->gotgint = 0xFFFFFFFFU;
 8009d5e:	69fb      	ldr	r3, [r7, #28]
 8009d60:	f04f 32ff 	mov.w	r2, #4294967295
 8009d64:	605a      	str	r2, [r3, #4]
  dwc2->gintmsk = 0;
 8009d66:	69fb      	ldr	r3, [r7, #28]
 8009d68:	2200      	movs	r2, #0
 8009d6a:	619a      	str	r2, [r3, #24]

  TU_LOG(DWC2_COMMON_DEBUG, "DMA = %u\r\n", is_dma);

  if (is_dma) {
 8009d6c:	797b      	ldrb	r3, [r7, #5]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d006      	beq.n	8009d80 <dwc2_core_init+0xf8>
    // DMA seems to be only settable after a core reset, and not possible to switch on-the-fly
    dwc2->gahbcfg |= GAHBCFG_DMAEN | GAHBCFG_HBSTLEN_2;
 8009d72:	69fb      	ldr	r3, [r7, #28]
 8009d74:	689b      	ldr	r3, [r3, #8]
 8009d76:	f043 0226 	orr.w	r2, r3, #38	@ 0x26
 8009d7a:	69fb      	ldr	r3, [r7, #28]
 8009d7c:	609a      	str	r2, [r3, #8]
 8009d7e:	e005      	b.n	8009d8c <dwc2_core_init+0x104>
  } else {
    dwc2->gintmsk |= GINTSTS_RXFLVL;
 8009d80:	69fb      	ldr	r3, [r7, #28]
 8009d82:	699b      	ldr	r3, [r3, #24]
 8009d84:	f043 0210 	orr.w	r2, r3, #16
 8009d88:	69fb      	ldr	r3, [r7, #28]
 8009d8a:	619a      	str	r2, [r3, #24]
  }

  return true;
 8009d8c:	2301      	movs	r3, #1
}
 8009d8e:	4618      	mov	r0, r3
 8009d90:	3720      	adds	r7, #32
 8009d92:	46bd      	mov	sp, r7
 8009d94:	bd80      	pop	{r7, pc}
 8009d96:	bf00      	nop
 8009d98:	0800add4 	.word	0x0800add4
 8009d9c:	e000edf0 	.word	0xe000edf0

08009da0 <dfifo_read_packet>:

//--------------------------------------------------------------------
// DFIFO
//--------------------------------------------------------------------
// Read a single data packet from receive DFIFO
void dfifo_read_packet(dwc2_regs_t* dwc2, uint8_t* dst, uint16_t len) {
 8009da0:	b480      	push	{r7}
 8009da2:	b08f      	sub	sp, #60	@ 0x3c
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	60f8      	str	r0, [r7, #12]
 8009da8:	60b9      	str	r1, [r7, #8]
 8009daa:	4613      	mov	r3, r2
 8009dac:	80fb      	strh	r3, [r7, #6]
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009db4:	633b      	str	r3, [r7, #48]	@ 0x30

  // Reading full available 32 bit words from fifo
  uint16_t word_count = len >> 2;
 8009db6:	88fb      	ldrh	r3, [r7, #6]
 8009db8:	089b      	lsrs	r3, r3, #2
 8009dba:	86fb      	strh	r3, [r7, #54]	@ 0x36
  while (word_count--) {
 8009dbc:	e00b      	b.n	8009dd6 <dfifo_read_packet+0x36>
    tu_unaligned_write32(dst, *rx_fifo);
 8009dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	68ba      	ldr	r2, [r7, #8]
 8009dc4:	627a      	str	r2, [r7, #36]	@ 0x24
 8009dc6:	623b      	str	r3, [r7, #32]
  *((uint32_t *) mem) = value;
 8009dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dca:	6a3a      	ldr	r2, [r7, #32]
 8009dcc:	601a      	str	r2, [r3, #0]
}
 8009dce:	bf00      	nop
    dst += 4;
 8009dd0:	68bb      	ldr	r3, [r7, #8]
 8009dd2:	3304      	adds	r3, #4
 8009dd4:	60bb      	str	r3, [r7, #8]
  while (word_count--) {
 8009dd6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009dd8:	1e5a      	subs	r2, r3, #1
 8009dda:	86fa      	strh	r2, [r7, #54]	@ 0x36
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d1ee      	bne.n	8009dbe <dfifo_read_packet+0x1e>
  }

  // Read the remaining 1-3 bytes from fifo
  const uint8_t bytes_rem = len & 0x03;
 8009de0:	88fb      	ldrh	r3, [r7, #6]
 8009de2:	b2db      	uxtb	r3, r3
 8009de4:	f003 0303 	and.w	r3, r3, #3
 8009de8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (bytes_rem != 0) {
 8009dec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d020      	beq.n	8009e36 <dfifo_read_packet+0x96>
    const uint32_t tmp = *rx_fifo;
 8009df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dfc:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte0(uint32_t ui32) { return TU_U32_BYTE0(ui32); }
 8009dfe:	69fb      	ldr	r3, [r7, #28]
 8009e00:	b2da      	uxtb	r2, r3
    dst[0] = tu_u32_byte0(tmp);
 8009e02:	68bb      	ldr	r3, [r7, #8]
 8009e04:	701a      	strb	r2, [r3, #0]
    if (bytes_rem > 1) {
 8009e06:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009e0a:	2b01      	cmp	r3, #1
 8009e0c:	d907      	bls.n	8009e1e <dfifo_read_packet+0x7e>
      dst[1] = tu_u32_byte1(tmp);
 8009e0e:	68bb      	ldr	r3, [r7, #8]
 8009e10:	3301      	adds	r3, #1
 8009e12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009e14:	61ba      	str	r2, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte1(uint32_t ui32) { return TU_U32_BYTE1(ui32); }
 8009e16:	69ba      	ldr	r2, [r7, #24]
 8009e18:	0a12      	lsrs	r2, r2, #8
 8009e1a:	b2d2      	uxtb	r2, r2
 8009e1c:	701a      	strb	r2, [r3, #0]
    }
    if (bytes_rem > 2) {
 8009e1e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009e22:	2b02      	cmp	r3, #2
 8009e24:	d907      	bls.n	8009e36 <dfifo_read_packet+0x96>
      dst[2] = tu_u32_byte2(tmp);
 8009e26:	68bb      	ldr	r3, [r7, #8]
 8009e28:	3302      	adds	r3, #2
 8009e2a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009e2c:	617a      	str	r2, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte2(uint32_t ui32) { return TU_U32_BYTE2(ui32); }
 8009e2e:	697a      	ldr	r2, [r7, #20]
 8009e30:	0c12      	lsrs	r2, r2, #16
 8009e32:	b2d2      	uxtb	r2, r2
 8009e34:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8009e36:	bf00      	nop
 8009e38:	373c      	adds	r7, #60	@ 0x3c
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e40:	4770      	bx	lr

08009e42 <dfifo_write_packet>:

// Write a single data packet to DFIFO
void dfifo_write_packet(dwc2_regs_t* dwc2, uint8_t fifo_num, const uint8_t* src, uint16_t len) {
 8009e42:	b480      	push	{r7}
 8009e44:	b08b      	sub	sp, #44	@ 0x2c
 8009e46:	af00      	add	r7, sp, #0
 8009e48:	60f8      	str	r0, [r7, #12]
 8009e4a:	607a      	str	r2, [r7, #4]
 8009e4c:	461a      	mov	r2, r3
 8009e4e:	460b      	mov	r3, r1
 8009e50:	72fb      	strb	r3, [r7, #11]
 8009e52:	4613      	mov	r3, r2
 8009e54:	813b      	strh	r3, [r7, #8]
  volatile uint32_t* tx_fifo = dwc2->fifo[fifo_num];
 8009e56:	7afb      	ldrb	r3, [r7, #11]
 8009e58:	3301      	adds	r3, #1
 8009e5a:	031b      	lsls	r3, r3, #12
 8009e5c:	68fa      	ldr	r2, [r7, #12]
 8009e5e:	4413      	add	r3, r2
 8009e60:	61fb      	str	r3, [r7, #28]

  // Pushing full available 32 bit words to fifo
  uint16_t word_count = len >> 2;
 8009e62:	893b      	ldrh	r3, [r7, #8]
 8009e64:	089b      	lsrs	r3, r3, #2
 8009e66:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (word_count--) {
 8009e68:	e008      	b.n	8009e7c <dfifo_write_packet+0x3a>
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	617b      	str	r3, [r7, #20]
  return *((uint32_t const *) mem);
 8009e6e:	697b      	ldr	r3, [r7, #20]
 8009e70:	681a      	ldr	r2, [r3, #0]
    *tx_fifo = tu_unaligned_read32(src);
 8009e72:	69fb      	ldr	r3, [r7, #28]
 8009e74:	601a      	str	r2, [r3, #0]
    src += 4;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	3304      	adds	r3, #4
 8009e7a:	607b      	str	r3, [r7, #4]
  while (word_count--) {
 8009e7c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009e7e:	1e5a      	subs	r2, r3, #1
 8009e80:	84fa      	strh	r2, [r7, #38]	@ 0x26
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d1f1      	bne.n	8009e6a <dfifo_write_packet+0x28>
  }

  // Write the remaining 1-3 bytes into fifo
  const uint8_t bytes_rem = len & 0x03;
 8009e86:	893b      	ldrh	r3, [r7, #8]
 8009e88:	b2db      	uxtb	r3, r3
 8009e8a:	f003 0303 	and.w	r3, r3, #3
 8009e8e:	76fb      	strb	r3, [r7, #27]
  if (bytes_rem) {
 8009e90:	7efb      	ldrb	r3, [r7, #27]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d019      	beq.n	8009eca <dfifo_write_packet+0x88>
    uint32_t tmp_word = src[0];
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	781b      	ldrb	r3, [r3, #0]
 8009e9a:	623b      	str	r3, [r7, #32]
    if (bytes_rem > 1) {
 8009e9c:	7efb      	ldrb	r3, [r7, #27]
 8009e9e:	2b01      	cmp	r3, #1
 8009ea0:	d906      	bls.n	8009eb0 <dfifo_write_packet+0x6e>
      tmp_word |= (src[1] << 8);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	3301      	adds	r3, #1
 8009ea6:	781b      	ldrb	r3, [r3, #0]
 8009ea8:	021b      	lsls	r3, r3, #8
 8009eaa:	6a3a      	ldr	r2, [r7, #32]
 8009eac:	4313      	orrs	r3, r2
 8009eae:	623b      	str	r3, [r7, #32]
    }
    if (bytes_rem > 2) {
 8009eb0:	7efb      	ldrb	r3, [r7, #27]
 8009eb2:	2b02      	cmp	r3, #2
 8009eb4:	d906      	bls.n	8009ec4 <dfifo_write_packet+0x82>
      tmp_word |= (src[2] << 16);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	3302      	adds	r3, #2
 8009eba:	781b      	ldrb	r3, [r3, #0]
 8009ebc:	041b      	lsls	r3, r3, #16
 8009ebe:	6a3a      	ldr	r2, [r7, #32]
 8009ec0:	4313      	orrs	r3, r2
 8009ec2:	623b      	str	r3, [r7, #32]
    }

    *tx_fifo = tmp_word;
 8009ec4:	69fb      	ldr	r3, [r7, #28]
 8009ec6:	6a3a      	ldr	r2, [r7, #32]
 8009ec8:	601a      	str	r2, [r3, #0]
  }
}
 8009eca:	bf00      	nop
 8009ecc:	372c      	adds	r7, #44	@ 0x2c
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed4:	4770      	bx	lr
	...

08009ed8 <tusb_rhport_init>:
}

//--------------------------------------------------------------------+
// Public API
//--------------------------------------------------------------------+
bool tusb_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b086      	sub	sp, #24
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	4603      	mov	r3, r0
 8009ee0:	6039      	str	r1, [r7, #0]
 8009ee2:	71fb      	strb	r3, [r7, #7]
  //  backward compatible called with tusb_init(void)
  #if defined(TUD_OPT_RHPORT) || defined(TUH_OPT_RHPORT)
  if (rh_init == NULL) {
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d11f      	bne.n	8009f2a <tusb_rhport_init+0x52>
    #if CFG_TUD_ENABLED && defined(TUD_OPT_RHPORT)
    // init device stack CFG_TUSB_RHPORTx_MODE must be defined
    const tusb_rhport_init_t dev_init = {
 8009eea:	2301      	movs	r3, #1
 8009eec:	723b      	strb	r3, [r7, #8]
 8009eee:	2300      	movs	r3, #0
 8009ef0:	727b      	strb	r3, [r7, #9]
      .role = TUSB_ROLE_DEVICE,
      .speed = TUD_OPT_HIGH_SPEED ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL
    };
    TU_ASSERT ( tud_rhport_init(TUD_OPT_RHPORT, &dev_init) );
 8009ef2:	f107 0308 	add.w	r3, r7, #8
 8009ef6:	4619      	mov	r1, r3
 8009ef8:	2000      	movs	r0, #0
 8009efa:	f7fb fec3 	bl	8005c84 <tud_rhport_init>
 8009efe:	4603      	mov	r3, r0
 8009f00:	f083 0301 	eor.w	r3, r3, #1
 8009f04:	b2db      	uxtb	r3, r3
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d00a      	beq.n	8009f20 <tusb_rhport_init+0x48>
 8009f0a:	4b23      	ldr	r3, [pc, #140]	@ (8009f98 <tusb_rhport_init+0xc0>)
 8009f0c:	60fb      	str	r3, [r7, #12]
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	f003 0301 	and.w	r3, r3, #1
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d000      	beq.n	8009f1c <tusb_rhport_init+0x44>
 8009f1a:	be00      	bkpt	0x0000
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	e036      	b.n	8009f8e <tusb_rhport_init+0xb6>
    _tusb_rhport_role[TUD_OPT_RHPORT] = TUSB_ROLE_DEVICE;
 8009f20:	4b1e      	ldr	r3, [pc, #120]	@ (8009f9c <tusb_rhport_init+0xc4>)
 8009f22:	2201      	movs	r2, #1
 8009f24:	701a      	strb	r2, [r3, #0]
    };
    TU_ASSERT( tuh_rhport_init(TUH_OPT_RHPORT, &host_init) );
    _tusb_rhport_role[TUH_OPT_RHPORT] = TUSB_ROLE_HOST;
    #endif

    return true;
 8009f26:	2301      	movs	r3, #1
 8009f28:	e031      	b.n	8009f8e <tusb_rhport_init+0xb6>
  }
  #endif

  // new API with explicit rhport and role
  TU_ASSERT(rhport < TUP_USBIP_CONTROLLER_NUM && rh_init->role != TUSB_ROLE_INVALID);
 8009f2a:	79fb      	ldrb	r3, [r7, #7]
 8009f2c:	2b01      	cmp	r3, #1
 8009f2e:	d803      	bhi.n	8009f38 <tusb_rhport_init+0x60>
 8009f30:	683b      	ldr	r3, [r7, #0]
 8009f32:	781b      	ldrb	r3, [r3, #0]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d10a      	bne.n	8009f4e <tusb_rhport_init+0x76>
 8009f38:	4b17      	ldr	r3, [pc, #92]	@ (8009f98 <tusb_rhport_init+0xc0>)
 8009f3a:	613b      	str	r3, [r7, #16]
 8009f3c:	693b      	ldr	r3, [r7, #16]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	f003 0301 	and.w	r3, r3, #1
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d000      	beq.n	8009f4a <tusb_rhport_init+0x72>
 8009f48:	be00      	bkpt	0x0000
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	e01f      	b.n	8009f8e <tusb_rhport_init+0xb6>
  _tusb_rhport_role[rhport] = rh_init->role;
 8009f4e:	79fb      	ldrb	r3, [r7, #7]
 8009f50:	683a      	ldr	r2, [r7, #0]
 8009f52:	7811      	ldrb	r1, [r2, #0]
 8009f54:	4a11      	ldr	r2, [pc, #68]	@ (8009f9c <tusb_rhport_init+0xc4>)
 8009f56:	54d1      	strb	r1, [r2, r3]

  #if CFG_TUD_ENABLED
  if (rh_init->role == TUSB_ROLE_DEVICE) {
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	781b      	ldrb	r3, [r3, #0]
 8009f5c:	2b01      	cmp	r3, #1
 8009f5e:	d115      	bne.n	8009f8c <tusb_rhport_init+0xb4>
    TU_ASSERT(tud_rhport_init(rhport, rh_init));
 8009f60:	79fb      	ldrb	r3, [r7, #7]
 8009f62:	6839      	ldr	r1, [r7, #0]
 8009f64:	4618      	mov	r0, r3
 8009f66:	f7fb fe8d 	bl	8005c84 <tud_rhport_init>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	f083 0301 	eor.w	r3, r3, #1
 8009f70:	b2db      	uxtb	r3, r3
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d00a      	beq.n	8009f8c <tusb_rhport_init+0xb4>
 8009f76:	4b08      	ldr	r3, [pc, #32]	@ (8009f98 <tusb_rhport_init+0xc0>)
 8009f78:	617b      	str	r3, [r7, #20]
 8009f7a:	697b      	ldr	r3, [r7, #20]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	f003 0301 	and.w	r3, r3, #1
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d000      	beq.n	8009f88 <tusb_rhport_init+0xb0>
 8009f86:	be00      	bkpt	0x0000
 8009f88:	2300      	movs	r3, #0
 8009f8a:	e000      	b.n	8009f8e <tusb_rhport_init+0xb6>
  if (rh_init->role == TUSB_ROLE_HOST) {
    TU_ASSERT(tuh_rhport_init(rhport, rh_init));
  }
  #endif

  return true;
 8009f8c:	2301      	movs	r3, #1
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	3718      	adds	r7, #24
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}
 8009f96:	bf00      	nop
 8009f98:	e000edf0 	.word	0xe000edf0
 8009f9c:	2000cdf8 	.word	0x2000cdf8

08009fa0 <tu_edpt_claim>:

//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 8009fa0:	b480      	push	{r7}
 8009fa2:	b085      	sub	sp, #20
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
 8009fa8:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY(ep_state->busy == 0);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	781b      	ldrb	r3, [r3, #0]
 8009fae:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009fb2:	b2db      	uxtb	r3, r3
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d001      	beq.n	8009fbc <tu_edpt_claim+0x1c>
 8009fb8:	2300      	movs	r3, #0
 8009fba:	e027      	b.n	800a00c <tu_edpt_claim+0x6c>
  TU_VERIFY(ep_state->claimed == 0);
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	781b      	ldrb	r3, [r3, #0]
 8009fc0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009fc4:	b2db      	uxtb	r3, r3
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d001      	beq.n	8009fce <tu_edpt_claim+0x2e>
 8009fca:	2300      	movs	r3, #0
 8009fcc:	e01e      	b.n	800a00c <tu_edpt_claim+0x6c>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	781b      	ldrb	r3, [r3, #0]
 8009fd2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009fd6:	b2db      	uxtb	r3, r3
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d108      	bne.n	8009fee <tu_edpt_claim+0x4e>
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	781b      	ldrb	r3, [r3, #0]
 8009fe0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009fe4:	b2db      	uxtb	r3, r3
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d101      	bne.n	8009fee <tu_edpt_claim+0x4e>
 8009fea:	2301      	movs	r3, #1
 8009fec:	e000      	b.n	8009ff0 <tu_edpt_claim+0x50>
 8009fee:	2300      	movs	r3, #0
 8009ff0:	73fb      	strb	r3, [r7, #15]
 8009ff2:	7bfb      	ldrb	r3, [r7, #15]
 8009ff4:	f003 0301 	and.w	r3, r3, #1
 8009ff8:	73fb      	strb	r3, [r7, #15]
  if (available) {
 8009ffa:	7bfb      	ldrb	r3, [r7, #15]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d004      	beq.n	800a00a <tu_edpt_claim+0x6a>
    ep_state->claimed = 1;
 800a000:	687a      	ldr	r2, [r7, #4]
 800a002:	7813      	ldrb	r3, [r2, #0]
 800a004:	f043 0304 	orr.w	r3, r3, #4
 800a008:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return available;
 800a00a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	3714      	adds	r7, #20
 800a010:	46bd      	mov	sp, r7
 800a012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a016:	4770      	bx	lr

0800a018 <tu_edpt_release>:

bool tu_edpt_release(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 800a018:	b480      	push	{r7}
 800a01a:	b085      	sub	sp, #20
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
 800a020:	6039      	str	r1, [r7, #0]
  (void) mutex;
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	781b      	ldrb	r3, [r3, #0]
 800a026:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a02a:	b2db      	uxtb	r3, r3
 800a02c:	2b01      	cmp	r3, #1
 800a02e:	d108      	bne.n	800a042 <tu_edpt_release+0x2a>
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	781b      	ldrb	r3, [r3, #0]
 800a034:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a038:	b2db      	uxtb	r3, r3
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d101      	bne.n	800a042 <tu_edpt_release+0x2a>
 800a03e:	2301      	movs	r3, #1
 800a040:	e000      	b.n	800a044 <tu_edpt_release+0x2c>
 800a042:	2300      	movs	r3, #0
 800a044:	73fb      	strb	r3, [r7, #15]
 800a046:	7bfb      	ldrb	r3, [r7, #15]
 800a048:	f003 0301 	and.w	r3, r3, #1
 800a04c:	73fb      	strb	r3, [r7, #15]
  if (ret) {
 800a04e:	7bfb      	ldrb	r3, [r7, #15]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d004      	beq.n	800a05e <tu_edpt_release+0x46>
    ep_state->claimed = 0;
 800a054:	687a      	ldr	r2, [r7, #4]
 800a056:	7813      	ldrb	r3, [r2, #0]
 800a058:	f023 0304 	bic.w	r3, r3, #4
 800a05c:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return ret;
 800a05e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a060:	4618      	mov	r0, r3
 800a062:	3714      	adds	r7, #20
 800a064:	46bd      	mov	sp, r7
 800a066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06a:	4770      	bx	lr

0800a06c <tu_edpt_validate>:

bool tu_edpt_validate(tusb_desc_endpoint_t const* desc_ep, tusb_speed_t speed, bool is_host) {
 800a06c:	b480      	push	{r7}
 800a06e:	b08b      	sub	sp, #44	@ 0x2c
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
 800a074:	460b      	mov	r3, r1
 800a076:	70fb      	strb	r3, [r7, #3]
 800a078:	4613      	mov	r3, r2
 800a07a:	70bb      	strb	r3, [r7, #2]
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800a080:	68bb      	ldr	r3, [r7, #8]
 800a082:	889b      	ldrh	r3, [r3, #4]
 800a084:	b29b      	uxth	r3, r3
 800a086:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a08a:	b29b      	uxth	r3, r3
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
 800a08c:	84fb      	strh	r3, [r7, #38]	@ 0x26
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer) {
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	78db      	ldrb	r3, [r3, #3]
 800a092:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800a096:	b2db      	uxtb	r3, r3
 800a098:	2b03      	cmp	r3, #3
 800a09a:	d059      	beq.n	800a150 <tu_edpt_validate+0xe4>
 800a09c:	2b03      	cmp	r3, #3
 800a09e:	dc6e      	bgt.n	800a17e <tu_edpt_validate+0x112>
 800a0a0:	2b01      	cmp	r3, #1
 800a0a2:	d002      	beq.n	800a0aa <tu_edpt_validate+0x3e>
 800a0a4:	2b02      	cmp	r3, #2
 800a0a6:	d018      	beq.n	800a0da <tu_edpt_validate+0x6e>
 800a0a8:	e069      	b.n	800a17e <tu_edpt_validate+0x112>
    case TUSB_XFER_ISOCHRONOUS: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 800a0aa:	78fb      	ldrb	r3, [r7, #3]
 800a0ac:	2b02      	cmp	r3, #2
 800a0ae:	d102      	bne.n	800a0b6 <tu_edpt_validate+0x4a>
 800a0b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a0b4:	e001      	b.n	800a0ba <tu_edpt_validate+0x4e>
 800a0b6:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 800a0ba:	827b      	strh	r3, [r7, #18]
      TU_ASSERT(max_packet_size <= spec_size);
 800a0bc:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800a0be:	8a7b      	ldrh	r3, [r7, #18]
 800a0c0:	429a      	cmp	r2, r3
 800a0c2:	d95e      	bls.n	800a182 <tu_edpt_validate+0x116>
 800a0c4:	4b35      	ldr	r3, [pc, #212]	@ (800a19c <tu_edpt_validate+0x130>)
 800a0c6:	60fb      	str	r3, [r7, #12]
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	f003 0301 	and.w	r3, r3, #1
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d000      	beq.n	800a0d6 <tu_edpt_validate+0x6a>
 800a0d4:	be00      	bkpt	0x0000
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	e059      	b.n	800a18e <tu_edpt_validate+0x122>
      break;
    }

    case TUSB_XFER_BULK:
      if (speed == TUSB_SPEED_HIGH) {
 800a0da:	78fb      	ldrb	r3, [r7, #3]
 800a0dc:	2b02      	cmp	r3, #2
 800a0de:	d10e      	bne.n	800a0fe <tu_edpt_validate+0x92>
        // Bulk highspeed must be EXACTLY 512
        TU_ASSERT(max_packet_size == 512);
 800a0e0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a0e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a0e6:	d04e      	beq.n	800a186 <tu_edpt_validate+0x11a>
 800a0e8:	4b2c      	ldr	r3, [pc, #176]	@ (800a19c <tu_edpt_validate+0x130>)
 800a0ea:	617b      	str	r3, [r7, #20]
 800a0ec:	697b      	ldr	r3, [r7, #20]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	f003 0301 	and.w	r3, r3, #1
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d000      	beq.n	800a0fa <tu_edpt_validate+0x8e>
 800a0f8:	be00      	bkpt	0x0000
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	e047      	b.n	800a18e <tu_edpt_validate+0x122>
      } else {
        // Bulk fullspeed can only be 8, 16, 32, 64
        if (is_host && max_packet_size == 512) {
 800a0fe:	78bb      	ldrb	r3, [r7, #2]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d00e      	beq.n	800a122 <tu_edpt_validate+0xb6>
 800a104:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a106:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a10a:	d10a      	bne.n	800a122 <tu_edpt_validate+0xb6>
          // HACK: while in host mode, some device incorrectly always report 512 regardless of link speed
          // overwrite descriptor to force 64
          TU_LOG1("  WARN: EP max packet size is 512 in fullspeed, force to 64\r\n");
          tusb_desc_endpoint_t* hacked_ep = (tusb_desc_endpoint_t*) (uintptr_t) desc_ep;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	61fb      	str	r3, [r7, #28]
          hacked_ep->wMaxPacketSize = tu_htole16(64);
 800a110:	69fb      	ldr	r3, [r7, #28]
 800a112:	2200      	movs	r2, #0
 800a114:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a118:	711a      	strb	r2, [r3, #4]
 800a11a:	2200      	movs	r2, #0
 800a11c:	715a      	strb	r2, [r3, #5]
        if (is_host && max_packet_size == 512) {
 800a11e:	bf00      	nop
        } else {
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
                    max_packet_size == 32 || max_packet_size == 64);
        }
      }
      break;
 800a120:	e031      	b.n	800a186 <tu_edpt_validate+0x11a>
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
 800a122:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a124:	2b08      	cmp	r3, #8
 800a126:	d02e      	beq.n	800a186 <tu_edpt_validate+0x11a>
 800a128:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a12a:	2b10      	cmp	r3, #16
 800a12c:	d02b      	beq.n	800a186 <tu_edpt_validate+0x11a>
 800a12e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a130:	2b20      	cmp	r3, #32
 800a132:	d028      	beq.n	800a186 <tu_edpt_validate+0x11a>
 800a134:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a136:	2b40      	cmp	r3, #64	@ 0x40
 800a138:	d025      	beq.n	800a186 <tu_edpt_validate+0x11a>
 800a13a:	4b18      	ldr	r3, [pc, #96]	@ (800a19c <tu_edpt_validate+0x130>)
 800a13c:	61bb      	str	r3, [r7, #24]
 800a13e:	69bb      	ldr	r3, [r7, #24]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	f003 0301 	and.w	r3, r3, #1
 800a146:	2b00      	cmp	r3, #0
 800a148:	d000      	beq.n	800a14c <tu_edpt_validate+0xe0>
 800a14a:	be00      	bkpt	0x0000
 800a14c:	2300      	movs	r3, #0
 800a14e:	e01e      	b.n	800a18e <tu_edpt_validate+0x122>

    case TUSB_XFER_INTERRUPT: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 800a150:	78fb      	ldrb	r3, [r7, #3]
 800a152:	2b02      	cmp	r3, #2
 800a154:	d102      	bne.n	800a15c <tu_edpt_validate+0xf0>
 800a156:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a15a:	e000      	b.n	800a15e <tu_edpt_validate+0xf2>
 800a15c:	2340      	movs	r3, #64	@ 0x40
 800a15e:	84bb      	strh	r3, [r7, #36]	@ 0x24
      TU_ASSERT(max_packet_size <= spec_size);
 800a160:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800a162:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a164:	429a      	cmp	r2, r3
 800a166:	d910      	bls.n	800a18a <tu_edpt_validate+0x11e>
 800a168:	4b0c      	ldr	r3, [pc, #48]	@ (800a19c <tu_edpt_validate+0x130>)
 800a16a:	623b      	str	r3, [r7, #32]
 800a16c:	6a3b      	ldr	r3, [r7, #32]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	f003 0301 	and.w	r3, r3, #1
 800a174:	2b00      	cmp	r3, #0
 800a176:	d000      	beq.n	800a17a <tu_edpt_validate+0x10e>
 800a178:	be00      	bkpt	0x0000
 800a17a:	2300      	movs	r3, #0
 800a17c:	e007      	b.n	800a18e <tu_edpt_validate+0x122>
      break;
    }

    default:
      return false;
 800a17e:	2300      	movs	r3, #0
 800a180:	e005      	b.n	800a18e <tu_edpt_validate+0x122>
      break;
 800a182:	bf00      	nop
 800a184:	e002      	b.n	800a18c <tu_edpt_validate+0x120>
      break;
 800a186:	bf00      	nop
 800a188:	e000      	b.n	800a18c <tu_edpt_validate+0x120>
      break;
 800a18a:	bf00      	nop
  }

  return true;
 800a18c:	2301      	movs	r3, #1
}
 800a18e:	4618      	mov	r0, r3
 800a190:	372c      	adds	r7, #44	@ 0x2c
 800a192:	46bd      	mov	sp, r7
 800a194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a198:	4770      	bx	lr
 800a19a:	bf00      	nop
 800a19c:	e000edf0 	.word	0xe000edf0

0800a1a0 <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len,
                         uint8_t driver_id) {
 800a1a0:	b480      	push	{r7}
 800a1a2:	b08d      	sub	sp, #52	@ 0x34
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	60f8      	str	r0, [r7, #12]
 800a1a8:	60b9      	str	r1, [r7, #8]
 800a1aa:	4611      	mov	r1, r2
 800a1ac:	461a      	mov	r2, r3
 800a1ae:	460b      	mov	r3, r1
 800a1b0:	80fb      	strh	r3, [r7, #6]
 800a1b2:	4613      	mov	r3, r2
 800a1b4:	717b      	strb	r3, [r7, #5]
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
 800a1b6:	68bb      	ldr	r3, [r7, #8]
 800a1b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t const* desc_end = p_desc + desc_len;
 800a1ba:	88fb      	ldrh	r3, [r7, #6]
 800a1bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a1be:	4413      	add	r3, r2
 800a1c0:	62bb      	str	r3, [r7, #40]	@ 0x28

  while (p_desc < desc_end) {
 800a1c2:	e027      	b.n	800a214 <tu_edpt_bind_driver+0x74>
 800a1c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1c6:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800a1c8:	6a3b      	ldr	r3, [r7, #32]
 800a1ca:	3301      	adds	r3, #1
 800a1cc:	781b      	ldrb	r3, [r3, #0]
    if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 800a1ce:	2b05      	cmp	r3, #5
 800a1d0:	d116      	bne.n	800a200 <tu_edpt_bind_driver+0x60>
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 800a1d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1d4:	789b      	ldrb	r3, [r3, #2]
 800a1d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a1da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a1de:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800a1e0:	7fbb      	ldrb	r3, [r7, #30]
 800a1e2:	f003 030f 	and.w	r3, r3, #15
 800a1e6:	b2db      	uxtb	r3, r3
      TU_LOG(2, "  Bind EP %02x to driver id %u\r\n", ep_addr, driver_id);
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 800a1e8:	005b      	lsls	r3, r3, #1
 800a1ea:	68fa      	ldr	r2, [r7, #12]
 800a1ec:	4413      	add	r3, r2
 800a1ee:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a1f2:	77fa      	strb	r2, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800a1f4:	7ffa      	ldrb	r2, [r7, #31]
 800a1f6:	09d2      	lsrs	r2, r2, #7
 800a1f8:	b2d2      	uxtb	r2, r2
 800a1fa:	4611      	mov	r1, r2
 800a1fc:	797a      	ldrb	r2, [r7, #5]
 800a1fe:	545a      	strb	r2, [r3, r1]
 800a200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a202:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a204:	69bb      	ldr	r3, [r7, #24]
 800a206:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a208:	697b      	ldr	r3, [r7, #20]
 800a20a:	781b      	ldrb	r3, [r3, #0]
 800a20c:	461a      	mov	r2, r3
 800a20e:	697b      	ldr	r3, [r7, #20]
 800a210:	4413      	add	r3, r2
    }
    p_desc = tu_desc_next(p_desc);
 800a212:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (p_desc < desc_end) {
 800a214:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a218:	429a      	cmp	r2, r3
 800a21a:	d3d3      	bcc.n	800a1c4 <tu_edpt_bind_driver+0x24>
  }
}
 800a21c:	bf00      	nop
 800a21e:	bf00      	nop
 800a220:	3734      	adds	r7, #52	@ 0x34
 800a222:	46bd      	mov	sp, r7
 800a224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a228:	4770      	bx	lr

0800a22a <tu_edpt_stream_init>:
//--------------------------------------------------------------------+
// Endpoint Stream Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_stream_init(tu_edpt_stream_t* s, bool is_host, bool is_tx, bool overwritable,
                         void* ff_buf, uint16_t ff_bufsize, uint8_t* ep_buf, uint16_t ep_bufsize) {
 800a22a:	b580      	push	{r7, lr}
 800a22c:	b084      	sub	sp, #16
 800a22e:	af02      	add	r7, sp, #8
 800a230:	6078      	str	r0, [r7, #4]
 800a232:	4608      	mov	r0, r1
 800a234:	4611      	mov	r1, r2
 800a236:	461a      	mov	r2, r3
 800a238:	4603      	mov	r3, r0
 800a23a:	70fb      	strb	r3, [r7, #3]
 800a23c:	460b      	mov	r3, r1
 800a23e:	70bb      	strb	r3, [r7, #2]
 800a240:	4613      	mov	r3, r2
 800a242:	707b      	strb	r3, [r7, #1]
  (void) is_tx;

  s->is_host = is_host;
 800a244:	687a      	ldr	r2, [r7, #4]
 800a246:	7813      	ldrb	r3, [r2, #0]
 800a248:	78f9      	ldrb	r1, [r7, #3]
 800a24a:	f361 0300 	bfi	r3, r1, #0, #1
 800a24e:	7013      	strb	r3, [r2, #0]
  tu_fifo_config(&s->ff, ff_buf, ff_bufsize, 1, overwritable);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	f103 0008 	add.w	r0, r3, #8
 800a256:	8aba      	ldrh	r2, [r7, #20]
 800a258:	787b      	ldrb	r3, [r7, #1]
 800a25a:	9300      	str	r3, [sp, #0]
 800a25c:	2301      	movs	r3, #1
 800a25e:	6939      	ldr	r1, [r7, #16]
 800a260:	f7fa fed8 	bl	8005014 <tu_fifo_config>
    osal_mutex_t new_mutex = osal_mutex_create(&s->ff_mutexdef);
    tu_fifo_config_mutex(&s->ff, is_tx ? new_mutex : NULL, is_tx ? NULL : new_mutex);
  }
  #endif

  s->ep_buf = ep_buf;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	69ba      	ldr	r2, [r7, #24]
 800a268:	605a      	str	r2, [r3, #4]
  s->ep_bufsize = ep_bufsize;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	8bba      	ldrh	r2, [r7, #28]
 800a26e:	805a      	strh	r2, [r3, #2]

  return true;
 800a270:	2301      	movs	r3, #1
}
 800a272:	4618      	mov	r0, r3
 800a274:	3708      	adds	r7, #8
 800a276:	46bd      	mov	sp, r7
 800a278:	bd80      	pop	{r7, pc}

0800a27a <tu_edpt_stream_deinit>:

bool tu_edpt_stream_deinit(tu_edpt_stream_t *s) {
 800a27a:	b480      	push	{r7}
 800a27c:	b083      	sub	sp, #12
 800a27e:	af00      	add	r7, sp, #0
 800a280:	6078      	str	r0, [r7, #4]
  }
  if (s->ff.mutex_rd) {
    osal_mutex_delete(s->ff.mutex_rd);
  }
  #endif
  return true;
 800a282:	2301      	movs	r3, #1
}
 800a284:	4618      	mov	r0, r3
 800a286:	370c      	adds	r7, #12
 800a288:	46bd      	mov	sp, r7
 800a28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28e:	4770      	bx	lr

0800a290 <tu_edpt_stream_write_zlp_if_needed>:
}

//--------------------------------------------------------------------+
// Stream Write
//--------------------------------------------------------------------+
bool tu_edpt_stream_write_zlp_if_needed(uint8_t hwid, tu_edpt_stream_t* s, uint32_t last_xferred_bytes) {
 800a290:	b590      	push	{r4, r7, lr}
 800a292:	b091      	sub	sp, #68	@ 0x44
 800a294:	af02      	add	r7, sp, #8
 800a296:	4603      	mov	r3, r0
 800a298:	60b9      	str	r1, [r7, #8]
 800a29a:	607a      	str	r2, [r7, #4]
 800a29c:	73fb      	strb	r3, [r7, #15]
  // ZLP condition: no pending data, last transferred bytes is multiple of packet size
  const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800a29e:	68bb      	ldr	r3, [r7, #8]
 800a2a0:	781b      	ldrb	r3, [r3, #0]
 800a2a2:	f003 0302 	and.w	r3, r3, #2
 800a2a6:	b2db      	uxtb	r3, r3
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d002      	beq.n	800a2b2 <tu_edpt_stream_write_zlp_if_needed+0x22>
 800a2ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a2b0:	e000      	b.n	800a2b4 <tu_edpt_stream_write_zlp_if_needed+0x24>
 800a2b2:	2340      	movs	r3, #64	@ 0x40
 800a2b4:	86fb      	strh	r3, [r7, #54]	@ 0x36
  TU_VERIFY(tu_fifo_empty(&s->ff) && last_xferred_bytes > 0 && (0 == (last_xferred_bytes & (mps - 1))));
 800a2b6:	68bb      	ldr	r3, [r7, #8]
 800a2b8:	3308      	adds	r3, #8
 800a2ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const uint16_t wr_idx = f->wr_idx;
 800a2bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2be:	891b      	ldrh	r3, [r3, #8]
 800a2c0:	857b      	strh	r3, [r7, #42]	@ 0x2a
  const uint16_t rd_idx = f->rd_idx;
 800a2c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2c4:	895b      	ldrh	r3, [r3, #10]
 800a2c6:	853b      	strh	r3, [r7, #40]	@ 0x28
  return wr_idx == rd_idx;
 800a2c8:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800a2ca:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a2cc:	429a      	cmp	r2, r3
 800a2ce:	bf0c      	ite	eq
 800a2d0:	2301      	moveq	r3, #1
 800a2d2:	2300      	movne	r3, #0
 800a2d4:	b2db      	uxtb	r3, r3
 800a2d6:	f083 0301 	eor.w	r3, r3, #1
 800a2da:	b2db      	uxtb	r3, r3
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d109      	bne.n	800a2f4 <tu_edpt_stream_write_zlp_if_needed+0x64>
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d006      	beq.n	800a2f4 <tu_edpt_stream_write_zlp_if_needed+0x64>
 800a2e6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a2e8:	3b01      	subs	r3, #1
 800a2ea:	461a      	mov	r2, r3
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	4013      	ands	r3, r2
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d001      	beq.n	800a2f8 <tu_edpt_stream_write_zlp_if_needed+0x68>
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	e05e      	b.n	800a3b6 <tu_edpt_stream_write_zlp_if_needed+0x126>
 800a2f8:	7bfb      	ldrb	r3, [r7, #15]
 800a2fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a2fe:	68bb      	ldr	r3, [r7, #8]
 800a300:	623b      	str	r3, [r7, #32]
  if (s->is_host) {
 800a302:	6a3b      	ldr	r3, [r7, #32]
 800a304:	781b      	ldrb	r3, [r3, #0]
 800a306:	f003 0301 	and.w	r3, r3, #1
 800a30a:	b2db      	uxtb	r3, r3
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d109      	bne.n	800a324 <tu_edpt_stream_write_zlp_if_needed+0x94>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800a310:	6a3b      	ldr	r3, [r7, #32]
 800a312:	785a      	ldrb	r2, [r3, #1]
 800a314:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a318:	4611      	mov	r1, r2
 800a31a:	4618      	mov	r0, r3
 800a31c:	f7fd f88e 	bl	800743c <usbd_edpt_claim>
 800a320:	4603      	mov	r3, r0
 800a322:	e000      	b.n	800a326 <tu_edpt_stream_write_zlp_if_needed+0x96>
  return false;
 800a324:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s));
 800a326:	f083 0301 	eor.w	r3, r3, #1
 800a32a:	b2db      	uxtb	r3, r3
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d001      	beq.n	800a334 <tu_edpt_stream_write_zlp_if_needed+0xa4>
 800a330:	2300      	movs	r3, #0
 800a332:	e040      	b.n	800a3b6 <tu_edpt_stream_write_zlp_if_needed+0x126>
 800a334:	7bfb      	ldrb	r3, [r7, #15]
 800a336:	77fb      	strb	r3, [r7, #31]
 800a338:	68bb      	ldr	r3, [r7, #8]
 800a33a:	61bb      	str	r3, [r7, #24]
 800a33c:	2300      	movs	r3, #0
 800a33e:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 800a340:	69bb      	ldr	r3, [r7, #24]
 800a342:	781b      	ldrb	r3, [r3, #0]
 800a344:	f003 0301 	and.w	r3, r3, #1
 800a348:	b2db      	uxtb	r3, r3
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d121      	bne.n	800a392 <tu_edpt_stream_write_zlp_if_needed+0x102>
    if (s->ep_buf == NULL) {
 800a34e:	69bb      	ldr	r3, [r7, #24]
 800a350:	685b      	ldr	r3, [r3, #4]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d10c      	bne.n	800a370 <tu_edpt_stream_write_zlp_if_needed+0xe0>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800a356:	69bb      	ldr	r3, [r7, #24]
 800a358:	7859      	ldrb	r1, [r3, #1]
 800a35a:	69bb      	ldr	r3, [r7, #24]
 800a35c:	f103 0208 	add.w	r2, r3, #8
 800a360:	8afb      	ldrh	r3, [r7, #22]
 800a362:	7ff8      	ldrb	r0, [r7, #31]
 800a364:	2400      	movs	r4, #0
 800a366:	9400      	str	r4, [sp, #0]
 800a368:	f7fd f932 	bl	80075d0 <usbd_edpt_xfer_fifo>
 800a36c:	4603      	mov	r3, r0
 800a36e:	e011      	b.n	800a394 <tu_edpt_stream_write_zlp_if_needed+0x104>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800a370:	69bb      	ldr	r3, [r7, #24]
 800a372:	7859      	ldrb	r1, [r3, #1]
 800a374:	8afb      	ldrh	r3, [r7, #22]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d002      	beq.n	800a380 <tu_edpt_stream_write_zlp_if_needed+0xf0>
 800a37a:	69bb      	ldr	r3, [r7, #24]
 800a37c:	685a      	ldr	r2, [r3, #4]
 800a37e:	e000      	b.n	800a382 <tu_edpt_stream_write_zlp_if_needed+0xf2>
 800a380:	2200      	movs	r2, #0
 800a382:	8afb      	ldrh	r3, [r7, #22]
 800a384:	7ff8      	ldrb	r0, [r7, #31]
 800a386:	2400      	movs	r4, #0
 800a388:	9400      	str	r4, [sp, #0]
 800a38a:	f7fd f8a7 	bl	80074dc <usbd_edpt_xfer>
 800a38e:	4603      	mov	r3, r0
 800a390:	e000      	b.n	800a394 <tu_edpt_stream_write_zlp_if_needed+0x104>
  return false;
 800a392:	2300      	movs	r3, #0
  TU_ASSERT(stream_xfer(hwid, s, 0));
 800a394:	f083 0301 	eor.w	r3, r3, #1
 800a398:	b2db      	uxtb	r3, r3
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d00a      	beq.n	800a3b4 <tu_edpt_stream_write_zlp_if_needed+0x124>
 800a39e:	4b08      	ldr	r3, [pc, #32]	@ (800a3c0 <tu_edpt_stream_write_zlp_if_needed+0x130>)
 800a3a0:	633b      	str	r3, [r7, #48]	@ 0x30
 800a3a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	f003 0301 	and.w	r3, r3, #1
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d000      	beq.n	800a3b0 <tu_edpt_stream_write_zlp_if_needed+0x120>
 800a3ae:	be00      	bkpt	0x0000
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	e000      	b.n	800a3b6 <tu_edpt_stream_write_zlp_if_needed+0x126>
  return true;
 800a3b4:	2301      	movs	r3, #1
}
 800a3b6:	4618      	mov	r0, r3
 800a3b8:	373c      	adds	r7, #60	@ 0x3c
 800a3ba:	46bd      	mov	sp, r7
 800a3bc:	bd90      	pop	{r4, r7, pc}
 800a3be:	bf00      	nop
 800a3c0:	e000edf0 	.word	0xe000edf0

0800a3c4 <tu_edpt_stream_write_xfer>:

uint32_t tu_edpt_stream_write_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 800a3c4:	b590      	push	{r4, r7, lr}
 800a3c6:	b093      	sub	sp, #76	@ 0x4c
 800a3c8:	af02      	add	r7, sp, #8
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	6039      	str	r1, [r7, #0]
 800a3ce:	71fb      	strb	r3, [r7, #7]
  const uint16_t ff_count = tu_fifo_count(&s->ff);
 800a3d0:	683b      	ldr	r3, [r7, #0]
 800a3d2:	3308      	adds	r3, #8
 800a3d4:	637b      	str	r3, [r7, #52]	@ 0x34
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800a3d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3d8:	8899      	ldrh	r1, [r3, #4]
 800a3da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3dc:	891b      	ldrh	r3, [r3, #8]
 800a3de:	b29a      	uxth	r2, r3
 800a3e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3e2:	895b      	ldrh	r3, [r3, #10]
 800a3e4:	b29b      	uxth	r3, r3
 800a3e6:	8679      	strh	r1, [r7, #50]	@ 0x32
 800a3e8:	863a      	strh	r2, [r7, #48]	@ 0x30
 800a3ea:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  if (wr_idx >= rd_idx) {
 800a3ec:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800a3ee:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a3f0:	429a      	cmp	r2, r3
 800a3f2:	d304      	bcc.n	800a3fe <tu_edpt_stream_write_xfer+0x3a>
    return (uint16_t)(wr_idx - rd_idx);
 800a3f4:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800a3f6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a3f8:	1ad3      	subs	r3, r2, r3
 800a3fa:	b29b      	uxth	r3, r3
 800a3fc:	e008      	b.n	800a410 <tu_edpt_stream_write_xfer+0x4c>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800a3fe:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a400:	005b      	lsls	r3, r3, #1
 800a402:	b29a      	uxth	r2, r3
 800a404:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 800a406:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a408:	1acb      	subs	r3, r1, r3
 800a40a:	b29b      	uxth	r3, r3
 800a40c:	4413      	add	r3, r2
 800a40e:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800a410:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a412:	8892      	ldrh	r2, [r2, #4]
 800a414:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800a416:	4613      	mov	r3, r2
 800a418:	857b      	strh	r3, [r7, #42]	@ 0x2a
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800a41a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800a41c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a41e:	4293      	cmp	r3, r2
 800a420:	bf28      	it	cs
 800a422:	4613      	movcs	r3, r2
 800a424:	b29b      	uxth	r3, r3
 800a426:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TU_VERIFY(ff_count > 0, 0); // skip if no data
 800a428:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d101      	bne.n	800a432 <tu_edpt_stream_write_xfer+0x6e>
 800a42e:	2300      	movs	r3, #0
 800a430:	e091      	b.n	800a556 <tu_edpt_stream_write_xfer+0x192>
 800a432:	79fb      	ldrb	r3, [r7, #7]
 800a434:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800a438:	683b      	ldr	r3, [r7, #0]
 800a43a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (s->is_host) {
 800a43c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a43e:	781b      	ldrb	r3, [r3, #0]
 800a440:	f003 0301 	and.w	r3, r3, #1
 800a444:	b2db      	uxtb	r3, r3
 800a446:	2b00      	cmp	r3, #0
 800a448:	d109      	bne.n	800a45e <tu_edpt_stream_write_xfer+0x9a>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800a44a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a44c:	785a      	ldrb	r2, [r3, #1]
 800a44e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800a452:	4611      	mov	r1, r2
 800a454:	4618      	mov	r0, r3
 800a456:	f7fc fff1 	bl	800743c <usbd_edpt_claim>
 800a45a:	4603      	mov	r3, r0
 800a45c:	e000      	b.n	800a460 <tu_edpt_stream_write_xfer+0x9c>
  return false;
 800a45e:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s), 0);
 800a460:	f083 0301 	eor.w	r3, r3, #1
 800a464:	b2db      	uxtb	r3, r3
 800a466:	2b00      	cmp	r3, #0
 800a468:	d001      	beq.n	800a46e <tu_edpt_stream_write_xfer+0xaa>
 800a46a:	2300      	movs	r3, #0
 800a46c:	e073      	b.n	800a556 <tu_edpt_stream_write_xfer+0x192>

  // Pull data from FIFO -> EP buf
  uint16_t count;
  if (s->ep_buf == NULL) {
 800a46e:	683b      	ldr	r3, [r7, #0]
 800a470:	685b      	ldr	r3, [r3, #4]
 800a472:	2b00      	cmp	r3, #0
 800a474:	d102      	bne.n	800a47c <tu_edpt_stream_write_xfer+0xb8>
    count = ff_count;
 800a476:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a478:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a47a:	e012      	b.n	800a4a2 <tu_edpt_stream_write_xfer+0xde>
  } else {
    count = tu_fifo_read_n(&s->ff, s->ep_buf, s->ep_bufsize);
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	f103 0208 	add.w	r2, r3, #8
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	685b      	ldr	r3, [r3, #4]
 800a486:	6839      	ldr	r1, [r7, #0]
 800a488:	8849      	ldrh	r1, [r1, #2]
 800a48a:	623a      	str	r2, [r7, #32]
 800a48c:	61fb      	str	r3, [r7, #28]
 800a48e:	460b      	mov	r3, r1
 800a490:	837b      	strh	r3, [r7, #26]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 800a492:	8b7a      	ldrh	r2, [r7, #26]
 800a494:	2300      	movs	r3, #0
 800a496:	69f9      	ldr	r1, [r7, #28]
 800a498:	6a38      	ldr	r0, [r7, #32]
 800a49a:	f7fb f8da 	bl	8005652 <tu_fifo_read_n_access_mode>
 800a49e:	4603      	mov	r3, r0
 800a4a0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  }

  if (count > 0) {
 800a4a2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d041      	beq.n	800a52c <tu_edpt_stream_write_xfer+0x168>
 800a4a8:	79fb      	ldrb	r3, [r7, #7]
 800a4aa:	767b      	strb	r3, [r7, #25]
 800a4ac:	683b      	ldr	r3, [r7, #0]
 800a4ae:	617b      	str	r3, [r7, #20]
 800a4b0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a4b2:	827b      	strh	r3, [r7, #18]
  if (s->is_host) {
 800a4b4:	697b      	ldr	r3, [r7, #20]
 800a4b6:	781b      	ldrb	r3, [r3, #0]
 800a4b8:	f003 0301 	and.w	r3, r3, #1
 800a4bc:	b2db      	uxtb	r3, r3
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d121      	bne.n	800a506 <tu_edpt_stream_write_xfer+0x142>
    if (s->ep_buf == NULL) {
 800a4c2:	697b      	ldr	r3, [r7, #20]
 800a4c4:	685b      	ldr	r3, [r3, #4]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d10c      	bne.n	800a4e4 <tu_edpt_stream_write_xfer+0x120>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800a4ca:	697b      	ldr	r3, [r7, #20]
 800a4cc:	7859      	ldrb	r1, [r3, #1]
 800a4ce:	697b      	ldr	r3, [r7, #20]
 800a4d0:	f103 0208 	add.w	r2, r3, #8
 800a4d4:	8a7b      	ldrh	r3, [r7, #18]
 800a4d6:	7e78      	ldrb	r0, [r7, #25]
 800a4d8:	2400      	movs	r4, #0
 800a4da:	9400      	str	r4, [sp, #0]
 800a4dc:	f7fd f878 	bl	80075d0 <usbd_edpt_xfer_fifo>
 800a4e0:	4603      	mov	r3, r0
 800a4e2:	e011      	b.n	800a508 <tu_edpt_stream_write_xfer+0x144>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800a4e4:	697b      	ldr	r3, [r7, #20]
 800a4e6:	7859      	ldrb	r1, [r3, #1]
 800a4e8:	8a7b      	ldrh	r3, [r7, #18]
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d002      	beq.n	800a4f4 <tu_edpt_stream_write_xfer+0x130>
 800a4ee:	697b      	ldr	r3, [r7, #20]
 800a4f0:	685a      	ldr	r2, [r3, #4]
 800a4f2:	e000      	b.n	800a4f6 <tu_edpt_stream_write_xfer+0x132>
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	8a7b      	ldrh	r3, [r7, #18]
 800a4f8:	7e78      	ldrb	r0, [r7, #25]
 800a4fa:	2400      	movs	r4, #0
 800a4fc:	9400      	str	r4, [sp, #0]
 800a4fe:	f7fc ffed 	bl	80074dc <usbd_edpt_xfer>
 800a502:	4603      	mov	r3, r0
 800a504:	e000      	b.n	800a508 <tu_edpt_stream_write_xfer+0x144>
  return false;
 800a506:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, count), 0);
 800a508:	f083 0301 	eor.w	r3, r3, #1
 800a50c:	b2db      	uxtb	r3, r3
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d00a      	beq.n	800a528 <tu_edpt_stream_write_xfer+0x164>
 800a512:	4b13      	ldr	r3, [pc, #76]	@ (800a560 <tu_edpt_stream_write_xfer+0x19c>)
 800a514:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	f003 0301 	and.w	r3, r3, #1
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d000      	beq.n	800a524 <tu_edpt_stream_write_xfer+0x160>
 800a522:	be00      	bkpt	0x0000
 800a524:	2300      	movs	r3, #0
 800a526:	e016      	b.n	800a556 <tu_edpt_stream_write_xfer+0x192>
    return count;
 800a528:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a52a:	e014      	b.n	800a556 <tu_edpt_stream_write_xfer+0x192>
 800a52c:	79fb      	ldrb	r3, [r7, #7]
 800a52e:	747b      	strb	r3, [r7, #17]
 800a530:	683b      	ldr	r3, [r7, #0]
 800a532:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	781b      	ldrb	r3, [r3, #0]
 800a538:	f003 0301 	and.w	r3, r3, #1
 800a53c:	b2db      	uxtb	r3, r3
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d107      	bne.n	800a552 <tu_edpt_stream_write_xfer+0x18e>
    return usbd_edpt_release(hwid, s->ep_addr);
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	785a      	ldrb	r2, [r3, #1]
 800a546:	7c7b      	ldrb	r3, [r7, #17]
 800a548:	4611      	mov	r1, r2
 800a54a:	4618      	mov	r0, r3
 800a54c:	f7fc ff9e 	bl	800748c <usbd_edpt_release>
 800a550:	e000      	b.n	800a554 <tu_edpt_stream_write_xfer+0x190>
  return false;
 800a552:	bf00      	nop
  } else {
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    stream_release(hwid, s);
    return 0;
 800a554:	2300      	movs	r3, #0
  }
}
 800a556:	4618      	mov	r0, r3
 800a558:	3744      	adds	r7, #68	@ 0x44
 800a55a:	46bd      	mov	sp, r7
 800a55c:	bd90      	pop	{r4, r7, pc}
 800a55e:	bf00      	nop
 800a560:	e000edf0 	.word	0xe000edf0

0800a564 <tu_edpt_stream_write>:

uint32_t tu_edpt_stream_write(uint8_t hwid, tu_edpt_stream_t *s, const void *buffer, uint32_t bufsize) {
 800a564:	b590      	push	{r4, r7, lr}
 800a566:	b09b      	sub	sp, #108	@ 0x6c
 800a568:	af02      	add	r7, sp, #8
 800a56a:	60b9      	str	r1, [r7, #8]
 800a56c:	607a      	str	r2, [r7, #4]
 800a56e:	603b      	str	r3, [r7, #0]
 800a570:	4603      	mov	r3, r0
 800a572:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(bufsize > 0); // TODO support ZLP
 800a574:	683b      	ldr	r3, [r7, #0]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d101      	bne.n	800a57e <tu_edpt_stream_write+0x1a>
 800a57a:	2300      	movs	r3, #0
 800a57c:	e0e3      	b.n	800a746 <tu_edpt_stream_write+0x1e2>

  if (0 == tu_fifo_depth(&s->ff)) {
 800a57e:	68bb      	ldr	r3, [r7, #8]
 800a580:	3308      	adds	r3, #8
 800a582:	653b      	str	r3, [r7, #80]	@ 0x50
  return f->depth;
 800a584:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a586:	889b      	ldrh	r3, [r3, #4]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d17e      	bne.n	800a68a <tu_edpt_stream_write+0x126>
 800a58c:	7bfb      	ldrb	r3, [r7, #15]
 800a58e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800a592:	68bb      	ldr	r3, [r7, #8]
 800a594:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (s->is_host) {
 800a596:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a598:	781b      	ldrb	r3, [r3, #0]
 800a59a:	f003 0301 	and.w	r3, r3, #1
 800a59e:	b2db      	uxtb	r3, r3
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d109      	bne.n	800a5b8 <tu_edpt_stream_write+0x54>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800a5a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a5a6:	785a      	ldrb	r2, [r3, #1]
 800a5a8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a5ac:	4611      	mov	r1, r2
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	f7fc ff44 	bl	800743c <usbd_edpt_claim>
 800a5b4:	4603      	mov	r3, r0
 800a5b6:	e000      	b.n	800a5ba <tu_edpt_stream_write+0x56>
  return false;
 800a5b8:	2300      	movs	r3, #0
    // non-fifo mode
    TU_VERIFY(stream_claim(hwid, s), 0);
 800a5ba:	f083 0301 	eor.w	r3, r3, #1
 800a5be:	b2db      	uxtb	r3, r3
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d001      	beq.n	800a5c8 <tu_edpt_stream_write+0x64>
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	e0be      	b.n	800a746 <tu_edpt_stream_write+0x1e2>
    uint32_t xact_len;
    if (s->ep_buf != NULL) {
 800a5c8:	68bb      	ldr	r3, [r7, #8]
 800a5ca:	685b      	ldr	r3, [r3, #4]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d013      	beq.n	800a5f8 <tu_edpt_stream_write+0x94>
      // using ep buf
      xact_len = tu_min32(bufsize, s->ep_bufsize);
 800a5d0:	68bb      	ldr	r3, [r7, #8]
 800a5d2:	885b      	ldrh	r3, [r3, #2]
 800a5d4:	461a      	mov	r2, r3
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	647b      	str	r3, [r7, #68]	@ 0x44
 800a5da:	643a      	str	r2, [r7, #64]	@ 0x40
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 800a5dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a5de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5e0:	4293      	cmp	r3, r2
 800a5e2:	bf28      	it	cs
 800a5e4:	4613      	movcs	r3, r2
 800a5e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
      memcpy(s->ep_buf, buffer, xact_len);
 800a5e8:	68bb      	ldr	r3, [r7, #8]
 800a5ea:	685b      	ldr	r3, [r3, #4]
 800a5ec:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a5ee:	6879      	ldr	r1, [r7, #4]
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	f000 facb 	bl	800ab8c <memcpy>
 800a5f6:	e001      	b.n	800a5fc <tu_edpt_stream_write+0x98>
    } else {
      // using hwfifo
      xact_len = bufsize;
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    }
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 800a5fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a5fe:	b29a      	uxth	r2, r3
 800a600:	7bfb      	ldrb	r3, [r7, #15]
 800a602:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800a606:	68bb      	ldr	r3, [r7, #8]
 800a608:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a60a:	4613      	mov	r3, r2
 800a60c:	86fb      	strh	r3, [r7, #54]	@ 0x36
  if (s->is_host) {
 800a60e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a610:	781b      	ldrb	r3, [r3, #0]
 800a612:	f003 0301 	and.w	r3, r3, #1
 800a616:	b2db      	uxtb	r3, r3
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d123      	bne.n	800a664 <tu_edpt_stream_write+0x100>
    if (s->ep_buf == NULL) {
 800a61c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a61e:	685b      	ldr	r3, [r3, #4]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d10d      	bne.n	800a640 <tu_edpt_stream_write+0xdc>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800a624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a626:	7859      	ldrb	r1, [r3, #1]
 800a628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a62a:	f103 0208 	add.w	r2, r3, #8
 800a62e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a630:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 800a634:	2400      	movs	r4, #0
 800a636:	9400      	str	r4, [sp, #0]
 800a638:	f7fc ffca 	bl	80075d0 <usbd_edpt_xfer_fifo>
 800a63c:	4603      	mov	r3, r0
 800a63e:	e012      	b.n	800a666 <tu_edpt_stream_write+0x102>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800a640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a642:	7859      	ldrb	r1, [r3, #1]
 800a644:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a646:	2b00      	cmp	r3, #0
 800a648:	d002      	beq.n	800a650 <tu_edpt_stream_write+0xec>
 800a64a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a64c:	685a      	ldr	r2, [r3, #4]
 800a64e:	e000      	b.n	800a652 <tu_edpt_stream_write+0xee>
 800a650:	2200      	movs	r2, #0
 800a652:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a654:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 800a658:	2400      	movs	r4, #0
 800a65a:	9400      	str	r4, [sp, #0]
 800a65c:	f7fc ff3e 	bl	80074dc <usbd_edpt_xfer>
 800a660:	4603      	mov	r3, r0
 800a662:	e000      	b.n	800a666 <tu_edpt_stream_write+0x102>
  return false;
 800a664:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 800a666:	f083 0301 	eor.w	r3, r3, #1
 800a66a:	b2db      	uxtb	r3, r3
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d00a      	beq.n	800a686 <tu_edpt_stream_write+0x122>
 800a670:	4b37      	ldr	r3, [pc, #220]	@ (800a750 <tu_edpt_stream_write+0x1ec>)
 800a672:	657b      	str	r3, [r7, #84]	@ 0x54
 800a674:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	f003 0301 	and.w	r3, r3, #1
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d000      	beq.n	800a682 <tu_edpt_stream_write+0x11e>
 800a680:	be00      	bkpt	0x0000
 800a682:	2300      	movs	r3, #0
 800a684:	e05f      	b.n	800a746 <tu_edpt_stream_write+0x1e2>

    return xact_len;
 800a686:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a688:	e05d      	b.n	800a746 <tu_edpt_stream_write+0x1e2>
  } else {
    const uint16_t ret = tu_fifo_write_n(&s->ff, buffer, (uint16_t) bufsize);
 800a68a:	68bb      	ldr	r3, [r7, #8]
 800a68c:	3308      	adds	r3, #8
 800a68e:	683a      	ldr	r2, [r7, #0]
 800a690:	b292      	uxth	r2, r2
 800a692:	633b      	str	r3, [r7, #48]	@ 0x30
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a698:	4613      	mov	r3, r2
 800a69a:	857b      	strh	r3, [r7, #42]	@ 0x2a
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 800a69c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800a69e:	2300      	movs	r3, #0
 800a6a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a6a2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a6a4:	f7fb f819 	bl	80056da <tu_fifo_write_n_access_mode>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

    // flush if fifo has more than packet size or
    // in rare case: fifo depth is configured too small (which never reach packet size)
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800a6ae:	68bb      	ldr	r3, [r7, #8]
 800a6b0:	781b      	ldrb	r3, [r3, #0]
 800a6b2:	f003 0302 	and.w	r3, r3, #2
 800a6b6:	b2db      	uxtb	r3, r3
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d002      	beq.n	800a6c2 <tu_edpt_stream_write+0x15e>
 800a6bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a6c0:	e000      	b.n	800a6c4 <tu_edpt_stream_write+0x160>
 800a6c2:	2340      	movs	r3, #64	@ 0x40
 800a6c4:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    if ((tu_fifo_count(&s->ff) >= mps) || (tu_fifo_depth(&s->ff) < mps)) {
 800a6c8:	68bb      	ldr	r3, [r7, #8]
 800a6ca:	3308      	adds	r3, #8
 800a6cc:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800a6ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6d0:	8899      	ldrh	r1, [r3, #4]
 800a6d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6d4:	891b      	ldrh	r3, [r3, #8]
 800a6d6:	b29a      	uxth	r2, r3
 800a6d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6da:	895b      	ldrh	r3, [r3, #10]
 800a6dc:	b29b      	uxth	r3, r3
 800a6de:	8479      	strh	r1, [r7, #34]	@ 0x22
 800a6e0:	843a      	strh	r2, [r7, #32]
 800a6e2:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800a6e4:	8c3a      	ldrh	r2, [r7, #32]
 800a6e6:	8bfb      	ldrh	r3, [r7, #30]
 800a6e8:	429a      	cmp	r2, r3
 800a6ea:	d304      	bcc.n	800a6f6 <tu_edpt_stream_write+0x192>
    return (uint16_t)(wr_idx - rd_idx);
 800a6ec:	8c3a      	ldrh	r2, [r7, #32]
 800a6ee:	8bfb      	ldrh	r3, [r7, #30]
 800a6f0:	1ad3      	subs	r3, r2, r3
 800a6f2:	b29b      	uxth	r3, r3
 800a6f4:	e008      	b.n	800a708 <tu_edpt_stream_write+0x1a4>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800a6f6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a6f8:	005b      	lsls	r3, r3, #1
 800a6fa:	b29a      	uxth	r2, r3
 800a6fc:	8c39      	ldrh	r1, [r7, #32]
 800a6fe:	8bfb      	ldrh	r3, [r7, #30]
 800a700:	1acb      	subs	r3, r1, r3
 800a702:	b29b      	uxth	r3, r3
 800a704:	4413      	add	r3, r2
 800a706:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800a708:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a70a:	8892      	ldrh	r2, [r2, #4]
 800a70c:	83bb      	strh	r3, [r7, #28]
 800a70e:	4613      	mov	r3, r2
 800a710:	837b      	strh	r3, [r7, #26]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800a712:	8bba      	ldrh	r2, [r7, #28]
 800a714:	8b7b      	ldrh	r3, [r7, #26]
 800a716:	4293      	cmp	r3, r2
 800a718:	bf28      	it	cs
 800a71a:	4613      	movcs	r3, r2
 800a71c:	b29b      	uxth	r3, r3
 800a71e:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800a722:	429a      	cmp	r2, r3
 800a724:	d908      	bls.n	800a738 <tu_edpt_stream_write+0x1d4>
 800a726:	68bb      	ldr	r3, [r7, #8]
 800a728:	3308      	adds	r3, #8
 800a72a:	617b      	str	r3, [r7, #20]
  return f->depth;
 800a72c:	697b      	ldr	r3, [r7, #20]
 800a72e:	889b      	ldrh	r3, [r3, #4]
 800a730:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800a734:	429a      	cmp	r2, r3
 800a736:	d904      	bls.n	800a742 <tu_edpt_stream_write+0x1de>
      tu_edpt_stream_write_xfer(hwid, s);
 800a738:	7bfb      	ldrb	r3, [r7, #15]
 800a73a:	68b9      	ldr	r1, [r7, #8]
 800a73c:	4618      	mov	r0, r3
 800a73e:	f7ff fe41 	bl	800a3c4 <tu_edpt_stream_write_xfer>
    }
    return ret;
 800a742:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
  }
}
 800a746:	4618      	mov	r0, r3
 800a748:	3764      	adds	r7, #100	@ 0x64
 800a74a:	46bd      	mov	sp, r7
 800a74c:	bd90      	pop	{r4, r7, pc}
 800a74e:	bf00      	nop
 800a750:	e000edf0 	.word	0xe000edf0

0800a754 <tu_edpt_stream_read_xfer>:
}

//--------------------------------------------------------------------+
// Stream Read
//--------------------------------------------------------------------+
uint32_t tu_edpt_stream_read_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 800a754:	b590      	push	{r4, r7, lr}
 800a756:	b09f      	sub	sp, #124	@ 0x7c
 800a758:	af02      	add	r7, sp, #8
 800a75a:	4603      	mov	r3, r0
 800a75c:	6039      	str	r1, [r7, #0]
 800a75e:	71fb      	strb	r3, [r7, #7]
  if (0 == tu_fifo_depth(&s->ff)) {
 800a760:	683b      	ldr	r3, [r7, #0]
 800a762:	3308      	adds	r3, #8
 800a764:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a766:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a768:	889b      	ldrh	r3, [r3, #4]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d16f      	bne.n	800a84e <tu_edpt_stream_read_xfer+0xfa>
    // non-fifo mode: RX need ep buffer
    TU_VERIFY(s->ep_buf != NULL, 0);
 800a76e:	683b      	ldr	r3, [r7, #0]
 800a770:	685b      	ldr	r3, [r3, #4]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d101      	bne.n	800a77a <tu_edpt_stream_read_xfer+0x26>
 800a776:	2300      	movs	r3, #0
 800a778:	e181      	b.n	800aa7e <tu_edpt_stream_read_xfer+0x32a>
 800a77a:	79fb      	ldrb	r3, [r7, #7]
 800a77c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 800a780:	683b      	ldr	r3, [r7, #0]
 800a782:	657b      	str	r3, [r7, #84]	@ 0x54
  if (s->is_host) {
 800a784:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a786:	781b      	ldrb	r3, [r3, #0]
 800a788:	f003 0301 	and.w	r3, r3, #1
 800a78c:	b2db      	uxtb	r3, r3
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d109      	bne.n	800a7a6 <tu_edpt_stream_read_xfer+0x52>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800a792:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a794:	785a      	ldrb	r2, [r3, #1]
 800a796:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800a79a:	4611      	mov	r1, r2
 800a79c:	4618      	mov	r0, r3
 800a79e:	f7fc fe4d 	bl	800743c <usbd_edpt_claim>
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	e000      	b.n	800a7a8 <tu_edpt_stream_read_xfer+0x54>
  return false;
 800a7a6:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 800a7a8:	f083 0301 	eor.w	r3, r3, #1
 800a7ac:	b2db      	uxtb	r3, r3
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d001      	beq.n	800a7b6 <tu_edpt_stream_read_xfer+0x62>
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	e163      	b.n	800aa7e <tu_edpt_stream_read_xfer+0x32a>
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	885a      	ldrh	r2, [r3, #2]
 800a7ba:	79fb      	ldrb	r3, [r7, #7]
 800a7bc:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800a7c0:	683b      	ldr	r3, [r7, #0]
 800a7c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a7c4:	4613      	mov	r3, r2
 800a7c6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
  if (s->is_host) {
 800a7ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7cc:	781b      	ldrb	r3, [r3, #0]
 800a7ce:	f003 0301 	and.w	r3, r3, #1
 800a7d2:	b2db      	uxtb	r3, r3
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d126      	bne.n	800a826 <tu_edpt_stream_read_xfer+0xd2>
    if (s->ep_buf == NULL) {
 800a7d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7da:	685b      	ldr	r3, [r3, #4]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d10e      	bne.n	800a7fe <tu_edpt_stream_read_xfer+0xaa>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800a7e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7e2:	7859      	ldrb	r1, [r3, #1]
 800a7e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7e6:	f103 0208 	add.w	r2, r3, #8
 800a7ea:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800a7ee:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 800a7f2:	2400      	movs	r4, #0
 800a7f4:	9400      	str	r4, [sp, #0]
 800a7f6:	f7fc feeb 	bl	80075d0 <usbd_edpt_xfer_fifo>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	e014      	b.n	800a828 <tu_edpt_stream_read_xfer+0xd4>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800a7fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a800:	7859      	ldrb	r1, [r3, #1]
 800a802:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800a806:	2b00      	cmp	r3, #0
 800a808:	d002      	beq.n	800a810 <tu_edpt_stream_read_xfer+0xbc>
 800a80a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a80c:	685a      	ldr	r2, [r3, #4]
 800a80e:	e000      	b.n	800a812 <tu_edpt_stream_read_xfer+0xbe>
 800a810:	2200      	movs	r2, #0
 800a812:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800a816:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 800a81a:	2400      	movs	r4, #0
 800a81c:	9400      	str	r4, [sp, #0]
 800a81e:	f7fc fe5d 	bl	80074dc <usbd_edpt_xfer>
 800a822:	4603      	mov	r3, r0
 800a824:	e000      	b.n	800a828 <tu_edpt_stream_read_xfer+0xd4>
  return false;
 800a826:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 800a828:	f083 0301 	eor.w	r3, r3, #1
 800a82c:	b2db      	uxtb	r3, r3
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d00a      	beq.n	800a848 <tu_edpt_stream_read_xfer+0xf4>
 800a832:	4b95      	ldr	r3, [pc, #596]	@ (800aa88 <tu_edpt_stream_read_xfer+0x334>)
 800a834:	663b      	str	r3, [r7, #96]	@ 0x60
 800a836:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	f003 0301 	and.w	r3, r3, #1
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d000      	beq.n	800a844 <tu_edpt_stream_read_xfer+0xf0>
 800a842:	be00      	bkpt	0x0000
 800a844:	2300      	movs	r3, #0
 800a846:	e11a      	b.n	800aa7e <tu_edpt_stream_read_xfer+0x32a>
    return s->ep_bufsize;
 800a848:	683b      	ldr	r3, [r7, #0]
 800a84a:	885b      	ldrh	r3, [r3, #2]
 800a84c:	e117      	b.n	800aa7e <tu_edpt_stream_read_xfer+0x32a>
  } else {
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800a84e:	683b      	ldr	r3, [r7, #0]
 800a850:	781b      	ldrb	r3, [r3, #0]
 800a852:	f003 0302 	and.w	r3, r3, #2
 800a856:	b2db      	uxtb	r3, r3
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d002      	beq.n	800a862 <tu_edpt_stream_read_xfer+0x10e>
 800a85c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a860:	e000      	b.n	800a864 <tu_edpt_stream_read_xfer+0x110>
 800a862:	2340      	movs	r3, #64	@ 0x40
 800a864:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    uint16_t available = tu_fifo_remaining(&s->ff);
 800a868:	683b      	ldr	r3, [r7, #0]
 800a86a:	3308      	adds	r3, #8
 800a86c:	647b      	str	r3, [r7, #68]	@ 0x44
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_remaining(const tu_fifo_t *f) {
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800a86e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a870:	8899      	ldrh	r1, [r3, #4]
 800a872:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a874:	891b      	ldrh	r3, [r3, #8]
 800a876:	b29a      	uxth	r2, r3
 800a878:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a87a:	895b      	ldrh	r3, [r3, #10]
 800a87c:	b29b      	uxth	r3, r3
 800a87e:	f8a7 1042 	strh.w	r1, [r7, #66]	@ 0x42
 800a882:	f8a7 2040 	strh.w	r2, [r7, #64]	@ 0x40
 800a886:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a888:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800a88c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800a88e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a892:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800a894:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a896:	873b      	strh	r3, [r7, #56]	@ 0x38
  if (wr_idx >= rd_idx) {
 800a898:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800a89a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800a89c:	429a      	cmp	r2, r3
 800a89e:	d304      	bcc.n	800a8aa <tu_edpt_stream_read_xfer+0x156>
    return (uint16_t)(wr_idx - rd_idx);
 800a8a0:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800a8a2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800a8a4:	1ad3      	subs	r3, r2, r3
 800a8a6:	b29b      	uxth	r3, r3
 800a8a8:	e008      	b.n	800a8bc <tu_edpt_stream_read_xfer+0x168>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800a8aa:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a8ac:	005b      	lsls	r3, r3, #1
 800a8ae:	b29a      	uxth	r2, r3
 800a8b0:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 800a8b2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800a8b4:	1acb      	subs	r3, r1, r3
 800a8b6:	b29b      	uxth	r3, r3
 800a8b8:	4413      	add	r3, r2
 800a8ba:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800a8bc:	86fb      	strh	r3, [r7, #54]	@ 0x36
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800a8be:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800a8c2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a8c4:	429a      	cmp	r2, r3
 800a8c6:	d905      	bls.n	800a8d4 <tu_edpt_stream_read_xfer+0x180>
 800a8c8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800a8cc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a8ce:	1ad3      	subs	r3, r2, r3
 800a8d0:	b29b      	uxth	r3, r3
 800a8d2:	e000      	b.n	800a8d6 <tu_edpt_stream_read_xfer+0x182>
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    // Prepare for incoming data but only allow what we can store in the ring buffer.
    // TODO Actually we can still carry out the transfer, keeping count of received bytes
    // and slowly move it to the FIFO when read().
    // This pre-check reduces endpoint claiming
    TU_VERIFY(available >= mps);
 800a8da:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800a8de:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a8e2:	429a      	cmp	r2, r3
 800a8e4:	d201      	bcs.n	800a8ea <tu_edpt_stream_read_xfer+0x196>
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	e0c9      	b.n	800aa7e <tu_edpt_stream_read_xfer+0x32a>
 800a8ea:	79fb      	ldrb	r3, [r7, #7]
 800a8ec:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800a8f0:	683b      	ldr	r3, [r7, #0]
 800a8f2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (s->is_host) {
 800a8f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8f6:	781b      	ldrb	r3, [r3, #0]
 800a8f8:	f003 0301 	and.w	r3, r3, #1
 800a8fc:	b2db      	uxtb	r3, r3
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d109      	bne.n	800a916 <tu_edpt_stream_read_xfer+0x1c2>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800a902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a904:	785a      	ldrb	r2, [r3, #1]
 800a906:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800a90a:	4611      	mov	r1, r2
 800a90c:	4618      	mov	r0, r3
 800a90e:	f7fc fd95 	bl	800743c <usbd_edpt_claim>
 800a912:	4603      	mov	r3, r0
 800a914:	e000      	b.n	800a918 <tu_edpt_stream_read_xfer+0x1c4>
  return false;
 800a916:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 800a918:	f083 0301 	eor.w	r3, r3, #1
 800a91c:	b2db      	uxtb	r3, r3
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d001      	beq.n	800a926 <tu_edpt_stream_read_xfer+0x1d2>
 800a922:	2300      	movs	r3, #0
 800a924:	e0ab      	b.n	800aa7e <tu_edpt_stream_read_xfer+0x32a>
    available = tu_fifo_remaining(&s->ff); // re-get available since fifo can be changed
 800a926:	683b      	ldr	r3, [r7, #0]
 800a928:	3308      	adds	r3, #8
 800a92a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800a92c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a92e:	8899      	ldrh	r1, [r3, #4]
 800a930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a932:	891b      	ldrh	r3, [r3, #8]
 800a934:	b29a      	uxth	r2, r3
 800a936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a938:	895b      	ldrh	r3, [r3, #10]
 800a93a:	b29b      	uxth	r3, r3
 800a93c:	8579      	strh	r1, [r7, #42]	@ 0x2a
 800a93e:	853a      	strh	r2, [r7, #40]	@ 0x28
 800a940:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800a942:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a944:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a946:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a948:	847b      	strh	r3, [r7, #34]	@ 0x22
 800a94a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a94c:	843b      	strh	r3, [r7, #32]
  if (wr_idx >= rd_idx) {
 800a94e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800a950:	8c3b      	ldrh	r3, [r7, #32]
 800a952:	429a      	cmp	r2, r3
 800a954:	d304      	bcc.n	800a960 <tu_edpt_stream_read_xfer+0x20c>
    return (uint16_t)(wr_idx - rd_idx);
 800a956:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800a958:	8c3b      	ldrh	r3, [r7, #32]
 800a95a:	1ad3      	subs	r3, r2, r3
 800a95c:	b29b      	uxth	r3, r3
 800a95e:	e008      	b.n	800a972 <tu_edpt_stream_read_xfer+0x21e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800a960:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a962:	005b      	lsls	r3, r3, #1
 800a964:	b29a      	uxth	r2, r3
 800a966:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800a968:	8c3b      	ldrh	r3, [r7, #32]
 800a96a:	1acb      	subs	r3, r1, r3
 800a96c:	b29b      	uxth	r3, r3
 800a96e:	4413      	add	r3, r2
 800a970:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800a972:	83fb      	strh	r3, [r7, #30]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800a974:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800a976:	8bfb      	ldrh	r3, [r7, #30]
 800a978:	429a      	cmp	r2, r3
 800a97a:	d904      	bls.n	800a986 <tu_edpt_stream_read_xfer+0x232>
 800a97c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800a97e:	8bfb      	ldrh	r3, [r7, #30]
 800a980:	1ad3      	subs	r3, r2, r3
 800a982:	b29b      	uxth	r3, r3
 800a984:	e000      	b.n	800a988 <tu_edpt_stream_read_xfer+0x234>
 800a986:	2300      	movs	r3, #0
 800a988:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    if (available >= mps) {
 800a98c:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800a990:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a994:	429a      	cmp	r2, r3
 800a996:	d35d      	bcc.n	800aa54 <tu_edpt_stream_read_xfer+0x300>
      // multiple of packet size limit by ep bufsize
      uint16_t count = (uint16_t) (available & ~(mps - 1));
 800a998:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a99c:	425b      	negs	r3, r3
 800a99e:	b29b      	uxth	r3, r3
 800a9a0:	b21a      	sxth	r2, r3
 800a9a2:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
 800a9a6:	4013      	ands	r3, r2
 800a9a8:	b21b      	sxth	r3, r3
 800a9aa:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
      count = tu_min16(count, s->ep_bufsize);
 800a9ae:	683b      	ldr	r3, [r7, #0]
 800a9b0:	885a      	ldrh	r2, [r3, #2]
 800a9b2:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800a9b6:	82bb      	strh	r3, [r7, #20]
 800a9b8:	4613      	mov	r3, r2
 800a9ba:	827b      	strh	r3, [r7, #18]
 800a9bc:	8aba      	ldrh	r2, [r7, #20]
 800a9be:	8a7b      	ldrh	r3, [r7, #18]
 800a9c0:	4293      	cmp	r3, r2
 800a9c2:	bf28      	it	cs
 800a9c4:	4613      	movcs	r3, r2
 800a9c6:	b29b      	uxth	r3, r3
 800a9c8:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800a9cc:	79fb      	ldrb	r3, [r7, #7]
 800a9ce:	777b      	strb	r3, [r7, #29]
 800a9d0:	683b      	ldr	r3, [r7, #0]
 800a9d2:	61bb      	str	r3, [r7, #24]
 800a9d4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800a9d8:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 800a9da:	69bb      	ldr	r3, [r7, #24]
 800a9dc:	781b      	ldrb	r3, [r3, #0]
 800a9de:	f003 0301 	and.w	r3, r3, #1
 800a9e2:	b2db      	uxtb	r3, r3
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d121      	bne.n	800aa2c <tu_edpt_stream_read_xfer+0x2d8>
    if (s->ep_buf == NULL) {
 800a9e8:	69bb      	ldr	r3, [r7, #24]
 800a9ea:	685b      	ldr	r3, [r3, #4]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d10c      	bne.n	800aa0a <tu_edpt_stream_read_xfer+0x2b6>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800a9f0:	69bb      	ldr	r3, [r7, #24]
 800a9f2:	7859      	ldrb	r1, [r3, #1]
 800a9f4:	69bb      	ldr	r3, [r7, #24]
 800a9f6:	f103 0208 	add.w	r2, r3, #8
 800a9fa:	8afb      	ldrh	r3, [r7, #22]
 800a9fc:	7f78      	ldrb	r0, [r7, #29]
 800a9fe:	2400      	movs	r4, #0
 800aa00:	9400      	str	r4, [sp, #0]
 800aa02:	f7fc fde5 	bl	80075d0 <usbd_edpt_xfer_fifo>
 800aa06:	4603      	mov	r3, r0
 800aa08:	e011      	b.n	800aa2e <tu_edpt_stream_read_xfer+0x2da>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800aa0a:	69bb      	ldr	r3, [r7, #24]
 800aa0c:	7859      	ldrb	r1, [r3, #1]
 800aa0e:	8afb      	ldrh	r3, [r7, #22]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d002      	beq.n	800aa1a <tu_edpt_stream_read_xfer+0x2c6>
 800aa14:	69bb      	ldr	r3, [r7, #24]
 800aa16:	685a      	ldr	r2, [r3, #4]
 800aa18:	e000      	b.n	800aa1c <tu_edpt_stream_read_xfer+0x2c8>
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	8afb      	ldrh	r3, [r7, #22]
 800aa1e:	7f78      	ldrb	r0, [r7, #29]
 800aa20:	2400      	movs	r4, #0
 800aa22:	9400      	str	r4, [sp, #0]
 800aa24:	f7fc fd5a 	bl	80074dc <usbd_edpt_xfer>
 800aa28:	4603      	mov	r3, r0
 800aa2a:	e000      	b.n	800aa2e <tu_edpt_stream_read_xfer+0x2da>
  return false;
 800aa2c:	2300      	movs	r3, #0
      TU_ASSERT(stream_xfer(hwid, s, count), 0);
 800aa2e:	f083 0301 	eor.w	r3, r3, #1
 800aa32:	b2db      	uxtb	r3, r3
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d00a      	beq.n	800aa4e <tu_edpt_stream_read_xfer+0x2fa>
 800aa38:	4b13      	ldr	r3, [pc, #76]	@ (800aa88 <tu_edpt_stream_read_xfer+0x334>)
 800aa3a:	667b      	str	r3, [r7, #100]	@ 0x64
 800aa3c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	f003 0301 	and.w	r3, r3, #1
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d000      	beq.n	800aa4a <tu_edpt_stream_read_xfer+0x2f6>
 800aa48:	be00      	bkpt	0x0000
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	e017      	b.n	800aa7e <tu_edpt_stream_read_xfer+0x32a>
      return count;
 800aa4e:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800aa52:	e014      	b.n	800aa7e <tu_edpt_stream_read_xfer+0x32a>
 800aa54:	79fb      	ldrb	r3, [r7, #7]
 800aa56:	747b      	strb	r3, [r7, #17]
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	781b      	ldrb	r3, [r3, #0]
 800aa60:	f003 0301 	and.w	r3, r3, #1
 800aa64:	b2db      	uxtb	r3, r3
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d107      	bne.n	800aa7a <tu_edpt_stream_read_xfer+0x326>
    return usbd_edpt_release(hwid, s->ep_addr);
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	785a      	ldrb	r2, [r3, #1]
 800aa6e:	7c7b      	ldrb	r3, [r7, #17]
 800aa70:	4611      	mov	r1, r2
 800aa72:	4618      	mov	r0, r3
 800aa74:	f7fc fd0a 	bl	800748c <usbd_edpt_release>
 800aa78:	e000      	b.n	800aa7c <tu_edpt_stream_read_xfer+0x328>
  return false;
 800aa7a:	bf00      	nop
    } else {
      // Release endpoint since we don't make any transfer
      stream_release(hwid, s);
      return 0;
 800aa7c:	2300      	movs	r3, #0
    }
  }
}
 800aa7e:	4618      	mov	r0, r3
 800aa80:	3774      	adds	r7, #116	@ 0x74
 800aa82:	46bd      	mov	sp, r7
 800aa84:	bd90      	pop	{r4, r7, pc}
 800aa86:	bf00      	nop
 800aa88:	e000edf0 	.word	0xe000edf0

0800aa8c <tu_edpt_stream_read>:

uint32_t tu_edpt_stream_read(uint8_t hwid, tu_edpt_stream_t* s, void* buffer, uint32_t bufsize) {
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b088      	sub	sp, #32
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	60b9      	str	r1, [r7, #8]
 800aa94:	607a      	str	r2, [r7, #4]
 800aa96:	603b      	str	r3, [r7, #0]
 800aa98:	4603      	mov	r3, r0
 800aa9a:	73fb      	strb	r3, [r7, #15]
  const uint32_t num_read = tu_fifo_read_n(&s->ff, buffer, (uint16_t)bufsize);
 800aa9c:	68bb      	ldr	r3, [r7, #8]
 800aa9e:	3308      	adds	r3, #8
 800aaa0:	683a      	ldr	r2, [r7, #0]
 800aaa2:	b292      	uxth	r2, r2
 800aaa4:	61bb      	str	r3, [r7, #24]
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	617b      	str	r3, [r7, #20]
 800aaaa:	4613      	mov	r3, r2
 800aaac:	827b      	strh	r3, [r7, #18]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 800aaae:	8a7a      	ldrh	r2, [r7, #18]
 800aab0:	2300      	movs	r3, #0
 800aab2:	6979      	ldr	r1, [r7, #20]
 800aab4:	69b8      	ldr	r0, [r7, #24]
 800aab6:	f7fa fdcc 	bl	8005652 <tu_fifo_read_n_access_mode>
 800aaba:	4603      	mov	r3, r0
 800aabc:	61fb      	str	r3, [r7, #28]
  tu_edpt_stream_read_xfer(hwid, s);
 800aabe:	7bfb      	ldrb	r3, [r7, #15]
 800aac0:	68b9      	ldr	r1, [r7, #8]
 800aac2:	4618      	mov	r0, r3
 800aac4:	f7ff fe46 	bl	800a754 <tu_edpt_stream_read_xfer>
  return num_read;
 800aac8:	69fb      	ldr	r3, [r7, #28]
}
 800aaca:	4618      	mov	r0, r3
 800aacc:	3720      	adds	r7, #32
 800aace:	46bd      	mov	sp, r7
 800aad0:	bd80      	pop	{r7, pc}

0800aad2 <memmove>:
 800aad2:	4288      	cmp	r0, r1
 800aad4:	b510      	push	{r4, lr}
 800aad6:	eb01 0402 	add.w	r4, r1, r2
 800aada:	d902      	bls.n	800aae2 <memmove+0x10>
 800aadc:	4284      	cmp	r4, r0
 800aade:	4623      	mov	r3, r4
 800aae0:	d807      	bhi.n	800aaf2 <memmove+0x20>
 800aae2:	1e43      	subs	r3, r0, #1
 800aae4:	42a1      	cmp	r1, r4
 800aae6:	d008      	beq.n	800aafa <memmove+0x28>
 800aae8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aaec:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aaf0:	e7f8      	b.n	800aae4 <memmove+0x12>
 800aaf2:	4402      	add	r2, r0
 800aaf4:	4601      	mov	r1, r0
 800aaf6:	428a      	cmp	r2, r1
 800aaf8:	d100      	bne.n	800aafc <memmove+0x2a>
 800aafa:	bd10      	pop	{r4, pc}
 800aafc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ab00:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ab04:	e7f7      	b.n	800aaf6 <memmove+0x24>

0800ab06 <memset>:
 800ab06:	4402      	add	r2, r0
 800ab08:	4603      	mov	r3, r0
 800ab0a:	4293      	cmp	r3, r2
 800ab0c:	d100      	bne.n	800ab10 <memset+0xa>
 800ab0e:	4770      	bx	lr
 800ab10:	f803 1b01 	strb.w	r1, [r3], #1
 800ab14:	e7f9      	b.n	800ab0a <memset+0x4>

0800ab16 <strstr>:
 800ab16:	780a      	ldrb	r2, [r1, #0]
 800ab18:	b570      	push	{r4, r5, r6, lr}
 800ab1a:	b96a      	cbnz	r2, 800ab38 <strstr+0x22>
 800ab1c:	bd70      	pop	{r4, r5, r6, pc}
 800ab1e:	429a      	cmp	r2, r3
 800ab20:	d109      	bne.n	800ab36 <strstr+0x20>
 800ab22:	460c      	mov	r4, r1
 800ab24:	4605      	mov	r5, r0
 800ab26:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d0f6      	beq.n	800ab1c <strstr+0x6>
 800ab2e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800ab32:	429e      	cmp	r6, r3
 800ab34:	d0f7      	beq.n	800ab26 <strstr+0x10>
 800ab36:	3001      	adds	r0, #1
 800ab38:	7803      	ldrb	r3, [r0, #0]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d1ef      	bne.n	800ab1e <strstr+0x8>
 800ab3e:	4618      	mov	r0, r3
 800ab40:	e7ec      	b.n	800ab1c <strstr+0x6>
	...

0800ab44 <__libc_init_array>:
 800ab44:	b570      	push	{r4, r5, r6, lr}
 800ab46:	4d0d      	ldr	r5, [pc, #52]	@ (800ab7c <__libc_init_array+0x38>)
 800ab48:	4c0d      	ldr	r4, [pc, #52]	@ (800ab80 <__libc_init_array+0x3c>)
 800ab4a:	1b64      	subs	r4, r4, r5
 800ab4c:	10a4      	asrs	r4, r4, #2
 800ab4e:	2600      	movs	r6, #0
 800ab50:	42a6      	cmp	r6, r4
 800ab52:	d109      	bne.n	800ab68 <__libc_init_array+0x24>
 800ab54:	4d0b      	ldr	r5, [pc, #44]	@ (800ab84 <__libc_init_array+0x40>)
 800ab56:	4c0c      	ldr	r4, [pc, #48]	@ (800ab88 <__libc_init_array+0x44>)
 800ab58:	f000 f826 	bl	800aba8 <_init>
 800ab5c:	1b64      	subs	r4, r4, r5
 800ab5e:	10a4      	asrs	r4, r4, #2
 800ab60:	2600      	movs	r6, #0
 800ab62:	42a6      	cmp	r6, r4
 800ab64:	d105      	bne.n	800ab72 <__libc_init_array+0x2e>
 800ab66:	bd70      	pop	{r4, r5, r6, pc}
 800ab68:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab6c:	4798      	blx	r3
 800ab6e:	3601      	adds	r6, #1
 800ab70:	e7ee      	b.n	800ab50 <__libc_init_array+0xc>
 800ab72:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab76:	4798      	blx	r3
 800ab78:	3601      	adds	r6, #1
 800ab7a:	e7f2      	b.n	800ab62 <__libc_init_array+0x1e>
 800ab7c:	0800adec 	.word	0x0800adec
 800ab80:	0800adec 	.word	0x0800adec
 800ab84:	0800adec 	.word	0x0800adec
 800ab88:	0800adf0 	.word	0x0800adf0

0800ab8c <memcpy>:
 800ab8c:	440a      	add	r2, r1
 800ab8e:	4291      	cmp	r1, r2
 800ab90:	f100 33ff 	add.w	r3, r0, #4294967295
 800ab94:	d100      	bne.n	800ab98 <memcpy+0xc>
 800ab96:	4770      	bx	lr
 800ab98:	b510      	push	{r4, lr}
 800ab9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aba2:	4291      	cmp	r1, r2
 800aba4:	d1f9      	bne.n	800ab9a <memcpy+0xe>
 800aba6:	bd10      	pop	{r4, pc}

0800aba8 <_init>:
 800aba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abaa:	bf00      	nop
 800abac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abae:	bc08      	pop	{r3}
 800abb0:	469e      	mov	lr, r3
 800abb2:	4770      	bx	lr

0800abb4 <_fini>:
 800abb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abb6:	bf00      	nop
 800abb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abba:	bc08      	pop	{r3}
 800abbc:	469e      	mov	lr, r3
 800abbe:	4770      	bx	lr
