#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d6421d6b40 .scope module, "register_tb" "register_tb" 2 3;
 .timescale -9 -12;
v000001d6421c49f0_0 .var "clk", 0 0;
v000001d6421c4a90_0 .var "d", 6 0;
v000001d6421c4b30_0 .net "q", 6 0, v000001d6421a2bf0_0;  1 drivers
v000001d6421c4bd0_0 .var "reset", 0 0;
S_000001d6421d6cd0 .scope module, "circuit" "register" 2 10, 3 1 0, S_000001d6421d6b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 7 "d";
    .port_info 3 /OUTPUT 7 "q";
v000001d6421a3090_0 .net "clk", 0 0, v000001d6421c49f0_0;  1 drivers
v000001d6421a2e70_0 .net "d", 6 0, v000001d6421c4a90_0;  1 drivers
v000001d6421a2bf0_0 .var "q", 6 0;
v000001d6421c4810_0 .var "q_next", 6 0;
v000001d6421c48b0_0 .var "q_reg", 6 0;
v000001d6421c4950_0 .net "reset", 0 0, v000001d6421c4bd0_0;  1 drivers
E_000001d64211cb40 .event anyedge, v000001d6421c48b0_0;
E_000001d64211c7c0 .event anyedge, v000001d6421a2e70_0;
E_000001d64211ccc0 .event posedge, v000001d6421a3090_0, v000001d6421c4950_0;
    .scope S_000001d6421d6cd0;
T_0 ;
    %wait E_000001d64211ccc0;
    %load/vec4 v000001d6421c4950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001d6421c48b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d6421c4810_0;
    %assign/vec4 v000001d6421c48b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d6421d6cd0;
T_1 ;
    %wait E_000001d64211c7c0;
    %load/vec4 v000001d6421a2e70_0;
    %assign/vec4 v000001d6421c4810_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001d6421d6cd0;
T_2 ;
    %wait E_000001d64211cb40;
    %load/vec4 v000001d6421c48b0_0;
    %assign/vec4 v000001d6421a2bf0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001d6421d6b40;
T_3 ;
    %load/vec4 v000001d6421c49f0_0;
    %inv;
    %store/vec4 v000001d6421c49f0_0, 0, 1;
    %delay 10000, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d6421d6b40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6421c49f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6421c4bd0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001d6421c4a90_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6421c4bd0_0, 0;
    %pushi/vec4 7, 0, 7;
    %assign/vec4 v000001d6421c4a90_0, 0;
    %delay 20000, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001d6421d6b40;
T_5 ;
    %vpi_call 2 34 "$monitor", "reset = %b, clk = %b, d = %b || q = %b", v000001d6421c4bd0_0, v000001d6421c49f0_0, v000001d6421c4a90_0, v000001d6421c4b30_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_tb.v";
    "register.v";
