#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x555c00f40720 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v0x555c00f67260_0 .var "error", 0 0;
v0x555c00f67340_0 .var "error_R", 0 0;
v0x555c00f67400_0 .var "error_c", 0 0;
v0x555c00f674a0_0 .var "error_s", 0 0;
v0x555c00f67560_0 .var "error_z", 0 0;
v0x555c00f67620_0 .var/i "errores", 31 0;
v0x555c00f67700_0 .var "t_A", 3 0;
v0x555c00f677c0_0 .var "t_B", 3 0;
v0x555c00f678d0_0 .var "t_Op", 1 0;
v0x555c00f67990_0 .net "t_R", 3 0, L_0x555c00f6b450;  1 drivers
v0x555c00f67a50_0 .net "t_c", 0 0, L_0x555c00f696f0;  1 drivers
v0x555c00f67b40_0 .var "t_cin", 0 0;
v0x555c00f67c30_0 .var "t_l", 0 0;
v0x555c00f67d20_0 .net "t_s", 0 0, L_0x555c00f6b8a0;  1 drivers
v0x555c00f67dc0_0 .net "t_z", 0 0, L_0x555c00f6b7b0;  1 drivers
S_0x555c00f33e40 .scope task, "check" "check" 2 58, 2 58 0, S_0x555c00f40720;
 .timescale -9 -11;
v0x555c00f16540_0 .var "expected_R", 4 0;
v0x555c00f16240_0 .var "expected_c", 0 0;
v0x555c00f5cfd0_0 .var "expected_s", 0 0;
v0x555c00f5d070_0 .var "expected_z", 0 0;
TD_alu_tb.check ;
    %vpi_call 2 63 "$write", "tiempo=%0d A=%b B=%b c_in=%b L=%b OP=%b R=%b, Z=%b, C=%b, S=%b.", $time, v0x555c00f67700_0, v0x555c00f677c0_0, v0x555c00f67b40_0, v0x555c00f67c30_0, v0x555c00f678d0_0, v0x555c00f67990_0, v0x555c00f67dc0_0, v0x555c00f67a50_0, v0x555c00f67d20_0 {0 0 0};
    %load/vec4 v0x555c00f67c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x555c00f678d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %vpi_call 2 73 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x555c00f678d0_0 {0 0 0};
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x555c00f67700_0;
    %load/vec4 v0x555c00f677c0_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555c00f16540_0, 4, 4;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x555c00f67700_0;
    %load/vec4 v0x555c00f677c0_0;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555c00f16540_0, 4, 4;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x555c00f67700_0;
    %load/vec4 v0x555c00f677c0_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555c00f16540_0, 4, 4;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x555c00f67700_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555c00f16540_0, 4, 4;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c00f16240_0, 0, 1;
    %load/vec4 v0x555c00f16540_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x555c00f5cfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c00f674a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c00f67400_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555c00f678d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %vpi_call 2 89 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x555c00f678d0_0 {0 0 0};
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v0x555c00f67700_0;
    %pad/u 5;
    %load/vec4 v0x555c00f67b40_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x555c00f16540_0, 0, 5;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v0x555c00f67700_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %load/vec4 v0x555c00f67b40_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x555c00f16540_0, 0, 5;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0x555c00f67700_0;
    %pad/u 5;
    %load/vec4 v0x555c00f677c0_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x555c00f67b40_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x555c00f16540_0, 0, 5;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0x555c00f67700_0;
    %pad/u 5;
    %addi 1, 0, 5;
    %load/vec4 v0x555c00f67b40_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x555c00f16540_0, 0, 5;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %load/vec4 v0x555c00f16540_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x555c00f16240_0, 0, 1;
    %load/vec4 v0x555c00f16540_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x555c00f5cfd0_0, 0, 1;
    %load/vec4 v0x555c00f5cfd0_0;
    %load/vec4 v0x555c00f67d20_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x555c00f674a0_0, 0, 1;
    %load/vec4 v0x555c00f16240_0;
    %load/vec4 v0x555c00f67a50_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x555c00f67400_0, 0, 1;
T_0.1 ;
    %load/vec4 v0x555c00f16540_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x555c00f5d070_0, 0, 1;
    %load/vec4 v0x555c00f16540_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x555c00f67990_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x555c00f67340_0, 0, 1;
    %load/vec4 v0x555c00f5d070_0;
    %load/vec4 v0x555c00f67dc0_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x555c00f67560_0, 0, 1;
    %load/vec4 v0x555c00f67340_0;
    %load/vec4 v0x555c00f67560_0;
    %or;
    %load/vec4 v0x555c00f674a0_0;
    %or;
    %load/vec4 v0x555c00f67400_0;
    %or;
    %store/vec4 v0x555c00f67260_0, 0, 1;
    %load/vec4 v0x555c00f67260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0x555c00f67620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555c00f67620_0, 0, 32;
    %vpi_call 2 106 "$display", " ---- ERROR" {0 0 0};
    %load/vec4 v0x555c00f67340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %vpi_call 2 108 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x555c00f16540_0, 0, 4>, v0x555c00f67990_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x555c00f67560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %vpi_call 2 110 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x555c00f5d070_0, v0x555c00f67dc0_0 {0 0 0};
T_0.18 ;
    %load/vec4 v0x555c00f674a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %vpi_call 2 112 "$display", "\011Flag de signo esperado %b, obtenido %b", v0x555c00f5cfd0_0, v0x555c00f67d20_0 {0 0 0};
T_0.20 ;
    %load/vec4 v0x555c00f67400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %vpi_call 2 114 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x555c00f16240_0, v0x555c00f67a50_0 {0 0 0};
T_0.22 ;
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 117 "$display", " ---- OK" {0 0 0};
T_0.15 ;
    %end;
S_0x555c00f5d130 .scope module, "mat" "alu" 2 16, 3 1 0, S_0x555c00f40720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "R";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "c_out";
    .port_info 3 /OUTPUT 1 "sign";
    .port_info 4 /INPUT 4 "A";
    .port_info 5 /INPUT 4 "B";
    .port_info 6 /INPUT 1 "c_in";
    .port_info 7 /INPUT 2 "ALUOP";
    .port_info 8 /INPUT 1 "l";
L_0x555c00f68040 .functor NOT 1, L_0x555c00f67fa0, C4<0>, C4<0>, C4<0>;
L_0x555c00f68100 .functor AND 1, L_0x555c00f67f00, L_0x555c00f68040, C4<1>, C4<1>;
L_0x555c00f68210 .functor OR 1, v0x555c00f67c30_0, L_0x555c00f68100, C4<0>, C4<0>;
L_0x555c00f68490 .functor NOT 1, L_0x555c00f683c0, C4<0>, C4<0>, C4<0>;
L_0x555c00f68580 .functor AND 1, L_0x555c00f68320, L_0x555c00f68490, C4<1>, C4<1>;
L_0x555c00f68690 .functor OR 1, v0x555c00f67c30_0, L_0x555c00f68580, C4<0>, C4<0>;
L_0x555c00f68910 .functor NOT 1, v0x555c00f67c30_0, C4<0>, C4<0>, C4<0>;
L_0x555c00f68c70 .functor NOT 1, L_0x555c00f68980, C4<0>, C4<0>, C4<0>;
L_0x555c00f68d80 .functor AND 1, L_0x555c00f68910, L_0x555c00f68c70, C4<1>, C4<1>;
L_0x555c00f68f30 .functor AND 1, L_0x555c00f68d80, L_0x555c00f68e90, C4<1>, C4<1>;
v0x555c00f64ff0_0 .net "A", 3 0, v0x555c00f67700_0;  1 drivers
v0x555c00f65120_0 .net "ALUOP", 1 0, v0x555c00f678d0_0;  1 drivers
v0x555c00f651e0_0 .net "B", 3 0, v0x555c00f677c0_0;  1 drivers
v0x555c00f65280_0 .net "OP1", 3 0, L_0x555c00f69190;  1 drivers
v0x555c00f65320_0 .net "OP2", 3 0, L_0x555c00f69580;  1 drivers
v0x555c00f65430_0 .net "R", 3 0, L_0x555c00f6b450;  alias, 1 drivers
v0x555c00f654f0_0 .net *"_ivl_10", 0 0, L_0x555c00f68100;  1 drivers
v0x555c00f655b0_0 .net *"_ivl_15", 0 0, L_0x555c00f68320;  1 drivers
v0x555c00f65690_0 .net *"_ivl_17", 0 0, L_0x555c00f683c0;  1 drivers
v0x555c00f65770_0 .net *"_ivl_18", 0 0, L_0x555c00f68490;  1 drivers
v0x555c00f65850_0 .net *"_ivl_20", 0 0, L_0x555c00f68580;  1 drivers
v0x555c00f65930_0 .net *"_ivl_26", 0 0, L_0x555c00f68910;  1 drivers
v0x555c00f65a10_0 .net *"_ivl_29", 0 0, L_0x555c00f68980;  1 drivers
v0x555c00f65af0_0 .net *"_ivl_30", 0 0, L_0x555c00f68c70;  1 drivers
v0x555c00f65bd0_0 .net *"_ivl_32", 0 0, L_0x555c00f68d80;  1 drivers
v0x555c00f65cb0_0 .net *"_ivl_35", 0 0, L_0x555c00f68e90;  1 drivers
L_0x7f420169f180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555c00f65d90_0 .net/2u *"_ivl_38", 3 0, L_0x7f420169f180;  1 drivers
v0x555c00f65e70_0 .net *"_ivl_40", 0 0, L_0x555c00f6b630;  1 drivers
L_0x7f420169f1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555c00f65f30_0 .net/2u *"_ivl_42", 0 0, L_0x7f420169f1c8;  1 drivers
L_0x7f420169f210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555c00f66010_0 .net/2u *"_ivl_44", 0 0, L_0x7f420169f210;  1 drivers
v0x555c00f660f0_0 .net *"_ivl_5", 0 0, L_0x555c00f67f00;  1 drivers
v0x555c00f661d0_0 .net *"_ivl_7", 0 0, L_0x555c00f67fa0;  1 drivers
v0x555c00f662b0_0 .net *"_ivl_8", 0 0, L_0x555c00f68040;  1 drivers
v0x555c00f66390_0 .net "add1", 0 0, L_0x555c00f68820;  1 drivers
v0x555c00f66460_0 .net "c_in", 0 0, v0x555c00f67b40_0;  1 drivers
v0x555c00f66530_0 .net "c_out", 0 0, L_0x555c00f696f0;  alias, 1 drivers
L_0x7f420169f018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555c00f66600_0 .net "cero", 3 0, L_0x7f420169f018;  1 drivers
v0x555c00f666d0_0 .net "cpl", 0 0, L_0x555c00f68f30;  1 drivers
v0x555c00f667a0_0 .net "l", 0 0, v0x555c00f67c30_0;  1 drivers
v0x555c00f66870_0 .net "mux_add1_out", 3 0, L_0x555c00f690f0;  1 drivers
v0x555c00f66910_0 .net "mux_op2_B_out", 3 0, L_0x555c00f693e0;  1 drivers
v0x555c00f66a00_0 .net "op1_A", 0 0, L_0x555c00f68210;  1 drivers
v0x555c00f66aa0_0 .net "op2_B", 0 0, L_0x555c00f68690;  1 drivers
v0x555c00f66d50_0 .net "sign", 0 0, L_0x555c00f6b8a0;  alias, 1 drivers
v0x555c00f66df0_0 .net "sum_out", 3 0, L_0x555c00f69790;  1 drivers
v0x555c00f66ee0_0 .net "ul_out", 3 0, L_0x555c00f6b0a0;  1 drivers
L_0x7f420169f060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x555c00f66fd0_0 .net "uno", 3 0, L_0x7f420169f060;  1 drivers
v0x555c00f67070_0 .net "zero", 0 0, L_0x555c00f6b7b0;  alias, 1 drivers
L_0x555c00f67f00 .part v0x555c00f678d0_0, 1, 1;
L_0x555c00f67fa0 .part v0x555c00f678d0_0, 0, 1;
L_0x555c00f68320 .part v0x555c00f678d0_0, 1, 1;
L_0x555c00f683c0 .part v0x555c00f678d0_0, 0, 1;
L_0x555c00f68820 .part v0x555c00f678d0_0, 0, 1;
L_0x555c00f68980 .part v0x555c00f678d0_0, 1, 1;
L_0x555c00f68e90 .part v0x555c00f678d0_0, 0, 1;
L_0x555c00f6b630 .cmp/eq 4, L_0x555c00f6b450, L_0x7f420169f180;
L_0x555c00f6b7b0 .functor MUXZ 1, L_0x7f420169f210, L_0x7f420169f1c8, L_0x555c00f6b630, C4<>;
L_0x555c00f6b8a0 .part L_0x555c00f6b450, 3, 1;
S_0x555c00f5d460 .scope module, "cpl1" "compl1" 3 24, 4 1 0, S_0x555c00f5d130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "Inp";
    .port_info 2 /INPUT 1 "cpl";
L_0x555c00f69480 .functor NOT 4, L_0x555c00f693e0, C4<0000>, C4<0000>, C4<0000>;
v0x555c00f5d6b0_0 .net "Inp", 3 0, L_0x555c00f693e0;  alias, 1 drivers
v0x555c00f5d7b0_0 .net "Out", 3 0, L_0x555c00f69580;  alias, 1 drivers
v0x555c00f5d890_0 .net *"_ivl_0", 3 0, L_0x555c00f69480;  1 drivers
v0x555c00f5d950_0 .net "cpl", 0 0, L_0x555c00f68f30;  alias, 1 drivers
L_0x555c00f69580 .functor MUXZ 4, L_0x555c00f693e0, L_0x555c00f69480, L_0x555c00f68f30, C4<>;
S_0x555c00f5da90 .scope module, "mux_R" "mux2_4" 3 29, 5 1 0, S_0x555c00f5d130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x555c00f5dce0_0 .net "A", 3 0, L_0x555c00f69790;  alias, 1 drivers
v0x555c00f5ddc0_0 .net "B", 3 0, L_0x555c00f6b0a0;  alias, 1 drivers
v0x555c00f5dea0_0 .net "Out", 3 0, L_0x555c00f6b450;  alias, 1 drivers
v0x555c00f5df60_0 .net "s", 0 0, v0x555c00f67c30_0;  alias, 1 drivers
L_0x555c00f6b450 .functor MUXZ 4, L_0x555c00f69790, L_0x555c00f6b0a0, v0x555c00f67c30_0, C4<>;
S_0x555c00f5e0a0 .scope module, "mux_add1" "mux2_4" 3 21, 5 1 0, S_0x555c00f5d130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x555c00f5e320_0 .net "A", 3 0, L_0x7f420169f018;  alias, 1 drivers
v0x555c00f5e400_0 .net "B", 3 0, L_0x7f420169f060;  alias, 1 drivers
v0x555c00f5e4e0_0 .net "Out", 3 0, L_0x555c00f690f0;  alias, 1 drivers
v0x555c00f5e5d0_0 .net "s", 0 0, L_0x555c00f68820;  alias, 1 drivers
L_0x555c00f690f0 .functor MUXZ 4, L_0x7f420169f018, L_0x7f420169f060, L_0x555c00f68820, C4<>;
S_0x555c00f5e740 .scope module, "mux_op1_A" "mux2_4" 3 22, 5 1 0, S_0x555c00f5d130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x555c00f5e990_0 .net "A", 3 0, L_0x555c00f690f0;  alias, 1 drivers
v0x555c00f5eaa0_0 .net "B", 3 0, v0x555c00f67700_0;  alias, 1 drivers
v0x555c00f5eb60_0 .net "Out", 3 0, L_0x555c00f69190;  alias, 1 drivers
v0x555c00f5ec50_0 .net "s", 0 0, L_0x555c00f68210;  alias, 1 drivers
L_0x555c00f69190 .functor MUXZ 4, L_0x555c00f690f0, v0x555c00f67700_0, L_0x555c00f68210, C4<>;
S_0x555c00f5edc0 .scope module, "mux_op2_B" "mux2_4" 3 23, 5 1 0, S_0x555c00f5d130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x555c00f5f060_0 .net "A", 3 0, v0x555c00f67700_0;  alias, 1 drivers
v0x555c00f5f140_0 .net "B", 3 0, v0x555c00f677c0_0;  alias, 1 drivers
v0x555c00f5f200_0 .net "Out", 3 0, L_0x555c00f693e0;  alias, 1 drivers
v0x555c00f5f300_0 .net "s", 0 0, L_0x555c00f68690;  alias, 1 drivers
L_0x555c00f693e0 .functor MUXZ 4, v0x555c00f67700_0, v0x555c00f677c0_0, L_0x555c00f68690, C4<>;
S_0x555c00f5f450 .scope module, "sum" "sum4_v2" 3 26, 6 1 0, S_0x555c00f5d130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "S";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /INPUT 1 "c_in";
v0x555c00f5f630_0 .net "A", 3 0, L_0x555c00f69190;  alias, 1 drivers
v0x555c00f5f740_0 .net "B", 3 0, L_0x555c00f69580;  alias, 1 drivers
v0x555c00f5f810_0 .net "S", 3 0, L_0x555c00f69790;  alias, 1 drivers
L_0x7f420169f0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555c00f5f910_0 .net *"_ivl_10", 0 0, L_0x7f420169f0f0;  1 drivers
v0x555c00f5f9b0_0 .net *"_ivl_11", 4 0, L_0x555c00f69990;  1 drivers
v0x555c00f5fae0_0 .net *"_ivl_13", 4 0, L_0x555c00f69aa0;  1 drivers
L_0x7f420169f138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555c00f5fbc0_0 .net *"_ivl_16", 3 0, L_0x7f420169f138;  1 drivers
v0x555c00f5fca0_0 .net *"_ivl_17", 4 0, L_0x555c00f69c20;  1 drivers
v0x555c00f5fd80_0 .net *"_ivl_3", 4 0, L_0x555c00f69830;  1 drivers
L_0x7f420169f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555c00f5fe60_0 .net *"_ivl_6", 0 0, L_0x7f420169f0a8;  1 drivers
v0x555c00f5ff40_0 .net *"_ivl_7", 4 0, L_0x555c00f698f0;  1 drivers
v0x555c00f60020_0 .net "c_in", 0 0, v0x555c00f67b40_0;  alias, 1 drivers
v0x555c00f600e0_0 .net "c_out", 0 0, L_0x555c00f696f0;  alias, 1 drivers
L_0x555c00f696f0 .part L_0x555c00f69c20, 4, 1;
L_0x555c00f69790 .part L_0x555c00f69c20, 0, 4;
L_0x555c00f69830 .concat [ 4 1 0 0], L_0x555c00f69190, L_0x7f420169f0a8;
L_0x555c00f698f0 .concat [ 4 1 0 0], L_0x555c00f69580, L_0x7f420169f0f0;
L_0x555c00f69990 .arith/sum 5, L_0x555c00f69830, L_0x555c00f698f0;
L_0x555c00f69aa0 .concat [ 1 4 0 0], v0x555c00f67b40_0, L_0x7f420169f138;
L_0x555c00f69c20 .arith/sum 5, L_0x555c00f69990, L_0x555c00f69aa0;
S_0x555c00f60240 .scope module, "ul" "ul4" 3 27, 7 1 0, S_0x555c00f5d130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 2 "S";
v0x555c00f64c10_0 .net "A", 3 0, L_0x555c00f69190;  alias, 1 drivers
v0x555c00f64d20_0 .net "B", 3 0, L_0x555c00f69580;  alias, 1 drivers
v0x555c00f64e30_0 .net "Out", 3 0, L_0x555c00f6b0a0;  alias, 1 drivers
v0x555c00f64ed0_0 .net "S", 1 0, v0x555c00f678d0_0;  alias, 1 drivers
L_0x555c00f6a120 .part L_0x555c00f69190, 0, 1;
L_0x555c00f6a1c0 .part L_0x555c00f69580, 0, 1;
L_0x555c00f6a680 .part L_0x555c00f69190, 1, 1;
L_0x555c00f6a720 .part L_0x555c00f69580, 1, 1;
L_0x555c00f6abe0 .part L_0x555c00f69190, 2, 1;
L_0x555c00f6ac80 .part L_0x555c00f69580, 2, 1;
L_0x555c00f6b0a0 .concat8 [ 1 1 1 1], v0x555c00f60e30_0, v0x555c00f61fe0_0, v0x555c00f631b0_0, v0x555c00f643b0_0;
L_0x555c00f6b230 .part L_0x555c00f69190, 3, 1;
L_0x555c00f6b320 .part L_0x555c00f69580, 3, 1;
S_0x555c00f60440 .scope module, "cl0" "cl" 7 3, 8 1 0, S_0x555c00f60240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x555c00f69a30 .functor AND 1, L_0x555c00f6a120, L_0x555c00f6a1c0, C4<1>, C4<1>;
L_0x555c00f69db0 .functor OR 1, L_0x555c00f6a120, L_0x555c00f6a1c0, C4<0>, C4<0>;
L_0x555c00f69f10 .functor XOR 1, L_0x555c00f6a120, L_0x555c00f6a1c0, C4<0>, C4<0>;
L_0x555c00f69fd0 .functor NOT 1, L_0x555c00f6a120, C4<0>, C4<0>, C4<0>;
v0x555c00f60fb0_0 .net "S", 1 0, v0x555c00f678d0_0;  alias, 1 drivers
v0x555c00f61090_0 .net "a", 0 0, L_0x555c00f6a120;  1 drivers
v0x555c00f61130_0 .net "and_o", 0 0, L_0x555c00f69a30;  1 drivers
v0x555c00f61230_0 .net "b", 0 0, L_0x555c00f6a1c0;  1 drivers
v0x555c00f612d0_0 .net "not_o", 0 0, L_0x555c00f69fd0;  1 drivers
v0x555c00f613c0_0 .net "or_o", 0 0, L_0x555c00f69db0;  1 drivers
v0x555c00f61490_0 .net "out", 0 0, v0x555c00f60e30_0;  1 drivers
v0x555c00f61560_0 .net "xor_o", 0 0, L_0x555c00f69f10;  1 drivers
S_0x555c00f606e0 .scope module, "mux_cl" "mux4_1" 8 10, 9 1 0, S_0x555c00f60440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x555c00f609d0_0 .net "S", 1 0, v0x555c00f678d0_0;  alias, 1 drivers
v0x555c00f60ad0_0 .net "a", 0 0, L_0x555c00f69a30;  alias, 1 drivers
v0x555c00f60b90_0 .net "b", 0 0, L_0x555c00f69db0;  alias, 1 drivers
v0x555c00f60c60_0 .net "c", 0 0, L_0x555c00f69f10;  alias, 1 drivers
v0x555c00f60d20_0 .net "d", 0 0, L_0x555c00f69fd0;  alias, 1 drivers
v0x555c00f60e30_0 .var "out", 0 0;
E_0x555c00ecf570/0 .event edge, v0x555c00f609d0_0, v0x555c00f60d20_0, v0x555c00f60c60_0, v0x555c00f60b90_0;
E_0x555c00ecf570/1 .event edge, v0x555c00f60ad0_0;
E_0x555c00ecf570 .event/or E_0x555c00ecf570/0, E_0x555c00ecf570/1;
S_0x555c00f61660 .scope module, "cl1" "cl" 7 4, 8 1 0, S_0x555c00f60240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x555c00f6a2f0 .functor AND 1, L_0x555c00f6a680, L_0x555c00f6a720, C4<1>, C4<1>;
L_0x555c00f6a360 .functor OR 1, L_0x555c00f6a680, L_0x555c00f6a720, C4<0>, C4<0>;
L_0x555c00f6a470 .functor XOR 1, L_0x555c00f6a680, L_0x555c00f6a720, C4<0>, C4<0>;
L_0x555c00f6a530 .functor NOT 1, L_0x555c00f6a680, C4<0>, C4<0>, C4<0>;
v0x555c00f62160_0 .net "S", 1 0, v0x555c00f678d0_0;  alias, 1 drivers
v0x555c00f62240_0 .net "a", 0 0, L_0x555c00f6a680;  1 drivers
v0x555c00f62300_0 .net "and_o", 0 0, L_0x555c00f6a2f0;  1 drivers
v0x555c00f623d0_0 .net "b", 0 0, L_0x555c00f6a720;  1 drivers
v0x555c00f62470_0 .net "not_o", 0 0, L_0x555c00f6a530;  1 drivers
v0x555c00f62560_0 .net "or_o", 0 0, L_0x555c00f6a360;  1 drivers
v0x555c00f62630_0 .net "out", 0 0, v0x555c00f61fe0_0;  1 drivers
v0x555c00f62700_0 .net "xor_o", 0 0, L_0x555c00f6a470;  1 drivers
S_0x555c00f618b0 .scope module, "mux_cl" "mux4_1" 8 10, 9 1 0, S_0x555c00f61660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x555c00f61b80_0 .net "S", 1 0, v0x555c00f678d0_0;  alias, 1 drivers
v0x555c00f61cb0_0 .net "a", 0 0, L_0x555c00f6a2f0;  alias, 1 drivers
v0x555c00f61d70_0 .net "b", 0 0, L_0x555c00f6a360;  alias, 1 drivers
v0x555c00f61e10_0 .net "c", 0 0, L_0x555c00f6a470;  alias, 1 drivers
v0x555c00f61ed0_0 .net "d", 0 0, L_0x555c00f6a530;  alias, 1 drivers
v0x555c00f61fe0_0 .var "out", 0 0;
E_0x555c00f42ee0/0 .event edge, v0x555c00f609d0_0, v0x555c00f61ed0_0, v0x555c00f61e10_0, v0x555c00f61d70_0;
E_0x555c00f42ee0/1 .event edge, v0x555c00f61cb0_0;
E_0x555c00f42ee0 .event/or E_0x555c00f42ee0/0, E_0x555c00f42ee0/1;
S_0x555c00f62800 .scope module, "cl2" "cl" 7 5, 8 1 0, S_0x555c00f60240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x555c00f6a850 .functor AND 1, L_0x555c00f6abe0, L_0x555c00f6ac80, C4<1>, C4<1>;
L_0x555c00f6a8c0 .functor OR 1, L_0x555c00f6abe0, L_0x555c00f6ac80, C4<0>, C4<0>;
L_0x555c00f6a9d0 .functor XOR 1, L_0x555c00f6abe0, L_0x555c00f6ac80, C4<0>, C4<0>;
L_0x555c00f6aa90 .functor NOT 1, L_0x555c00f6abe0, C4<0>, C4<0>, C4<0>;
v0x555c00f63370_0 .net "S", 1 0, v0x555c00f678d0_0;  alias, 1 drivers
v0x555c00f63450_0 .net "a", 0 0, L_0x555c00f6abe0;  1 drivers
v0x555c00f63510_0 .net "and_o", 0 0, L_0x555c00f6a850;  1 drivers
v0x555c00f635e0_0 .net "b", 0 0, L_0x555c00f6ac80;  1 drivers
v0x555c00f63680_0 .net "not_o", 0 0, L_0x555c00f6aa90;  1 drivers
v0x555c00f63770_0 .net "or_o", 0 0, L_0x555c00f6a8c0;  1 drivers
v0x555c00f63840_0 .net "out", 0 0, v0x555c00f631b0_0;  1 drivers
v0x555c00f63910_0 .net "xor_o", 0 0, L_0x555c00f6a9d0;  1 drivers
S_0x555c00f62a80 .scope module, "mux_cl" "mux4_1" 8 10, 9 1 0, S_0x555c00f62800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x555c00f62d30_0 .net "S", 1 0, v0x555c00f678d0_0;  alias, 1 drivers
v0x555c00f62ea0_0 .net "a", 0 0, L_0x555c00f6a850;  alias, 1 drivers
v0x555c00f62f60_0 .net "b", 0 0, L_0x555c00f6a8c0;  alias, 1 drivers
v0x555c00f63030_0 .net "c", 0 0, L_0x555c00f6a9d0;  alias, 1 drivers
v0x555c00f630f0_0 .net "d", 0 0, L_0x555c00f6aa90;  alias, 1 drivers
v0x555c00f631b0_0 .var "out", 0 0;
E_0x555c00f43000/0 .event edge, v0x555c00f609d0_0, v0x555c00f630f0_0, v0x555c00f63030_0, v0x555c00f62f60_0;
E_0x555c00f43000/1 .event edge, v0x555c00f62ea0_0;
E_0x555c00f43000 .event/or E_0x555c00f43000/0, E_0x555c00f43000/1;
S_0x555c00f63a10 .scope module, "cl3" "cl" 7 6, 8 1 0, S_0x555c00f60240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x555c00f6ad60 .functor AND 1, L_0x555c00f6b230, L_0x555c00f6b320, C4<1>, C4<1>;
L_0x555c00f6add0 .functor OR 1, L_0x555c00f6b230, L_0x555c00f6b320, C4<0>, C4<0>;
L_0x555c00f6aee0 .functor XOR 1, L_0x555c00f6b230, L_0x555c00f6b320, C4<0>, C4<0>;
L_0x555c00f6afc0 .functor NOT 1, L_0x555c00f6b230, C4<0>, C4<0>, C4<0>;
v0x555c00f64570_0 .net "S", 1 0, v0x555c00f678d0_0;  alias, 1 drivers
v0x555c00f64650_0 .net "a", 0 0, L_0x555c00f6b230;  1 drivers
v0x555c00f64710_0 .net "and_o", 0 0, L_0x555c00f6ad60;  1 drivers
v0x555c00f647e0_0 .net "b", 0 0, L_0x555c00f6b320;  1 drivers
v0x555c00f64880_0 .net "not_o", 0 0, L_0x555c00f6afc0;  1 drivers
v0x555c00f64970_0 .net "or_o", 0 0, L_0x555c00f6add0;  1 drivers
v0x555c00f64a40_0 .net "out", 0 0, v0x555c00f643b0_0;  1 drivers
v0x555c00f64b10_0 .net "xor_o", 0 0, L_0x555c00f6aee0;  1 drivers
S_0x555c00f63c60 .scope module, "mux_cl" "mux4_1" 8 10, 9 1 0, S_0x555c00f63a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x555c00f63f70_0 .net "S", 1 0, v0x555c00f678d0_0;  alias, 1 drivers
v0x555c00f64050_0 .net "a", 0 0, L_0x555c00f6ad60;  alias, 1 drivers
v0x555c00f64110_0 .net "b", 0 0, L_0x555c00f6add0;  alias, 1 drivers
v0x555c00f641e0_0 .net "c", 0 0, L_0x555c00f6aee0;  alias, 1 drivers
v0x555c00f642a0_0 .net "d", 0 0, L_0x555c00f6afc0;  alias, 1 drivers
v0x555c00f643b0_0 .var "out", 0 0;
E_0x555c00f63ee0/0 .event edge, v0x555c00f609d0_0, v0x555c00f642a0_0, v0x555c00f641e0_0, v0x555c00f64110_0;
E_0x555c00f63ee0/1 .event edge, v0x555c00f64050_0;
E_0x555c00f63ee0 .event/or E_0x555c00f63ee0/0, E_0x555c00f63ee0/1;
    .scope S_0x555c00f606e0;
T_1 ;
    %wait E_0x555c00ecf570;
    %load/vec4 v0x555c00f609d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x555c00f60ad0_0;
    %store/vec4 v0x555c00f60e30_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x555c00f60b90_0;
    %store/vec4 v0x555c00f60e30_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x555c00f60c60_0;
    %store/vec4 v0x555c00f60e30_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x555c00f60d20_0;
    %store/vec4 v0x555c00f60e30_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x555c00f618b0;
T_2 ;
    %wait E_0x555c00f42ee0;
    %load/vec4 v0x555c00f61b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x555c00f61cb0_0;
    %store/vec4 v0x555c00f61fe0_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x555c00f61d70_0;
    %store/vec4 v0x555c00f61fe0_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x555c00f61e10_0;
    %store/vec4 v0x555c00f61fe0_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x555c00f61ed0_0;
    %store/vec4 v0x555c00f61fe0_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555c00f62a80;
T_3 ;
    %wait E_0x555c00f43000;
    %load/vec4 v0x555c00f62d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x555c00f62ea0_0;
    %store/vec4 v0x555c00f631b0_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x555c00f62f60_0;
    %store/vec4 v0x555c00f631b0_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x555c00f63030_0;
    %store/vec4 v0x555c00f631b0_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x555c00f630f0_0;
    %store/vec4 v0x555c00f631b0_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555c00f63c60;
T_4 ;
    %wait E_0x555c00f63ee0;
    %load/vec4 v0x555c00f63f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x555c00f64050_0;
    %store/vec4 v0x555c00f643b0_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x555c00f64110_0;
    %store/vec4 v0x555c00f643b0_0, 0, 1;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x555c00f641e0_0;
    %store/vec4 v0x555c00f643b0_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x555c00f642a0_0;
    %store/vec4 v0x555c00f643b0_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555c00f40720;
T_5 ;
    %vpi_call 2 21 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c00f67620_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c00f67c30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555c00f678d0_0, 0, 2;
    %pushi/vec4 4, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c00f67b40_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555c00f67700_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555c00f677c0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %fork TD_alu_tb.check, S_0x555c00f33e40;
    %join;
    %delay 999, 0;
    %load/vec4 v0x555c00f677c0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x555c00f677c0_0, 0, 4;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %load/vec4 v0x555c00f67700_0;
    %addi 1, 0, 4;
    %store/vec4 v0x555c00f67700_0, 0, 4;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x555c00f67b40_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x555c00f67b40_0, 0, 1;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x555c00f678d0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x555c00f678d0_0, 0, 2;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x555c00f67c30_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x555c00f67c30_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 52 "$display", "Encontradas %d operaciones erroneas", v0x555c00f67620_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "compl1.v";
    "mux4_2.v";
    "sum4_v2.v";
    "ul4.v";
    "cl.v";
    "mux4_1.v";
