/// Auto-generated bit field definitions for TAMP
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32g0::tamp {

using namespace alloy::hal::bitfields;

// ============================================================================
// TAMP Bit Field Definitions
// ============================================================================

/// TAMP_CR1 - TAMP control register 1
namespace tamp_cr1 {
    /// Tamper detection on TAMP_IN1 enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using TAMP1E = BitField<0, 1>;
    constexpr uint32_t TAMP1E_Pos = 0;
    constexpr uint32_t TAMP1E_Msk = TAMP1E::mask;
    /// Enumerated values for TAMP1E
    namespace tamp1e {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Tamper detection on TAMP_IN2 enable
    /// Position: 1, Width: 1
    /// Access: read-write
    using TAMP2E = BitField<1, 1>;
    constexpr uint32_t TAMP2E_Pos = 1;
    constexpr uint32_t TAMP2E_Msk = TAMP2E::mask;
    /// Enumerated values for TAMP2E
    namespace tamp2e {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Internal tamper 3 enable: LSE monitoring
    /// Position: 18, Width: 1
    /// Access: read-write
    using ITAMP3E = BitField<18, 1>;
    constexpr uint32_t ITAMP3E_Pos = 18;
    constexpr uint32_t ITAMP3E_Msk = ITAMP3E::mask;
    /// Enumerated values for ITAMP3E
    namespace itamp3e {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Internal tamper 4 enable: HSE monitoring
    /// Position: 19, Width: 1
    /// Access: read-write
    using ITAMP4E = BitField<19, 1>;
    constexpr uint32_t ITAMP4E_Pos = 19;
    constexpr uint32_t ITAMP4E_Msk = ITAMP4E::mask;
    /// Enumerated values for ITAMP4E
    namespace itamp4e {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Internal tamper 5 enable: RTC calendar overflow
    /// Position: 20, Width: 1
    /// Access: read-write
    using ITAMP5E = BitField<20, 1>;
    constexpr uint32_t ITAMP5E_Pos = 20;
    constexpr uint32_t ITAMP5E_Msk = ITAMP5E::mask;
    /// Enumerated values for ITAMP5E
    namespace itamp5e {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Internal tamper 6 enable: ST manufacturer readout
    /// Position: 21, Width: 1
    /// Access: read-write
    using ITAMP6E = BitField<21, 1>;
    constexpr uint32_t ITAMP6E_Pos = 21;
    constexpr uint32_t ITAMP6E_Msk = ITAMP6E::mask;
    /// Enumerated values for ITAMP6E
    namespace itamp6e {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace tamp_cr1

/// TAMP_CR2 - TAMP control register 2
namespace tamp_cr2 {
    /// Tamper 1 no erase
    /// Position: 0, Width: 1
    /// Access: read-write
    using TAMP1NOER = BitField<0, 1>;
    constexpr uint32_t TAMP1NOER_Pos = 0;
    constexpr uint32_t TAMP1NOER_Msk = TAMP1NOER::mask;
    /// Enumerated values for TAMP1NOER
    namespace tamp1noer {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Tamper 2 no erase
    /// Position: 1, Width: 1
    /// Access: read-write
    using TAMP2NOER = BitField<1, 1>;
    constexpr uint32_t TAMP2NOER_Pos = 1;
    constexpr uint32_t TAMP2NOER_Msk = TAMP2NOER::mask;
    /// Enumerated values for TAMP2NOER
    namespace tamp2noer {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Tamper 1 mask The tamper 1 interrupt must not be enabled when TAMP1MSK is set.
    /// Position: 16, Width: 1
    /// Access: read-write
    using TAMP1MSK = BitField<16, 1>;
    constexpr uint32_t TAMP1MSK_Pos = 16;
    constexpr uint32_t TAMP1MSK_Msk = TAMP1MSK::mask;
    /// Enumerated values for TAMP1MSK
    namespace tamp1msk {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Tamper 2 mask The tamper 2 interrupt must not be enabled when TAMP2MSK is set.
    /// Position: 17, Width: 1
    /// Access: read-write
    using TAMP2MSK = BitField<17, 1>;
    constexpr uint32_t TAMP2MSK_Pos = 17;
    constexpr uint32_t TAMP2MSK_Msk = TAMP2MSK::mask;
    /// Enumerated values for TAMP2MSK
    namespace tamp2msk {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Active level for tamper 1 input (active mode disabled) If TAMPFLT = 00 Tamper 1 input rising edge and high level triggers a tamper detection event. If TAMPFLT = 00 Tamper 1 input falling edge and low level triggers a tamper detection event.
    /// Position: 24, Width: 1
    /// Access: read-write
    using TAMP1TRG = BitField<24, 1>;
    constexpr uint32_t TAMP1TRG_Pos = 24;
    constexpr uint32_t TAMP1TRG_Msk = TAMP1TRG::mask;
    /// Enumerated values for TAMP1TRG
    namespace tamp1trg {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Active level for tamper 2 input (active mode disabled) If TAMPFLT = 00 Tamper 2 input rising edge and high level triggers a tamper detection event. If TAMPFLT = 00 Tamper 2 input falling edge and low level triggers a tamper detection event.
    /// Position: 25, Width: 1
    /// Access: read-write
    using TAMP2TRG = BitField<25, 1>;
    constexpr uint32_t TAMP2TRG_Pos = 25;
    constexpr uint32_t TAMP2TRG_Msk = TAMP2TRG::mask;
    /// Enumerated values for TAMP2TRG
    namespace tamp2trg {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace tamp_cr2

/// TAMP_FLTCR - TAMP filter control register
namespace tamp_fltcr {
    /// Tamper sampling frequency Determines the frequency at which each of the TAMP_INx inputs are sampled.
    /// Position: 0, Width: 3
    /// Access: read-write
    using TAMPFREQ = BitField<0, 3>;
    constexpr uint32_t TAMPFREQ_Pos = 0;
    constexpr uint32_t TAMPFREQ_Msk = TAMPFREQ::mask;
    /// Enumerated values for TAMPFREQ
    namespace tampfreq {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
    }

    /// TAMP_INx filter count These bits determines the number of consecutive samples at the specified level (TAMP*TRG) needed to activate a tamper event. TAMPFLT is valid for each of the TAMP_INx inputs.
    /// Position: 3, Width: 2
    /// Access: read-write
    using TAMPFLT = BitField<3, 2>;
    constexpr uint32_t TAMPFLT_Pos = 3;
    constexpr uint32_t TAMPFLT_Msk = TAMPFLT::mask;
    /// Enumerated values for TAMPFLT
    namespace tampflt {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// TAMP_INx precharge duration These bit determines the duration of time during which the pull-up/is activated before each sample. TAMPPRCH is valid for each of the TAMP_INx inputs.
    /// Position: 5, Width: 2
    /// Access: read-write
    using TAMPPRCH = BitField<5, 2>;
    constexpr uint32_t TAMPPRCH_Pos = 5;
    constexpr uint32_t TAMPPRCH_Msk = TAMPPRCH::mask;
    /// Enumerated values for TAMPPRCH
    namespace tampprch {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// TAMP_INx pull-up disable This bit determines if each of the TAMPx pins are precharged before each sample.
    /// Position: 7, Width: 1
    /// Access: read-write
    using TAMPPUDIS = BitField<7, 1>;
    constexpr uint32_t TAMPPUDIS_Pos = 7;
    constexpr uint32_t TAMPPUDIS_Msk = TAMPPUDIS::mask;
    /// Enumerated values for TAMPPUDIS
    namespace tamppudis {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace tamp_fltcr

/// TAMP_IER - TAMP interrupt enable register
namespace tamp_ier {
    /// Tamper 1 interrupt enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using TAMP1IE = BitField<0, 1>;
    constexpr uint32_t TAMP1IE_Pos = 0;
    constexpr uint32_t TAMP1IE_Msk = TAMP1IE::mask;
    /// Enumerated values for TAMP1IE
    namespace tamp1ie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Tamper 2 interrupt enable
    /// Position: 1, Width: 1
    /// Access: read-write
    using TAMP2IE = BitField<1, 1>;
    constexpr uint32_t TAMP2IE_Pos = 1;
    constexpr uint32_t TAMP2IE_Msk = TAMP2IE::mask;
    /// Enumerated values for TAMP2IE
    namespace tamp2ie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Internal tamper 3 interrupt enable: LSE monitoring
    /// Position: 18, Width: 1
    /// Access: read-write
    using ITAMP3IE = BitField<18, 1>;
    constexpr uint32_t ITAMP3IE_Pos = 18;
    constexpr uint32_t ITAMP3IE_Msk = ITAMP3IE::mask;
    /// Enumerated values for ITAMP3IE
    namespace itamp3ie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Internal tamper 4 interrupt enable: HSE monitoring
    /// Position: 19, Width: 1
    /// Access: read-write
    using ITAMP4IE = BitField<19, 1>;
    constexpr uint32_t ITAMP4IE_Pos = 19;
    constexpr uint32_t ITAMP4IE_Msk = ITAMP4IE::mask;
    /// Enumerated values for ITAMP4IE
    namespace itamp4ie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Internal tamper 5 interrupt enable: RTC calendar overflow
    /// Position: 20, Width: 1
    /// Access: read-write
    using ITAMP5IE = BitField<20, 1>;
    constexpr uint32_t ITAMP5IE_Pos = 20;
    constexpr uint32_t ITAMP5IE_Msk = ITAMP5IE::mask;
    /// Enumerated values for ITAMP5IE
    namespace itamp5ie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Internal tamper 6 interrupt enable: ST manufacturer readout
    /// Position: 21, Width: 1
    /// Access: read-write
    using ITAMP6IE = BitField<21, 1>;
    constexpr uint32_t ITAMP6IE_Pos = 21;
    constexpr uint32_t ITAMP6IE_Msk = ITAMP6IE::mask;
    /// Enumerated values for ITAMP6IE
    namespace itamp6ie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace tamp_ier

/// TAMP_SR - TAMP status register
namespace tamp_sr {
    /// TAMP1 detection flag This flag is set by hardware when a tamper detection event is detected on the TAMP1 input.
    /// Position: 0, Width: 1
    /// Access: read-only
    using TAMP1F = BitField<0, 1>;
    constexpr uint32_t TAMP1F_Pos = 0;
    constexpr uint32_t TAMP1F_Msk = TAMP1F::mask;

    /// TAMP2 detection flag This flag is set by hardware when a tamper detection event is detected on the TAMP2 input.
    /// Position: 1, Width: 1
    /// Access: read-only
    using TAMP2F = BitField<1, 1>;
    constexpr uint32_t TAMP2F_Pos = 1;
    constexpr uint32_t TAMP2F_Msk = TAMP2F::mask;

    /// LSE monitoring tamper detection flag This flag is set by hardware when a tamper detection event is detected on the internal tamper 3.
    /// Position: 18, Width: 1
    /// Access: read-only
    using ITAMP3F = BitField<18, 1>;
    constexpr uint32_t ITAMP3F_Pos = 18;
    constexpr uint32_t ITAMP3F_Msk = ITAMP3F::mask;

    /// HSE monitoring tamper detection flag This flag is set by hardware when a tamper detection event is detected on the internal tamper 4.
    /// Position: 19, Width: 1
    /// Access: read-only
    using ITAMP4F = BitField<19, 1>;
    constexpr uint32_t ITAMP4F_Pos = 19;
    constexpr uint32_t ITAMP4F_Msk = ITAMP4F::mask;

    /// RTC calendar overflow tamper detection flag This flag is set by hardware when a tamper detection event is detected on the internal tamper 5.
    /// Position: 20, Width: 1
    /// Access: read-only
    using ITAMP5F = BitField<20, 1>;
    constexpr uint32_t ITAMP5F_Pos = 20;
    constexpr uint32_t ITAMP5F_Msk = ITAMP5F::mask;

    /// ST manufacturer readout tamper detection flag This flag is set by hardware when a tamper detection event is detected on the internal tamper 6.
    /// Position: 21, Width: 1
    /// Access: read-only
    using ITAMP6F = BitField<21, 1>;
    constexpr uint32_t ITAMP6F_Pos = 21;
    constexpr uint32_t ITAMP6F_Msk = ITAMP6F::mask;

}  // namespace tamp_sr

/// TAMP_MISR - TAMP masked interrupt status register
namespace tamp_misr {
    /// TAMP1 interrupt masked flag This flag is set by hardware when the tamper 1 interrupt is raised.
    /// Position: 0, Width: 1
    /// Access: read-only
    using TAMP1MF = BitField<0, 1>;
    constexpr uint32_t TAMP1MF_Pos = 0;
    constexpr uint32_t TAMP1MF_Msk = TAMP1MF::mask;

    /// TAMP2 interrupt masked flag This flag is set by hardware when the tamper 2 interrupt is raised.
    /// Position: 1, Width: 1
    /// Access: read-only
    using TAMP2MF = BitField<1, 1>;
    constexpr uint32_t TAMP2MF_Pos = 1;
    constexpr uint32_t TAMP2MF_Msk = TAMP2MF::mask;

    /// LSE monitoring tamper interrupt masked flag This flag is set by hardware when the internal tamper 3 interrupt is raised.
    /// Position: 18, Width: 1
    /// Access: read-only
    using ITAMP3MF = BitField<18, 1>;
    constexpr uint32_t ITAMP3MF_Pos = 18;
    constexpr uint32_t ITAMP3MF_Msk = ITAMP3MF::mask;

    /// HSE monitoring tamper interrupt masked flag This flag is set by hardware when the internal tamper 4 interrupt is raised.
    /// Position: 19, Width: 1
    /// Access: read-only
    using ITAMP4MF = BitField<19, 1>;
    constexpr uint32_t ITAMP4MF_Pos = 19;
    constexpr uint32_t ITAMP4MF_Msk = ITAMP4MF::mask;

    /// RTC calendar overflow tamper interrupt masked flag This flag is set by hardware when the internal tamper 5 interrupt is raised.
    /// Position: 20, Width: 1
    /// Access: read-only
    using ITAMP5MF = BitField<20, 1>;
    constexpr uint32_t ITAMP5MF_Pos = 20;
    constexpr uint32_t ITAMP5MF_Msk = ITAMP5MF::mask;

    /// ST manufacturer readout tamper interrupt masked flag This flag is set by hardware when the internal tamper 6 interrupt is raised.
    /// Position: 21, Width: 1
    /// Access: read-only
    using ITAMP6MF = BitField<21, 1>;
    constexpr uint32_t ITAMP6MF_Pos = 21;
    constexpr uint32_t ITAMP6MF_Msk = ITAMP6MF::mask;

}  // namespace tamp_misr

/// TAMP_SCR - TAMP status clear register
namespace tamp_scr {
    /// Clear TAMP1 detection flag Writing 1 in this bit clears the TAMP1F bit in the TAMP_SR register.
    /// Position: 0, Width: 1
    /// Access: write-only
    using CTAMP1F = BitField<0, 1>;
    constexpr uint32_t CTAMP1F_Pos = 0;
    constexpr uint32_t CTAMP1F_Msk = CTAMP1F::mask;

    /// Clear TAMP2 detection flag Writing 1 in this bit clears the TAMP2F bit in the TAMP_SR register.
    /// Position: 1, Width: 1
    /// Access: write-only
    using CTAMP2F = BitField<1, 1>;
    constexpr uint32_t CTAMP2F_Pos = 1;
    constexpr uint32_t CTAMP2F_Msk = CTAMP2F::mask;

    /// Clear ITAMP3 detection flag Writing 1 in this bit clears the ITAMP3F bit in the TAMP_SR register.
    /// Position: 18, Width: 1
    /// Access: write-only
    using CITAMP3F = BitField<18, 1>;
    constexpr uint32_t CITAMP3F_Pos = 18;
    constexpr uint32_t CITAMP3F_Msk = CITAMP3F::mask;

    /// Clear ITAMP4 detection flag Writing 1 in this bit clears the ITAMP4F bit in the TAMP_SR register.
    /// Position: 19, Width: 1
    /// Access: write-only
    using CITAMP4F = BitField<19, 1>;
    constexpr uint32_t CITAMP4F_Pos = 19;
    constexpr uint32_t CITAMP4F_Msk = CITAMP4F::mask;

    /// Clear ITAMP5 detection flag Writing 1 in this bit clears the ITAMP5F bit in the TAMP_SR register.
    /// Position: 20, Width: 1
    /// Access: write-only
    using CITAMP5F = BitField<20, 1>;
    constexpr uint32_t CITAMP5F_Pos = 20;
    constexpr uint32_t CITAMP5F_Msk = CITAMP5F::mask;

    /// Clear ITAMP6 detection flag Writing 1 in this bit clears the ITAMP6F bit in the TAMP_SR register.
    /// Position: 21, Width: 1
    /// Access: write-only
    using CITAMP6F = BitField<21, 1>;
    constexpr uint32_t CITAMP6F_Pos = 21;
    constexpr uint32_t CITAMP6F_Msk = CITAMP6F::mask;

}  // namespace tamp_scr

/// TAMP_BKP0R - TAMP backup 0 register
namespace tamp_bkp0r {
    /// The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled.
    /// Position: 0, Width: 32
    /// Access: read-write
    using BKP = BitField<0, 32>;
    constexpr uint32_t BKP_Pos = 0;
    constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace tamp_bkp0r

/// TAMP_BKP1R - TAMP backup 1 register
namespace tamp_bkp1r {
    /// The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled.
    /// Position: 0, Width: 32
    /// Access: read-write
    using BKP = BitField<0, 32>;
    constexpr uint32_t BKP_Pos = 0;
    constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace tamp_bkp1r

/// TAMP_BKP2R - TAMP backup 2 register
namespace tamp_bkp2r {
    /// The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled.
    /// Position: 0, Width: 32
    /// Access: read-write
    using BKP = BitField<0, 32>;
    constexpr uint32_t BKP_Pos = 0;
    constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace tamp_bkp2r

/// TAMP_BKP3R - TAMP backup 3 register
namespace tamp_bkp3r {
    /// The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled.
    /// Position: 0, Width: 32
    /// Access: read-write
    using BKP = BitField<0, 32>;
    constexpr uint32_t BKP_Pos = 0;
    constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace tamp_bkp3r

/// TAMP_BKP4R - TAMP backup 4 register
namespace tamp_bkp4r {
    /// The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled.
    /// Position: 0, Width: 32
    /// Access: read-write
    using BKP = BitField<0, 32>;
    constexpr uint32_t BKP_Pos = 0;
    constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace tamp_bkp4r

}  // namespace alloy::hal::st::stm32g0::tamp
