 
****************************************
Report : timing
        -path full_clock
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Nov 13 13:49:54 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.007                0.927     0.003      0.503 r    (61.56,13.63)                         
  tdi (net)                      3        0.003                                    0.930     0.000      0.503 r    [0.00,0.00]                           
  U472/I (INVD1BWP16P90CPD)                         0.000     0.007     0.000      0.930     0.000 *    0.503 r    (59.20,16.27)                         0.80
  U472/ZN (INVD1BWP16P90CPD)                                  0.008                0.927     0.008      0.511 f    (59.27,16.28)                         0.80
  n465 (net)                     1        0.001                                    0.930     0.000      0.511 f    [0.00,0.00]                           
  U555/I (INVD2BWP16P90CPD)                         0.000     0.008     0.000      0.930     0.000 *    0.511 f    (59.96,15.89)                         0.80
  U555/ZN (INVD2BWP16P90CPD)                                  0.177                0.927     0.097      0.608 r    (60.00,15.89)                         0.80
  dbg_datf_si[0] (net)           1        0.100                                    0.930     0.000      0.608 r    [0.00,0.10]                           
  dbg_datf_si[0] (out)                              0.000     0.177     0.000      0.930     0.006 *    0.614 r    (61.56,16.03)                         
  data arrival time                                                                                     0.614                                            

  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                          0.048      0.048                                            
  output external delay                                                                     -0.500     -0.452                                            
  data required time                                                                                   -0.452                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   -0.452                                            
  data arrival time                                                                                    -0.614                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1.066                                            


  Startpoint: dbg_attn_flags[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_attn_flags[0] (in)                                                     0.006                0.927     0.001      0.501 f    (61.56,14.83)                         
  dbg_attn_flags[0] (net)                       1        0.001                                    0.930     0.000      0.501 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.006     0.000      0.930     0.000 *    0.501 f    (53.46,15.26)                         0.80
  data arrival time                                                                                                    0.501                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.048      0.048                                            
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                         0.000      0.048 r                                          
  library hold time                                                                                         0.022      0.070                                            
  data required time                                                                                                   0.070                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.070                                            
  data arrival time                                                                                                   -0.501                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.431                                            


  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPD)        0.000     0.040     0.000      0.930     0.000      0.000 r    (57.14,21.55)                         0.80
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPD)                   0.010                0.927     0.059      0.059 r    (56.89,21.51)                         0.80
  n404 (net)                                    1        0.001                                    0.930     0.000      0.059 r    [0.00,0.00]                           
  U527/I (BUFFD1BWP16P90CPD)                                       0.000     0.010     0.000      0.930     0.000 *    0.059 r    (59.13,19.83)                         0.80
  U527/Z (BUFFD1BWP16P90CPD)                                                 0.352                0.927     0.194      0.254 r    (59.29,19.83)                         0.80
  dbg_avail_force[0] (net)                      2        0.101                                    0.930     0.000      0.254 r    [0.00,0.10]                           
  dbg_avail_force[0] (out)                                         0.000     0.352     0.000      0.930     0.008 *    0.262 r    (61.56,17.71)                         
  data arrival time                                                                                                    0.262                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.048      0.048                                            
  output external delay                                                                                    -0.500     -0.452                                            
  data required time                                                                                                  -0.452                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  -0.452                                            
  data arrival time                                                                                                   -0.262                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.714                                            


  Startpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.040     0.000      0.930     0.000      0.000 r    (55.13,15.30)          i              0.80
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/Q (DFCNQD1BWP16P90CPD)           0.007                0.927     0.063      0.063 f    (54.88,15.26)                         0.80
  i_img2_jtag_attn_dbg_attn_flags_r0_0_ (net)
                                                1        0.001                                    0.930     0.000      0.063 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.007     0.000      0.930     0.000 *    0.063 f    (52.61,16.83)                         0.80
  data arrival time                                                                                                    0.063                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.048      0.048                                            
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)                                         0.000      0.048 r                                          
  library hold time                                                                                         0.022      0.070                                            
  data required time                                                                                                   0.070                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.070                                            
  data arrival time                                                                                                   -0.063                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.007                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.005                0.912     0.002      0.502 r    (61.56,13.63)                         
  tdi (net)                      3        0.003                                    0.930     0.000      0.502 r    [0.00,0.00]                           
  U472/I (INVD1BWP16P90CPD)                         0.000     0.005     0.000      0.930     0.000 *    0.502 r    (59.20,16.27)                         0.88
  U472/ZN (INVD1BWP16P90CPD)                                  0.005                0.912     0.005      0.508 f    (59.27,16.28)                         0.88
  n465 (net)                     1        0.001                                    0.930     0.000      0.508 f    [0.00,0.00]                           
  U555/I (INVD2BWP16P90CPD)                         0.000     0.005     0.000      0.930     0.000 *    0.508 f    (59.96,15.89)                         0.88
  U555/ZN (INVD2BWP16P90CPD)                                  0.140                0.912     0.076      0.584 r    (60.00,15.89)                         0.88
  dbg_datf_si[0] (net)           1        0.100                                    0.930     0.000      0.584 r    [0.00,0.10]                           
  dbg_datf_si[0] (out)                              0.000     0.140     0.000      0.930     0.002 *    0.586 r    (61.56,16.03)                         
  data arrival time                                                                                     0.586                                            

  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                          0.043      0.043                                            
  output external delay                                                                     -0.500     -0.457                                            
  data required time                                                                                   -0.457                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   -0.457                                            
  data arrival time                                                                                    -0.586                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1.043                                            


  Startpoint: dbg_attn_flags[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_attn_flags[0] (in)                                                     0.004                0.912     0.001      0.501 f    (61.56,14.83)                         
  dbg_attn_flags[0] (net)                       1        0.001                                    0.930     0.000      0.501 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.004     0.000      0.930     0.000 *    0.501 f    (53.46,15.26)                         0.88
  data arrival time                                                                                                    0.501                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.043      0.043                                            
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                         0.000      0.043 r                                          
  library hold time                                                                                         0.020      0.063                                            
  data required time                                                                                                   0.063                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.063                                            
  data arrival time                                                                                                   -0.501                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.438                                            


  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPD)        0.000     0.060     0.000      0.930     0.000      0.000 r    (57.14,21.55)                         0.88
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPD)                   0.007                0.912     0.046      0.046 r    (56.89,21.51)                         0.88
  n404 (net)                                    1        0.001                                    0.930     0.000      0.046 r    [0.00,0.00]                           
  U527/I (BUFFD1BWP16P90CPD)                                       0.000     0.007     0.000      0.930     0.000 *    0.046 r    (59.13,19.83)                         0.88
  U527/Z (BUFFD1BWP16P90CPD)                                                 0.278                0.912     0.153      0.199 r    (59.29,19.83)                         0.88
  dbg_avail_force[0] (net)                      2        0.102                                    0.930     0.000      0.199 r    [0.00,0.10]                           
  dbg_avail_force[0] (out)                                         0.000     0.278     0.000      0.930     0.003 *    0.203 r    (61.56,17.71)                         
  data arrival time                                                                                                    0.203                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.043      0.043                                            
  output external delay                                                                                    -0.500     -0.457                                            
  data required time                                                                                                  -0.457                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  -0.457                                            
  data arrival time                                                                                                   -0.203                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.660                                            


  Startpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.060     0.000      0.930     0.000      0.000 r    (55.13,15.30)          i              0.88
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/Q (DFCNQD1BWP16P90CPD)           0.005                0.912     0.049      0.049 f    (54.88,15.26)                         0.88
  i_img2_jtag_attn_dbg_attn_flags_r0_0_ (net)
                                                1        0.001                                    0.930     0.000      0.049 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.005     0.000      0.930     0.000 *    0.049 f    (52.61,16.83)                         0.88
  data arrival time                                                                                                    0.049                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.043      0.043                                            
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)                                         0.000      0.043 r                                          
  library hold time                                                                                         0.020      0.063                                            
  data required time                                                                                                   0.063                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.063                                            
  data arrival time                                                                                                   -0.049                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.014                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.010                0.942     0.004      0.504 r    (61.56,13.63)                         
  tdi (net)                      3        0.003                                    0.930     0.000      0.504 r    [0.00,0.00]                           
  U472/I (INVD1BWP16P90CPD)                         0.000     0.010     0.000      0.930     0.000 *    0.504 r    (59.20,16.27)                         0.72
  U472/ZN (INVD1BWP16P90CPD)                                  0.012                0.942     0.012      0.516 f    (59.27,16.28)                         0.72
  n465 (net)                     1        0.001                                    0.930     0.000      0.516 f    [0.00,0.00]                           
  U555/I (INVD2BWP16P90CPD)                         0.000     0.012     0.000      0.930     0.000 *    0.516 f    (59.96,15.89)                         0.72
  U555/ZN (INVD2BWP16P90CPD)                                  0.240                0.942     0.133      0.650 r    (60.00,15.89)                         0.72
  dbg_datf_si[0] (net)           1        0.100                                    0.930     0.000      0.650 r    [0.00,0.10]                           
  dbg_datf_si[0] (out)                              0.000     0.240     0.000      0.930     0.012 *    0.661 r    (61.56,16.03)                         
  data arrival time                                                                                     0.661                                            

  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                          0.053      0.053                                            
  output external delay                                                                     -0.500     -0.447                                            
  data required time                                                                                   -0.447                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   -0.447                                            
  data arrival time                                                                                    -0.661                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1.108                                            


  Startpoint: dbg_attn_flags[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_attn_flags[0] (in)                                                     0.008                0.942     0.002      0.502 f    (61.56,14.83)                         
  dbg_attn_flags[0] (net)                       1        0.001                                    0.930     0.000      0.502 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.008     0.000      0.930     0.000 *    0.502 f    (53.46,15.26)                         0.72
  data arrival time                                                                                                    0.502                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.053      0.053                                            
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                         0.000      0.053 r                                          
  library hold time                                                                                         0.046      0.099                                            
  data required time                                                                                                   0.099                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.099                                            
  data arrival time                                                                                                   -0.502                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.403                                            


  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPD)        0.000     0.070     0.000      0.930     0.000      0.000 r    (57.14,21.55)                         0.72
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPD)                   0.014                0.942     0.098      0.098 r    (56.89,21.51)                         0.72
  n404 (net)                                    1        0.001                                    0.930     0.000      0.098 r    [0.00,0.00]                           
  U527/I (BUFFD1BWP16P90CPD)                                       0.000     0.014     0.000      0.930     0.000 *    0.098 r    (59.13,19.83)                         0.72
  U527/Z (BUFFD1BWP16P90CPD)                                                 0.478                0.942     0.268      0.367 r    (59.29,19.83)                         0.72
  dbg_avail_force[0] (net)                      2        0.101                                    0.930     0.000      0.367 r    [0.00,0.10]                           
  dbg_avail_force[0] (out)                                         0.000     0.478     0.000      0.930     0.014 *    0.381 r    (61.56,17.71)                         
  data arrival time                                                                                                    0.381                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.053      0.053                                            
  output external delay                                                                                    -0.500     -0.447                                            
  data required time                                                                                                  -0.447                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  -0.447                                            
  data arrival time                                                                                                   -0.381                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.828                                            


  Startpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.070     0.000      0.930     0.000      0.000 r    (55.13,15.30)          i              0.72
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/Q (DFCNQD1BWP16P90CPD)           0.010                0.942     0.105      0.105 f    (54.88,15.26)                         0.72
  i_img2_jtag_attn_dbg_attn_flags_r0_0_ (net)
                                                1        0.001                                    0.930     0.000      0.105 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.010     0.000      0.930     0.000 *    0.105 f    (52.61,16.83)                         0.72
  data arrival time                                                                                                    0.105                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.053      0.053                                            
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)                                         0.000      0.053 r                                          
  library hold time                                                                                         0.045      0.098                                            
  data required time                                                                                                   0.098                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.098                                            
  data arrival time                                                                                                   -0.105                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.007                                            


1
