[{"schematic":[["analog/pfet",[8,-32,0],{"W":"16"}],["analog/pfet",[8,-64,0],{"W":"16"}],["port",[-16,-16,0],{"signal":"A"}],["port",[-16,-48,0],{"signal":"B"}],["port",[56,0,4],{"signal":"Z"}],["analog/nfet",[8,0,0],{"W":"4"}],["wire",[-16,-16,0,0,32]],["vdd",[8,-64,0]],["ground",[32,32,0]],["analog/nfet",[56,0,0],{"W":"4"}],["wire",[8,32,0,24,0]],["wire",[56,32,0,-24,0]],["wire",[32,16,0,0,-64]],["wire",[32,-48,0,-48,0]],["wire",[8,0,0,48,0]]],"icon":[["terminal",[0,0,0],{"name":"A"}],["terminal",[0,16,0],{"name":"B"}],["terminal",[48,8,4],{"name":"Z"}],["line",[8,20,0,8,0]],["line",[8,-4,0,8,0]],["arc",[16,-4,0,20,12,18,9]],["arc",[16,20,6,20,12,18,9]],["circle",[38,8,0,2.23606797749979]],["arc",[8,-4,0,0,24,3,12]],["line",[8,0,0,2,0]],["line",[8,16,0,2,0]],["property",[32,14,0],{"format":"{name}","align":"top-left"}]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs A B\n.group outputs Z\n\n.cycle assert inputs tran 9n sample outputs tran 1n\n00 H\n01 L\n10 L\n11 L\n\n.plot A B\n.plot Z\n"]]},{"name":{"label":"Name","type":"string","value":"","edit":"yes","choices":[""]}}]
