
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//printf_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401268 <.init>:
  401268:	stp	x29, x30, [sp, #-16]!
  40126c:	mov	x29, sp
  401270:	bl	401640 <ferror@plt+0x60>
  401274:	ldp	x29, x30, [sp], #16
  401278:	ret

Disassembly of section .plt:

0000000000401280 <mbrtowc@plt-0x20>:
  401280:	stp	x16, x30, [sp, #-16]!
  401284:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401288:	ldr	x17, [x16, #4088]
  40128c:	add	x16, x16, #0xff8
  401290:	br	x17
  401294:	nop
  401298:	nop
  40129c:	nop

00000000004012a0 <mbrtowc@plt>:
  4012a0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4012a4:	ldr	x17, [x16]
  4012a8:	add	x16, x16, #0x0
  4012ac:	br	x17

00000000004012b0 <memcpy@plt>:
  4012b0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4012b4:	ldr	x17, [x16, #8]
  4012b8:	add	x16, x16, #0x8
  4012bc:	br	x17

00000000004012c0 <_exit@plt>:
  4012c0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4012c4:	ldr	x17, [x16, #16]
  4012c8:	add	x16, x16, #0x10
  4012cc:	br	x17

00000000004012d0 <strlen@plt>:
  4012d0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4012d4:	ldr	x17, [x16, #24]
  4012d8:	add	x16, x16, #0x18
  4012dc:	br	x17

00000000004012e0 <exit@plt>:
  4012e0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4012e4:	ldr	x17, [x16, #32]
  4012e8:	add	x16, x16, #0x20
  4012ec:	br	x17

00000000004012f0 <error@plt>:
  4012f0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4012f4:	ldr	x17, [x16, #40]
  4012f8:	add	x16, x16, #0x28
  4012fc:	br	x17

0000000000401300 <__cxa_atexit@plt>:
  401300:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401304:	ldr	x17, [x16, #48]
  401308:	add	x16, x16, #0x30
  40130c:	br	x17

0000000000401310 <lseek@plt>:
  401310:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401314:	ldr	x17, [x16, #56]
  401318:	add	x16, x16, #0x38
  40131c:	br	x17

0000000000401320 <__fpending@plt>:
  401320:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401324:	ldr	x17, [x16, #64]
  401328:	add	x16, x16, #0x40
  40132c:	br	x17

0000000000401330 <fileno@plt>:
  401330:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401334:	ldr	x17, [x16, #72]
  401338:	add	x16, x16, #0x48
  40133c:	br	x17

0000000000401340 <fclose@plt>:
  401340:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401344:	ldr	x17, [x16, #80]
  401348:	add	x16, x16, #0x50
  40134c:	br	x17

0000000000401350 <nl_langinfo@plt>:
  401350:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401354:	ldr	x17, [x16, #88]
  401358:	add	x16, x16, #0x58
  40135c:	br	x17

0000000000401360 <malloc@plt>:
  401360:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401364:	ldr	x17, [x16, #96]
  401368:	add	x16, x16, #0x60
  40136c:	br	x17

0000000000401370 <__strtol_internal@plt>:
  401370:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401374:	ldr	x17, [x16, #104]
  401378:	add	x16, x16, #0x68
  40137c:	br	x17

0000000000401380 <strncmp@plt>:
  401380:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401384:	ldr	x17, [x16, #112]
  401388:	add	x16, x16, #0x70
  40138c:	br	x17

0000000000401390 <bindtextdomain@plt>:
  401390:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401394:	ldr	x17, [x16, #120]
  401398:	add	x16, x16, #0x78
  40139c:	br	x17

00000000004013a0 <__libc_start_main@plt>:
  4013a0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4013a4:	ldr	x17, [x16, #128]
  4013a8:	add	x16, x16, #0x80
  4013ac:	br	x17

00000000004013b0 <__printf_chk@plt>:
  4013b0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4013b4:	ldr	x17, [x16, #136]
  4013b8:	add	x16, x16, #0x88
  4013bc:	br	x17

00000000004013c0 <memset@plt>:
  4013c0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4013c4:	ldr	x17, [x16, #144]
  4013c8:	add	x16, x16, #0x90
  4013cc:	br	x17

00000000004013d0 <__vfprintf_chk@plt>:
  4013d0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4013d4:	ldr	x17, [x16, #152]
  4013d8:	add	x16, x16, #0x98
  4013dc:	br	x17

00000000004013e0 <__strtoul_internal@plt>:
  4013e0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4013e4:	ldr	x17, [x16, #160]
  4013e8:	add	x16, x16, #0xa0
  4013ec:	br	x17

00000000004013f0 <calloc@plt>:
  4013f0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4013f4:	ldr	x17, [x16, #168]
  4013f8:	add	x16, x16, #0xa8
  4013fc:	br	x17

0000000000401400 <bcmp@plt>:
  401400:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401404:	ldr	x17, [x16, #176]
  401408:	add	x16, x16, #0xb0
  40140c:	br	x17

0000000000401410 <realloc@plt>:
  401410:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401414:	ldr	x17, [x16, #184]
  401418:	add	x16, x16, #0xb8
  40141c:	br	x17

0000000000401420 <strrchr@plt>:
  401420:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401424:	ldr	x17, [x16, #192]
  401428:	add	x16, x16, #0xc0
  40142c:	br	x17

0000000000401430 <__gmon_start__@plt>:
  401430:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401434:	ldr	x17, [x16, #200]
  401438:	add	x16, x16, #0xc8
  40143c:	br	x17

0000000000401440 <abort@plt>:
  401440:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401444:	ldr	x17, [x16, #208]
  401448:	add	x16, x16, #0xd0
  40144c:	br	x17

0000000000401450 <mbsinit@plt>:
  401450:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401454:	ldr	x17, [x16, #216]
  401458:	add	x16, x16, #0xd8
  40145c:	br	x17

0000000000401460 <__overflow@plt>:
  401460:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401464:	ldr	x17, [x16, #224]
  401468:	add	x16, x16, #0xe0
  40146c:	br	x17

0000000000401470 <textdomain@plt>:
  401470:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401474:	ldr	x17, [x16, #232]
  401478:	add	x16, x16, #0xe8
  40147c:	br	x17

0000000000401480 <__fprintf_chk@plt>:
  401480:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401484:	ldr	x17, [x16, #240]
  401488:	add	x16, x16, #0xf0
  40148c:	br	x17

0000000000401490 <strcmp@plt>:
  401490:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401494:	ldr	x17, [x16, #248]
  401498:	add	x16, x16, #0xf8
  40149c:	br	x17

00000000004014a0 <iconv@plt>:
  4014a0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4014a4:	ldr	x17, [x16, #256]
  4014a8:	add	x16, x16, #0x100
  4014ac:	br	x17

00000000004014b0 <__ctype_b_loc@plt>:
  4014b0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4014b4:	ldr	x17, [x16, #264]
  4014b8:	add	x16, x16, #0x108
  4014bc:	br	x17

00000000004014c0 <uselocale@plt>:
  4014c0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4014c4:	ldr	x17, [x16, #272]
  4014c8:	add	x16, x16, #0x110
  4014cc:	br	x17

00000000004014d0 <fseeko@plt>:
  4014d0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4014d4:	ldr	x17, [x16, #280]
  4014d8:	add	x16, x16, #0x118
  4014dc:	br	x17

00000000004014e0 <strtold@plt>:
  4014e0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4014e4:	ldr	x17, [x16, #288]
  4014e8:	add	x16, x16, #0x120
  4014ec:	br	x17

00000000004014f0 <free@plt>:
  4014f0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4014f4:	ldr	x17, [x16, #296]
  4014f8:	add	x16, x16, #0x128
  4014fc:	br	x17

0000000000401500 <__ctype_get_mb_cur_max@plt>:
  401500:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401504:	ldr	x17, [x16, #304]
  401508:	add	x16, x16, #0x130
  40150c:	br	x17

0000000000401510 <fwrite@plt>:
  401510:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401514:	ldr	x17, [x16, #312]
  401518:	add	x16, x16, #0x138
  40151c:	br	x17

0000000000401520 <fflush@plt>:
  401520:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401524:	ldr	x17, [x16, #320]
  401528:	add	x16, x16, #0x140
  40152c:	br	x17

0000000000401530 <iconv_open@plt>:
  401530:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401534:	ldr	x17, [x16, #328]
  401538:	add	x16, x16, #0x148
  40153c:	br	x17

0000000000401540 <memchr@plt>:
  401540:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401544:	ldr	x17, [x16, #336]
  401548:	add	x16, x16, #0x150
  40154c:	br	x17

0000000000401550 <__mempcpy_chk@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401554:	ldr	x17, [x16, #344]
  401558:	add	x16, x16, #0x158
  40155c:	br	x17

0000000000401560 <dcgettext@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401564:	ldr	x17, [x16, #352]
  401568:	add	x16, x16, #0x160
  40156c:	br	x17

0000000000401570 <fputs_unlocked@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401574:	ldr	x17, [x16, #360]
  401578:	add	x16, x16, #0x168
  40157c:	br	x17

0000000000401580 <__freading@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401584:	ldr	x17, [x16, #368]
  401588:	add	x16, x16, #0x170
  40158c:	br	x17

0000000000401590 <iswprint@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401594:	ldr	x17, [x16, #376]
  401598:	add	x16, x16, #0x178
  40159c:	br	x17

00000000004015a0 <__errno_location@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4015a4:	ldr	x17, [x16, #384]
  4015a8:	add	x16, x16, #0x180
  4015ac:	br	x17

00000000004015b0 <getenv@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4015b4:	ldr	x17, [x16, #392]
  4015b8:	add	x16, x16, #0x188
  4015bc:	br	x17

00000000004015c0 <newlocale@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4015c4:	ldr	x17, [x16, #400]
  4015c8:	add	x16, x16, #0x190
  4015cc:	br	x17

00000000004015d0 <setlocale@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4015d4:	ldr	x17, [x16, #408]
  4015d8:	add	x16, x16, #0x198
  4015dc:	br	x17

00000000004015e0 <ferror@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x16a20>
  4015e4:	ldr	x17, [x16, #416]
  4015e8:	add	x16, x16, #0x1a0
  4015ec:	br	x17

Disassembly of section .text:

00000000004015f0 <.text>:
  4015f0:	mov	x29, #0x0                   	// #0
  4015f4:	mov	x30, #0x0                   	// #0
  4015f8:	mov	x5, x0
  4015fc:	ldr	x1, [sp]
  401600:	add	x2, sp, #0x8
  401604:	mov	x6, sp
  401608:	movz	x0, #0x0, lsl #48
  40160c:	movk	x0, #0x0, lsl #32
  401610:	movk	x0, #0x40, lsl #16
  401614:	movk	x0, #0x19a8
  401618:	movz	x3, #0x0, lsl #48
  40161c:	movk	x3, #0x0, lsl #32
  401620:	movk	x3, #0x40, lsl #16
  401624:	movk	x3, #0x5c68
  401628:	movz	x4, #0x0, lsl #48
  40162c:	movk	x4, #0x0, lsl #32
  401630:	movk	x4, #0x40, lsl #16
  401634:	movk	x4, #0x5ce8
  401638:	bl	4013a0 <__libc_start_main@plt>
  40163c:	bl	401440 <abort@plt>
  401640:	adrp	x0, 417000 <ferror@plt+0x15a20>
  401644:	ldr	x0, [x0, #4064]
  401648:	cbz	x0, 401650 <ferror@plt+0x70>
  40164c:	b	401430 <__gmon_start__@plt>
  401650:	ret
  401654:	nop
  401658:	adrp	x0, 418000 <ferror@plt+0x16a20>
  40165c:	add	x0, x0, #0x220
  401660:	adrp	x1, 418000 <ferror@plt+0x16a20>
  401664:	add	x1, x1, #0x220
  401668:	cmp	x1, x0
  40166c:	b.eq	401684 <ferror@plt+0xa4>  // b.none
  401670:	adrp	x1, 405000 <ferror@plt+0x3a20>
  401674:	ldr	x1, [x1, #3352]
  401678:	cbz	x1, 401684 <ferror@plt+0xa4>
  40167c:	mov	x16, x1
  401680:	br	x16
  401684:	ret
  401688:	adrp	x0, 418000 <ferror@plt+0x16a20>
  40168c:	add	x0, x0, #0x220
  401690:	adrp	x1, 418000 <ferror@plt+0x16a20>
  401694:	add	x1, x1, #0x220
  401698:	sub	x1, x1, x0
  40169c:	lsr	x2, x1, #63
  4016a0:	add	x1, x2, x1, asr #3
  4016a4:	cmp	xzr, x1, asr #1
  4016a8:	asr	x1, x1, #1
  4016ac:	b.eq	4016c4 <ferror@plt+0xe4>  // b.none
  4016b0:	adrp	x2, 405000 <ferror@plt+0x3a20>
  4016b4:	ldr	x2, [x2, #3360]
  4016b8:	cbz	x2, 4016c4 <ferror@plt+0xe4>
  4016bc:	mov	x16, x2
  4016c0:	br	x16
  4016c4:	ret
  4016c8:	stp	x29, x30, [sp, #-32]!
  4016cc:	mov	x29, sp
  4016d0:	str	x19, [sp, #16]
  4016d4:	adrp	x19, 418000 <ferror@plt+0x16a20>
  4016d8:	ldrb	w0, [x19, #576]
  4016dc:	cbnz	w0, 4016ec <ferror@plt+0x10c>
  4016e0:	bl	401658 <ferror@plt+0x78>
  4016e4:	mov	w0, #0x1                   	// #1
  4016e8:	strb	w0, [x19, #576]
  4016ec:	ldr	x19, [sp, #16]
  4016f0:	ldp	x29, x30, [sp], #32
  4016f4:	ret
  4016f8:	b	401688 <ferror@plt+0xa8>
  4016fc:	sub	sp, sp, #0xa0
  401700:	stp	x20, x19, [sp, #144]
  401704:	mov	w19, w0
  401708:	stp	x29, x30, [sp, #112]
  40170c:	stp	x22, x21, [sp, #128]
  401710:	add	x29, sp, #0x70
  401714:	cbnz	w0, 40196c <ferror@plt+0x38c>
  401718:	adrp	x1, 405000 <ferror@plt+0x3a20>
  40171c:	add	x1, x1, #0xe37
  401720:	mov	w2, #0x5                   	// #5
  401724:	mov	x0, xzr
  401728:	bl	401560 <dcgettext@plt>
  40172c:	adrp	x8, 418000 <ferror@plt+0x16a20>
  401730:	ldr	x2, [x8, #608]
  401734:	mov	x1, x0
  401738:	mov	w0, #0x1                   	// #1
  40173c:	mov	x3, x2
  401740:	bl	4013b0 <__printf_chk@plt>
  401744:	adrp	x1, 405000 <ferror@plt+0x3a20>
  401748:	add	x1, x1, #0xe68
  40174c:	mov	w2, #0x5                   	// #5
  401750:	mov	x0, xzr
  401754:	bl	401560 <dcgettext@plt>
  401758:	adrp	x22, 418000 <ferror@plt+0x16a20>
  40175c:	ldr	x1, [x22, #560]
  401760:	bl	401570 <fputs_unlocked@plt>
  401764:	adrp	x1, 405000 <ferror@plt+0x3a20>
  401768:	add	x1, x1, #0xeb1
  40176c:	mov	w2, #0x5                   	// #5
  401770:	mov	x0, xzr
  401774:	bl	401560 <dcgettext@plt>
  401778:	ldr	x1, [x22, #560]
  40177c:	bl	401570 <fputs_unlocked@plt>
  401780:	adrp	x1, 405000 <ferror@plt+0x3a20>
  401784:	add	x1, x1, #0xede
  401788:	mov	w2, #0x5                   	// #5
  40178c:	mov	x0, xzr
  401790:	bl	401560 <dcgettext@plt>
  401794:	ldr	x1, [x22, #560]
  401798:	bl	401570 <fputs_unlocked@plt>
  40179c:	adrp	x1, 405000 <ferror@plt+0x3a20>
  4017a0:	add	x1, x1, #0xf14
  4017a4:	mov	w2, #0x5                   	// #5
  4017a8:	mov	x0, xzr
  4017ac:	bl	401560 <dcgettext@plt>
  4017b0:	ldr	x1, [x22, #560]
  4017b4:	bl	401570 <fputs_unlocked@plt>
  4017b8:	adrp	x1, 405000 <ferror@plt+0x3a20>
  4017bc:	add	x1, x1, #0xf75
  4017c0:	mov	w2, #0x5                   	// #5
  4017c4:	mov	x0, xzr
  4017c8:	bl	401560 <dcgettext@plt>
  4017cc:	ldr	x1, [x22, #560]
  4017d0:	bl	401570 <fputs_unlocked@plt>
  4017d4:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4017d8:	add	x1, x1, #0x5a
  4017dc:	mov	w2, #0x5                   	// #5
  4017e0:	mov	x0, xzr
  4017e4:	bl	401560 <dcgettext@plt>
  4017e8:	ldr	x1, [x22, #560]
  4017ec:	bl	401570 <fputs_unlocked@plt>
  4017f0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4017f4:	add	x1, x1, #0x156
  4017f8:	mov	w2, #0x5                   	// #5
  4017fc:	mov	x0, xzr
  401800:	bl	401560 <dcgettext@plt>
  401804:	ldr	x1, [x22, #560]
  401808:	bl	401570 <fputs_unlocked@plt>
  40180c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401810:	add	x1, x1, #0x316
  401814:	mov	w2, #0x5                   	// #5
  401818:	mov	x0, xzr
  40181c:	bl	401560 <dcgettext@plt>
  401820:	adrp	x20, 406000 <ferror@plt+0x4a20>
  401824:	add	x20, x20, #0x3d5
  401828:	mov	x1, x0
  40182c:	mov	w0, #0x1                   	// #1
  401830:	mov	x2, x20
  401834:	bl	4013b0 <__printf_chk@plt>
  401838:	adrp	x8, 405000 <ferror@plt+0x3a20>
  40183c:	add	x8, x8, #0xda0
  401840:	ldp	q0, q1, [x8, #48]
  401844:	ldp	q2, q3, [x8, #80]
  401848:	adrp	x1, 406000 <ferror@plt+0x4a20>
  40184c:	add	x1, x1, #0x475
  401850:	stp	q0, q1, [sp, #48]
  401854:	ldr	q0, [x8]
  401858:	ldp	q1, q4, [x8, #16]
  40185c:	mov	x21, sp
  401860:	stp	q2, q3, [sp, #80]
  401864:	stp	q0, q1, [sp]
  401868:	str	q4, [sp, #32]
  40186c:	mov	x0, x20
  401870:	bl	401490 <strcmp@plt>
  401874:	cbz	w0, 401880 <ferror@plt+0x2a0>
  401878:	ldr	x1, [x21, #16]!
  40187c:	cbnz	x1, 40186c <ferror@plt+0x28c>
  401880:	ldr	x8, [x21, #8]
  401884:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401888:	add	x1, x1, #0x4d4
  40188c:	mov	w2, #0x5                   	// #5
  401890:	cmp	x8, #0x0
  401894:	mov	x0, xzr
  401898:	csel	x21, x20, x8, eq  // eq = none
  40189c:	bl	401560 <dcgettext@plt>
  4018a0:	adrp	x2, 406000 <ferror@plt+0x4a20>
  4018a4:	adrp	x3, 406000 <ferror@plt+0x4a20>
  4018a8:	mov	x1, x0
  4018ac:	add	x2, x2, #0x40f
  4018b0:	add	x3, x3, #0x4eb
  4018b4:	mov	w0, #0x1                   	// #1
  4018b8:	bl	4013b0 <__printf_chk@plt>
  4018bc:	mov	w0, #0x5                   	// #5
  4018c0:	mov	x1, xzr
  4018c4:	bl	4015d0 <setlocale@plt>
  4018c8:	cbz	x0, 4018fc <ferror@plt+0x31c>
  4018cc:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4018d0:	add	x1, x1, #0x513
  4018d4:	mov	w2, #0x3                   	// #3
  4018d8:	bl	401380 <strncmp@plt>
  4018dc:	cbz	w0, 4018fc <ferror@plt+0x31c>
  4018e0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4018e4:	add	x1, x1, #0x517
  4018e8:	mov	w2, #0x5                   	// #5
  4018ec:	mov	x0, xzr
  4018f0:	bl	401560 <dcgettext@plt>
  4018f4:	ldr	x1, [x22, #560]
  4018f8:	bl	401570 <fputs_unlocked@plt>
  4018fc:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401900:	add	x1, x1, #0x55e
  401904:	mov	w2, #0x5                   	// #5
  401908:	mov	x0, xzr
  40190c:	bl	401560 <dcgettext@plt>
  401910:	adrp	x2, 406000 <ferror@plt+0x4a20>
  401914:	mov	x1, x0
  401918:	add	x2, x2, #0x4eb
  40191c:	mov	w0, #0x1                   	// #1
  401920:	mov	x3, x20
  401924:	bl	4013b0 <__printf_chk@plt>
  401928:	adrp	x1, 406000 <ferror@plt+0x4a20>
  40192c:	add	x1, x1, #0x579
  401930:	mov	w2, #0x5                   	// #5
  401934:	mov	x0, xzr
  401938:	bl	401560 <dcgettext@plt>
  40193c:	adrp	x8, 406000 <ferror@plt+0x4a20>
  401940:	adrp	x9, 406000 <ferror@plt+0x4a20>
  401944:	add	x8, x8, #0xa50
  401948:	add	x9, x9, #0x491
  40194c:	cmp	x21, x20
  401950:	mov	x1, x0
  401954:	csel	x3, x9, x8, eq  // eq = none
  401958:	mov	w0, #0x1                   	// #1
  40195c:	mov	x2, x21
  401960:	bl	4013b0 <__printf_chk@plt>
  401964:	mov	w0, w19
  401968:	bl	4012e0 <exit@plt>
  40196c:	adrp	x8, 418000 <ferror@plt+0x16a20>
  401970:	ldr	x20, [x8, #552]
  401974:	adrp	x1, 405000 <ferror@plt+0x3a20>
  401978:	add	x1, x1, #0xe10
  40197c:	mov	w2, #0x5                   	// #5
  401980:	mov	x0, xzr
  401984:	bl	401560 <dcgettext@plt>
  401988:	adrp	x8, 418000 <ferror@plt+0x16a20>
  40198c:	ldr	x3, [x8, #608]
  401990:	mov	x2, x0
  401994:	mov	w1, #0x1                   	// #1
  401998:	mov	x0, x20
  40199c:	bl	401480 <__fprintf_chk@plt>
  4019a0:	mov	w0, w19
  4019a4:	bl	4012e0 <exit@plt>
  4019a8:	sub	sp, sp, #0x1d0
  4019ac:	stp	x29, x30, [sp, #368]
  4019b0:	stp	x28, x27, [sp, #384]
  4019b4:	stp	x26, x25, [sp, #400]
  4019b8:	stp	x24, x23, [sp, #416]
  4019bc:	stp	x22, x21, [sp, #432]
  4019c0:	stp	x20, x19, [sp, #448]
  4019c4:	ldr	x8, [x1]
  4019c8:	mov	w21, w0
  4019cc:	add	x29, sp, #0x170
  4019d0:	mov	x20, x1
  4019d4:	mov	x0, x8
  4019d8:	bl	402b68 <ferror@plt+0x1588>
  4019dc:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4019e0:	add	x1, x1, #0xa50
  4019e4:	mov	w0, #0x6                   	// #6
  4019e8:	bl	4015d0 <setlocale@plt>
  4019ec:	adrp	x19, 406000 <ferror@plt+0x4a20>
  4019f0:	add	x19, x19, #0x413
  4019f4:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4019f8:	add	x1, x1, #0x3dc
  4019fc:	mov	x0, x19
  401a00:	bl	401390 <bindtextdomain@plt>
  401a04:	mov	x0, x19
  401a08:	bl	401470 <textdomain@plt>
  401a0c:	adrp	x0, 402000 <ferror@plt+0xa20>
  401a10:	add	x0, x0, #0xa94
  401a14:	bl	405cf0 <ferror@plt+0x4710>
  401a18:	adrp	x19, 418000 <ferror@plt+0x16a20>
  401a1c:	adrp	x0, 406000 <ferror@plt+0x4a20>
  401a20:	add	x19, x19, #0x244
  401a24:	add	x0, x0, #0x3ee
  401a28:	strb	wzr, [x19]
  401a2c:	bl	4015b0 <getenv@plt>
  401a30:	cmp	x0, #0x0
  401a34:	cset	w8, ne  // ne = any
  401a38:	cmp	w21, #0x2
  401a3c:	strb	w8, [x19, #4]
  401a40:	b.ne	401aa8 <ferror@plt+0x4c8>  // b.any
  401a44:	ldr	x23, [x20, #8]
  401a48:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401a4c:	add	x1, x1, #0x3fe
  401a50:	mov	x0, x23
  401a54:	bl	401490 <strcmp@plt>
  401a58:	cbz	w0, 4023c0 <ferror@plt+0xde0>
  401a5c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401a60:	add	x1, x1, #0x405
  401a64:	mov	x0, x23
  401a68:	bl	401490 <strcmp@plt>
  401a6c:	cbnz	w0, 401ab0 <ferror@plt+0x4d0>
  401a70:	adrp	x8, 418000 <ferror@plt+0x16a20>
  401a74:	adrp	x9, 418000 <ferror@plt+0x16a20>
  401a78:	ldr	x0, [x8, #560]
  401a7c:	ldr	x3, [x9, #440]
  401a80:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401a84:	adrp	x2, 406000 <ferror@plt+0x4a20>
  401a88:	adrp	x4, 406000 <ferror@plt+0x4a20>
  401a8c:	add	x1, x1, #0x3d5
  401a90:	add	x2, x2, #0x40f
  401a94:	add	x4, x4, #0x41d
  401a98:	mov	x5, xzr
  401a9c:	bl	405068 <ferror@plt+0x3a88>
  401aa0:	mov	w0, wzr
  401aa4:	b	402304 <ferror@plt+0xd24>
  401aa8:	b.lt	402398 <ferror@plt+0xdb8>  // b.tstop
  401aac:	ldr	x23, [x20, #8]
  401ab0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401ab4:	add	x1, x1, #0x42d
  401ab8:	mov	x0, x23
  401abc:	bl	401490 <strcmp@plt>
  401ac0:	cbnz	w0, 401ad8 <ferror@plt+0x4f8>
  401ac4:	cmp	w21, #0x3
  401ac8:	b.lt	402398 <ferror@plt+0xdb8>  // b.tstop
  401acc:	ldr	x23, [x20, #16]
  401ad0:	add	x20, x20, #0x8
  401ad4:	sub	w21, w21, #0x1
  401ad8:	mov	x27, #0x1                   	// #1
  401adc:	sub	w10, w21, #0x2
  401ae0:	add	x9, x20, #0x10
  401ae4:	add	x8, sp, #0x60
  401ae8:	movk	x27, #0x5000, lsl #16
  401aec:	adrp	x20, 405000 <ferror@plt+0x3a20>
  401af0:	adrp	x25, 418000 <ferror@plt+0x16a20>
  401af4:	mov	w19, #0x1                   	// #1
  401af8:	movk	x27, #0x4101, lsl #32
  401afc:	add	x8, x8, #0x63
  401b00:	add	x20, x20, #0xd28
  401b04:	mov	w21, w10
  401b08:	str	x8, [sp, #48]
  401b0c:	str	x23, [sp, #8]
  401b10:	mov	w28, wzr
  401b14:	mov	x26, x9
  401b18:	str	w10, [sp, #20]
  401b1c:	str	xzr, [sp, #56]
  401b20:	str	x9, [sp, #24]
  401b24:	b	401b3c <ferror@plt+0x55c>
  401b28:	mov	x0, x23
  401b2c:	mov	w1, wzr
  401b30:	bl	402474 <ferror@plt+0xe94>
  401b34:	add	x22, x23, w0, sxtw
  401b38:	add	x23, x22, #0x1
  401b3c:	ldrb	w1, [x23]
  401b40:	cmp	w1, #0x25
  401b44:	b.eq	401b7c <ferror@plt+0x59c>  // b.none
  401b48:	cmp	w1, #0x5c
  401b4c:	b.eq	401b28 <ferror@plt+0x548>  // b.none
  401b50:	cbz	w1, 402290 <ferror@plt+0xcb0>
  401b54:	ldr	x0, [x25, #560]
  401b58:	ldp	x8, x9, [x0, #40]
  401b5c:	cmp	x8, x9
  401b60:	b.cs	402278 <ferror@plt+0xc98>  // b.hs, b.nlast
  401b64:	add	x9, x8, #0x1
  401b68:	str	x9, [x0, #40]
  401b6c:	strb	w1, [x8]
  401b70:	mov	x22, x23
  401b74:	add	x23, x22, #0x1
  401b78:	b	401b3c <ferror@plt+0x55c>
  401b7c:	mov	x22, x23
  401b80:	ldrb	w8, [x22, #1]!
  401b84:	cmp	w8, #0x71
  401b88:	b.eq	401c28 <ferror@plt+0x648>  // b.none
  401b8c:	cmp	w8, #0x62
  401b90:	b.eq	401bc4 <ferror@plt+0x5e4>  // b.none
  401b94:	cmp	w8, #0x25
  401b98:	b.ne	401c50 <ferror@plt+0x670>  // b.any
  401b9c:	ldr	x0, [x25, #560]
  401ba0:	ldp	x8, x9, [x0, #40]
  401ba4:	cmp	x8, x9
  401ba8:	b.cs	402280 <ferror@plt+0xca0>  // b.hs, b.nlast
  401bac:	add	x9, x8, #0x1
  401bb0:	str	x9, [x0, #40]
  401bb4:	mov	w9, #0x25                  	// #37
  401bb8:	strb	w9, [x8]
  401bbc:	add	x23, x22, #0x1
  401bc0:	b	401b3c <ferror@plt+0x55c>
  401bc4:	subs	w24, w21, #0x1
  401bc8:	b.lt	401b74 <ferror@plt+0x594>  // b.tstop
  401bcc:	ldr	x23, [x26]
  401bd0:	b	401be8 <ferror@plt+0x608>
  401bd4:	mov	w1, #0x1                   	// #1
  401bd8:	mov	x0, x23
  401bdc:	bl	402474 <ferror@plt+0xe94>
  401be0:	add	x23, x23, w0, sxtw
  401be4:	add	x23, x23, #0x1
  401be8:	ldrb	w1, [x23]
  401bec:	cmp	w1, #0x5c
  401bf0:	b.eq	401bd4 <ferror@plt+0x5f4>  // b.none
  401bf4:	cbz	w1, 401d28 <ferror@plt+0x748>
  401bf8:	ldr	x0, [x25, #560]
  401bfc:	ldp	x8, x9, [x0, #40]
  401c00:	cmp	x8, x9
  401c04:	b.cs	401c1c <ferror@plt+0x63c>  // b.hs, b.nlast
  401c08:	add	x9, x8, #0x1
  401c0c:	str	x9, [x0, #40]
  401c10:	strb	w1, [x8]
  401c14:	add	x23, x23, #0x1
  401c18:	b	401be8 <ferror@plt+0x608>
  401c1c:	bl	401460 <__overflow@plt>
  401c20:	add	x23, x23, #0x1
  401c24:	b	401be8 <ferror@plt+0x608>
  401c28:	mov	w8, w21
  401c2c:	subs	w21, w21, #0x1
  401c30:	b.lt	401da0 <ferror@plt+0x7c0>  // b.tstop
  401c34:	ldr	x1, [x26], #8
  401c38:	mov	w0, #0x3                   	// #3
  401c3c:	bl	404234 <ferror@plt+0x2c54>
  401c40:	ldr	x1, [x25, #560]
  401c44:	bl	401570 <fputs_unlocked@plt>
  401c48:	add	x23, x22, #0x1
  401c4c:	b	401b3c <ferror@plt+0x55c>
  401c50:	ldr	x10, [sp, #48]
  401c54:	movi	v0.2d, #0x0
  401c58:	mov	w9, #0x101                 	// #257
  401c5c:	mov	x8, xzr
  401c60:	stp	q0, q0, [sp, #160]
  401c64:	sturh	w9, [sp, #165]
  401c68:	mov	w9, #0x1010101             	// #16843009
  401c6c:	mov	w25, #0x1                   	// #1
  401c70:	stp	q0, q0, [sp, #320]
  401c74:	stp	q0, q0, [sp, #288]
  401c78:	stp	q0, q0, [sp, #256]
  401c7c:	stp	q0, q0, [sp, #224]
  401c80:	stp	q0, q0, [sp, #192]
  401c84:	stp	q0, q0, [sp, #128]
  401c88:	stp	q0, q0, [sp, #96]
  401c8c:	strb	w19, [sp, #184]
  401c90:	strb	w19, [sp, #216]
  401c94:	strb	w19, [sp, #213]
  401c98:	strb	w19, [sp, #211]
  401c9c:	strb	w19, [sp, #207]
  401ca0:	strb	w19, [sp, #201]
  401ca4:	strb	w19, [sp, #167]
  401ca8:	strb	w19, [sp, #161]
  401cac:	strb	w19, [sp, #193]
  401cb0:	strb	w9, [x10, #4]
  401cb4:	str	w9, [x10]
  401cb8:	b	401cd4 <ferror@plt+0x6f4>
  401cbc:	strb	wzr, [sp, #213]
  401cc0:	strb	wzr, [sp, #211]
  401cc4:	strb	wzr, [sp, #201]
  401cc8:	sturh	wzr, [sp, #195]
  401ccc:	add	x25, x25, #0x1
  401cd0:	add	x8, x8, #0x1
  401cd4:	ldrb	w9, [x23, x25]
  401cd8:	sub	w10, w9, #0x20
  401cdc:	cmp	w10, #0x29
  401ce0:	b.hi	401d38 <ferror@plt+0x758>  // b.pmore
  401ce4:	adr	x11, 401cbc <ferror@plt+0x6dc>
  401ce8:	ldrb	w12, [x20, x10]
  401cec:	add	x11, x11, x12, lsl #2
  401cf0:	br	x11
  401cf4:	strb	wzr, [sp, #184]
  401cf8:	strb	wzr, [sp, #216]
  401cfc:	strb	wzr, [sp, #211]
  401d00:	strb	wzr, [sp, #207]
  401d04:	strb	wzr, [sp, #165]
  401d08:	strb	wzr, [sp, #197]
  401d0c:	strb	wzr, [sp, #195]
  401d10:	strb	wzr, [sp, #161]
  401d14:	strb	wzr, [sp, #193]
  401d18:	b	401ccc <ferror@plt+0x6ec>
  401d1c:	strb	wzr, [sp, #211]
  401d20:	strb	wzr, [sp, #195]
  401d24:	b	401ccc <ferror@plt+0x6ec>
  401d28:	add	x26, x26, #0x8
  401d2c:	mov	w21, w24
  401d30:	add	x23, x22, #0x1
  401d34:	b	401b3c <ferror@plt+0x55c>
  401d38:	sub	w10, w9, #0x30
  401d3c:	cmp	w10, #0x9
  401d40:	b.hi	401dac <ferror@plt+0x7cc>  // b.pmore
  401d44:	add	x9, x23, x8
  401d48:	ldrb	w9, [x9, #2]
  401d4c:	add	x8, x8, #0x1
  401d50:	sub	w10, w9, #0x30
  401d54:	cmp	w10, #0xa
  401d58:	b.cc	401d44 <ferror@plt+0x764>  // b.lo, b.ul, b.last
  401d5c:	add	x10, x23, x8
  401d60:	mov	w20, wzr
  401d64:	add	x22, x10, #0x1
  401d68:	add	x25, x8, #0x1
  401d6c:	cmp	w9, #0x2e
  401d70:	b.eq	401de4 <ferror@plt+0x804>  // b.none
  401d74:	b	401e54 <ferror@plt+0x874>
  401d78:	mov	w8, w21
  401d7c:	subs	w21, w21, #0x1
  401d80:	b.lt	401dc0 <ferror@plt+0x7e0>  // b.tstop
  401d84:	ldr	x0, [x26]
  401d88:	bl	4023c4 <ferror@plt+0xde4>
  401d8c:	cmp	x0, w0, sxtw
  401d90:	str	x0, [sp, #56]
  401d94:	b.ne	402324 <ferror@plt+0xd44>  // b.any
  401d98:	add	x26, x26, #0x8
  401d9c:	b	401dc8 <ferror@plt+0x7e8>
  401da0:	mov	w21, w8
  401da4:	add	x23, x22, #0x1
  401da8:	b	401b3c <ferror@plt+0x55c>
  401dac:	mov	w20, wzr
  401db0:	add	x22, x23, x25
  401db4:	cmp	w9, #0x2e
  401db8:	b.eq	401de4 <ferror@plt+0x804>  // b.none
  401dbc:	b	401e54 <ferror@plt+0x874>
  401dc0:	str	xzr, [sp, #56]
  401dc4:	mov	w21, w8
  401dc8:	add	x8, x23, x25
  401dcc:	ldrb	w9, [x8, #1]
  401dd0:	add	x22, x8, #0x1
  401dd4:	add	x25, x25, #0x1
  401dd8:	mov	w20, #0x1                   	// #1
  401ddc:	cmp	w9, #0x2e
  401de0:	b.ne	401e54 <ferror@plt+0x874>  // b.any
  401de4:	strb	wzr, [sp, #195]
  401de8:	mov	x8, x22
  401dec:	ldrb	w9, [x8, #1]!
  401df0:	cmp	w9, #0x2a
  401df4:	b.ne	401e2c <ferror@plt+0x84c>  // b.any
  401df8:	add	x22, x22, #0x2
  401dfc:	mov	w8, w21
  401e00:	subs	w21, w21, #0x1
  401e04:	add	x25, x25, #0x2
  401e08:	b.lt	40217c <ferror@plt+0xb9c>  // b.tstop
  401e0c:	ldr	x0, [x26]
  401e10:	bl	4023c4 <ferror@plt+0xde4>
  401e14:	tbnz	x0, #63, 402210 <ferror@plt+0xc30>
  401e18:	mov	w8, #0x80000000            	// #-2147483648
  401e1c:	mov	x28, x0
  401e20:	cmp	x0, x8
  401e24:	b.lt	402214 <ferror@plt+0xc34>  // b.tstop
  401e28:	b	402330 <ferror@plt+0xd50>
  401e2c:	sub	w9, w9, #0x30
  401e30:	cmp	w9, #0x9
  401e34:	add	x25, x25, #0x1
  401e38:	b.hi	40212c <ferror@plt+0xb4c>  // b.pmore
  401e3c:	add	x22, x22, #0x1
  401e40:	ldrb	w8, [x22, #1]!
  401e44:	add	x25, x25, #0x1
  401e48:	sub	w8, w8, #0x30
  401e4c:	cmp	w8, #0xa
  401e50:	b.cc	401e40 <ferror@plt+0x860>  // b.lo, b.ul, b.last
  401e54:	mov	w10, wzr
  401e58:	ldrb	w24, [x22]
  401e5c:	sub	w8, w24, #0x4c
  401e60:	cmp	w8, #0x2e
  401e64:	b.hi	401e7c <ferror@plt+0x89c>  // b.pmore
  401e68:	lsl	x8, x19, x8
  401e6c:	tst	x8, x27
  401e70:	b.eq	401e7c <ferror@plt+0x89c>  // b.none
  401e74:	add	x22, x22, #0x1
  401e78:	b	401e58 <ferror@plt+0x878>
  401e7c:	add	x8, sp, #0x60
  401e80:	ldrb	w8, [x8, x24]
  401e84:	cbz	w8, 402368 <ferror@plt+0xd88>
  401e88:	subs	w8, w21, #0x1
  401e8c:	b.lt	401eb8 <ferror@plt+0x8d8>  // b.tstop
  401e90:	mov	x9, x26
  401e94:	ldr	x11, [x9], #8
  401e98:	str	w8, [sp, #84]
  401e9c:	str	x11, [sp, #72]
  401ea0:	str	x9, [sp, #88]
  401ea4:	sub	w21, w24, #0x41
  401ea8:	cmp	w21, #0x37
  401eac:	stp	w10, w20, [sp, #64]
  401eb0:	b.ls	401edc <ferror@plt+0x8fc>  // b.plast
  401eb4:	b	40218c <ferror@plt+0xbac>
  401eb8:	str	x26, [sp, #88]
  401ebc:	adrp	x26, 406000 <ferror@plt+0x4a20>
  401ec0:	add	x26, x26, #0xa50
  401ec4:	str	w21, [sp, #84]
  401ec8:	str	x26, [sp, #72]
  401ecc:	sub	w21, w24, #0x41
  401ed0:	cmp	w21, #0x37
  401ed4:	stp	w10, w20, [sp, #64]
  401ed8:	b.hi	40218c <ferror@plt+0xbac>  // b.pmore
  401edc:	mov	x9, #0x71                  	// #113
  401ee0:	lsl	x8, x19, x21
  401ee4:	movk	x9, #0x71, lsl #32
  401ee8:	tst	x8, x9
  401eec:	b.eq	401f04 <ferror@plt+0x924>  // b.none
  401ef0:	mov	x20, x28
  401ef4:	adrp	x28, 406000 <ferror@plt+0x4a20>
  401ef8:	mov	w27, #0x1                   	// #1
  401efc:	add	x28, x28, #0x68d
  401f00:	b	401f2c <ferror@plt+0x94c>
  401f04:	mov	x9, #0x800000              	// #8388608
  401f08:	movk	x9, #0x4108, lsl #32
  401f0c:	lsl	x8, x19, x21
  401f10:	movk	x9, #0x90, lsl #48
  401f14:	tst	x8, x9
  401f18:	b.eq	40218c <ferror@plt+0xbac>  // b.none
  401f1c:	mov	x20, x28
  401f20:	adrp	x28, 406000 <ferror@plt+0x4a20>
  401f24:	mov	w27, #0x1                   	// #1
  401f28:	add	x28, x28, #0x68a
  401f2c:	add	x8, x25, x27
  401f30:	add	x0, x8, #0x2
  401f34:	bl	405190 <ferror@plt+0x3bb0>
  401f38:	mov	x3, #0xffffffffffffffff    	// #-1
  401f3c:	mov	x1, x23
  401f40:	mov	x2, x25
  401f44:	mov	x26, x0
  401f48:	bl	401550 <__mempcpy_chk@plt>
  401f4c:	mov	x3, #0xffffffffffffffff    	// #-1
  401f50:	mov	x1, x28
  401f54:	mov	x2, x27
  401f58:	bl	401550 <__mempcpy_chk@plt>
  401f5c:	mov	x27, #0x1                   	// #1
  401f60:	movk	x27, #0x5000, lsl #16
  401f64:	mov	x28, x20
  401f68:	adrp	x20, 405000 <ferror@plt+0x3a20>
  401f6c:	cmp	w21, #0x37
  401f70:	adrp	x25, 418000 <ferror@plt+0x16a20>
  401f74:	movk	x27, #0x4101, lsl #32
  401f78:	add	x20, x20, #0xd28
  401f7c:	strb	w24, [x0]
  401f80:	strb	wzr, [x0, #1]
  401f84:	b.hi	402260 <ferror@plt+0xc80>  // b.pmore
  401f88:	adrp	x10, 405000 <ferror@plt+0x3a20>
  401f8c:	add	x10, x10, #0xd52
  401f90:	adr	x8, 401fa0 <ferror@plt+0x9c0>
  401f94:	ldrb	w9, [x10, x21]
  401f98:	add	x8, x8, x9, lsl #2
  401f9c:	br	x8
  401fa0:	ldr	x21, [sp, #72]
  401fa4:	ldrb	w8, [x21]
  401fa8:	cmp	w8, #0x27
  401fac:	b.eq	401fb8 <ferror@plt+0x9d8>  // b.none
  401fb0:	cmp	w8, #0x22
  401fb4:	b.ne	402028 <ferror@plt+0xa48>  // b.any
  401fb8:	ldrb	w0, [x21, #1]
  401fbc:	cbz	w0, 402028 <ferror@plt+0xa48>
  401fc0:	bl	405c00 <ferror@plt+0x4620>
  401fc4:	ldrb	w8, [x21, #2]!
  401fc8:	str	q0, [sp, #32]
  401fcc:	cbz	w8, 402004 <ferror@plt+0xa24>
  401fd0:	adrp	x8, 418000 <ferror@plt+0x16a20>
  401fd4:	ldrb	w8, [x8, #584]
  401fd8:	cbnz	w8, 402004 <ferror@plt+0xa24>
  401fdc:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401fe0:	mov	w2, #0x5                   	// #5
  401fe4:	mov	x0, xzr
  401fe8:	add	x1, x1, #0x601
  401fec:	bl	401560 <dcgettext@plt>
  401ff0:	mov	x2, x0
  401ff4:	mov	w0, wzr
  401ff8:	mov	w1, wzr
  401ffc:	mov	x3, x21
  402000:	bl	4012f0 <error@plt>
  402004:	ldp	w9, w8, [sp, #64]
  402008:	tbz	w8, #0, 402054 <ferror@plt+0xa74>
  40200c:	ldr	q0, [sp, #32]
  402010:	mov	x0, x26
  402014:	tbz	w9, #0, 402138 <ferror@plt+0xb58>
  402018:	ldr	x1, [sp, #56]
  40201c:	mov	w2, w28
  402020:	bl	405510 <ferror@plt+0x3f30>
  402024:	b	402260 <ferror@plt+0xc80>
  402028:	bl	4015a0 <__errno_location@plt>
  40202c:	str	wzr, [x0]
  402030:	sub	x1, x29, #0x10
  402034:	mov	x0, x21
  402038:	bl	4029e4 <ferror@plt+0x1404>
  40203c:	ldur	x1, [x29, #-16]
  402040:	mov	x0, x21
  402044:	str	q0, [sp, #32]
  402048:	bl	402938 <ferror@plt+0x1358>
  40204c:	ldp	w9, w8, [sp, #64]
  402050:	tbnz	w8, #0, 40200c <ferror@plt+0xa2c>
  402054:	ldr	q0, [sp, #32]
  402058:	mov	x0, x26
  40205c:	tbz	w9, #0, 402144 <ferror@plt+0xb64>
  402060:	mov	w1, w28
  402064:	bl	405510 <ferror@plt+0x3f30>
  402068:	b	402260 <ferror@plt+0xc80>
  40206c:	ldr	x21, [sp, #72]
  402070:	ldrb	w8, [x21]
  402074:	cmp	w8, #0x27
  402078:	b.eq	402084 <ferror@plt+0xaa4>  // b.none
  40207c:	cmp	w8, #0x22
  402080:	b.ne	4020e8 <ferror@plt+0xb08>  // b.any
  402084:	ldrb	w23, [x21, #1]
  402088:	cbz	x23, 4020e8 <ferror@plt+0xb08>
  40208c:	ldrb	w8, [x21, #2]!
  402090:	cbz	w8, 4020c8 <ferror@plt+0xae8>
  402094:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402098:	ldrb	w8, [x8, #584]
  40209c:	cbnz	w8, 4020c8 <ferror@plt+0xae8>
  4020a0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4020a4:	mov	w2, #0x5                   	// #5
  4020a8:	mov	x0, xzr
  4020ac:	add	x1, x1, #0x601
  4020b0:	bl	401560 <dcgettext@plt>
  4020b4:	mov	x2, x0
  4020b8:	mov	w0, wzr
  4020bc:	mov	w1, wzr
  4020c0:	mov	x3, x21
  4020c4:	bl	4012f0 <error@plt>
  4020c8:	ldp	w9, w8, [sp, #64]
  4020cc:	mov	x0, x26
  4020d0:	tbz	w8, #0, 402120 <ferror@plt+0xb40>
  4020d4:	tbz	w9, #0, 4021f8 <ferror@plt+0xc18>
  4020d8:	ldr	x1, [sp, #56]
  4020dc:	mov	w2, w28
  4020e0:	mov	x3, x23
  4020e4:	b	402174 <ferror@plt+0xb94>
  4020e8:	bl	4015a0 <__errno_location@plt>
  4020ec:	str	wzr, [x0]
  4020f0:	sub	x1, x29, #0x10
  4020f4:	mov	x0, x21
  4020f8:	mov	w2, wzr
  4020fc:	mov	w3, wzr
  402100:	bl	4013e0 <__strtoul_internal@plt>
  402104:	ldur	x1, [x29, #-16]
  402108:	mov	x23, x0
  40210c:	mov	x0, x21
  402110:	bl	402938 <ferror@plt+0x1358>
  402114:	ldp	w9, w8, [sp, #64]
  402118:	mov	x0, x26
  40211c:	tbnz	w8, #0, 4020d4 <ferror@plt+0xaf4>
  402120:	tbz	w9, #0, 402208 <ferror@plt+0xc28>
  402124:	mov	w1, w28
  402128:	b	4021fc <ferror@plt+0xc1c>
  40212c:	mov	w10, wzr
  402130:	mov	x22, x8
  402134:	b	401e58 <ferror@plt+0x878>
  402138:	ldr	x1, [sp, #56]
  40213c:	bl	405510 <ferror@plt+0x3f30>
  402140:	b	402260 <ferror@plt+0xc80>
  402144:	bl	405510 <ferror@plt+0x3f30>
  402148:	b	402260 <ferror@plt+0xc80>
  40214c:	ldr	x0, [sp, #72]
  402150:	bl	4023c4 <ferror@plt+0xde4>
  402154:	ldr	w8, [sp, #68]
  402158:	mov	x3, x0
  40215c:	tbz	w8, #0, 4021dc <ferror@plt+0xbfc>
  402160:	ldr	w8, [sp, #64]
  402164:	tbz	w8, #0, 4021d0 <ferror@plt+0xbf0>
  402168:	mov	x0, x26
  40216c:	ldr	x1, [sp, #56]
  402170:	mov	w2, w28
  402174:	bl	405510 <ferror@plt+0x3f30>
  402178:	b	402260 <ferror@plt+0xc80>
  40217c:	mov	w28, wzr
  402180:	mov	w10, #0x1                   	// #1
  402184:	mov	w21, w8
  402188:	b	401e58 <ferror@plt+0x878>
  40218c:	mov	x20, x28
  402190:	mov	x27, xzr
  402194:	mov	x28, x23
  402198:	b	401f2c <ferror@plt+0x94c>
  40219c:	ldr	x8, [sp, #72]
  4021a0:	ldrb	w2, [x8]
  4021a4:	ldr	w8, [sp, #68]
  4021a8:	tbz	w8, #0, 402220 <ferror@plt+0xc40>
  4021ac:	mov	x0, x26
  4021b0:	ldr	x1, [sp, #56]
  4021b4:	bl	405510 <ferror@plt+0x3f30>
  4021b8:	b	402260 <ferror@plt+0xc80>
  4021bc:	ldr	w8, [sp, #68]
  4021c0:	tbz	w8, #0, 402230 <ferror@plt+0xc50>
  4021c4:	ldr	w8, [sp, #64]
  4021c8:	ldr	x3, [sp, #72]
  4021cc:	tbnz	w8, #0, 402168 <ferror@plt+0xb88>
  4021d0:	ldr	x1, [sp, #56]
  4021d4:	mov	x0, x26
  4021d8:	b	4021ec <ferror@plt+0xc0c>
  4021dc:	ldr	w8, [sp, #64]
  4021e0:	tbz	w8, #0, 40224c <ferror@plt+0xc6c>
  4021e4:	mov	x0, x26
  4021e8:	mov	w1, w28
  4021ec:	mov	x2, x3
  4021f0:	bl	405510 <ferror@plt+0x3f30>
  4021f4:	b	402260 <ferror@plt+0xc80>
  4021f8:	ldr	x1, [sp, #56]
  4021fc:	mov	x2, x23
  402200:	bl	405510 <ferror@plt+0x3f30>
  402204:	b	402260 <ferror@plt+0xc80>
  402208:	mov	x1, x23
  40220c:	b	40225c <ferror@plt+0xc7c>
  402210:	mov	w28, #0xffffffff            	// #-1
  402214:	add	x26, x26, #0x8
  402218:	mov	w10, #0x1                   	// #1
  40221c:	b	401e58 <ferror@plt+0x878>
  402220:	mov	x0, x26
  402224:	mov	w1, w2
  402228:	bl	405510 <ferror@plt+0x3f30>
  40222c:	b	402260 <ferror@plt+0xc80>
  402230:	ldr	w8, [sp, #64]
  402234:	ldr	x2, [sp, #72]
  402238:	mov	x0, x26
  40223c:	tbz	w8, #0, 402258 <ferror@plt+0xc78>
  402240:	mov	w1, w28
  402244:	bl	405510 <ferror@plt+0x3f30>
  402248:	b	402260 <ferror@plt+0xc80>
  40224c:	mov	x0, x26
  402250:	mov	x1, x3
  402254:	b	40225c <ferror@plt+0xc7c>
  402258:	mov	x1, x2
  40225c:	bl	405510 <ferror@plt+0x3f30>
  402260:	mov	x0, x26
  402264:	bl	4014f0 <free@plt>
  402268:	ldr	x26, [sp, #88]
  40226c:	ldr	w21, [sp, #84]
  402270:	add	x23, x22, #0x1
  402274:	b	401b3c <ferror@plt+0x55c>
  402278:	bl	401460 <__overflow@plt>
  40227c:	b	401b70 <ferror@plt+0x590>
  402280:	mov	w1, #0x25                  	// #37
  402284:	bl	401460 <__overflow@plt>
  402288:	add	x23, x22, #0x1
  40228c:	b	401b3c <ferror@plt+0x55c>
  402290:	ldr	w8, [sp, #20]
  402294:	ldr	x9, [sp, #24]
  402298:	ldr	x23, [sp, #8]
  40229c:	cmp	w21, #0x1
  4022a0:	sub	w8, w8, w21
  4022a4:	add	x9, x9, w8, sxtw #3
  4022a8:	b.lt	4022b8 <ferror@plt+0xcd8>  // b.tstop
  4022ac:	cmp	w8, #0x0
  4022b0:	mov	w10, w21
  4022b4:	b.gt	401b10 <ferror@plt+0x530>
  4022b8:	cmp	w21, #0x1
  4022bc:	b.lt	4022fc <ferror@plt+0xd1c>  // b.tstop
  4022c0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4022c4:	add	x1, x1, #0x440
  4022c8:	mov	w2, #0x5                   	// #5
  4022cc:	mov	x0, xzr
  4022d0:	mov	x19, x9
  4022d4:	bl	401560 <dcgettext@plt>
  4022d8:	ldr	x8, [x19]
  4022dc:	mov	x19, x0
  4022e0:	mov	x0, x8
  4022e4:	bl	404698 <ferror@plt+0x30b8>
  4022e8:	mov	x3, x0
  4022ec:	mov	w0, wzr
  4022f0:	mov	w1, wzr
  4022f4:	mov	x2, x19
  4022f8:	bl	4012f0 <error@plt>
  4022fc:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402300:	ldrb	w0, [x8, #580]
  402304:	ldp	x20, x19, [sp, #448]
  402308:	ldp	x22, x21, [sp, #432]
  40230c:	ldp	x24, x23, [sp, #416]
  402310:	ldp	x26, x25, [sp, #400]
  402314:	ldp	x28, x27, [sp, #384]
  402318:	ldp	x29, x30, [sp, #368]
  40231c:	add	sp, sp, #0x1d0
  402320:	ret
  402324:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402328:	add	x1, x1, #0x5ac
  40232c:	b	402338 <ferror@plt+0xd58>
  402330:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402334:	add	x1, x1, #0x5c4
  402338:	mov	w2, #0x5                   	// #5
  40233c:	mov	x0, xzr
  402340:	bl	401560 <dcgettext@plt>
  402344:	ldr	x8, [x26]
  402348:	mov	x19, x0
  40234c:	mov	x0, x8
  402350:	bl	404698 <ferror@plt+0x30b8>
  402354:	mov	x3, x0
  402358:	mov	w0, #0x1                   	// #1
  40235c:	mov	w1, wzr
  402360:	mov	x2, x19
  402364:	bl	4012f0 <error@plt>
  402368:	adrp	x1, 406000 <ferror@plt+0x4a20>
  40236c:	add	x1, x1, #0x5da
  402370:	mov	w2, #0x5                   	// #5
  402374:	mov	x0, xzr
  402378:	bl	401560 <dcgettext@plt>
  40237c:	sub	w8, w22, w23
  402380:	mov	x2, x0
  402384:	add	w3, w8, #0x1
  402388:	mov	w0, #0x1                   	// #1
  40238c:	mov	w1, wzr
  402390:	mov	x4, x23
  402394:	bl	4012f0 <error@plt>
  402398:	adrp	x1, 406000 <ferror@plt+0x4a20>
  40239c:	add	x1, x1, #0x430
  4023a0:	mov	w2, #0x5                   	// #5
  4023a4:	mov	x0, xzr
  4023a8:	bl	401560 <dcgettext@plt>
  4023ac:	mov	x2, x0
  4023b0:	mov	w0, wzr
  4023b4:	mov	w1, wzr
  4023b8:	bl	4012f0 <error@plt>
  4023bc:	mov	w0, #0x1                   	// #1
  4023c0:	bl	4016fc <ferror@plt+0x11c>
  4023c4:	sub	sp, sp, #0x30
  4023c8:	stp	x29, x30, [sp, #16]
  4023cc:	stp	x20, x19, [sp, #32]
  4023d0:	ldrb	w8, [x0]
  4023d4:	mov	x19, x0
  4023d8:	add	x29, sp, #0x10
  4023dc:	cmp	w8, #0x27
  4023e0:	b.eq	4023ec <ferror@plt+0xe0c>  // b.none
  4023e4:	cmp	w8, #0x22
  4023e8:	b.ne	402434 <ferror@plt+0xe54>  // b.any
  4023ec:	ldrb	w20, [x19, #1]
  4023f0:	cbz	x20, 402434 <ferror@plt+0xe54>
  4023f4:	ldrb	w8, [x19, #2]!
  4023f8:	cbz	w8, 402460 <ferror@plt+0xe80>
  4023fc:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402400:	ldrb	w8, [x8, #584]
  402404:	cbnz	w8, 402460 <ferror@plt+0xe80>
  402408:	adrp	x1, 406000 <ferror@plt+0x4a20>
  40240c:	add	x1, x1, #0x601
  402410:	mov	w2, #0x5                   	// #5
  402414:	mov	x0, xzr
  402418:	bl	401560 <dcgettext@plt>
  40241c:	mov	x2, x0
  402420:	mov	w0, wzr
  402424:	mov	w1, wzr
  402428:	mov	x3, x19
  40242c:	bl	4012f0 <error@plt>
  402430:	b	402460 <ferror@plt+0xe80>
  402434:	bl	4015a0 <__errno_location@plt>
  402438:	str	wzr, [x0]
  40243c:	add	x1, sp, #0x8
  402440:	mov	x0, x19
  402444:	mov	w2, wzr
  402448:	mov	w3, wzr
  40244c:	bl	401370 <__strtol_internal@plt>
  402450:	ldr	x1, [sp, #8]
  402454:	mov	x20, x0
  402458:	mov	x0, x19
  40245c:	bl	402938 <ferror@plt+0x1358>
  402460:	mov	x0, x20
  402464:	ldp	x20, x19, [sp, #32]
  402468:	ldp	x29, x30, [sp, #16]
  40246c:	add	sp, sp, #0x30
  402470:	ret
  402474:	stp	x29, x30, [sp, #-48]!
  402478:	stp	x22, x21, [sp, #16]
  40247c:	stp	x20, x19, [sp, #32]
  402480:	mov	x22, x0
  402484:	ldrb	w20, [x22, #1]!
  402488:	mov	x19, x0
  40248c:	mov	x29, sp
  402490:	cmp	w20, #0x78
  402494:	b.ne	40250c <ferror@plt+0xf2c>  // b.any
  402498:	bl	4014b0 <__ctype_b_loc@plt>
  40249c:	ldr	x9, [x0]
  4024a0:	ldrb	w8, [x19, #2]
  4024a4:	ldrh	w10, [x9, x8, lsl #1]
  4024a8:	tbz	w10, #12, 4028d4 <ferror@plt+0x12f4>
  4024ac:	sub	w10, w8, #0x41
  4024b0:	mov	x22, x19
  4024b4:	cmp	w10, #0x6
  4024b8:	ldrb	w10, [x22, #3]!
  4024bc:	sub	w13, w8, #0x61
  4024c0:	mov	w11, #0xffffffd0            	// #-48
  4024c4:	mov	w12, #0xffffffc9            	// #-55
  4024c8:	ldrh	w15, [x9, x10, lsl #1]
  4024cc:	csel	w14, w12, w11, cc  // cc = lo, ul, last
  4024d0:	cmp	w13, #0x6
  4024d4:	mov	w9, #0xffffffa9            	// #-87
  4024d8:	csel	w13, w9, w14, cc  // cc = lo, ul, last
  4024dc:	add	w8, w13, w8
  4024e0:	tbz	w15, #12, 4025e8 <ferror@plt+0x1008>
  4024e4:	sub	w14, w10, #0x41
  4024e8:	sub	w13, w10, #0x61
  4024ec:	cmp	w14, #0x6
  4024f0:	csel	w11, w12, w11, cc  // cc = lo, ul, last
  4024f4:	cmp	w13, #0x6
  4024f8:	csel	w9, w9, w11, cc  // cc = lo, ul, last
  4024fc:	add	w9, w9, w10
  402500:	add	x22, x19, #0x4
  402504:	add	w8, w9, w8, lsl #4
  402508:	b	4025e8 <ferror@plt+0x1008>
  40250c:	and	w8, w20, #0xf8
  402510:	cmp	w8, #0x30
  402514:	b.ne	402580 <ferror@plt+0xfa0>  // b.any
  402518:	cmp	w20, #0x30
  40251c:	cset	w9, eq  // eq = none
  402520:	and	w8, w9, w1
  402524:	add	x22, x22, x8
  402528:	ldrb	w8, [x22]
  40252c:	tst	w9, w1
  402530:	mov	w9, #0x4                   	// #4
  402534:	cinc	x9, x9, ne  // ne = any
  402538:	and	w10, w8, #0xf8
  40253c:	cmp	w10, #0x30
  402540:	b.ne	4025e4 <ferror@plt+0x1004>  // b.any
  402544:	ldrb	w10, [x22, #1]!
  402548:	sub	w8, w8, #0x30
  40254c:	and	w11, w10, #0xf8
  402550:	cmp	w11, #0x30
  402554:	b.ne	4025e8 <ferror@plt+0x1008>  // b.any
  402558:	ldrb	w11, [x22, #1]!
  40255c:	add	w8, w10, w8, lsl #3
  402560:	sub	w8, w8, #0x30
  402564:	and	w10, w11, #0xf8
  402568:	cmp	w10, #0x30
  40256c:	b.ne	4025e8 <ferror@plt+0x1008>  // b.any
  402570:	add	w8, w11, w8, lsl #3
  402574:	add	x22, x19, x9
  402578:	sub	w8, w8, #0x30
  40257c:	b	4025e8 <ferror@plt+0x1008>
  402580:	cbz	w20, 4026e4 <ferror@plt+0x1104>
  402584:	adrp	x0, 406000 <ferror@plt+0x4a20>
  402588:	add	x0, x0, #0x6b4
  40258c:	mov	w2, #0xc                   	// #12
  402590:	mov	w1, w20
  402594:	bl	401540 <memchr@plt>
  402598:	cbz	x0, 402620 <ferror@plt+0x1040>
  40259c:	sub	w8, w20, #0x61
  4025a0:	cmp	w8, #0x15
  4025a4:	add	x22, x19, #0x2
  4025a8:	b.hi	40281c <ferror@plt+0x123c>  // b.pmore
  4025ac:	adrp	x9, 405000 <ferror@plt+0x3a20>
  4025b0:	add	x9, x9, #0xd8a
  4025b4:	adr	x10, 4025c4 <ferror@plt+0xfe4>
  4025b8:	ldrb	w11, [x9, x8]
  4025bc:	add	x10, x10, x11, lsl #2
  4025c0:	br	x10
  4025c4:	adrp	x8, 418000 <ferror@plt+0x16a20>
  4025c8:	ldr	x0, [x8, #560]
  4025cc:	ldp	x8, x9, [x0, #40]
  4025d0:	cmp	x8, x9
  4025d4:	b.cs	402868 <ferror@plt+0x1288>  // b.hs, b.nlast
  4025d8:	add	x9, x8, #0x1
  4025dc:	mov	w10, #0x7                   	// #7
  4025e0:	b	402810 <ferror@plt+0x1230>
  4025e4:	mov	w8, wzr
  4025e8:	adrp	x9, 418000 <ferror@plt+0x16a20>
  4025ec:	ldr	x0, [x9, #560]
  4025f0:	ldp	x9, x10, [x0, #40]
  4025f4:	cmp	x9, x10
  4025f8:	b.cs	402840 <ferror@plt+0x1260>  // b.hs, b.nlast
  4025fc:	add	x10, x9, #0x1
  402600:	str	x10, [x0, #40]
  402604:	strb	w8, [x9]
  402608:	mvn	w8, w19
  40260c:	add	w0, w8, w22
  402610:	ldp	x20, x19, [sp, #32]
  402614:	ldp	x22, x21, [sp, #16]
  402618:	ldp	x29, x30, [sp], #48
  40261c:	ret
  402620:	orr	w8, w20, #0x20
  402624:	cmp	w8, #0x75
  402628:	b.ne	4026e4 <ferror@plt+0x1104>  // b.any
  40262c:	cmp	w20, #0x75
  402630:	mov	w8, #0x8                   	// #8
  402634:	mov	w9, #0x4                   	// #4
  402638:	csel	w21, w9, w8, eq  // eq = none
  40263c:	add	x22, x19, #0x2
  402640:	bl	4014b0 <__ctype_b_loc@plt>
  402644:	ldr	x8, [x0]
  402648:	mov	w1, wzr
  40264c:	orr	w9, w21, #0x1
  402650:	mov	w10, #0xffffffd0            	// #-48
  402654:	mov	w11, #0xffffffc9            	// #-55
  402658:	mov	w12, #0xffffffa9            	// #-87
  40265c:	ldrb	w13, [x22]
  402660:	ldrh	w14, [x8, x13, lsl #1]
  402664:	tbz	w14, #12, 4028d4 <ferror@plt+0x12f4>
  402668:	sub	w15, w13, #0x41
  40266c:	sub	w14, w13, #0x61
  402670:	cmp	w15, #0x6
  402674:	csel	w15, w11, w10, cc  // cc = lo, ul, last
  402678:	cmp	w14, #0x6
  40267c:	csel	w14, w12, w15, cc  // cc = lo, ul, last
  402680:	sub	w9, w9, #0x1
  402684:	add	w13, w14, w13
  402688:	cmp	w9, #0x1
  40268c:	add	w1, w13, w1, lsl #4
  402690:	add	x22, x22, #0x1
  402694:	b.gt	40265c <ferror@plt+0x107c>
  402698:	cmp	w1, #0x9f
  40269c:	b.hi	4026c4 <ferror@plt+0x10e4>  // b.pmore
  4026a0:	sub	w8, w1, #0x24
  4026a4:	cmp	w8, #0x3c
  4026a8:	b.hi	402900 <ferror@plt+0x1320>  // b.pmore
  4026ac:	mov	w9, #0x1                   	// #1
  4026b0:	lsl	x8, x9, x8
  4026b4:	mov	x9, #0x1000000010000000    	// #1152921504875282432
  4026b8:	movk	x9, #0x1
  4026bc:	tst	x8, x9
  4026c0:	b.eq	402900 <ferror@plt+0x1320>  // b.none
  4026c4:	lsr	w8, w1, #11
  4026c8:	cmp	w8, #0x1b
  4026cc:	b.eq	402900 <ferror@plt+0x1320>  // b.none
  4026d0:	adrp	x8, 418000 <ferror@plt+0x16a20>
  4026d4:	ldr	x0, [x8, #560]
  4026d8:	mov	w2, wzr
  4026dc:	bl	40488c <ferror@plt+0x32ac>
  4026e0:	b	402608 <ferror@plt+0x1028>
  4026e4:	adrp	x20, 418000 <ferror@plt+0x16a20>
  4026e8:	ldr	x0, [x20, #560]
  4026ec:	ldp	x8, x9, [x0, #40]
  4026f0:	cmp	x8, x9
  4026f4:	b.cs	40284c <ferror@plt+0x126c>  // b.hs, b.nlast
  4026f8:	add	x9, x8, #0x1
  4026fc:	mov	w10, #0x5c                  	// #92
  402700:	str	x9, [x0, #40]
  402704:	strb	w10, [x8]
  402708:	ldrb	w1, [x22]
  40270c:	cbz	w1, 402608 <ferror@plt+0x1028>
  402710:	ldr	x0, [x20, #560]
  402714:	ldp	x8, x9, [x0, #40]
  402718:	cmp	x8, x9
  40271c:	b.cs	402860 <ferror@plt+0x1280>  // b.hs, b.nlast
  402720:	add	x9, x8, #0x1
  402724:	str	x9, [x0, #40]
  402728:	strb	w1, [x8]
  40272c:	add	x22, x19, #0x2
  402730:	b	402608 <ferror@plt+0x1028>
  402734:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402738:	ldr	x0, [x8, #560]
  40273c:	ldp	x8, x9, [x0, #40]
  402740:	cmp	x8, x9
  402744:	b.cs	402874 <ferror@plt+0x1294>  // b.hs, b.nlast
  402748:	add	x9, x8, #0x1
  40274c:	mov	w10, #0xd                   	// #13
  402750:	b	402810 <ferror@plt+0x1230>
  402754:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402758:	ldr	x0, [x8, #560]
  40275c:	ldp	x8, x9, [x0, #40]
  402760:	cmp	x8, x9
  402764:	b.cs	402880 <ferror@plt+0x12a0>  // b.hs, b.nlast
  402768:	add	x9, x8, #0x1
  40276c:	mov	w10, #0x8                   	// #8
  402770:	b	402810 <ferror@plt+0x1230>
  402774:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402778:	ldr	x0, [x8, #560]
  40277c:	ldp	x8, x9, [x0, #40]
  402780:	cmp	x8, x9
  402784:	b.cs	40288c <ferror@plt+0x12ac>  // b.hs, b.nlast
  402788:	add	x9, x8, #0x1
  40278c:	mov	w10, #0x9                   	// #9
  402790:	b	402810 <ferror@plt+0x1230>
  402794:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402798:	ldr	x0, [x8, #560]
  40279c:	ldp	x8, x9, [x0, #40]
  4027a0:	cmp	x8, x9
  4027a4:	b.cs	402898 <ferror@plt+0x12b8>  // b.hs, b.nlast
  4027a8:	add	x9, x8, #0x1
  4027ac:	mov	w10, #0xb                   	// #11
  4027b0:	b	402810 <ferror@plt+0x1230>
  4027b4:	adrp	x8, 418000 <ferror@plt+0x16a20>
  4027b8:	ldr	x0, [x8, #560]
  4027bc:	ldp	x8, x9, [x0, #40]
  4027c0:	cmp	x8, x9
  4027c4:	b.cs	4028a4 <ferror@plt+0x12c4>  // b.hs, b.nlast
  4027c8:	add	x9, x8, #0x1
  4027cc:	mov	w10, #0x1b                  	// #27
  4027d0:	b	402810 <ferror@plt+0x1230>
  4027d4:	adrp	x8, 418000 <ferror@plt+0x16a20>
  4027d8:	ldr	x0, [x8, #560]
  4027dc:	ldp	x8, x9, [x0, #40]
  4027e0:	cmp	x8, x9
  4027e4:	b.cs	4028b0 <ferror@plt+0x12d0>  // b.hs, b.nlast
  4027e8:	add	x9, x8, #0x1
  4027ec:	mov	w10, #0xc                   	// #12
  4027f0:	b	402810 <ferror@plt+0x1230>
  4027f4:	adrp	x8, 418000 <ferror@plt+0x16a20>
  4027f8:	ldr	x0, [x8, #560]
  4027fc:	ldp	x8, x9, [x0, #40]
  402800:	cmp	x8, x9
  402804:	b.cs	4028bc <ferror@plt+0x12dc>  // b.hs, b.nlast
  402808:	add	x9, x8, #0x1
  40280c:	mov	w10, #0xa                   	// #10
  402810:	str	x9, [x0, #40]
  402814:	strb	w10, [x8]
  402818:	b	402608 <ferror@plt+0x1028>
  40281c:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402820:	ldr	x0, [x8, #560]
  402824:	ldp	x8, x9, [x0, #40]
  402828:	cmp	x8, x9
  40282c:	b.cs	4028c8 <ferror@plt+0x12e8>  // b.hs, b.nlast
  402830:	add	x9, x8, #0x1
  402834:	str	x9, [x0, #40]
  402838:	strb	w20, [x8]
  40283c:	b	402608 <ferror@plt+0x1028>
  402840:	and	w1, w8, #0xff
  402844:	bl	401460 <__overflow@plt>
  402848:	b	402608 <ferror@plt+0x1028>
  40284c:	mov	w1, #0x5c                  	// #92
  402850:	bl	401460 <__overflow@plt>
  402854:	ldrb	w1, [x22]
  402858:	cbnz	w1, 402710 <ferror@plt+0x1130>
  40285c:	b	402608 <ferror@plt+0x1028>
  402860:	bl	401460 <__overflow@plt>
  402864:	b	40272c <ferror@plt+0x114c>
  402868:	mov	w1, #0x7                   	// #7
  40286c:	bl	401460 <__overflow@plt>
  402870:	b	402608 <ferror@plt+0x1028>
  402874:	mov	w1, #0xd                   	// #13
  402878:	bl	401460 <__overflow@plt>
  40287c:	b	402608 <ferror@plt+0x1028>
  402880:	mov	w1, #0x8                   	// #8
  402884:	bl	401460 <__overflow@plt>
  402888:	b	402608 <ferror@plt+0x1028>
  40288c:	mov	w1, #0x9                   	// #9
  402890:	bl	401460 <__overflow@plt>
  402894:	b	402608 <ferror@plt+0x1028>
  402898:	mov	w1, #0xb                   	// #11
  40289c:	bl	401460 <__overflow@plt>
  4028a0:	b	402608 <ferror@plt+0x1028>
  4028a4:	mov	w1, #0x1b                  	// #27
  4028a8:	bl	401460 <__overflow@plt>
  4028ac:	b	402608 <ferror@plt+0x1028>
  4028b0:	mov	w1, #0xc                   	// #12
  4028b4:	bl	401460 <__overflow@plt>
  4028b8:	b	402608 <ferror@plt+0x1028>
  4028bc:	mov	w1, #0xa                   	// #10
  4028c0:	bl	401460 <__overflow@plt>
  4028c4:	b	402608 <ferror@plt+0x1028>
  4028c8:	mov	w1, w20
  4028cc:	bl	401460 <__overflow@plt>
  4028d0:	b	402608 <ferror@plt+0x1028>
  4028d4:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4028d8:	add	x1, x1, #0x68f
  4028dc:	mov	w2, #0x5                   	// #5
  4028e0:	mov	x0, xzr
  4028e4:	bl	401560 <dcgettext@plt>
  4028e8:	mov	x2, x0
  4028ec:	mov	w0, #0x1                   	// #1
  4028f0:	mov	w1, wzr
  4028f4:	bl	4012f0 <error@plt>
  4028f8:	mov	w0, wzr
  4028fc:	bl	4012e0 <exit@plt>
  402900:	adrp	x8, 406000 <ferror@plt+0x4a20>
  402904:	add	x8, x8, #0x6c0
  402908:	mov	w2, #0x5                   	// #5
  40290c:	mov	x0, xzr
  402910:	mov	w19, w1
  402914:	mov	x1, x8
  402918:	bl	401560 <dcgettext@plt>
  40291c:	mov	x2, x0
  402920:	mov	w0, #0x1                   	// #1
  402924:	mov	w1, wzr
  402928:	mov	w3, w20
  40292c:	mov	w4, w21
  402930:	mov	w5, w19
  402934:	bl	4012f0 <error@plt>
  402938:	stp	x29, x30, [sp, #-48]!
  40293c:	str	x21, [sp, #16]
  402940:	stp	x20, x19, [sp, #32]
  402944:	mov	x29, sp
  402948:	mov	x20, x1
  40294c:	mov	x19, x0
  402950:	bl	4015a0 <__errno_location@plt>
  402954:	ldr	w21, [x0]
  402958:	cbz	w21, 40297c <ferror@plt+0x139c>
  40295c:	mov	x0, x19
  402960:	bl	404698 <ferror@plt+0x30b8>
  402964:	adrp	x2, 406000 <ferror@plt+0x4a20>
  402968:	mov	x3, x0
  40296c:	add	x2, x2, #0x5c1
  402970:	mov	w0, wzr
  402974:	mov	w1, w21
  402978:	b	4029c4 <ferror@plt+0x13e4>
  40297c:	ldrb	w8, [x20]
  402980:	cbz	w8, 4029d4 <ferror@plt+0x13f4>
  402984:	adrp	x8, 406000 <ferror@plt+0x4a20>
  402988:	adrp	x9, 406000 <ferror@plt+0x4a20>
  40298c:	add	x8, x8, #0x667
  402990:	add	x9, x9, #0x64a
  402994:	cmp	x19, x20
  402998:	csel	x1, x9, x8, eq  // eq = none
  40299c:	mov	w2, #0x5                   	// #5
  4029a0:	mov	x0, xzr
  4029a4:	bl	401560 <dcgettext@plt>
  4029a8:	mov	x20, x0
  4029ac:	mov	x0, x19
  4029b0:	bl	404698 <ferror@plt+0x30b8>
  4029b4:	mov	x3, x0
  4029b8:	mov	w0, wzr
  4029bc:	mov	w1, wzr
  4029c0:	mov	x2, x20
  4029c4:	bl	4012f0 <error@plt>
  4029c8:	adrp	x8, 418000 <ferror@plt+0x16a20>
  4029cc:	mov	w9, #0x1                   	// #1
  4029d0:	strb	w9, [x8, #580]
  4029d4:	ldp	x20, x19, [sp, #32]
  4029d8:	ldr	x21, [sp, #16]
  4029dc:	ldp	x29, x30, [sp], #48
  4029e0:	ret
  4029e4:	sub	sp, sp, #0x60
  4029e8:	stp	x29, x30, [sp, #32]
  4029ec:	add	x29, sp, #0x20
  4029f0:	stp	x20, x19, [sp, #80]
  4029f4:	mov	x19, x1
  4029f8:	add	x1, x29, #0x18
  4029fc:	str	x23, [sp, #48]
  402a00:	stp	x22, x21, [sp, #64]
  402a04:	mov	x20, x0
  402a08:	bl	4014e0 <strtold@plt>
  402a0c:	ldr	x22, [x29, #24]
  402a10:	ldrb	w8, [x22]
  402a14:	cbz	w8, 402a48 <ferror@plt+0x1468>
  402a18:	str	q0, [sp]
  402a1c:	bl	4015a0 <__errno_location@plt>
  402a20:	ldr	w23, [x0]
  402a24:	mov	x21, x0
  402a28:	sub	x1, x29, #0x8
  402a2c:	mov	x0, x20
  402a30:	bl	4058ac <ferror@plt+0x42cc>
  402a34:	ldur	x8, [x29, #-8]
  402a38:	cmp	x22, x8
  402a3c:	b.cs	402a68 <ferror@plt+0x1488>  // b.hs, b.nlast
  402a40:	str	x8, [x29, #24]
  402a44:	mov	x22, x8
  402a48:	cbz	x19, 402a50 <ferror@plt+0x1470>
  402a4c:	str	x22, [x19]
  402a50:	ldp	x20, x19, [sp, #80]
  402a54:	ldp	x22, x21, [sp, #64]
  402a58:	ldr	x23, [sp, #48]
  402a5c:	ldp	x29, x30, [sp, #32]
  402a60:	add	sp, sp, #0x60
  402a64:	ret
  402a68:	ldr	q0, [sp]
  402a6c:	str	w23, [x21]
  402a70:	cbnz	x19, 402a4c <ferror@plt+0x146c>
  402a74:	b	402a50 <ferror@plt+0x1470>
  402a78:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402a7c:	str	x0, [x8, #600]
  402a80:	ret
  402a84:	and	w8, w0, #0x1
  402a88:	adrp	x9, 418000 <ferror@plt+0x16a20>
  402a8c:	strb	w8, [x9, #592]
  402a90:	ret
  402a94:	stp	x29, x30, [sp, #-48]!
  402a98:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402a9c:	ldr	x0, [x8, #560]
  402aa0:	str	x21, [sp, #16]
  402aa4:	stp	x20, x19, [sp, #32]
  402aa8:	mov	x29, sp
  402aac:	bl	405968 <ferror@plt+0x4388>
  402ab0:	cbz	w0, 402ad0 <ferror@plt+0x14f0>
  402ab4:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402ab8:	ldrb	w8, [x8, #592]
  402abc:	cbz	w8, 402af0 <ferror@plt+0x1510>
  402ac0:	bl	4015a0 <__errno_location@plt>
  402ac4:	ldr	w8, [x0]
  402ac8:	cmp	w8, #0x20
  402acc:	b.ne	402af0 <ferror@plt+0x1510>  // b.any
  402ad0:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402ad4:	ldr	x0, [x8, #552]
  402ad8:	bl	405968 <ferror@plt+0x4388>
  402adc:	cbnz	w0, 402b5c <ferror@plt+0x157c>
  402ae0:	ldp	x20, x19, [sp, #32]
  402ae4:	ldr	x21, [sp, #16]
  402ae8:	ldp	x29, x30, [sp], #48
  402aec:	ret
  402af0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402af4:	add	x1, x1, #0x6ee
  402af8:	mov	w2, #0x5                   	// #5
  402afc:	mov	x0, xzr
  402b00:	bl	401560 <dcgettext@plt>
  402b04:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402b08:	ldr	x21, [x8, #600]
  402b0c:	mov	x19, x0
  402b10:	bl	4015a0 <__errno_location@plt>
  402b14:	ldr	w20, [x0]
  402b18:	cbnz	x21, 402b38 <ferror@plt+0x1558>
  402b1c:	adrp	x2, 406000 <ferror@plt+0x4a20>
  402b20:	add	x2, x2, #0x5c1
  402b24:	mov	w0, wzr
  402b28:	mov	w1, w20
  402b2c:	mov	x3, x19
  402b30:	bl	4012f0 <error@plt>
  402b34:	b	402b5c <ferror@plt+0x157c>
  402b38:	mov	x0, x21
  402b3c:	bl	4043b0 <ferror@plt+0x2dd0>
  402b40:	adrp	x2, 406000 <ferror@plt+0x4a20>
  402b44:	mov	x3, x0
  402b48:	add	x2, x2, #0x6fa
  402b4c:	mov	w0, wzr
  402b50:	mov	w1, w20
  402b54:	mov	x4, x19
  402b58:	bl	4012f0 <error@plt>
  402b5c:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402b60:	ldr	w0, [x8, #448]
  402b64:	bl	4012c0 <_exit@plt>
  402b68:	stp	x29, x30, [sp, #-32]!
  402b6c:	stp	x20, x19, [sp, #16]
  402b70:	mov	x29, sp
  402b74:	cbz	x0, 402bf4 <ferror@plt+0x1614>
  402b78:	mov	w1, #0x2f                  	// #47
  402b7c:	mov	x19, x0
  402b80:	bl	401420 <strrchr@plt>
  402b84:	cmp	x0, #0x0
  402b88:	csinc	x20, x19, x0, eq  // eq = none
  402b8c:	sub	x8, x20, x19
  402b90:	cmp	x8, #0x7
  402b94:	b.lt	402bd8 <ferror@plt+0x15f8>  // b.tstop
  402b98:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402b9c:	sub	x0, x20, #0x7
  402ba0:	add	x1, x1, #0x739
  402ba4:	mov	w2, #0x7                   	// #7
  402ba8:	bl	401380 <strncmp@plt>
  402bac:	cbnz	w0, 402bd8 <ferror@plt+0x15f8>
  402bb0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402bb4:	add	x1, x1, #0x741
  402bb8:	mov	w2, #0x3                   	// #3
  402bbc:	mov	x0, x20
  402bc0:	bl	401380 <strncmp@plt>
  402bc4:	mov	x19, x20
  402bc8:	cbnz	w0, 402bd8 <ferror@plt+0x15f8>
  402bcc:	add	x19, x20, #0x3
  402bd0:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402bd4:	str	x19, [x8, #568]
  402bd8:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402bdc:	adrp	x9, 418000 <ferror@plt+0x16a20>
  402be0:	str	x19, [x8, #608]
  402be4:	str	x19, [x9, #544]
  402be8:	ldp	x20, x19, [sp, #16]
  402bec:	ldp	x29, x30, [sp], #32
  402bf0:	ret
  402bf4:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402bf8:	ldr	x3, [x8, #552]
  402bfc:	adrp	x0, 406000 <ferror@plt+0x4a20>
  402c00:	add	x0, x0, #0x701
  402c04:	mov	w1, #0x37                  	// #55
  402c08:	mov	w2, #0x1                   	// #1
  402c0c:	bl	401510 <fwrite@plt>
  402c10:	bl	401440 <abort@plt>
  402c14:	stp	x29, x30, [sp, #-48]!
  402c18:	str	x21, [sp, #16]
  402c1c:	stp	x20, x19, [sp, #32]
  402c20:	mov	x29, sp
  402c24:	mov	x19, x0
  402c28:	bl	4015a0 <__errno_location@plt>
  402c2c:	ldr	w21, [x0]
  402c30:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402c34:	add	x8, x8, #0x268
  402c38:	cmp	x19, #0x0
  402c3c:	mov	x20, x0
  402c40:	csel	x0, x8, x19, eq  // eq = none
  402c44:	mov	w1, #0x38                  	// #56
  402c48:	bl	405420 <ferror@plt+0x3e40>
  402c4c:	str	w21, [x20]
  402c50:	ldp	x20, x19, [sp, #32]
  402c54:	ldr	x21, [sp, #16]
  402c58:	ldp	x29, x30, [sp], #48
  402c5c:	ret
  402c60:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402c64:	add	x8, x8, #0x268
  402c68:	cmp	x0, #0x0
  402c6c:	csel	x8, x8, x0, eq  // eq = none
  402c70:	ldr	w0, [x8]
  402c74:	ret
  402c78:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402c7c:	add	x8, x8, #0x268
  402c80:	cmp	x0, #0x0
  402c84:	csel	x8, x8, x0, eq  // eq = none
  402c88:	str	w1, [x8]
  402c8c:	ret
  402c90:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402c94:	add	x8, x8, #0x268
  402c98:	cmp	x0, #0x0
  402c9c:	ubfx	w9, w1, #5, #3
  402ca0:	csel	x8, x8, x0, eq  // eq = none
  402ca4:	add	x8, x8, w9, uxtw #2
  402ca8:	ldr	w9, [x8, #8]
  402cac:	lsr	w10, w9, w1
  402cb0:	and	w0, w10, #0x1
  402cb4:	and	w10, w2, #0x1
  402cb8:	eor	w10, w0, w10
  402cbc:	lsl	w10, w10, w1
  402cc0:	eor	w9, w10, w9
  402cc4:	str	w9, [x8, #8]
  402cc8:	ret
  402ccc:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402cd0:	add	x8, x8, #0x268
  402cd4:	cmp	x0, #0x0
  402cd8:	csel	x8, x8, x0, eq  // eq = none
  402cdc:	ldr	w0, [x8, #4]
  402ce0:	str	w1, [x8, #4]
  402ce4:	ret
  402ce8:	stp	x29, x30, [sp, #-16]!
  402cec:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402cf0:	add	x8, x8, #0x268
  402cf4:	cmp	x0, #0x0
  402cf8:	csel	x8, x8, x0, eq  // eq = none
  402cfc:	mov	w9, #0xa                   	// #10
  402d00:	mov	x29, sp
  402d04:	str	w9, [x8]
  402d08:	cbz	x1, 402d1c <ferror@plt+0x173c>
  402d0c:	cbz	x2, 402d1c <ferror@plt+0x173c>
  402d10:	stp	x1, x2, [x8, #40]
  402d14:	ldp	x29, x30, [sp], #16
  402d18:	ret
  402d1c:	bl	401440 <abort@plt>
  402d20:	sub	sp, sp, #0x60
  402d24:	adrp	x8, 418000 <ferror@plt+0x16a20>
  402d28:	add	x8, x8, #0x268
  402d2c:	cmp	x4, #0x0
  402d30:	stp	x29, x30, [sp, #16]
  402d34:	str	x25, [sp, #32]
  402d38:	stp	x24, x23, [sp, #48]
  402d3c:	stp	x22, x21, [sp, #64]
  402d40:	stp	x20, x19, [sp, #80]
  402d44:	add	x29, sp, #0x10
  402d48:	mov	x19, x3
  402d4c:	mov	x20, x2
  402d50:	mov	x21, x1
  402d54:	mov	x22, x0
  402d58:	csel	x24, x8, x4, eq  // eq = none
  402d5c:	bl	4015a0 <__errno_location@plt>
  402d60:	ldp	w4, w5, [x24]
  402d64:	ldp	x7, x8, [x24, #40]
  402d68:	ldr	w25, [x0]
  402d6c:	mov	x23, x0
  402d70:	add	x6, x24, #0x8
  402d74:	mov	x0, x22
  402d78:	mov	x1, x21
  402d7c:	mov	x2, x20
  402d80:	mov	x3, x19
  402d84:	str	x8, [sp]
  402d88:	bl	402dac <ferror@plt+0x17cc>
  402d8c:	str	w25, [x23]
  402d90:	ldp	x20, x19, [sp, #80]
  402d94:	ldp	x22, x21, [sp, #64]
  402d98:	ldp	x24, x23, [sp, #48]
  402d9c:	ldr	x25, [sp, #32]
  402da0:	ldp	x29, x30, [sp, #16]
  402da4:	add	sp, sp, #0x60
  402da8:	ret
  402dac:	sub	sp, sp, #0x120
  402db0:	stp	x29, x30, [sp, #192]
  402db4:	add	x29, sp, #0xc0
  402db8:	ldr	x8, [x29, #96]
  402dbc:	stp	x28, x27, [sp, #208]
  402dc0:	stp	x26, x25, [sp, #224]
  402dc4:	stp	x24, x23, [sp, #240]
  402dc8:	stp	x22, x21, [sp, #256]
  402dcc:	stp	x20, x19, [sp, #272]
  402dd0:	str	x7, [sp, #96]
  402dd4:	stur	x6, [x29, #-40]
  402dd8:	mov	w20, w5
  402ddc:	mov	w24, w4
  402de0:	mov	x22, x3
  402de4:	mov	x19, x2
  402de8:	mov	x23, x1
  402dec:	stur	x8, [x29, #-88]
  402df0:	mov	x28, x0
  402df4:	bl	401500 <__ctype_get_mb_cur_max@plt>
  402df8:	mov	w8, wzr
  402dfc:	mov	w15, wzr
  402e00:	stp	wzr, w20, [sp, #84]
  402e04:	ubfx	w21, w20, #1, #1
  402e08:	mov	w20, w24
  402e0c:	add	x9, x19, #0x1
  402e10:	mov	w14, #0x1                   	// #1
  402e14:	str	x0, [sp, #32]
  402e18:	str	xzr, [sp, #72]
  402e1c:	stur	xzr, [x29, #-64]
  402e20:	stur	xzr, [x29, #-32]
  402e24:	stur	x9, [x29, #-80]
  402e28:	cmp	w20, #0xa
  402e2c:	b.hi	403d58 <ferror@plt+0x2778>  // b.pmore
  402e30:	adrp	x12, 406000 <ferror@plt+0x4a20>
  402e34:	mov	w9, w20
  402e38:	add	x12, x12, #0x748
  402e3c:	adr	x10, 402e60 <ferror@plt+0x1880>
  402e40:	ldrb	w11, [x12, x9]
  402e44:	add	x10, x10, x11, lsl #2
  402e48:	mov	x24, x23
  402e4c:	mov	x27, xzr
  402e50:	mov	w17, wzr
  402e54:	mov	w16, #0x1                   	// #1
  402e58:	mov	x23, x22
  402e5c:	br	x10
  402e60:	adrp	x25, 406000 <ferror@plt+0x4a20>
  402e64:	add	x25, x25, #0x8a8
  402e68:	mov	w2, #0x5                   	// #5
  402e6c:	mov	x0, xzr
  402e70:	mov	x1, x25
  402e74:	mov	w27, w15
  402e78:	mov	w26, w14
  402e7c:	mov	w22, w20
  402e80:	bl	401560 <dcgettext@plt>
  402e84:	mov	x20, x0
  402e88:	cmp	x0, x25
  402e8c:	b.ne	40305c <ferror@plt+0x1a7c>  // b.any
  402e90:	bl	405a48 <ferror@plt+0x4468>
  402e94:	ldrb	w8, [x0]
  402e98:	and	w8, w8, #0xffffffdf
  402e9c:	cmp	w8, #0x47
  402ea0:	b.eq	402fec <ferror@plt+0x1a0c>  // b.none
  402ea4:	cmp	w8, #0x55
  402ea8:	mov	w9, w22
  402eac:	b.ne	403044 <ferror@plt+0x1a64>  // b.any
  402eb0:	ldrb	w8, [x0, #1]
  402eb4:	and	w8, w8, #0xffffffdf
  402eb8:	cmp	w8, #0x54
  402ebc:	b.ne	403044 <ferror@plt+0x1a64>  // b.any
  402ec0:	ldrb	w8, [x0, #2]
  402ec4:	and	w8, w8, #0xffffffdf
  402ec8:	cmp	w8, #0x46
  402ecc:	b.ne	403044 <ferror@plt+0x1a64>  // b.any
  402ed0:	ldrb	w8, [x0, #3]
  402ed4:	cmp	w8, #0x2d
  402ed8:	b.ne	403044 <ferror@plt+0x1a64>  // b.any
  402edc:	ldrb	w8, [x0, #4]
  402ee0:	cmp	w8, #0x38
  402ee4:	b.ne	403044 <ferror@plt+0x1a64>  // b.any
  402ee8:	ldrb	w8, [x0, #5]
  402eec:	cbnz	w8, 403044 <ferror@plt+0x1a64>
  402ef0:	adrp	x20, 406000 <ferror@plt+0x4a20>
  402ef4:	add	x20, x20, #0x8ac
  402ef8:	b	40305c <ferror@plt+0x1a7c>
  402efc:	mov	w8, #0x1                   	// #1
  402f00:	b	402f80 <ferror@plt+0x19a0>
  402f04:	tbnz	w21, #0, 402f80 <ferror@plt+0x19a0>
  402f08:	mov	w16, w8
  402f0c:	mov	w17, wzr
  402f10:	cbz	x24, 402f1c <ferror@plt+0x193c>
  402f14:	mov	w8, #0x27                  	// #39
  402f18:	strb	w8, [x28]
  402f1c:	adrp	x8, 406000 <ferror@plt+0x4a20>
  402f20:	add	x8, x8, #0x8aa
  402f24:	stur	x8, [x29, #-64]
  402f28:	mov	w8, #0x1                   	// #1
  402f2c:	mov	w20, #0x2                   	// #2
  402f30:	mov	w27, #0x1                   	// #1
  402f34:	stur	x8, [x29, #-32]
  402f38:	b	4031ec <ferror@plt+0x1c0c>
  402f3c:	tbz	w21, #0, 402fa8 <ferror@plt+0x19c8>
  402f40:	mov	w8, #0x1                   	// #1
  402f44:	stur	x8, [x29, #-32]
  402f48:	adrp	x8, 406000 <ferror@plt+0x4a20>
  402f4c:	add	x8, x8, #0x8a6
  402f50:	mov	x27, xzr
  402f54:	mov	w20, #0x5                   	// #5
  402f58:	stur	x8, [x29, #-64]
  402f5c:	mov	w16, #0x1                   	// #1
  402f60:	mov	w17, #0x1                   	// #1
  402f64:	b	4031ec <ferror@plt+0x1c0c>
  402f68:	mov	w20, wzr
  402f6c:	mov	x27, xzr
  402f70:	mov	w17, wzr
  402f74:	mov	w16, w8
  402f78:	b	4031ec <ferror@plt+0x1c0c>
  402f7c:	tbz	w21, #0, 402fdc <ferror@plt+0x19fc>
  402f80:	mov	w9, #0x1                   	// #1
  402f84:	stur	x9, [x29, #-32]
  402f88:	adrp	x9, 406000 <ferror@plt+0x4a20>
  402f8c:	add	x9, x9, #0x8aa
  402f90:	mov	x27, xzr
  402f94:	mov	w20, #0x2                   	// #2
  402f98:	stur	x9, [x29, #-64]
  402f9c:	mov	w16, w8
  402fa0:	mov	w17, #0x1                   	// #1
  402fa4:	b	4031ec <ferror@plt+0x1c0c>
  402fa8:	mov	w17, wzr
  402fac:	cbz	x24, 402fb8 <ferror@plt+0x19d8>
  402fb0:	mov	w8, #0x22                  	// #34
  402fb4:	strb	w8, [x28]
  402fb8:	adrp	x8, 406000 <ferror@plt+0x4a20>
  402fbc:	add	x8, x8, #0x8a6
  402fc0:	stur	x8, [x29, #-64]
  402fc4:	mov	w8, #0x1                   	// #1
  402fc8:	mov	w27, #0x1                   	// #1
  402fcc:	mov	w20, #0x5                   	// #5
  402fd0:	stur	x8, [x29, #-32]
  402fd4:	mov	w16, #0x1                   	// #1
  402fd8:	b	4031ec <ferror@plt+0x1c0c>
  402fdc:	mov	w16, #0x1                   	// #1
  402fe0:	mov	w17, wzr
  402fe4:	cbnz	x24, 402f14 <ferror@plt+0x1934>
  402fe8:	b	402f1c <ferror@plt+0x193c>
  402fec:	ldrb	w8, [x0, #1]
  402ff0:	mov	w9, w22
  402ff4:	and	w8, w8, #0xffffffdf
  402ff8:	cmp	w8, #0x42
  402ffc:	b.ne	403044 <ferror@plt+0x1a64>  // b.any
  403000:	ldrb	w8, [x0, #2]
  403004:	cmp	w8, #0x31
  403008:	b.ne	403044 <ferror@plt+0x1a64>  // b.any
  40300c:	ldrb	w8, [x0, #3]
  403010:	cmp	w8, #0x38
  403014:	b.ne	403044 <ferror@plt+0x1a64>  // b.any
  403018:	ldrb	w8, [x0, #4]
  40301c:	cmp	w8, #0x30
  403020:	b.ne	403044 <ferror@plt+0x1a64>  // b.any
  403024:	ldrb	w8, [x0, #5]
  403028:	cmp	w8, #0x33
  40302c:	b.ne	403044 <ferror@plt+0x1a64>  // b.any
  403030:	ldrb	w8, [x0, #6]
  403034:	cmp	w8, #0x30
  403038:	b.ne	403044 <ferror@plt+0x1a64>  // b.any
  40303c:	ldrb	w8, [x0, #7]
  403040:	cbz	w8, 403c24 <ferror@plt+0x2644>
  403044:	cmp	w9, #0x9
  403048:	adrp	x8, 406000 <ferror@plt+0x4a20>
  40304c:	adrp	x9, 406000 <ferror@plt+0x4a20>
  403050:	add	x8, x8, #0x8aa
  403054:	add	x9, x9, #0x8a6
  403058:	csel	x20, x9, x8, eq  // eq = none
  40305c:	adrp	x25, 406000 <ferror@plt+0x4a20>
  403060:	add	x25, x25, #0x8aa
  403064:	mov	w2, #0x5                   	// #5
  403068:	mov	x0, xzr
  40306c:	mov	x1, x25
  403070:	bl	401560 <dcgettext@plt>
  403074:	cmp	x0, x25
  403078:	stur	x0, [x29, #-88]
  40307c:	str	x20, [sp, #96]
  403080:	b.eq	40308c <ferror@plt+0x1aac>  // b.none
  403084:	mov	w20, w22
  403088:	b	403170 <ferror@plt+0x1b90>
  40308c:	bl	405a48 <ferror@plt+0x4468>
  403090:	ldrb	w8, [x0]
  403094:	and	w8, w8, #0xffffffdf
  403098:	cmp	w8, #0x47
  40309c:	b.eq	4030fc <ferror@plt+0x1b1c>  // b.none
  4030a0:	cmp	w8, #0x55
  4030a4:	b.ne	403150 <ferror@plt+0x1b70>  // b.any
  4030a8:	ldrb	w8, [x0, #1]
  4030ac:	and	w8, w8, #0xffffffdf
  4030b0:	cmp	w8, #0x54
  4030b4:	b.ne	403150 <ferror@plt+0x1b70>  // b.any
  4030b8:	ldrb	w8, [x0, #2]
  4030bc:	and	w8, w8, #0xffffffdf
  4030c0:	cmp	w8, #0x46
  4030c4:	b.ne	403150 <ferror@plt+0x1b70>  // b.any
  4030c8:	ldrb	w8, [x0, #3]
  4030cc:	cmp	w8, #0x2d
  4030d0:	b.ne	403150 <ferror@plt+0x1b70>  // b.any
  4030d4:	ldrb	w8, [x0, #4]
  4030d8:	cmp	w8, #0x38
  4030dc:	b.ne	403150 <ferror@plt+0x1b70>  // b.any
  4030e0:	ldrb	w8, [x0, #5]
  4030e4:	cbnz	w8, 403150 <ferror@plt+0x1b70>
  4030e8:	adrp	x8, 406000 <ferror@plt+0x4a20>
  4030ec:	add	x8, x8, #0x8b0
  4030f0:	stur	x8, [x29, #-88]
  4030f4:	mov	w20, w22
  4030f8:	b	403170 <ferror@plt+0x1b90>
  4030fc:	ldrb	w8, [x0, #1]
  403100:	and	w8, w8, #0xffffffdf
  403104:	cmp	w8, #0x42
  403108:	b.ne	403150 <ferror@plt+0x1b70>  // b.any
  40310c:	ldrb	w8, [x0, #2]
  403110:	cmp	w8, #0x31
  403114:	b.ne	403150 <ferror@plt+0x1b70>  // b.any
  403118:	ldrb	w8, [x0, #3]
  40311c:	cmp	w8, #0x38
  403120:	b.ne	403150 <ferror@plt+0x1b70>  // b.any
  403124:	ldrb	w8, [x0, #4]
  403128:	cmp	w8, #0x30
  40312c:	b.ne	403150 <ferror@plt+0x1b70>  // b.any
  403130:	ldrb	w8, [x0, #5]
  403134:	cmp	w8, #0x33
  403138:	b.ne	403150 <ferror@plt+0x1b70>  // b.any
  40313c:	ldrb	w8, [x0, #6]
  403140:	cmp	w8, #0x30
  403144:	b.ne	403150 <ferror@plt+0x1b70>  // b.any
  403148:	ldrb	w8, [x0, #7]
  40314c:	cbz	w8, 403c30 <ferror@plt+0x2650>
  403150:	adrp	x8, 406000 <ferror@plt+0x4a20>
  403154:	adrp	x9, 406000 <ferror@plt+0x4a20>
  403158:	cmp	w22, #0x9
  40315c:	add	x8, x8, #0x8aa
  403160:	add	x9, x9, #0x8a6
  403164:	mov	w20, w22
  403168:	csel	x8, x9, x8, eq  // eq = none
  40316c:	stur	x8, [x29, #-88]
  403170:	mov	w14, w26
  403174:	mov	w15, w27
  403178:	tbnz	w21, #0, 4031bc <ferror@plt+0x1bdc>
  40317c:	ldr	x8, [sp, #96]
  403180:	ldrb	w9, [x8]
  403184:	cbz	w9, 4031bc <ferror@plt+0x1bdc>
  403188:	mov	w26, w15
  40318c:	mov	w22, w14
  403190:	mov	x10, xzr
  403194:	add	x8, x8, #0x1
  403198:	b	4031ac <ferror@plt+0x1bcc>
  40319c:	ldrb	w9, [x8, x10]
  4031a0:	add	x27, x10, #0x1
  4031a4:	mov	x10, x27
  4031a8:	cbz	w9, 4031c8 <ferror@plt+0x1be8>
  4031ac:	cmp	x10, x24
  4031b0:	b.cs	40319c <ferror@plt+0x1bbc>  // b.hs, b.nlast
  4031b4:	strb	w9, [x28, x10]
  4031b8:	b	40319c <ferror@plt+0x1bbc>
  4031bc:	mov	w26, w15
  4031c0:	mov	w22, w14
  4031c4:	mov	x27, xzr
  4031c8:	ldur	x25, [x29, #-88]
  4031cc:	mov	x0, x25
  4031d0:	bl	4012d0 <strlen@plt>
  4031d4:	stur	x0, [x29, #-32]
  4031d8:	mov	w16, #0x1                   	// #1
  4031dc:	stur	x25, [x29, #-64]
  4031e0:	mov	w17, w21
  4031e4:	mov	w14, w22
  4031e8:	mov	w15, w26
  4031ec:	ldp	x8, x9, [x29, #-40]
  4031f0:	eor	w18, w17, #0x1
  4031f4:	stur	w18, [x29, #-68]
  4031f8:	mov	x22, xzr
  4031fc:	cmp	x8, #0x0
  403200:	cset	w8, eq  // eq = none
  403204:	cmp	x9, #0x0
  403208:	cset	w9, ne  // ne = any
  40320c:	cmp	w20, #0x2
  403210:	cset	w10, ne  // ne = any
  403214:	and	w13, w10, w16
  403218:	and	w12, w9, w17
  40321c:	orr	w10, w10, w18
  403220:	and	w18, w9, w13
  403224:	orr	w9, w13, w17
  403228:	eor	w9, w9, #0x1
  40322c:	cset	w11, eq  // eq = none
  403230:	orr	w8, w8, w9
  403234:	and	w12, w16, w12
  403238:	str	w10, [sp, #92]
  40323c:	and	w10, w11, w17
  403240:	stur	w8, [x29, #-24]
  403244:	eor	w8, w16, #0x1
  403248:	stp	w10, w12, [sp, #60]
  40324c:	stur	w16, [x29, #-72]
  403250:	str	w8, [sp, #68]
  403254:	stp	w17, w20, [x29, #-48]
  403258:	stur	w18, [x29, #-52]
  40325c:	cmn	x23, #0x1
  403260:	b.eq	403270 <ferror@plt+0x1c90>  // b.none
  403264:	cmp	x22, x23
  403268:	b.ne	403278 <ferror@plt+0x1c98>  // b.any
  40326c:	b	403bb4 <ferror@plt+0x25d4>
  403270:	ldrb	w8, [x19, x22]
  403274:	cbz	w8, 403bbc <ferror@plt+0x25dc>
  403278:	cbz	w18, 4032c0 <ferror@plt+0x1ce0>
  40327c:	ldur	x8, [x29, #-32]
  403280:	cmp	x8, #0x2
  403284:	add	x20, x22, x8
  403288:	b.cc	4032b4 <ferror@plt+0x1cd4>  // b.lo, b.ul, b.last
  40328c:	cmn	x23, #0x1
  403290:	b.ne	4032b4 <ferror@plt+0x1cd4>  // b.any
  403294:	mov	x0, x19
  403298:	mov	w21, w14
  40329c:	mov	w25, w15
  4032a0:	bl	4012d0 <strlen@plt>
  4032a4:	ldp	w18, w17, [x29, #-52]
  4032a8:	mov	x23, x0
  4032ac:	mov	w15, w25
  4032b0:	mov	w14, w21
  4032b4:	cmp	x20, x23
  4032b8:	b.ls	4032d4 <ferror@plt+0x1cf4>  // b.plast
  4032bc:	ldur	w20, [x29, #-44]
  4032c0:	mov	w25, wzr
  4032c4:	ldrb	w21, [x19, x22]
  4032c8:	cmp	w21, #0x7e
  4032cc:	b.ls	403320 <ferror@plt+0x1d40>  // b.plast
  4032d0:	b	403570 <ferror@plt+0x1f90>
  4032d4:	ldur	x1, [x29, #-64]
  4032d8:	ldur	x2, [x29, #-32]
  4032dc:	add	x0, x19, x22
  4032e0:	mov	w26, w15
  4032e4:	mov	w21, w14
  4032e8:	bl	401400 <bcmp@plt>
  4032ec:	ldur	w9, [x29, #-68]
  4032f0:	ldur	w20, [x29, #-44]
  4032f4:	cmp	w0, #0x0
  4032f8:	cset	w8, ne  // ne = any
  4032fc:	orr	w8, w8, w9
  403300:	cset	w25, eq  // eq = none
  403304:	tbz	w8, #0, 403c7c <ferror@plt+0x269c>
  403308:	ldp	w18, w17, [x29, #-52]
  40330c:	mov	w14, w21
  403310:	mov	w15, w26
  403314:	ldrb	w21, [x19, x22]
  403318:	cmp	w21, #0x7e
  40331c:	b.hi	403570 <ferror@plt+0x1f90>  // b.pmore
  403320:	adrp	x13, 406000 <ferror@plt+0x4a20>
  403324:	add	x13, x13, #0x753
  403328:	adr	x12, 40334c <ferror@plt+0x1d6c>
  40332c:	ldrb	w9, [x13, x21]
  403330:	add	x12, x12, x9, lsl #2
  403334:	mov	w10, wzr
  403338:	mov	w8, wzr
  40333c:	mov	w26, #0x1                   	// #1
  403340:	mov	w11, #0x6e                  	// #110
  403344:	mov	w9, #0x61                  	// #97
  403348:	br	x12
  40334c:	ldur	w9, [x29, #-24]
  403350:	tbnz	w9, #0, 403370 <ferror@plt+0x1d90>
  403354:	ldur	x10, [x29, #-40]
  403358:	lsr	w9, w21, #5
  40335c:	ldr	w9, [x10, w9, uxtw #2]
  403360:	lsr	w9, w9, w21
  403364:	tbz	w9, #0, 403370 <ferror@plt+0x1d90>
  403368:	mov	w9, w21
  40336c:	b	403378 <ferror@plt+0x1d98>
  403370:	mov	w9, w21
  403374:	cbz	w25, 4035b0 <ferror@plt+0x1fd0>
  403378:	tbnz	w17, #0, 403c3c <ferror@plt+0x265c>
  40337c:	cmp	w20, #0x2
  403380:	cset	w8, ne  // ne = any
  403384:	orr	w8, w8, w15
  403388:	tbnz	w8, #0, 4033c4 <ferror@plt+0x1de4>
  40338c:	cmp	x27, x24
  403390:	b.cs	4033fc <ferror@plt+0x1e1c>  // b.hs, b.nlast
  403394:	mov	w8, #0x27                  	// #39
  403398:	strb	w8, [x28, x27]
  40339c:	add	x8, x27, #0x1
  4033a0:	cmp	x8, x24
  4033a4:	b.cc	403408 <ferror@plt+0x1e28>  // b.lo, b.ul, b.last
  4033a8:	add	x8, x27, #0x2
  4033ac:	cmp	x8, x24
  4033b0:	b.cs	4033bc <ferror@plt+0x1ddc>  // b.hs, b.nlast
  4033b4:	mov	w10, #0x27                  	// #39
  4033b8:	strb	w10, [x28, x8]
  4033bc:	add	x27, x27, #0x3
  4033c0:	mov	w15, #0x1                   	// #1
  4033c4:	cmp	x27, x24
  4033c8:	b.cs	4033d4 <ferror@plt+0x1df4>  // b.hs, b.nlast
  4033cc:	mov	w8, #0x5c                  	// #92
  4033d0:	strb	w8, [x28, x27]
  4033d4:	add	x27, x27, #0x1
  4033d8:	cmp	x27, x24
  4033dc:	b.cs	4033e4 <ferror@plt+0x1e04>  // b.hs, b.nlast
  4033e0:	strb	w9, [x28, x27]
  4033e4:	add	x27, x27, #0x1
  4033e8:	and	w14, w14, w26
  4033ec:	add	x22, x22, #0x1
  4033f0:	cmn	x23, #0x1
  4033f4:	b.ne	403264 <ferror@plt+0x1c84>  // b.any
  4033f8:	b	403270 <ferror@plt+0x1c90>
  4033fc:	add	x8, x27, #0x1
  403400:	cmp	x8, x24
  403404:	b.cs	4033a8 <ferror@plt+0x1dc8>  // b.hs, b.nlast
  403408:	mov	w10, #0x24                  	// #36
  40340c:	strb	w10, [x28, x8]
  403410:	add	x8, x27, #0x2
  403414:	cmp	x8, x24
  403418:	b.cc	4033b4 <ferror@plt+0x1dd4>  // b.lo, b.ul, b.last
  40341c:	b	4033bc <ferror@plt+0x1ddc>
  403420:	cmp	x23, #0x1
  403424:	b.eq	403448 <ferror@plt+0x1e68>  // b.none
  403428:	cmn	x23, #0x1
  40342c:	b.ne	40344c <ferror@plt+0x1e6c>  // b.any
  403430:	ldrb	w8, [x19, #1]
  403434:	cbz	w8, 403448 <ferror@plt+0x1e68>
  403438:	mov	w8, wzr
  40343c:	mov	w26, wzr
  403440:	mov	x23, #0xffffffffffffffff    	// #-1
  403444:	b	40334c <ferror@plt+0x1d6c>
  403448:	cbz	x22, 403458 <ferror@plt+0x1e78>
  40344c:	mov	w8, wzr
  403450:	mov	w26, wzr
  403454:	b	40334c <ferror@plt+0x1d6c>
  403458:	mov	w10, #0x1                   	// #1
  40345c:	cmp	w20, #0x2
  403460:	b.ne	403468 <ferror@plt+0x1e88>  // b.any
  403464:	tbnz	w17, #0, 403c3c <ferror@plt+0x265c>
  403468:	mov	w8, wzr
  40346c:	mov	w26, w10
  403470:	b	40334c <ferror@plt+0x1d6c>
  403474:	cmp	w20, #0x2
  403478:	b.ne	403598 <ferror@plt+0x1fb8>  // b.any
  40347c:	tbz	w17, #0, 4035a4 <ferror@plt+0x1fc4>
  403480:	b	403c3c <ferror@plt+0x265c>
  403484:	mov	w9, #0x66                  	// #102
  403488:	b	4035f4 <ferror@plt+0x2014>
  40348c:	mov	w11, #0x74                  	// #116
  403490:	b	4034a0 <ferror@plt+0x1ec0>
  403494:	mov	w9, #0x62                  	// #98
  403498:	b	4035f4 <ferror@plt+0x2014>
  40349c:	mov	w11, #0x72                  	// #114
  4034a0:	ldr	w8, [sp, #92]
  4034a4:	mov	w9, w11
  4034a8:	tbnz	w8, #0, 4035f4 <ferror@plt+0x2014>
  4034ac:	b	403c3c <ferror@plt+0x265c>
  4034b0:	ldur	w8, [x29, #-72]
  4034b4:	tbz	w8, #0, 403608 <ferror@plt+0x2028>
  4034b8:	cmp	w20, #0x2
  4034bc:	tbnz	w17, #0, 403d4c <ferror@plt+0x276c>
  4034c0:	cset	w8, ne  // ne = any
  4034c4:	orr	w8, w8, w15
  4034c8:	tbz	w8, #0, 4037dc <ferror@plt+0x21fc>
  4034cc:	mov	x8, x27
  4034d0:	cmp	x8, x24
  4034d4:	b.cc	40381c <ferror@plt+0x223c>  // b.lo, b.ul, b.last
  4034d8:	b	403824 <ferror@plt+0x2244>
  4034dc:	cmp	w20, #0x5
  4034e0:	b.eq	40373c <ferror@plt+0x215c>  // b.none
  4034e4:	cmp	w20, #0x2
  4034e8:	b.ne	4037cc <ferror@plt+0x21ec>  // b.any
  4034ec:	tbz	w17, #0, 4037cc <ferror@plt+0x21ec>
  4034f0:	b	403c3c <ferror@plt+0x265c>
  4034f4:	mov	w9, #0x76                  	// #118
  4034f8:	b	4035f4 <ferror@plt+0x2014>
  4034fc:	cmp	w20, #0x2
  403500:	b.ne	403618 <ferror@plt+0x2038>  // b.any
  403504:	tbnz	w17, #0, 403c3c <ferror@plt+0x265c>
  403508:	ldr	x10, [sp, #72]
  40350c:	cmp	x24, #0x0
  403510:	cset	w8, eq  // eq = none
  403514:	cmp	x10, #0x0
  403518:	cset	w9, ne  // ne = any
  40351c:	orr	w8, w9, w8
  403520:	cmp	w8, #0x0
  403524:	csel	x10, x10, x24, ne  // ne = any
  403528:	csel	x24, x24, xzr, ne  // ne = any
  40352c:	cmp	x27, x24
  403530:	str	x10, [sp, #72]
  403534:	b.cs	403718 <ferror@plt+0x2138>  // b.hs, b.nlast
  403538:	mov	w8, #0x27                  	// #39
  40353c:	strb	w8, [x28, x27]
  403540:	add	x8, x27, #0x1
  403544:	cmp	x8, x24
  403548:	b.cc	403724 <ferror@plt+0x2144>  // b.lo, b.ul, b.last
  40354c:	add	x8, x27, #0x2
  403550:	cmp	x8, x24
  403554:	b.cs	403560 <ferror@plt+0x1f80>  // b.hs, b.nlast
  403558:	mov	w9, #0x27                  	// #39
  40355c:	strb	w9, [x28, x8]
  403560:	mov	w15, wzr
  403564:	mov	w8, wzr
  403568:	add	x27, x27, #0x3
  40356c:	b	40361c <ferror@plt+0x203c>
  403570:	ldr	x8, [sp, #32]
  403574:	stp	w15, w14, [sp, #24]
  403578:	cmp	x8, #0x1
  40357c:	b.ne	403630 <ferror@plt+0x2050>  // b.any
  403580:	bl	4014b0 <__ctype_b_loc@plt>
  403584:	ldr	x8, [x0]
  403588:	mov	w20, #0x1                   	// #1
  40358c:	ldrh	w8, [x8, x21, lsl #1]
  403590:	ubfx	w26, w8, #14, #1
  403594:	b	40398c <ferror@plt+0x23ac>
  403598:	ldr	w8, [sp, #64]
  40359c:	mov	w9, #0x5c                  	// #92
  4035a0:	tbz	w8, #0, 4035f4 <ferror@plt+0x2014>
  4035a4:	mov	w8, wzr
  4035a8:	mov	w26, wzr
  4035ac:	mov	w21, #0x5c                  	// #92
  4035b0:	tbnz	w8, #0, 4035e4 <ferror@plt+0x2004>
  4035b4:	tbz	w15, #0, 4035e4 <ferror@plt+0x2004>
  4035b8:	cmp	x27, x24
  4035bc:	b.cs	4035c8 <ferror@plt+0x1fe8>  // b.hs, b.nlast
  4035c0:	mov	w8, #0x27                  	// #39
  4035c4:	strb	w8, [x28, x27]
  4035c8:	add	x8, x27, #0x1
  4035cc:	cmp	x8, x24
  4035d0:	b.cs	4035dc <ferror@plt+0x1ffc>  // b.hs, b.nlast
  4035d4:	mov	w9, #0x27                  	// #39
  4035d8:	strb	w9, [x28, x8]
  4035dc:	mov	w15, wzr
  4035e0:	add	x27, x27, #0x2
  4035e4:	mov	w9, w21
  4035e8:	cmp	x27, x24
  4035ec:	b.cc	4033e0 <ferror@plt+0x1e00>  // b.lo, b.ul, b.last
  4035f0:	b	4033e4 <ferror@plt+0x1e04>
  4035f4:	ldur	w10, [x29, #-72]
  4035f8:	mov	w8, wzr
  4035fc:	mov	w26, wzr
  403600:	tbz	w10, #0, 40334c <ferror@plt+0x1d6c>
  403604:	b	403378 <ferror@plt+0x1d98>
  403608:	ldr	w8, [sp, #88]
  40360c:	tbnz	w8, #0, 4033ec <ferror@plt+0x1e0c>
  403610:	mov	w21, wzr
  403614:	b	40344c <ferror@plt+0x1e6c>
  403618:	mov	w8, wzr
  40361c:	mov	w9, #0x1                   	// #1
  403620:	mov	w21, #0x27                  	// #39
  403624:	str	w9, [sp, #84]
  403628:	mov	w26, #0x1                   	// #1
  40362c:	b	40334c <ferror@plt+0x1d6c>
  403630:	cmn	x23, #0x1
  403634:	stur	xzr, [x29, #-16]
  403638:	b.eq	4038b0 <ferror@plt+0x22d0>  // b.none
  40363c:	ldr	w8, [sp, #60]
  403640:	stp	x23, x19, [sp, #40]
  403644:	tbz	w8, #0, 4038c8 <ferror@plt+0x22e8>
  403648:	ldur	x8, [x29, #-80]
  40364c:	mov	x20, xzr
  403650:	mov	w26, #0x1                   	// #1
  403654:	add	x8, x8, x22
  403658:	str	x8, [sp, #16]
  40365c:	b	403688 <ferror@plt+0x20a8>
  403660:	ldur	w0, [x29, #-20]
  403664:	bl	401590 <iswprint@plt>
  403668:	cmp	w0, #0x0
  40366c:	cset	w8, ne  // ne = any
  403670:	sub	x0, x29, #0x10
  403674:	and	w26, w26, w8
  403678:	add	x20, x23, x20
  40367c:	bl	401450 <mbsinit@plt>
  403680:	ldr	x23, [sp, #40]
  403684:	cbnz	w0, 403988 <ferror@plt+0x23a8>
  403688:	ldr	x8, [sp, #48]
  40368c:	mov	x19, x28
  403690:	add	x28, x20, x22
  403694:	sub	x2, x23, x28
  403698:	add	x1, x8, x28
  40369c:	sub	x0, x29, #0x14
  4036a0:	sub	x3, x29, #0x10
  4036a4:	bl	40583c <ferror@plt+0x425c>
  4036a8:	cmn	x0, #0x2
  4036ac:	b.eq	403948 <ferror@plt+0x2368>  // b.none
  4036b0:	mov	x23, x0
  4036b4:	cmn	x0, #0x1
  4036b8:	b.eq	403938 <ferror@plt+0x2358>  // b.none
  4036bc:	mov	x28, x19
  4036c0:	cbz	x23, 403940 <ferror@plt+0x2360>
  4036c4:	ldr	x19, [sp, #48]
  4036c8:	cmp	x23, #0x2
  4036cc:	b.cc	403660 <ferror@plt+0x2080>  // b.lo, b.ul, b.last
  4036d0:	ldr	x9, [sp, #16]
  4036d4:	sub	x8, x23, #0x1
  4036d8:	add	x9, x9, x20
  4036dc:	b	4036ec <ferror@plt+0x210c>
  4036e0:	subs	x8, x8, #0x1
  4036e4:	add	x9, x9, #0x1
  4036e8:	b.eq	403660 <ferror@plt+0x2080>  // b.none
  4036ec:	ldrb	w10, [x9]
  4036f0:	sub	w10, w10, #0x5b
  4036f4:	cmp	w10, #0x21
  4036f8:	b.hi	4036e0 <ferror@plt+0x2100>  // b.pmore
  4036fc:	mov	w11, #0x1                   	// #1
  403700:	lsl	x10, x11, x10
  403704:	mov	x11, #0x2b                  	// #43
  403708:	movk	x11, #0x2, lsl #32
  40370c:	tst	x10, x11
  403710:	b.eq	4036e0 <ferror@plt+0x2100>  // b.none
  403714:	b	403c64 <ferror@plt+0x2684>
  403718:	add	x8, x27, #0x1
  40371c:	cmp	x8, x24
  403720:	b.cs	40354c <ferror@plt+0x1f6c>  // b.hs, b.nlast
  403724:	mov	w9, #0x5c                  	// #92
  403728:	strb	w9, [x28, x8]
  40372c:	add	x8, x27, #0x2
  403730:	cmp	x8, x24
  403734:	b.cc	403558 <ferror@plt+0x1f78>  // b.lo, b.ul, b.last
  403738:	b	403560 <ferror@plt+0x1f80>
  40373c:	ldr	w8, [sp, #88]
  403740:	tbz	w8, #2, 4037cc <ferror@plt+0x21ec>
  403744:	add	x9, x22, #0x2
  403748:	cmp	x9, x23
  40374c:	b.cs	4037cc <ferror@plt+0x21ec>  // b.hs, b.nlast
  403750:	add	x8, x22, x19
  403754:	ldrb	w8, [x8, #1]
  403758:	cmp	w8, #0x3f
  40375c:	b.ne	4037cc <ferror@plt+0x21ec>  // b.any
  403760:	ldrb	w21, [x19, x9]
  403764:	mov	w8, wzr
  403768:	cmp	w21, #0x3e
  40376c:	b.hi	403ba8 <ferror@plt+0x25c8>  // b.pmore
  403770:	mov	w10, #0x1                   	// #1
  403774:	mov	x11, #0xa38200000000        	// #179778741075968
  403778:	lsl	x10, x10, x21
  40377c:	movk	x11, #0x7000, lsl #48
  403780:	tst	x10, x11
  403784:	b.eq	403ba8 <ferror@plt+0x25c8>  // b.none
  403788:	tbnz	w17, #0, 403c3c <ferror@plt+0x265c>
  40378c:	cmp	x27, x24
  403790:	b.cs	403b60 <ferror@plt+0x2580>  // b.hs, b.nlast
  403794:	mov	w8, #0x3f                  	// #63
  403798:	strb	w8, [x28, x27]
  40379c:	add	x8, x27, #0x1
  4037a0:	cmp	x8, x24
  4037a4:	b.cc	403b6c <ferror@plt+0x258c>  // b.lo, b.ul, b.last
  4037a8:	add	x8, x27, #0x2
  4037ac:	cmp	x8, x24
  4037b0:	b.cs	403b80 <ferror@plt+0x25a0>  // b.hs, b.nlast
  4037b4:	mov	w10, #0x22                  	// #34
  4037b8:	strb	w10, [x28, x8]
  4037bc:	add	x8, x27, #0x3
  4037c0:	cmp	x8, x24
  4037c4:	b.cc	403b8c <ferror@plt+0x25ac>  // b.lo, b.ul, b.last
  4037c8:	b	403b94 <ferror@plt+0x25b4>
  4037cc:	mov	w8, wzr
  4037d0:	mov	w26, wzr
  4037d4:	mov	w21, #0x3f                  	// #63
  4037d8:	b	40334c <ferror@plt+0x1d6c>
  4037dc:	cmp	x27, x24
  4037e0:	b.cs	40388c <ferror@plt+0x22ac>  // b.hs, b.nlast
  4037e4:	mov	w8, #0x27                  	// #39
  4037e8:	strb	w8, [x28, x27]
  4037ec:	add	x8, x27, #0x1
  4037f0:	cmp	x8, x24
  4037f4:	b.cc	403898 <ferror@plt+0x22b8>  // b.lo, b.ul, b.last
  4037f8:	add	x8, x27, #0x2
  4037fc:	cmp	x8, x24
  403800:	b.cs	40380c <ferror@plt+0x222c>  // b.hs, b.nlast
  403804:	mov	w9, #0x27                  	// #39
  403808:	strb	w9, [x28, x8]
  40380c:	add	x8, x27, #0x3
  403810:	mov	w15, #0x1                   	// #1
  403814:	cmp	x8, x24
  403818:	b.cs	403824 <ferror@plt+0x2244>  // b.hs, b.nlast
  40381c:	mov	w9, #0x5c                  	// #92
  403820:	strb	w9, [x28, x8]
  403824:	cmp	w20, #0x2
  403828:	add	x27, x8, #0x1
  40382c:	b.eq	40387c <ferror@plt+0x229c>  // b.none
  403830:	add	x9, x22, #0x1
  403834:	cmp	x9, x23
  403838:	b.cs	40387c <ferror@plt+0x229c>  // b.hs, b.nlast
  40383c:	ldrb	w9, [x19, x9]
  403840:	sub	w9, w9, #0x30
  403844:	cmp	w9, #0x9
  403848:	b.hi	40387c <ferror@plt+0x229c>  // b.pmore
  40384c:	cmp	x27, x24
  403850:	b.cs	40385c <ferror@plt+0x227c>  // b.hs, b.nlast
  403854:	mov	w9, #0x30                  	// #48
  403858:	strb	w9, [x28, x27]
  40385c:	add	x9, x8, #0x2
  403860:	cmp	x9, x24
  403864:	b.cs	403870 <ferror@plt+0x2290>  // b.hs, b.nlast
  403868:	mov	w10, #0x30                  	// #48
  40386c:	strb	w10, [x28, x9]
  403870:	mov	w26, wzr
  403874:	add	x27, x8, #0x3
  403878:	b	403880 <ferror@plt+0x22a0>
  40387c:	mov	w26, wzr
  403880:	mov	w8, #0x1                   	// #1
  403884:	mov	w21, #0x30                  	// #48
  403888:	b	40334c <ferror@plt+0x1d6c>
  40388c:	add	x8, x27, #0x1
  403890:	cmp	x8, x24
  403894:	b.cs	4037f8 <ferror@plt+0x2218>  // b.hs, b.nlast
  403898:	mov	w9, #0x24                  	// #36
  40389c:	strb	w9, [x28, x8]
  4038a0:	add	x8, x27, #0x2
  4038a4:	cmp	x8, x24
  4038a8:	b.cc	403804 <ferror@plt+0x2224>  // b.lo, b.ul, b.last
  4038ac:	b	40380c <ferror@plt+0x222c>
  4038b0:	mov	x0, x19
  4038b4:	bl	4012d0 <strlen@plt>
  4038b8:	mov	x23, x0
  4038bc:	ldr	w8, [sp, #60]
  4038c0:	stp	x23, x19, [sp, #40]
  4038c4:	tbnz	w8, #0, 403648 <ferror@plt+0x2068>
  4038c8:	mov	x20, xzr
  4038cc:	mov	w26, #0x1                   	// #1
  4038d0:	ldr	x8, [sp, #48]
  4038d4:	mov	x19, x28
  4038d8:	add	x28, x20, x22
  4038dc:	sub	x2, x23, x28
  4038e0:	add	x1, x8, x28
  4038e4:	sub	x0, x29, #0x14
  4038e8:	sub	x3, x29, #0x10
  4038ec:	bl	40583c <ferror@plt+0x425c>
  4038f0:	cmn	x0, #0x2
  4038f4:	b.eq	403948 <ferror@plt+0x2368>  // b.none
  4038f8:	mov	x23, x0
  4038fc:	cmn	x0, #0x1
  403900:	b.eq	403938 <ferror@plt+0x2358>  // b.none
  403904:	mov	x28, x19
  403908:	cbz	x23, 403940 <ferror@plt+0x2360>
  40390c:	ldur	w0, [x29, #-20]
  403910:	bl	401590 <iswprint@plt>
  403914:	cmp	w0, #0x0
  403918:	cset	w8, ne  // ne = any
  40391c:	sub	x0, x29, #0x10
  403920:	and	w26, w26, w8
  403924:	add	x20, x23, x20
  403928:	bl	401450 <mbsinit@plt>
  40392c:	ldr	x23, [sp, #40]
  403930:	cbz	w0, 4038d0 <ferror@plt+0x22f0>
  403934:	b	403988 <ferror@plt+0x23a8>
  403938:	mov	w26, wzr
  40393c:	mov	x28, x19
  403940:	ldr	x23, [sp, #40]
  403944:	b	403988 <ferror@plt+0x23a8>
  403948:	ldr	x23, [sp, #40]
  40394c:	cmp	x28, x23
  403950:	b.cs	403980 <ferror@plt+0x23a0>  // b.hs, b.nlast
  403954:	sub	x8, x23, x22
  403958:	ldr	x9, [sp, #48]
  40395c:	ldrb	w9, [x9, x28]
  403960:	cbz	w9, 403980 <ferror@plt+0x23a0>
  403964:	add	x20, x20, #0x1
  403968:	add	x28, x20, x22
  40396c:	cmp	x28, x23
  403970:	b.cc	403958 <ferror@plt+0x2378>  // b.lo, b.ul, b.last
  403974:	mov	w26, wzr
  403978:	mov	x20, x8
  40397c:	b	403984 <ferror@plt+0x23a4>
  403980:	mov	w26, wzr
  403984:	mov	x28, x19
  403988:	ldr	x19, [sp, #48]
  40398c:	ldr	w8, [sp, #68]
  403990:	ldp	w15, w14, [sp, #24]
  403994:	ldp	w18, w17, [x29, #-52]
  403998:	cmp	x20, #0x1
  40399c:	orr	w8, w26, w8
  4039a0:	b.hi	4039b4 <ferror@plt+0x23d4>  // b.pmore
  4039a4:	tbz	w8, #0, 4039b4 <ferror@plt+0x23d4>
  4039a8:	ldur	w20, [x29, #-44]
  4039ac:	mov	w8, wzr
  4039b0:	b	40334c <ferror@plt+0x1d6c>
  4039b4:	add	x9, x20, x22
  4039b8:	ldur	w20, [x29, #-44]
  4039bc:	mov	w10, wzr
  4039c0:	b	4039d4 <ferror@plt+0x23f4>
  4039c4:	ldur	x12, [x29, #-80]
  4039c8:	add	x27, x27, #0x1
  4039cc:	ldrb	w21, [x12, x22]
  4039d0:	mov	x22, x11
  4039d4:	tbz	w8, #0, 403a04 <ferror@plt+0x2424>
  4039d8:	tbz	w25, #0, 403a70 <ferror@plt+0x2490>
  4039dc:	cmp	x27, x24
  4039e0:	b.cs	4039ec <ferror@plt+0x240c>  // b.hs, b.nlast
  4039e4:	mov	w11, #0x5c                  	// #92
  4039e8:	strb	w11, [x28, x27]
  4039ec:	mov	w25, wzr
  4039f0:	add	x27, x27, #0x1
  4039f4:	add	x11, x22, #0x1
  4039f8:	cmp	x9, x11
  4039fc:	b.hi	403a80 <ferror@plt+0x24a0>  // b.pmore
  403a00:	b	403b54 <ferror@plt+0x2574>
  403a04:	tbnz	w17, #0, 403c3c <ferror@plt+0x265c>
  403a08:	cmp	w20, #0x2
  403a0c:	cset	w10, ne  // ne = any
  403a10:	orr	w10, w10, w15
  403a14:	tbz	w10, #0, 403ac8 <ferror@plt+0x24e8>
  403a18:	cmp	x27, x24
  403a1c:	b.cs	403b08 <ferror@plt+0x2528>  // b.hs, b.nlast
  403a20:	mov	w10, #0x5c                  	// #92
  403a24:	strb	w10, [x28, x27]
  403a28:	add	x10, x27, #0x1
  403a2c:	cmp	x10, x24
  403a30:	b.cc	403b14 <ferror@plt+0x2534>  // b.lo, b.ul, b.last
  403a34:	add	x10, x27, #0x2
  403a38:	cmp	x10, x24
  403a3c:	b.cs	403a4c <ferror@plt+0x246c>  // b.hs, b.nlast
  403a40:	mov	w11, #0x30                  	// #48
  403a44:	bfxil	w11, w21, #3, #3
  403a48:	strb	w11, [x28, x10]
  403a4c:	mov	w11, #0x30                  	// #48
  403a50:	bfxil	w11, w21, #0, #3
  403a54:	add	x27, x27, #0x3
  403a58:	mov	w10, #0x1                   	// #1
  403a5c:	mov	w21, w11
  403a60:	add	x11, x22, #0x1
  403a64:	cmp	x9, x11
  403a68:	b.hi	403a80 <ferror@plt+0x24a0>  // b.pmore
  403a6c:	b	403b54 <ferror@plt+0x2574>
  403a70:	mov	w25, wzr
  403a74:	add	x11, x22, #0x1
  403a78:	cmp	x9, x11
  403a7c:	b.ls	403b54 <ferror@plt+0x2574>  // b.plast
  403a80:	and	w12, w10, #0x1
  403a84:	orn	w12, w12, w15
  403a88:	tbnz	w12, #0, 403ab8 <ferror@plt+0x24d8>
  403a8c:	cmp	x27, x24
  403a90:	b.cs	403a9c <ferror@plt+0x24bc>  // b.hs, b.nlast
  403a94:	mov	w12, #0x27                  	// #39
  403a98:	strb	w12, [x28, x27]
  403a9c:	add	x12, x27, #0x1
  403aa0:	cmp	x12, x24
  403aa4:	b.cs	403ab0 <ferror@plt+0x24d0>  // b.hs, b.nlast
  403aa8:	mov	w13, #0x27                  	// #39
  403aac:	strb	w13, [x28, x12]
  403ab0:	mov	w15, wzr
  403ab4:	add	x27, x27, #0x2
  403ab8:	cmp	x27, x24
  403abc:	b.cs	4039c4 <ferror@plt+0x23e4>  // b.hs, b.nlast
  403ac0:	strb	w21, [x28, x27]
  403ac4:	b	4039c4 <ferror@plt+0x23e4>
  403ac8:	cmp	x27, x24
  403acc:	b.cs	403b30 <ferror@plt+0x2550>  // b.hs, b.nlast
  403ad0:	mov	w10, #0x27                  	// #39
  403ad4:	strb	w10, [x28, x27]
  403ad8:	add	x10, x27, #0x1
  403adc:	cmp	x10, x24
  403ae0:	b.cc	403b3c <ferror@plt+0x255c>  // b.lo, b.ul, b.last
  403ae4:	add	x10, x27, #0x2
  403ae8:	cmp	x10, x24
  403aec:	b.cs	403af8 <ferror@plt+0x2518>  // b.hs, b.nlast
  403af0:	mov	w11, #0x27                  	// #39
  403af4:	strb	w11, [x28, x10]
  403af8:	add	x27, x27, #0x3
  403afc:	mov	w15, #0x1                   	// #1
  403b00:	cmp	x27, x24
  403b04:	b.cc	403a20 <ferror@plt+0x2440>  // b.lo, b.ul, b.last
  403b08:	add	x10, x27, #0x1
  403b0c:	cmp	x10, x24
  403b10:	b.cs	403a34 <ferror@plt+0x2454>  // b.hs, b.nlast
  403b14:	mov	w11, #0x30                  	// #48
  403b18:	bfxil	w11, w21, #6, #2
  403b1c:	strb	w11, [x28, x10]
  403b20:	add	x10, x27, #0x2
  403b24:	cmp	x10, x24
  403b28:	b.cc	403a40 <ferror@plt+0x2460>  // b.lo, b.ul, b.last
  403b2c:	b	403a4c <ferror@plt+0x246c>
  403b30:	add	x10, x27, #0x1
  403b34:	cmp	x10, x24
  403b38:	b.cs	403ae4 <ferror@plt+0x2504>  // b.hs, b.nlast
  403b3c:	mov	w11, #0x24                  	// #36
  403b40:	strb	w11, [x28, x10]
  403b44:	add	x10, x27, #0x2
  403b48:	cmp	x10, x24
  403b4c:	b.cc	403af0 <ferror@plt+0x2510>  // b.lo, b.ul, b.last
  403b50:	b	403af8 <ferror@plt+0x2518>
  403b54:	and	w8, w10, #0x1
  403b58:	tbz	w8, #0, 4035b4 <ferror@plt+0x1fd4>
  403b5c:	b	4035e4 <ferror@plt+0x2004>
  403b60:	add	x8, x27, #0x1
  403b64:	cmp	x8, x24
  403b68:	b.cs	4037a8 <ferror@plt+0x21c8>  // b.hs, b.nlast
  403b6c:	mov	w10, #0x22                  	// #34
  403b70:	strb	w10, [x28, x8]
  403b74:	add	x8, x27, #0x2
  403b78:	cmp	x8, x24
  403b7c:	b.cc	4037b4 <ferror@plt+0x21d4>  // b.lo, b.ul, b.last
  403b80:	add	x8, x27, #0x3
  403b84:	cmp	x8, x24
  403b88:	b.cs	403b94 <ferror@plt+0x25b4>  // b.hs, b.nlast
  403b8c:	mov	w10, #0x3f                  	// #63
  403b90:	strb	w10, [x28, x8]
  403b94:	mov	w8, wzr
  403b98:	mov	w26, wzr
  403b9c:	add	x27, x27, #0x4
  403ba0:	mov	x22, x9
  403ba4:	b	40334c <ferror@plt+0x1d6c>
  403ba8:	mov	w21, #0x3f                  	// #63
  403bac:	mov	w26, w8
  403bb0:	b	40334c <ferror@plt+0x1d6c>
  403bb4:	mov	x23, x22
  403bb8:	b	403bc0 <ferror@plt+0x25e0>
  403bbc:	mov	x23, #0xffffffffffffffff    	// #-1
  403bc0:	cmp	w20, #0x2
  403bc4:	cset	w8, eq  // eq = none
  403bc8:	cmp	x27, #0x0
  403bcc:	cset	w9, eq  // eq = none
  403bd0:	and	w8, w8, w9
  403bd4:	and	w8, w17, w8
  403bd8:	tbnz	w8, #0, 403c3c <ferror@plt+0x265c>
  403bdc:	cmp	w20, #0x2
  403be0:	cset	w8, ne  // ne = any
  403be4:	orr	w8, w17, w8
  403be8:	tbnz	w8, #0, 403d04 <ferror@plt+0x2724>
  403bec:	ldr	w8, [sp, #84]
  403bf0:	eor	w8, w8, #0x1
  403bf4:	tbnz	w8, #0, 403d04 <ferror@plt+0x2724>
  403bf8:	mov	x22, x23
  403bfc:	tbnz	w14, #0, 403cd4 <ferror@plt+0x26f4>
  403c00:	ldr	x23, [sp, #72]
  403c04:	mov	w21, wzr
  403c08:	cbz	x23, 403d00 <ferror@plt+0x2720>
  403c0c:	ldur	w8, [x29, #-72]
  403c10:	mov	w20, #0x2                   	// #2
  403c14:	mov	w14, w21
  403c18:	mov	w17, w21
  403c1c:	cbz	x24, 402e28 <ferror@plt+0x1848>
  403c20:	b	403d04 <ferror@plt+0x2724>
  403c24:	adrp	x20, 406000 <ferror@plt+0x4a20>
  403c28:	add	x20, x20, #0x8b4
  403c2c:	b	40305c <ferror@plt+0x1a7c>
  403c30:	adrp	x8, 406000 <ferror@plt+0x4a20>
  403c34:	add	x8, x8, #0x8b8
  403c38:	b	4030f0 <ferror@plt+0x1b10>
  403c3c:	ldur	w8, [x29, #-72]
  403c40:	ldr	x7, [sp, #96]
  403c44:	mov	w9, #0x4                   	// #4
  403c48:	tst	w8, #0x1
  403c4c:	mov	w8, #0x2                   	// #2
  403c50:	csel	w8, w9, w8, ne  // ne = any
  403c54:	cmp	w20, #0x2
  403c58:	b.ne	403c80 <ferror@plt+0x26a0>  // b.any
  403c5c:	mov	w20, w8
  403c60:	b	403c80 <ferror@plt+0x26a0>
  403c64:	ldur	w8, [x29, #-72]
  403c68:	ldr	x23, [sp, #40]
  403c6c:	mov	w9, #0x4                   	// #4
  403c70:	tst	w8, #0x1
  403c74:	mov	w8, #0x2                   	// #2
  403c78:	csel	w20, w9, w8, ne  // ne = any
  403c7c:	ldr	x7, [sp, #96]
  403c80:	ldr	w8, [sp, #88]
  403c84:	mov	x0, x28
  403c88:	mov	x1, x24
  403c8c:	mov	x2, x19
  403c90:	and	w5, w8, #0xfffffffd
  403c94:	ldur	x8, [x29, #-88]
  403c98:	mov	x3, x23
  403c9c:	mov	w4, w20
  403ca0:	mov	x6, xzr
  403ca4:	str	x8, [sp]
  403ca8:	bl	402dac <ferror@plt+0x17cc>
  403cac:	mov	x27, x0
  403cb0:	mov	x0, x27
  403cb4:	ldp	x20, x19, [sp, #272]
  403cb8:	ldp	x22, x21, [sp, #256]
  403cbc:	ldp	x24, x23, [sp, #240]
  403cc0:	ldp	x26, x25, [sp, #224]
  403cc4:	ldp	x28, x27, [sp, #208]
  403cc8:	ldp	x29, x30, [sp, #192]
  403ccc:	add	sp, sp, #0x120
  403cd0:	ret
  403cd4:	ldur	x8, [x29, #-88]
  403cd8:	ldr	x1, [sp, #72]
  403cdc:	ldr	w5, [sp, #88]
  403ce0:	ldur	x6, [x29, #-40]
  403ce4:	ldr	x7, [sp, #96]
  403ce8:	mov	w4, #0x5                   	// #5
  403cec:	str	x8, [sp]
  403cf0:	mov	x0, x28
  403cf4:	mov	x2, x19
  403cf8:	mov	x3, x22
  403cfc:	b	403ca8 <ferror@plt+0x26c8>
  403d00:	mov	w17, w21
  403d04:	ldur	x8, [x29, #-64]
  403d08:	cbz	x8, 403d3c <ferror@plt+0x275c>
  403d0c:	tbnz	w17, #0, 403d3c <ferror@plt+0x275c>
  403d10:	ldrb	w9, [x8]
  403d14:	cbz	w9, 403d3c <ferror@plt+0x275c>
  403d18:	add	x8, x8, #0x1
  403d1c:	b	403d2c <ferror@plt+0x274c>
  403d20:	ldrb	w9, [x8], #1
  403d24:	add	x27, x27, #0x1
  403d28:	cbz	w9, 403d3c <ferror@plt+0x275c>
  403d2c:	cmp	x27, x24
  403d30:	b.cs	403d20 <ferror@plt+0x2740>  // b.hs, b.nlast
  403d34:	strb	w9, [x28, x27]
  403d38:	b	403d20 <ferror@plt+0x2740>
  403d3c:	cmp	x27, x24
  403d40:	b.cs	403cb0 <ferror@plt+0x26d0>  // b.hs, b.nlast
  403d44:	strb	wzr, [x28, x27]
  403d48:	b	403cb0 <ferror@plt+0x26d0>
  403d4c:	b.ne	403c7c <ferror@plt+0x269c>  // b.any
  403d50:	mov	w20, #0x4                   	// #4
  403d54:	b	403c7c <ferror@plt+0x269c>
  403d58:	bl	401440 <abort@plt>
  403d5c:	sub	sp, sp, #0x60
  403d60:	adrp	x8, 418000 <ferror@plt+0x16a20>
  403d64:	add	x8, x8, #0x268
  403d68:	cmp	x2, #0x0
  403d6c:	stp	x29, x30, [sp, #16]
  403d70:	stp	x26, x25, [sp, #32]
  403d74:	stp	x24, x23, [sp, #48]
  403d78:	stp	x22, x21, [sp, #64]
  403d7c:	stp	x20, x19, [sp, #80]
  403d80:	add	x29, sp, #0x10
  403d84:	mov	x19, x1
  403d88:	mov	x20, x0
  403d8c:	csel	x25, x8, x2, eq  // eq = none
  403d90:	bl	4015a0 <__errno_location@plt>
  403d94:	ldp	w4, w8, [x25]
  403d98:	ldp	x7, x9, [x25, #40]
  403d9c:	ldr	w26, [x0]
  403da0:	add	x23, x25, #0x8
  403da4:	orr	w22, w8, #0x1
  403da8:	mov	x21, x0
  403dac:	mov	x0, xzr
  403db0:	mov	x1, xzr
  403db4:	mov	x2, x20
  403db8:	mov	x3, x19
  403dbc:	mov	w5, w22
  403dc0:	mov	x6, x23
  403dc4:	str	x9, [sp]
  403dc8:	bl	402dac <ferror@plt+0x17cc>
  403dcc:	add	x24, x0, #0x1
  403dd0:	mov	x0, x24
  403dd4:	bl	405190 <ferror@plt+0x3bb0>
  403dd8:	ldr	w4, [x25]
  403ddc:	ldp	x7, x8, [x25, #40]
  403de0:	mov	x1, x24
  403de4:	mov	x2, x20
  403de8:	mov	x3, x19
  403dec:	mov	w5, w22
  403df0:	mov	x6, x23
  403df4:	mov	x25, x0
  403df8:	str	x8, [sp]
  403dfc:	bl	402dac <ferror@plt+0x17cc>
  403e00:	str	w26, [x21]
  403e04:	mov	x0, x25
  403e08:	ldp	x20, x19, [sp, #80]
  403e0c:	ldp	x22, x21, [sp, #64]
  403e10:	ldp	x24, x23, [sp, #48]
  403e14:	ldp	x26, x25, [sp, #32]
  403e18:	ldp	x29, x30, [sp, #16]
  403e1c:	add	sp, sp, #0x60
  403e20:	ret
  403e24:	sub	sp, sp, #0x70
  403e28:	adrp	x8, 418000 <ferror@plt+0x16a20>
  403e2c:	add	x8, x8, #0x268
  403e30:	cmp	x3, #0x0
  403e34:	stp	x29, x30, [sp, #16]
  403e38:	stp	x28, x27, [sp, #32]
  403e3c:	stp	x26, x25, [sp, #48]
  403e40:	stp	x24, x23, [sp, #64]
  403e44:	stp	x22, x21, [sp, #80]
  403e48:	stp	x20, x19, [sp, #96]
  403e4c:	add	x29, sp, #0x10
  403e50:	mov	x19, x2
  403e54:	mov	x22, x1
  403e58:	mov	x23, x0
  403e5c:	csel	x21, x8, x3, eq  // eq = none
  403e60:	bl	4015a0 <__errno_location@plt>
  403e64:	ldp	w4, w8, [x21]
  403e68:	cmp	x19, #0x0
  403e6c:	ldp	x7, x9, [x21, #40]
  403e70:	ldr	w28, [x0]
  403e74:	cset	w10, eq  // eq = none
  403e78:	orr	w25, w8, w10
  403e7c:	add	x26, x21, #0x8
  403e80:	mov	x24, x0
  403e84:	mov	x0, xzr
  403e88:	mov	x1, xzr
  403e8c:	mov	x2, x23
  403e90:	mov	x3, x22
  403e94:	mov	w5, w25
  403e98:	mov	x6, x26
  403e9c:	str	x9, [sp]
  403ea0:	bl	402dac <ferror@plt+0x17cc>
  403ea4:	add	x27, x0, #0x1
  403ea8:	mov	x20, x0
  403eac:	mov	x0, x27
  403eb0:	bl	405190 <ferror@plt+0x3bb0>
  403eb4:	ldr	w4, [x21]
  403eb8:	ldp	x7, x8, [x21, #40]
  403ebc:	mov	x1, x27
  403ec0:	mov	x2, x23
  403ec4:	mov	x3, x22
  403ec8:	mov	w5, w25
  403ecc:	mov	x6, x26
  403ed0:	mov	x21, x0
  403ed4:	str	x8, [sp]
  403ed8:	bl	402dac <ferror@plt+0x17cc>
  403edc:	str	w28, [x24]
  403ee0:	cbz	x19, 403ee8 <ferror@plt+0x2908>
  403ee4:	str	x20, [x19]
  403ee8:	mov	x0, x21
  403eec:	ldp	x20, x19, [sp, #96]
  403ef0:	ldp	x22, x21, [sp, #80]
  403ef4:	ldp	x24, x23, [sp, #64]
  403ef8:	ldp	x26, x25, [sp, #48]
  403efc:	ldp	x28, x27, [sp, #32]
  403f00:	ldp	x29, x30, [sp, #16]
  403f04:	add	sp, sp, #0x70
  403f08:	ret
  403f0c:	stp	x29, x30, [sp, #-48]!
  403f10:	adrp	x8, 418000 <ferror@plt+0x16a20>
  403f14:	add	x8, x8, #0x200
  403f18:	ldr	w9, [x8]
  403f1c:	stp	x20, x19, [sp, #32]
  403f20:	ldr	x19, [x8, #8]
  403f24:	adrp	x20, 418000 <ferror@plt+0x16a20>
  403f28:	cmp	w9, #0x2
  403f2c:	stp	x22, x21, [sp, #16]
  403f30:	mov	x29, sp
  403f34:	b.lt	403f58 <ferror@plt+0x2978>  // b.tstop
  403f38:	add	x21, x19, #0x18
  403f3c:	mov	w22, #0x1                   	// #1
  403f40:	ldr	x0, [x21], #16
  403f44:	bl	4014f0 <free@plt>
  403f48:	ldrsw	x8, [x20, #512]
  403f4c:	add	x22, x22, #0x1
  403f50:	cmp	x22, x8
  403f54:	b.lt	403f40 <ferror@plt+0x2960>  // b.tstop
  403f58:	ldr	x0, [x19, #8]
  403f5c:	adrp	x21, 418000 <ferror@plt+0x16a20>
  403f60:	add	x21, x21, #0x2a0
  403f64:	adrp	x22, 418000 <ferror@plt+0x16a20>
  403f68:	cmp	x0, x21
  403f6c:	add	x22, x22, #0x210
  403f70:	b.eq	403f80 <ferror@plt+0x29a0>  // b.none
  403f74:	bl	4014f0 <free@plt>
  403f78:	mov	w8, #0x100                 	// #256
  403f7c:	stp	x8, x21, [x22]
  403f80:	cmp	x19, x22
  403f84:	b.eq	403fa0 <ferror@plt+0x29c0>  // b.none
  403f88:	mov	x0, x19
  403f8c:	bl	4014f0 <free@plt>
  403f90:	adrp	x8, 418000 <ferror@plt+0x16a20>
  403f94:	add	x8, x8, #0x208
  403f98:	add	x9, x8, #0x8
  403f9c:	str	x9, [x8]
  403fa0:	mov	w8, #0x1                   	// #1
  403fa4:	str	w8, [x20, #512]
  403fa8:	ldp	x20, x19, [sp, #32]
  403fac:	ldp	x22, x21, [sp, #16]
  403fb0:	ldp	x29, x30, [sp], #48
  403fb4:	ret
  403fb8:	adrp	x3, 418000 <ferror@plt+0x16a20>
  403fbc:	add	x3, x3, #0x268
  403fc0:	mov	x2, #0xffffffffffffffff    	// #-1
  403fc4:	b	403fc8 <ferror@plt+0x29e8>
  403fc8:	sub	sp, sp, #0x80
  403fcc:	stp	x29, x30, [sp, #32]
  403fd0:	add	x29, sp, #0x20
  403fd4:	stp	x28, x27, [sp, #48]
  403fd8:	stp	x26, x25, [sp, #64]
  403fdc:	stp	x24, x23, [sp, #80]
  403fe0:	stp	x22, x21, [sp, #96]
  403fe4:	stp	x20, x19, [sp, #112]
  403fe8:	mov	x22, x3
  403fec:	stur	x2, [x29, #-8]
  403ff0:	mov	x21, x1
  403ff4:	mov	w23, w0
  403ff8:	bl	4015a0 <__errno_location@plt>
  403ffc:	tbnz	w23, #31, 404158 <ferror@plt+0x2b78>
  404000:	adrp	x25, 418000 <ferror@plt+0x16a20>
  404004:	ldr	w8, [x25, #512]
  404008:	adrp	x9, 418000 <ferror@plt+0x16a20>
  40400c:	ldr	w20, [x0]
  404010:	ldr	x27, [x9, #520]
  404014:	mov	x19, x0
  404018:	cmp	w8, w23
  40401c:	b.gt	404094 <ferror@plt+0x2ab4>
  404020:	mov	w8, #0x7fffffff            	// #2147483647
  404024:	cmp	w23, w8
  404028:	stur	w20, [x29, #-12]
  40402c:	b.eq	40415c <ferror@plt+0x2b7c>  // b.none
  404030:	adrp	x28, 418000 <ferror@plt+0x16a20>
  404034:	add	x28, x28, #0x208
  404038:	add	x20, x28, #0x8
  40403c:	add	w26, w23, #0x1
  404040:	cmp	x27, x20
  404044:	csel	x0, xzr, x27, eq  // eq = none
  404048:	sbfiz	x1, x26, #4, #32
  40404c:	bl	405210 <ferror@plt+0x3c30>
  404050:	mov	x24, x0
  404054:	cmp	x27, x20
  404058:	str	x0, [x28]
  40405c:	b.ne	404070 <ferror@plt+0x2a90>  // b.any
  404060:	adrp	x8, 418000 <ferror@plt+0x16a20>
  404064:	add	x8, x8, #0x210
  404068:	ldr	q0, [x8]
  40406c:	str	q0, [x24]
  404070:	ldrsw	x8, [x25, #512]
  404074:	mov	w1, wzr
  404078:	add	x0, x24, x8, lsl #4
  40407c:	sub	w8, w26, w8
  404080:	sbfiz	x2, x8, #4, #32
  404084:	bl	4013c0 <memset@plt>
  404088:	ldur	w20, [x29, #-12]
  40408c:	mov	x27, x24
  404090:	str	w26, [x25, #512]
  404094:	add	x28, x27, w23, uxtw #4
  404098:	mov	x27, x28
  40409c:	ldr	x26, [x28]
  4040a0:	ldr	x23, [x27, #8]!
  4040a4:	ldp	w4, w8, [x22]
  4040a8:	ldp	x7, x9, [x22, #40]
  4040ac:	ldur	x3, [x29, #-8]
  4040b0:	add	x24, x22, #0x8
  4040b4:	orr	w25, w8, #0x1
  4040b8:	mov	x0, x23
  4040bc:	mov	x1, x26
  4040c0:	mov	x2, x21
  4040c4:	mov	w5, w25
  4040c8:	mov	x6, x24
  4040cc:	str	x9, [sp]
  4040d0:	bl	402dac <ferror@plt+0x17cc>
  4040d4:	cmp	x26, x0
  4040d8:	b.hi	404130 <ferror@plt+0x2b50>  // b.pmore
  4040dc:	adrp	x8, 418000 <ferror@plt+0x16a20>
  4040e0:	add	x8, x8, #0x2a0
  4040e4:	add	x26, x0, #0x1
  4040e8:	cmp	x23, x8
  4040ec:	str	x26, [x28]
  4040f0:	b.eq	4040fc <ferror@plt+0x2b1c>  // b.none
  4040f4:	mov	x0, x23
  4040f8:	bl	4014f0 <free@plt>
  4040fc:	mov	x0, x26
  404100:	bl	405190 <ferror@plt+0x3bb0>
  404104:	str	x0, [x27]
  404108:	ldr	w4, [x22]
  40410c:	ldp	x7, x8, [x22, #40]
  404110:	ldur	x3, [x29, #-8]
  404114:	mov	x1, x26
  404118:	mov	x2, x21
  40411c:	mov	w5, w25
  404120:	mov	x6, x24
  404124:	mov	x23, x0
  404128:	str	x8, [sp]
  40412c:	bl	402dac <ferror@plt+0x17cc>
  404130:	str	w20, [x19]
  404134:	mov	x0, x23
  404138:	ldp	x20, x19, [sp, #112]
  40413c:	ldp	x22, x21, [sp, #96]
  404140:	ldp	x24, x23, [sp, #80]
  404144:	ldp	x26, x25, [sp, #64]
  404148:	ldp	x28, x27, [sp, #48]
  40414c:	ldp	x29, x30, [sp, #32]
  404150:	add	sp, sp, #0x80
  404154:	ret
  404158:	bl	401440 <abort@plt>
  40415c:	bl	4054cc <ferror@plt+0x3eec>
  404160:	adrp	x3, 418000 <ferror@plt+0x16a20>
  404164:	add	x3, x3, #0x268
  404168:	b	403fc8 <ferror@plt+0x29e8>
  40416c:	adrp	x3, 418000 <ferror@plt+0x16a20>
  404170:	add	x3, x3, #0x268
  404174:	mov	x2, #0xffffffffffffffff    	// #-1
  404178:	mov	x1, x0
  40417c:	mov	w0, wzr
  404180:	b	403fc8 <ferror@plt+0x29e8>
  404184:	adrp	x3, 418000 <ferror@plt+0x16a20>
  404188:	mov	x2, x1
  40418c:	add	x3, x3, #0x268
  404190:	mov	x1, x0
  404194:	mov	w0, wzr
  404198:	b	403fc8 <ferror@plt+0x29e8>
  40419c:	sub	sp, sp, #0x50
  4041a0:	movi	v0.2d, #0x0
  4041a4:	cmp	w1, #0xa
  4041a8:	stp	x29, x30, [sp, #64]
  4041ac:	add	x29, sp, #0x40
  4041b0:	str	xzr, [sp, #48]
  4041b4:	stp	q0, q0, [sp, #16]
  4041b8:	str	q0, [sp]
  4041bc:	b.eq	4041e4 <ferror@plt+0x2c04>  // b.none
  4041c0:	mov	x8, x2
  4041c4:	str	w1, [sp]
  4041c8:	mov	x3, sp
  4041cc:	mov	x2, #0xffffffffffffffff    	// #-1
  4041d0:	mov	x1, x8
  4041d4:	bl	403fc8 <ferror@plt+0x29e8>
  4041d8:	ldp	x29, x30, [sp, #64]
  4041dc:	add	sp, sp, #0x50
  4041e0:	ret
  4041e4:	bl	401440 <abort@plt>
  4041e8:	sub	sp, sp, #0x50
  4041ec:	movi	v0.2d, #0x0
  4041f0:	cmp	w1, #0xa
  4041f4:	stp	x29, x30, [sp, #64]
  4041f8:	add	x29, sp, #0x40
  4041fc:	str	xzr, [sp, #48]
  404200:	stp	q0, q0, [sp, #16]
  404204:	str	q0, [sp]
  404208:	b.eq	404230 <ferror@plt+0x2c50>  // b.none
  40420c:	mov	x8, x3
  404210:	str	w1, [sp]
  404214:	mov	x3, sp
  404218:	mov	x1, x2
  40421c:	mov	x2, x8
  404220:	bl	403fc8 <ferror@plt+0x29e8>
  404224:	ldp	x29, x30, [sp, #64]
  404228:	add	sp, sp, #0x50
  40422c:	ret
  404230:	bl	401440 <abort@plt>
  404234:	sub	sp, sp, #0x50
  404238:	movi	v0.2d, #0x0
  40423c:	cmp	w0, #0xa
  404240:	stp	x29, x30, [sp, #64]
  404244:	add	x29, sp, #0x40
  404248:	str	xzr, [sp, #48]
  40424c:	stp	q0, q0, [sp, #16]
  404250:	str	q0, [sp]
  404254:	b.eq	404278 <ferror@plt+0x2c98>  // b.none
  404258:	str	w0, [sp]
  40425c:	mov	x3, sp
  404260:	mov	x2, #0xffffffffffffffff    	// #-1
  404264:	mov	w0, wzr
  404268:	bl	403fc8 <ferror@plt+0x29e8>
  40426c:	ldp	x29, x30, [sp, #64]
  404270:	add	sp, sp, #0x50
  404274:	ret
  404278:	bl	401440 <abort@plt>
  40427c:	sub	sp, sp, #0x50
  404280:	movi	v0.2d, #0x0
  404284:	cmp	w0, #0xa
  404288:	stp	x29, x30, [sp, #64]
  40428c:	add	x29, sp, #0x40
  404290:	str	xzr, [sp, #48]
  404294:	stp	q0, q0, [sp, #16]
  404298:	str	q0, [sp]
  40429c:	b.eq	4042bc <ferror@plt+0x2cdc>  // b.none
  4042a0:	str	w0, [sp]
  4042a4:	mov	x3, sp
  4042a8:	mov	w0, wzr
  4042ac:	bl	403fc8 <ferror@plt+0x29e8>
  4042b0:	ldp	x29, x30, [sp, #64]
  4042b4:	add	sp, sp, #0x50
  4042b8:	ret
  4042bc:	bl	401440 <abort@plt>
  4042c0:	sub	sp, sp, #0x50
  4042c4:	adrp	x9, 418000 <ferror@plt+0x16a20>
  4042c8:	add	x9, x9, #0x268
  4042cc:	ldp	q0, q1, [x9]
  4042d0:	ubfx	w10, w2, #5, #3
  4042d4:	mov	x11, sp
  4042d8:	mov	x8, x1
  4042dc:	stp	q0, q1, [sp]
  4042e0:	ldr	q0, [x9, #32]
  4042e4:	ldr	x9, [x9, #48]
  4042e8:	mov	x1, x0
  4042ec:	mov	x3, sp
  4042f0:	str	q0, [sp, #32]
  4042f4:	str	x9, [sp, #48]
  4042f8:	add	x9, x11, w10, uxtw #2
  4042fc:	ldr	w10, [x9, #8]
  404300:	mov	w0, wzr
  404304:	stp	x29, x30, [sp, #64]
  404308:	add	x29, sp, #0x40
  40430c:	lsr	w11, w10, w2
  404310:	mvn	w11, w11
  404314:	and	w11, w11, #0x1
  404318:	lsl	w11, w11, w2
  40431c:	eor	w10, w11, w10
  404320:	mov	x2, x8
  404324:	str	w10, [x9, #8]
  404328:	bl	403fc8 <ferror@plt+0x29e8>
  40432c:	ldp	x29, x30, [sp, #64]
  404330:	add	sp, sp, #0x50
  404334:	ret
  404338:	sub	sp, sp, #0x50
  40433c:	adrp	x9, 418000 <ferror@plt+0x16a20>
  404340:	add	x9, x9, #0x268
  404344:	ldp	q0, q1, [x9]
  404348:	ubfx	w10, w1, #5, #3
  40434c:	mov	x11, sp
  404350:	mov	x8, x0
  404354:	stp	q0, q1, [sp]
  404358:	ldr	q0, [x9, #32]
  40435c:	ldr	x9, [x9, #48]
  404360:	mov	x3, sp
  404364:	mov	x2, #0xffffffffffffffff    	// #-1
  404368:	str	q0, [sp, #32]
  40436c:	str	x9, [sp, #48]
  404370:	add	x9, x11, w10, uxtw #2
  404374:	ldr	w10, [x9, #8]
  404378:	mov	w0, wzr
  40437c:	stp	x29, x30, [sp, #64]
  404380:	add	x29, sp, #0x40
  404384:	lsr	w11, w10, w1
  404388:	mvn	w11, w11
  40438c:	and	w11, w11, #0x1
  404390:	lsl	w11, w11, w1
  404394:	eor	w10, w11, w10
  404398:	mov	x1, x8
  40439c:	str	w10, [x9, #8]
  4043a0:	bl	403fc8 <ferror@plt+0x29e8>
  4043a4:	ldp	x29, x30, [sp, #64]
  4043a8:	add	sp, sp, #0x50
  4043ac:	ret
  4043b0:	adrp	x8, 418000 <ferror@plt+0x16a20>
  4043b4:	add	x8, x8, #0x268
  4043b8:	ldp	q0, q1, [x8]
  4043bc:	ldr	q2, [x8, #32]
  4043c0:	ldr	x8, [x8, #48]
  4043c4:	mov	x1, x0
  4043c8:	stp	q0, q1, [sp, #-80]!
  4043cc:	ldr	w9, [sp, #12]
  4043d0:	str	x8, [sp, #48]
  4043d4:	mov	x3, sp
  4043d8:	mov	x2, #0xffffffffffffffff    	// #-1
  4043dc:	orr	w8, w9, #0x4000000
  4043e0:	mov	w0, wzr
  4043e4:	stp	x29, x30, [sp, #64]
  4043e8:	add	x29, sp, #0x40
  4043ec:	str	q2, [sp, #32]
  4043f0:	str	w8, [sp, #12]
  4043f4:	bl	403fc8 <ferror@plt+0x29e8>
  4043f8:	ldp	x29, x30, [sp, #64]
  4043fc:	add	sp, sp, #0x50
  404400:	ret
  404404:	adrp	x8, 418000 <ferror@plt+0x16a20>
  404408:	add	x8, x8, #0x268
  40440c:	ldp	q0, q1, [x8]
  404410:	ldr	q2, [x8, #32]
  404414:	ldr	x8, [x8, #48]
  404418:	mov	x2, x1
  40441c:	stp	q0, q1, [sp, #-80]!
  404420:	ldr	w9, [sp, #12]
  404424:	mov	x1, x0
  404428:	str	x8, [sp, #48]
  40442c:	mov	x3, sp
  404430:	orr	w8, w9, #0x4000000
  404434:	mov	w0, wzr
  404438:	stp	x29, x30, [sp, #64]
  40443c:	add	x29, sp, #0x40
  404440:	str	q2, [sp, #32]
  404444:	str	w8, [sp, #12]
  404448:	bl	403fc8 <ferror@plt+0x29e8>
  40444c:	ldp	x29, x30, [sp, #64]
  404450:	add	sp, sp, #0x50
  404454:	ret
  404458:	sub	sp, sp, #0x80
  40445c:	movi	v0.2d, #0x0
  404460:	cmp	w1, #0xa
  404464:	stp	x29, x30, [sp, #112]
  404468:	add	x29, sp, #0x70
  40446c:	str	wzr, [sp, #48]
  404470:	stp	q0, q0, [sp, #16]
  404474:	str	q0, [sp]
  404478:	b.eq	4044c8 <ferror@plt+0x2ee8>  // b.none
  40447c:	ldp	q0, q1, [sp]
  404480:	ldr	w9, [sp, #48]
  404484:	ldr	q2, [sp, #32]
  404488:	mov	x8, x2
  40448c:	stur	q0, [sp, #60]
  404490:	ldr	w10, [sp, #68]
  404494:	str	w1, [sp, #56]
  404498:	str	w9, [sp, #108]
  40449c:	add	x3, sp, #0x38
  4044a0:	orr	w9, w10, #0x4000000
  4044a4:	mov	x2, #0xffffffffffffffff    	// #-1
  4044a8:	mov	x1, x8
  4044ac:	stur	q1, [sp, #76]
  4044b0:	stur	q2, [sp, #92]
  4044b4:	str	w9, [sp, #68]
  4044b8:	bl	403fc8 <ferror@plt+0x29e8>
  4044bc:	ldp	x29, x30, [sp, #112]
  4044c0:	add	sp, sp, #0x80
  4044c4:	ret
  4044c8:	bl	401440 <abort@plt>
  4044cc:	sub	sp, sp, #0x50
  4044d0:	adrp	x9, 418000 <ferror@plt+0x16a20>
  4044d4:	add	x9, x9, #0x268
  4044d8:	ldp	q0, q1, [x9]
  4044dc:	ldr	q2, [x9, #32]
  4044e0:	ldr	x9, [x9, #48]
  4044e4:	mov	w10, #0xa                   	// #10
  4044e8:	stp	x29, x30, [sp, #64]
  4044ec:	add	x29, sp, #0x40
  4044f0:	stp	q0, q1, [sp]
  4044f4:	str	q2, [sp, #32]
  4044f8:	str	x9, [sp, #48]
  4044fc:	str	w10, [sp]
  404500:	cbz	x1, 40452c <ferror@plt+0x2f4c>
  404504:	cbz	x2, 40452c <ferror@plt+0x2f4c>
  404508:	mov	x8, x3
  40450c:	stp	x1, x2, [sp, #40]
  404510:	mov	x3, sp
  404514:	mov	x2, #0xffffffffffffffff    	// #-1
  404518:	mov	x1, x8
  40451c:	bl	403fc8 <ferror@plt+0x29e8>
  404520:	ldp	x29, x30, [sp, #64]
  404524:	add	sp, sp, #0x50
  404528:	ret
  40452c:	bl	401440 <abort@plt>
  404530:	sub	sp, sp, #0x50
  404534:	adrp	x9, 418000 <ferror@plt+0x16a20>
  404538:	add	x9, x9, #0x268
  40453c:	ldp	q0, q1, [x9]
  404540:	ldr	x10, [x9, #48]
  404544:	stp	x29, x30, [sp, #64]
  404548:	add	x29, sp, #0x40
  40454c:	stp	q0, q1, [sp]
  404550:	ldr	q0, [x9, #32]
  404554:	mov	w9, #0xa                   	// #10
  404558:	str	x10, [sp, #48]
  40455c:	str	w9, [sp]
  404560:	str	q0, [sp, #32]
  404564:	cbz	x1, 404590 <ferror@plt+0x2fb0>
  404568:	cbz	x2, 404590 <ferror@plt+0x2fb0>
  40456c:	mov	x8, x3
  404570:	stp	x1, x2, [sp, #40]
  404574:	mov	x3, sp
  404578:	mov	x1, x8
  40457c:	mov	x2, x4
  404580:	bl	403fc8 <ferror@plt+0x29e8>
  404584:	ldp	x29, x30, [sp, #64]
  404588:	add	sp, sp, #0x50
  40458c:	ret
  404590:	bl	401440 <abort@plt>
  404594:	sub	sp, sp, #0x50
  404598:	adrp	x9, 418000 <ferror@plt+0x16a20>
  40459c:	add	x9, x9, #0x268
  4045a0:	ldp	q0, q1, [x9]
  4045a4:	ldr	q2, [x9, #32]
  4045a8:	ldr	x9, [x9, #48]
  4045ac:	mov	w10, #0xa                   	// #10
  4045b0:	stp	x29, x30, [sp, #64]
  4045b4:	add	x29, sp, #0x40
  4045b8:	stp	q0, q1, [sp]
  4045bc:	str	q2, [sp, #32]
  4045c0:	str	x9, [sp, #48]
  4045c4:	str	w10, [sp]
  4045c8:	cbz	x0, 4045f8 <ferror@plt+0x3018>
  4045cc:	cbz	x1, 4045f8 <ferror@plt+0x3018>
  4045d0:	mov	x8, x2
  4045d4:	stp	x0, x1, [sp, #40]
  4045d8:	mov	x3, sp
  4045dc:	mov	x2, #0xffffffffffffffff    	// #-1
  4045e0:	mov	w0, wzr
  4045e4:	mov	x1, x8
  4045e8:	bl	403fc8 <ferror@plt+0x29e8>
  4045ec:	ldp	x29, x30, [sp, #64]
  4045f0:	add	sp, sp, #0x50
  4045f4:	ret
  4045f8:	bl	401440 <abort@plt>
  4045fc:	sub	sp, sp, #0x50
  404600:	adrp	x9, 418000 <ferror@plt+0x16a20>
  404604:	add	x9, x9, #0x268
  404608:	ldp	q0, q1, [x9]
  40460c:	ldr	q2, [x9, #32]
  404610:	ldr	x9, [x9, #48]
  404614:	mov	w10, #0xa                   	// #10
  404618:	stp	x29, x30, [sp, #64]
  40461c:	add	x29, sp, #0x40
  404620:	stp	q0, q1, [sp]
  404624:	str	q2, [sp, #32]
  404628:	str	x9, [sp, #48]
  40462c:	str	w10, [sp]
  404630:	cbz	x0, 404660 <ferror@plt+0x3080>
  404634:	cbz	x1, 404660 <ferror@plt+0x3080>
  404638:	mov	x8, x3
  40463c:	stp	x0, x1, [sp, #40]
  404640:	mov	x3, sp
  404644:	mov	w0, wzr
  404648:	mov	x1, x2
  40464c:	mov	x2, x8
  404650:	bl	403fc8 <ferror@plt+0x29e8>
  404654:	ldp	x29, x30, [sp, #64]
  404658:	add	sp, sp, #0x50
  40465c:	ret
  404660:	bl	401440 <abort@plt>
  404664:	adrp	x3, 418000 <ferror@plt+0x16a20>
  404668:	add	x3, x3, #0x1c8
  40466c:	b	403fc8 <ferror@plt+0x29e8>
  404670:	adrp	x3, 418000 <ferror@plt+0x16a20>
  404674:	mov	x2, x1
  404678:	add	x3, x3, #0x1c8
  40467c:	mov	x1, x0
  404680:	mov	w0, wzr
  404684:	b	403fc8 <ferror@plt+0x29e8>
  404688:	adrp	x3, 418000 <ferror@plt+0x16a20>
  40468c:	add	x3, x3, #0x1c8
  404690:	mov	x2, #0xffffffffffffffff    	// #-1
  404694:	b	403fc8 <ferror@plt+0x29e8>
  404698:	adrp	x3, 418000 <ferror@plt+0x16a20>
  40469c:	add	x3, x3, #0x1c8
  4046a0:	mov	x2, #0xffffffffffffffff    	// #-1
  4046a4:	mov	x1, x0
  4046a8:	mov	w0, wzr
  4046ac:	b	403fc8 <ferror@plt+0x29e8>
  4046b0:	sub	sp, sp, #0x90
  4046b4:	stp	x24, x23, [sp, #96]
  4046b8:	adrp	x24, 418000 <ferror@plt+0x16a20>
  4046bc:	ldrb	w8, [x24, #928]
  4046c0:	stp	x22, x21, [sp, #112]
  4046c4:	stp	x20, x19, [sp, #128]
  4046c8:	mov	x19, x3
  4046cc:	mov	x20, x2
  4046d0:	mov	x21, x1
  4046d4:	mov	w22, w0
  4046d8:	stp	x29, x30, [sp, #80]
  4046dc:	add	x29, sp, #0x50
  4046e0:	tbnz	w8, #0, 40474c <ferror@plt+0x316c>
  4046e4:	bl	405a48 <ferror@plt+0x4468>
  4046e8:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4046ec:	add	x1, x1, #0x8bb
  4046f0:	mov	x23, x0
  4046f4:	bl	401490 <strcmp@plt>
  4046f8:	cmp	w0, #0x0
  4046fc:	cset	w8, eq  // eq = none
  404700:	adrp	x9, 418000 <ferror@plt+0x16a20>
  404704:	str	w8, [x9, #932]
  404708:	cbz	w0, 404744 <ferror@plt+0x3164>
  40470c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404710:	add	x1, x1, #0x8bb
  404714:	mov	x0, x23
  404718:	bl	401530 <iconv_open@plt>
  40471c:	adrp	x23, 418000 <ferror@plt+0x16a20>
  404720:	cmn	x0, #0x1
  404724:	str	x0, [x23, #936]
  404728:	b.ne	404744 <ferror@plt+0x3164>  // b.any
  40472c:	adrp	x0, 406000 <ferror@plt+0x4a20>
  404730:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404734:	add	x0, x0, #0x8c1
  404738:	add	x1, x1, #0x8bb
  40473c:	bl	401530 <iconv_open@plt>
  404740:	str	x0, [x23, #936]
  404744:	mov	w8, #0x1                   	// #1
  404748:	strb	w8, [x24, #928]
  40474c:	adrp	x9, 418000 <ferror@plt+0x16a20>
  404750:	add	x9, x9, #0x3a4
  404754:	ldr	w8, [x9]
  404758:	cbnz	w8, 404780 <ferror@plt+0x31a0>
  40475c:	ldur	x9, [x9, #4]
  404760:	cmn	x9, #0x1
  404764:	b.ne	404780 <ferror@plt+0x31a0>  // b.any
  404768:	adrp	x1, 406000 <ferror@plt+0x4a20>
  40476c:	add	x1, x1, #0x8c7
  404770:	mov	w0, w22
  404774:	mov	x2, x19
  404778:	blr	x20
  40477c:	b	4047a0 <ferror@plt+0x31c0>
  404780:	cmp	w22, #0x7f
  404784:	b.hi	4047b8 <ferror@plt+0x31d8>  // b.pmore
  404788:	sturb	w22, [x29, #-8]
  40478c:	mov	w1, #0x1                   	// #1
  404790:	cbz	w8, 4047dc <ferror@plt+0x31fc>
  404794:	sub	x0, x29, #0x8
  404798:	mov	x2, x19
  40479c:	blr	x21
  4047a0:	ldp	x20, x19, [sp, #128]
  4047a4:	ldp	x22, x21, [sp, #112]
  4047a8:	ldp	x24, x23, [sp, #96]
  4047ac:	ldp	x29, x30, [sp, #80]
  4047b0:	add	sp, sp, #0x90
  4047b4:	ret
  4047b8:	sub	x0, x29, #0x8
  4047bc:	mov	w2, #0x6                   	// #6
  4047c0:	mov	w1, w22
  4047c4:	bl	404998 <ferror@plt+0x33b8>
  4047c8:	tbnz	w0, #31, 40485c <ferror@plt+0x327c>
  4047cc:	adrp	x8, 418000 <ferror@plt+0x16a20>
  4047d0:	ldr	w8, [x8, #932]
  4047d4:	mov	w1, w0
  4047d8:	cbnz	w8, 404794 <ferror@plt+0x31b4>
  4047dc:	adrp	x23, 418000 <ferror@plt+0x16a20>
  4047e0:	ldr	x0, [x23, #936]
  4047e4:	sub	x8, x29, #0x8
  4047e8:	stp	x1, x8, [sp, #24]
  4047ec:	sub	x9, x29, #0x24
  4047f0:	mov	w8, #0x19                  	// #25
  4047f4:	add	x1, sp, #0x20
  4047f8:	add	x2, sp, #0x18
  4047fc:	add	x3, sp, #0x10
  404800:	add	x4, sp, #0x8
  404804:	stp	x8, x9, [sp, #8]
  404808:	bl	4014a0 <iconv@plt>
  40480c:	cmn	x0, #0x1
  404810:	b.eq	404850 <ferror@plt+0x3270>  // b.none
  404814:	ldr	x8, [sp, #24]
  404818:	cbnz	x8, 404850 <ferror@plt+0x3270>
  40481c:	ldr	x0, [x23, #936]
  404820:	add	x3, sp, #0x10
  404824:	add	x4, sp, #0x8
  404828:	mov	x1, xzr
  40482c:	mov	x2, xzr
  404830:	bl	4014a0 <iconv@plt>
  404834:	cmn	x0, #0x1
  404838:	b.eq	404850 <ferror@plt+0x3270>  // b.none
  40483c:	ldr	x8, [sp, #16]
  404840:	sub	x9, x29, #0x24
  404844:	sub	x0, x29, #0x24
  404848:	sub	x1, x8, x9
  40484c:	b	404798 <ferror@plt+0x31b8>
  404850:	mov	w0, w22
  404854:	mov	x1, xzr
  404858:	b	404774 <ferror@plt+0x3194>
  40485c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404860:	add	x1, x1, #0x8e1
  404864:	b	404770 <ferror@plt+0x3190>
  404868:	stp	x29, x30, [sp, #-16]!
  40486c:	mov	x3, x2
  404870:	mov	x2, x1
  404874:	mov	w1, #0x1                   	// #1
  404878:	mov	x29, sp
  40487c:	bl	401510 <fwrite@plt>
  404880:	mov	x0, xzr
  404884:	ldp	x29, x30, [sp], #16
  404888:	ret
  40488c:	adrp	x9, 404000 <ferror@plt+0x2a20>
  404890:	adrp	x10, 404000 <ferror@plt+0x2a20>
  404894:	mov	w8, w1
  404898:	add	x9, x9, #0x8bc
  40489c:	add	x10, x10, #0x958
  4048a0:	cmp	w2, #0x0
  4048a4:	adrp	x1, 404000 <ferror@plt+0x2a20>
  4048a8:	csel	x2, x10, x9, eq  // eq = none
  4048ac:	add	x1, x1, #0x868
  4048b0:	mov	x3, x0
  4048b4:	mov	w0, w8
  4048b8:	b	4046b0 <ferror@plt+0x30d0>
  4048bc:	stp	x29, x30, [sp, #-48]!
  4048c0:	stp	x20, x19, [sp, #32]
  4048c4:	mov	w19, w0
  4048c8:	str	x21, [sp, #16]
  4048cc:	mov	x29, sp
  4048d0:	cbz	x1, 40491c <ferror@plt+0x333c>
  4048d4:	mov	x20, x1
  4048d8:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4048dc:	add	x1, x1, #0x925
  4048e0:	mov	w2, #0x5                   	// #5
  4048e4:	mov	x0, xzr
  4048e8:	bl	401560 <dcgettext@plt>
  4048ec:	mov	x21, x0
  4048f0:	mov	w2, #0x5                   	// #5
  4048f4:	mov	x0, xzr
  4048f8:	mov	x1, x20
  4048fc:	bl	401560 <dcgettext@plt>
  404900:	mov	x4, x0
  404904:	mov	w0, #0x1                   	// #1
  404908:	mov	w1, wzr
  40490c:	mov	x2, x21
  404910:	mov	w3, w19
  404914:	bl	4012f0 <error@plt>
  404918:	b	404944 <ferror@plt+0x3364>
  40491c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404920:	add	x1, x1, #0x8f8
  404924:	mov	w2, #0x5                   	// #5
  404928:	mov	x0, xzr
  40492c:	bl	401560 <dcgettext@plt>
  404930:	mov	x2, x0
  404934:	mov	w0, #0x1                   	// #1
  404938:	mov	w1, wzr
  40493c:	mov	w3, w19
  404940:	bl	4012f0 <error@plt>
  404944:	ldp	x20, x19, [sp, #32]
  404948:	ldr	x21, [sp, #16]
  40494c:	mov	x0, #0xffffffffffffffff    	// #-1
  404950:	ldp	x29, x30, [sp], #48
  404954:	ret
  404958:	stp	x29, x30, [sp, #-16]!
  40495c:	adrp	x9, 406000 <ferror@plt+0x4a20>
  404960:	adrp	x10, 406000 <ferror@plt+0x4a20>
  404964:	mov	x8, x2
  404968:	add	x9, x9, #0x95d
  40496c:	add	x10, x10, #0x956
  404970:	cmp	w0, #0x10, lsl #12
  404974:	mov	w3, w0
  404978:	csel	x2, x10, x9, cc  // cc = lo, ul, last
  40497c:	mov	w1, #0x1                   	// #1
  404980:	mov	x0, x8
  404984:	mov	x29, sp
  404988:	bl	401480 <__fprintf_chk@plt>
  40498c:	mov	x0, #0xffffffffffffffff    	// #-1
  404990:	ldp	x29, x30, [sp], #16
  404994:	ret
  404998:	cmp	w1, #0x80
  40499c:	b.cc	4049b8 <ferror@plt+0x33d8>  // b.lo, b.ul, b.last
  4049a0:	mov	x8, x0
  4049a4:	cmp	w1, #0x800
  4049a8:	b.cs	4049c0 <ferror@plt+0x33e0>  // b.hs, b.nlast
  4049ac:	mov	w0, #0x2                   	// #2
  4049b0:	cmp	w0, w2
  4049b4:	b.le	4049dc <ferror@plt+0x33fc>
  4049b8:	mov	w0, #0xfffffffe            	// #-2
  4049bc:	ret
  4049c0:	lsr	w9, w1, #16
  4049c4:	cbnz	w9, 404a38 <ferror@plt+0x3458>
  4049c8:	lsr	w9, w1, #11
  4049cc:	cmp	w9, #0x1b
  4049d0:	b.eq	404a48 <ferror@plt+0x3468>  // b.none
  4049d4:	mov	w0, #0x3                   	// #3
  4049d8:	b	4049b0 <ferror@plt+0x33d0>
  4049dc:	cmp	w0, #0x2
  4049e0:	b.eq	404a1c <ferror@plt+0x343c>  // b.none
  4049e4:	cmp	w0, #0x3
  4049e8:	b.eq	404a08 <ferror@plt+0x3428>  // b.none
  4049ec:	cmp	w0, #0x4
  4049f0:	b.ne	404a34 <ferror@plt+0x3454>  // b.any
  4049f4:	mov	w9, #0x80                  	// #128
  4049f8:	lsr	w10, w1, #6
  4049fc:	bfxil	w9, w1, #0, #6
  404a00:	orr	w1, w10, #0x10000
  404a04:	strb	w9, [x8, #3]
  404a08:	mov	w9, #0x80                  	// #128
  404a0c:	lsr	w10, w1, #6
  404a10:	bfxil	w9, w1, #0, #6
  404a14:	orr	w1, w10, #0x800
  404a18:	strb	w9, [x8, #2]
  404a1c:	mov	w9, #0x80                  	// #128
  404a20:	lsr	w10, w1, #6
  404a24:	bfxil	w9, w1, #0, #6
  404a28:	orr	w10, w10, #0xc0
  404a2c:	strb	w9, [x8, #1]
  404a30:	strb	w10, [x8]
  404a34:	ret
  404a38:	cmp	w9, #0x10
  404a3c:	b.hi	404a48 <ferror@plt+0x3468>  // b.pmore
  404a40:	mov	w0, #0x4                   	// #4
  404a44:	b	4049b0 <ferror@plt+0x33d0>
  404a48:	mov	w0, #0xffffffff            	// #-1
  404a4c:	ret
  404a50:	sub	sp, sp, #0x50
  404a54:	str	x21, [sp, #48]
  404a58:	stp	x20, x19, [sp, #64]
  404a5c:	mov	x21, x5
  404a60:	mov	x20, x4
  404a64:	mov	x5, x3
  404a68:	mov	x4, x2
  404a6c:	mov	x19, x0
  404a70:	stp	x29, x30, [sp, #32]
  404a74:	add	x29, sp, #0x20
  404a78:	cbz	x1, 404a98 <ferror@plt+0x34b8>
  404a7c:	adrp	x2, 406000 <ferror@plt+0x4a20>
  404a80:	mov	x3, x1
  404a84:	add	x2, x2, #0x96e
  404a88:	mov	w1, #0x1                   	// #1
  404a8c:	mov	x0, x19
  404a90:	bl	401480 <__fprintf_chk@plt>
  404a94:	b	404ab4 <ferror@plt+0x34d4>
  404a98:	adrp	x2, 406000 <ferror@plt+0x4a20>
  404a9c:	add	x2, x2, #0x97a
  404aa0:	mov	w1, #0x1                   	// #1
  404aa4:	mov	x0, x19
  404aa8:	mov	x3, x4
  404aac:	mov	x4, x5
  404ab0:	bl	401480 <__fprintf_chk@plt>
  404ab4:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404ab8:	add	x1, x1, #0x981
  404abc:	mov	w2, #0x5                   	// #5
  404ac0:	mov	x0, xzr
  404ac4:	bl	401560 <dcgettext@plt>
  404ac8:	adrp	x2, 406000 <ferror@plt+0x4a20>
  404acc:	mov	x3, x0
  404ad0:	add	x2, x2, #0xc4c
  404ad4:	mov	w1, #0x1                   	// #1
  404ad8:	mov	w4, #0x7e3                 	// #2019
  404adc:	mov	x0, x19
  404ae0:	bl	401480 <__fprintf_chk@plt>
  404ae4:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404ae8:	add	x1, x1, #0x985
  404aec:	mov	w2, #0x5                   	// #5
  404af0:	mov	x0, xzr
  404af4:	bl	401560 <dcgettext@plt>
  404af8:	mov	x1, x19
  404afc:	bl	401570 <fputs_unlocked@plt>
  404b00:	cmp	x21, #0x9
  404b04:	b.hi	404b58 <ferror@plt+0x3578>  // b.pmore
  404b08:	adrp	x8, 406000 <ferror@plt+0x4a20>
  404b0c:	add	x8, x8, #0x964
  404b10:	adr	x9, 404b20 <ferror@plt+0x3540>
  404b14:	ldrb	w10, [x8, x21]
  404b18:	add	x9, x9, x10, lsl #2
  404b1c:	br	x9
  404b20:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404b24:	add	x1, x1, #0xa51
  404b28:	mov	w2, #0x5                   	// #5
  404b2c:	mov	x0, xzr
  404b30:	bl	401560 <dcgettext@plt>
  404b34:	ldr	x3, [x20]
  404b38:	mov	x2, x0
  404b3c:	mov	x0, x19
  404b40:	ldp	x20, x19, [sp, #64]
  404b44:	ldr	x21, [sp, #48]
  404b48:	ldp	x29, x30, [sp, #32]
  404b4c:	mov	w1, #0x1                   	// #1
  404b50:	add	sp, sp, #0x50
  404b54:	b	401480 <__fprintf_chk@plt>
  404b58:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404b5c:	add	x1, x1, #0xb90
  404b60:	b	404cbc <ferror@plt+0x36dc>
  404b64:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404b68:	add	x1, x1, #0xa61
  404b6c:	mov	w2, #0x5                   	// #5
  404b70:	mov	x0, xzr
  404b74:	bl	401560 <dcgettext@plt>
  404b78:	ldp	x3, x4, [x20]
  404b7c:	mov	x2, x0
  404b80:	mov	x0, x19
  404b84:	ldp	x20, x19, [sp, #64]
  404b88:	ldr	x21, [sp, #48]
  404b8c:	ldp	x29, x30, [sp, #32]
  404b90:	mov	w1, #0x1                   	// #1
  404b94:	add	sp, sp, #0x50
  404b98:	b	401480 <__fprintf_chk@plt>
  404b9c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404ba0:	add	x1, x1, #0xa78
  404ba4:	mov	w2, #0x5                   	// #5
  404ba8:	mov	x0, xzr
  404bac:	bl	401560 <dcgettext@plt>
  404bb0:	ldp	x3, x4, [x20]
  404bb4:	ldr	x5, [x20, #16]
  404bb8:	mov	x2, x0
  404bbc:	mov	x0, x19
  404bc0:	ldp	x20, x19, [sp, #64]
  404bc4:	ldr	x21, [sp, #48]
  404bc8:	ldp	x29, x30, [sp, #32]
  404bcc:	mov	w1, #0x1                   	// #1
  404bd0:	add	sp, sp, #0x50
  404bd4:	b	401480 <__fprintf_chk@plt>
  404bd8:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404bdc:	add	x1, x1, #0xa94
  404be0:	mov	w2, #0x5                   	// #5
  404be4:	mov	x0, xzr
  404be8:	bl	401560 <dcgettext@plt>
  404bec:	ldp	x3, x4, [x20]
  404bf0:	ldp	x5, x6, [x20, #16]
  404bf4:	mov	x2, x0
  404bf8:	mov	x0, x19
  404bfc:	ldp	x20, x19, [sp, #64]
  404c00:	ldr	x21, [sp, #48]
  404c04:	ldp	x29, x30, [sp, #32]
  404c08:	mov	w1, #0x1                   	// #1
  404c0c:	add	sp, sp, #0x50
  404c10:	b	401480 <__fprintf_chk@plt>
  404c14:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404c18:	add	x1, x1, #0xab4
  404c1c:	mov	w2, #0x5                   	// #5
  404c20:	mov	x0, xzr
  404c24:	bl	401560 <dcgettext@plt>
  404c28:	ldp	x3, x4, [x20]
  404c2c:	ldp	x5, x6, [x20, #16]
  404c30:	ldr	x7, [x20, #32]
  404c34:	mov	x2, x0
  404c38:	mov	x0, x19
  404c3c:	ldp	x20, x19, [sp, #64]
  404c40:	ldr	x21, [sp, #48]
  404c44:	ldp	x29, x30, [sp, #32]
  404c48:	mov	w1, #0x1                   	// #1
  404c4c:	add	sp, sp, #0x50
  404c50:	b	401480 <__fprintf_chk@plt>
  404c54:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404c58:	add	x1, x1, #0xad8
  404c5c:	mov	w2, #0x5                   	// #5
  404c60:	mov	x0, xzr
  404c64:	bl	401560 <dcgettext@plt>
  404c68:	ldp	x3, x4, [x20]
  404c6c:	ldp	x5, x6, [x20, #16]
  404c70:	ldp	x7, x8, [x20, #32]
  404c74:	mov	x2, x0
  404c78:	b	404ca8 <ferror@plt+0x36c8>
  404c7c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404c80:	add	x1, x1, #0xb00
  404c84:	mov	w2, #0x5                   	// #5
  404c88:	mov	x0, xzr
  404c8c:	bl	401560 <dcgettext@plt>
  404c90:	ldr	x9, [x20, #48]
  404c94:	ldp	x3, x4, [x20]
  404c98:	ldp	x5, x6, [x20, #16]
  404c9c:	ldp	x7, x8, [x20, #32]
  404ca0:	mov	x2, x0
  404ca4:	str	x9, [sp, #8]
  404ca8:	mov	w1, #0x1                   	// #1
  404cac:	str	x8, [sp]
  404cb0:	b	404d20 <ferror@plt+0x3740>
  404cb4:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404cb8:	add	x1, x1, #0xb5c
  404cbc:	mov	w2, #0x5                   	// #5
  404cc0:	mov	x0, xzr
  404cc4:	bl	401560 <dcgettext@plt>
  404cc8:	ldp	x8, x9, [x20, #56]
  404ccc:	ldp	x3, x4, [x20]
  404cd0:	ldp	x5, x6, [x20, #16]
  404cd4:	ldr	x7, [x20, #32]
  404cd8:	ldur	q0, [x20, #40]
  404cdc:	mov	x2, x0
  404ce0:	str	x9, [sp, #24]
  404ce4:	b	404d14 <ferror@plt+0x3734>
  404ce8:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404cec:	add	x1, x1, #0xb2c
  404cf0:	mov	w2, #0x5                   	// #5
  404cf4:	mov	x0, xzr
  404cf8:	bl	401560 <dcgettext@plt>
  404cfc:	ldp	x3, x4, [x20]
  404d00:	ldp	x5, x6, [x20, #16]
  404d04:	ldr	x7, [x20, #32]
  404d08:	ldur	q0, [x20, #40]
  404d0c:	ldr	x8, [x20, #56]
  404d10:	mov	x2, x0
  404d14:	str	x8, [sp, #16]
  404d18:	mov	w1, #0x1                   	// #1
  404d1c:	str	q0, [sp]
  404d20:	mov	x0, x19
  404d24:	bl	401480 <__fprintf_chk@plt>
  404d28:	ldp	x20, x19, [sp, #64]
  404d2c:	ldr	x21, [sp, #48]
  404d30:	ldp	x29, x30, [sp, #32]
  404d34:	add	sp, sp, #0x50
  404d38:	ret
  404d3c:	mov	x8, xzr
  404d40:	ldr	x9, [x4, x8, lsl #3]
  404d44:	add	x8, x8, #0x1
  404d48:	cbnz	x9, 404d40 <ferror@plt+0x3760>
  404d4c:	sub	x5, x8, #0x1
  404d50:	b	404a50 <ferror@plt+0x3470>
  404d54:	sub	sp, sp, #0x60
  404d58:	stp	x29, x30, [sp, #80]
  404d5c:	ldr	w9, [x4, #24]
  404d60:	add	x29, sp, #0x50
  404d64:	mov	w8, w9
  404d68:	tbz	w9, #31, 404d9c <ferror@plt+0x37bc>
  404d6c:	add	w8, w9, #0x8
  404d70:	cmn	w9, #0x8
  404d74:	str	w8, [x4, #24]
  404d78:	b.gt	404d9c <ferror@plt+0x37bc>
  404d7c:	ldr	x10, [x4, #8]
  404d80:	sxtw	x9, w9
  404d84:	add	x9, x10, x9
  404d88:	ldr	x9, [x9]
  404d8c:	str	x9, [sp]
  404d90:	cbnz	x9, 404db4 <ferror@plt+0x37d4>
  404d94:	mov	x5, xzr
  404d98:	b	405054 <ferror@plt+0x3a74>
  404d9c:	ldr	x9, [x4]
  404da0:	add	x10, x9, #0x8
  404da4:	str	x10, [x4]
  404da8:	ldr	x9, [x9]
  404dac:	str	x9, [sp]
  404db0:	cbz	x9, 404d94 <ferror@plt+0x37b4>
  404db4:	tbnz	w8, #31, 404dc0 <ferror@plt+0x37e0>
  404db8:	mov	w9, w8
  404dbc:	b	404dec <ferror@plt+0x380c>
  404dc0:	add	w9, w8, #0x8
  404dc4:	cmn	w8, #0x8
  404dc8:	str	w9, [x4, #24]
  404dcc:	b.gt	404dec <ferror@plt+0x380c>
  404dd0:	ldr	x10, [x4, #8]
  404dd4:	add	x8, x10, w8, sxtw
  404dd8:	ldr	x8, [x8]
  404ddc:	str	x8, [sp, #8]
  404de0:	cbnz	x8, 404e04 <ferror@plt+0x3824>
  404de4:	mov	w5, #0x1                   	// #1
  404de8:	b	405054 <ferror@plt+0x3a74>
  404dec:	ldr	x8, [x4]
  404df0:	add	x10, x8, #0x8
  404df4:	str	x10, [x4]
  404df8:	ldr	x8, [x8]
  404dfc:	str	x8, [sp, #8]
  404e00:	cbz	x8, 404de4 <ferror@plt+0x3804>
  404e04:	tbnz	w9, #31, 404e10 <ferror@plt+0x3830>
  404e08:	mov	w8, w9
  404e0c:	b	404e3c <ferror@plt+0x385c>
  404e10:	add	w8, w9, #0x8
  404e14:	cmn	w9, #0x8
  404e18:	str	w8, [x4, #24]
  404e1c:	b.gt	404e3c <ferror@plt+0x385c>
  404e20:	ldr	x10, [x4, #8]
  404e24:	add	x9, x10, w9, sxtw
  404e28:	ldr	x9, [x9]
  404e2c:	str	x9, [sp, #16]
  404e30:	cbnz	x9, 404e54 <ferror@plt+0x3874>
  404e34:	mov	w5, #0x2                   	// #2
  404e38:	b	405054 <ferror@plt+0x3a74>
  404e3c:	ldr	x9, [x4]
  404e40:	add	x10, x9, #0x8
  404e44:	str	x10, [x4]
  404e48:	ldr	x9, [x9]
  404e4c:	str	x9, [sp, #16]
  404e50:	cbz	x9, 404e34 <ferror@plt+0x3854>
  404e54:	tbnz	w8, #31, 404e60 <ferror@plt+0x3880>
  404e58:	mov	w9, w8
  404e5c:	b	404e8c <ferror@plt+0x38ac>
  404e60:	add	w9, w8, #0x8
  404e64:	cmn	w8, #0x8
  404e68:	str	w9, [x4, #24]
  404e6c:	b.gt	404e8c <ferror@plt+0x38ac>
  404e70:	ldr	x10, [x4, #8]
  404e74:	add	x8, x10, w8, sxtw
  404e78:	ldr	x8, [x8]
  404e7c:	str	x8, [sp, #24]
  404e80:	cbnz	x8, 404ea4 <ferror@plt+0x38c4>
  404e84:	mov	w5, #0x3                   	// #3
  404e88:	b	405054 <ferror@plt+0x3a74>
  404e8c:	ldr	x8, [x4]
  404e90:	add	x10, x8, #0x8
  404e94:	str	x10, [x4]
  404e98:	ldr	x8, [x8]
  404e9c:	str	x8, [sp, #24]
  404ea0:	cbz	x8, 404e84 <ferror@plt+0x38a4>
  404ea4:	tbnz	w9, #31, 404eb0 <ferror@plt+0x38d0>
  404ea8:	mov	w8, w9
  404eac:	b	404edc <ferror@plt+0x38fc>
  404eb0:	add	w8, w9, #0x8
  404eb4:	cmn	w9, #0x8
  404eb8:	str	w8, [x4, #24]
  404ebc:	b.gt	404edc <ferror@plt+0x38fc>
  404ec0:	ldr	x10, [x4, #8]
  404ec4:	add	x9, x10, w9, sxtw
  404ec8:	ldr	x9, [x9]
  404ecc:	str	x9, [sp, #32]
  404ed0:	cbnz	x9, 404ef4 <ferror@plt+0x3914>
  404ed4:	mov	w5, #0x4                   	// #4
  404ed8:	b	405054 <ferror@plt+0x3a74>
  404edc:	ldr	x9, [x4]
  404ee0:	add	x10, x9, #0x8
  404ee4:	str	x10, [x4]
  404ee8:	ldr	x9, [x9]
  404eec:	str	x9, [sp, #32]
  404ef0:	cbz	x9, 404ed4 <ferror@plt+0x38f4>
  404ef4:	tbnz	w8, #31, 404f00 <ferror@plt+0x3920>
  404ef8:	mov	w9, w8
  404efc:	b	404f1c <ferror@plt+0x393c>
  404f00:	add	w9, w8, #0x8
  404f04:	cmn	w8, #0x8
  404f08:	str	w9, [x4, #24]
  404f0c:	b.gt	404f1c <ferror@plt+0x393c>
  404f10:	ldr	x10, [x4, #8]
  404f14:	add	x8, x10, w8, sxtw
  404f18:	b	404f28 <ferror@plt+0x3948>
  404f1c:	ldr	x8, [x4]
  404f20:	add	x10, x8, #0x8
  404f24:	str	x10, [x4]
  404f28:	ldr	x8, [x8]
  404f2c:	str	x8, [sp, #40]
  404f30:	cbz	x8, 404f40 <ferror@plt+0x3960>
  404f34:	tbnz	w9, #31, 404f48 <ferror@plt+0x3968>
  404f38:	mov	w8, w9
  404f3c:	b	404f64 <ferror@plt+0x3984>
  404f40:	mov	w5, #0x5                   	// #5
  404f44:	b	405054 <ferror@plt+0x3a74>
  404f48:	add	w8, w9, #0x8
  404f4c:	cmn	w9, #0x8
  404f50:	str	w8, [x4, #24]
  404f54:	b.gt	404f64 <ferror@plt+0x3984>
  404f58:	ldr	x10, [x4, #8]
  404f5c:	add	x9, x10, w9, sxtw
  404f60:	b	404f70 <ferror@plt+0x3990>
  404f64:	ldr	x9, [x4]
  404f68:	add	x10, x9, #0x8
  404f6c:	str	x10, [x4]
  404f70:	ldr	x9, [x9]
  404f74:	str	x9, [sp, #48]
  404f78:	cbz	x9, 404f88 <ferror@plt+0x39a8>
  404f7c:	tbnz	w8, #31, 404f90 <ferror@plt+0x39b0>
  404f80:	mov	w9, w8
  404f84:	b	404fac <ferror@plt+0x39cc>
  404f88:	mov	w5, #0x6                   	// #6
  404f8c:	b	405054 <ferror@plt+0x3a74>
  404f90:	add	w9, w8, #0x8
  404f94:	cmn	w8, #0x8
  404f98:	str	w9, [x4, #24]
  404f9c:	b.gt	404fac <ferror@plt+0x39cc>
  404fa0:	ldr	x10, [x4, #8]
  404fa4:	add	x8, x10, w8, sxtw
  404fa8:	b	404fb8 <ferror@plt+0x39d8>
  404fac:	ldr	x8, [x4]
  404fb0:	add	x10, x8, #0x8
  404fb4:	str	x10, [x4]
  404fb8:	ldr	x8, [x8]
  404fbc:	str	x8, [sp, #56]
  404fc0:	cbz	x8, 404fd0 <ferror@plt+0x39f0>
  404fc4:	tbnz	w9, #31, 404fd8 <ferror@plt+0x39f8>
  404fc8:	mov	w8, w9
  404fcc:	b	404ff4 <ferror@plt+0x3a14>
  404fd0:	mov	w5, #0x7                   	// #7
  404fd4:	b	405054 <ferror@plt+0x3a74>
  404fd8:	add	w8, w9, #0x8
  404fdc:	cmn	w9, #0x8
  404fe0:	str	w8, [x4, #24]
  404fe4:	b.gt	404ff4 <ferror@plt+0x3a14>
  404fe8:	ldr	x10, [x4, #8]
  404fec:	add	x9, x10, w9, sxtw
  404ff0:	b	405000 <ferror@plt+0x3a20>
  404ff4:	ldr	x9, [x4]
  404ff8:	add	x10, x9, #0x8
  404ffc:	str	x10, [x4]
  405000:	ldr	x9, [x9]
  405004:	str	x9, [sp, #64]
  405008:	cbz	x9, 405050 <ferror@plt+0x3a70>
  40500c:	tbz	w8, #31, 40502c <ferror@plt+0x3a4c>
  405010:	add	w9, w8, #0x8
  405014:	cmn	w8, #0x8
  405018:	str	w9, [x4, #24]
  40501c:	b.gt	40502c <ferror@plt+0x3a4c>
  405020:	ldr	x9, [x4, #8]
  405024:	add	x8, x9, w8, sxtw
  405028:	b	405038 <ferror@plt+0x3a58>
  40502c:	ldr	x8, [x4]
  405030:	add	x9, x8, #0x8
  405034:	str	x9, [x4]
  405038:	ldr	x8, [x8]
  40503c:	str	x8, [sp, #72]
  405040:	cmp	x8, #0x0
  405044:	mov	w8, #0x9                   	// #9
  405048:	cinc	x5, x8, ne  // ne = any
  40504c:	b	405054 <ferror@plt+0x3a74>
  405050:	mov	w5, #0x8                   	// #8
  405054:	mov	x4, sp
  405058:	bl	404a50 <ferror@plt+0x3470>
  40505c:	ldp	x29, x30, [sp, #80]
  405060:	add	sp, sp, #0x60
  405064:	ret
  405068:	sub	sp, sp, #0xf0
  40506c:	stp	x29, x30, [sp, #224]
  405070:	add	x29, sp, #0xe0
  405074:	mov	x8, #0xffffffffffffffe0    	// #-32
  405078:	mov	x9, sp
  40507c:	sub	x10, x29, #0x60
  405080:	movk	x8, #0xff80, lsl #32
  405084:	add	x11, x29, #0x10
  405088:	add	x9, x9, #0x80
  40508c:	add	x10, x10, #0x20
  405090:	stp	x9, x8, [x29, #-16]
  405094:	stp	x11, x10, [x29, #-32]
  405098:	stp	x4, x5, [x29, #-96]
  40509c:	stp	x6, x7, [x29, #-80]
  4050a0:	stp	q0, q1, [sp]
  4050a4:	ldp	q0, q1, [x29, #-32]
  4050a8:	sub	x4, x29, #0x40
  4050ac:	stp	q2, q3, [sp, #32]
  4050b0:	stp	q4, q5, [sp, #64]
  4050b4:	stp	q6, q7, [sp, #96]
  4050b8:	stp	q0, q1, [x29, #-64]
  4050bc:	bl	404d54 <ferror@plt+0x3774>
  4050c0:	ldp	x29, x30, [sp, #224]
  4050c4:	add	sp, sp, #0xf0
  4050c8:	ret
  4050cc:	stp	x29, x30, [sp, #-16]!
  4050d0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4050d4:	add	x1, x1, #0xbcc
  4050d8:	mov	w2, #0x5                   	// #5
  4050dc:	mov	x0, xzr
  4050e0:	mov	x29, sp
  4050e4:	bl	401560 <dcgettext@plt>
  4050e8:	adrp	x2, 406000 <ferror@plt+0x4a20>
  4050ec:	mov	x1, x0
  4050f0:	add	x2, x2, #0xbe1
  4050f4:	mov	w0, #0x1                   	// #1
  4050f8:	bl	4013b0 <__printf_chk@plt>
  4050fc:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405100:	add	x1, x1, #0xbf7
  405104:	mov	w2, #0x5                   	// #5
  405108:	mov	x0, xzr
  40510c:	bl	401560 <dcgettext@plt>
  405110:	adrp	x2, 406000 <ferror@plt+0x4a20>
  405114:	adrp	x3, 406000 <ferror@plt+0x4a20>
  405118:	mov	x1, x0
  40511c:	add	x2, x2, #0x40f
  405120:	add	x3, x3, #0x4eb
  405124:	mov	w0, #0x1                   	// #1
  405128:	bl	4013b0 <__printf_chk@plt>
  40512c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405130:	add	x1, x1, #0xc0b
  405134:	mov	w2, #0x5                   	// #5
  405138:	mov	x0, xzr
  40513c:	bl	401560 <dcgettext@plt>
  405140:	adrp	x8, 418000 <ferror@plt+0x16a20>
  405144:	ldr	x1, [x8, #560]
  405148:	ldp	x29, x30, [sp], #16
  40514c:	b	401570 <fputs_unlocked@plt>
  405150:	stp	x29, x30, [sp, #-32]!
  405154:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405158:	udiv	x8, x8, x1
  40515c:	cmp	x8, x0
  405160:	str	x19, [sp, #16]
  405164:	mov	x29, sp
  405168:	b.cc	40518c <ferror@plt+0x3bac>  // b.lo, b.ul, b.last
  40516c:	mul	x19, x1, x0
  405170:	mov	x0, x19
  405174:	bl	401360 <malloc@plt>
  405178:	cbz	x19, 405180 <ferror@plt+0x3ba0>
  40517c:	cbz	x0, 40518c <ferror@plt+0x3bac>
  405180:	ldr	x19, [sp, #16]
  405184:	ldp	x29, x30, [sp], #32
  405188:	ret
  40518c:	bl	4054cc <ferror@plt+0x3eec>
  405190:	stp	x29, x30, [sp, #-32]!
  405194:	str	x19, [sp, #16]
  405198:	mov	x29, sp
  40519c:	mov	x19, x0
  4051a0:	bl	401360 <malloc@plt>
  4051a4:	cbz	x19, 4051ac <ferror@plt+0x3bcc>
  4051a8:	cbz	x0, 4051b8 <ferror@plt+0x3bd8>
  4051ac:	ldr	x19, [sp, #16]
  4051b0:	ldp	x29, x30, [sp], #32
  4051b4:	ret
  4051b8:	bl	4054cc <ferror@plt+0x3eec>
  4051bc:	stp	x29, x30, [sp, #-32]!
  4051c0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4051c4:	udiv	x8, x8, x2
  4051c8:	cmp	x8, x1
  4051cc:	str	x19, [sp, #16]
  4051d0:	mov	x29, sp
  4051d4:	b.cc	40520c <ferror@plt+0x3c2c>  // b.lo, b.ul, b.last
  4051d8:	mul	x19, x2, x1
  4051dc:	cbz	x0, 4051f0 <ferror@plt+0x3c10>
  4051e0:	cbnz	x19, 4051f0 <ferror@plt+0x3c10>
  4051e4:	bl	4014f0 <free@plt>
  4051e8:	mov	x0, xzr
  4051ec:	b	405200 <ferror@plt+0x3c20>
  4051f0:	mov	x1, x19
  4051f4:	bl	401410 <realloc@plt>
  4051f8:	cbz	x19, 405200 <ferror@plt+0x3c20>
  4051fc:	cbz	x0, 40520c <ferror@plt+0x3c2c>
  405200:	ldr	x19, [sp, #16]
  405204:	ldp	x29, x30, [sp], #32
  405208:	ret
  40520c:	bl	4054cc <ferror@plt+0x3eec>
  405210:	stp	x29, x30, [sp, #-32]!
  405214:	str	x19, [sp, #16]
  405218:	mov	x19, x1
  40521c:	mov	x29, sp
  405220:	cbz	x0, 405234 <ferror@plt+0x3c54>
  405224:	cbnz	x19, 405234 <ferror@plt+0x3c54>
  405228:	bl	4014f0 <free@plt>
  40522c:	mov	x0, xzr
  405230:	b	405244 <ferror@plt+0x3c64>
  405234:	mov	x1, x19
  405238:	bl	401410 <realloc@plt>
  40523c:	cbz	x19, 405244 <ferror@plt+0x3c64>
  405240:	cbz	x0, 405250 <ferror@plt+0x3c70>
  405244:	ldr	x19, [sp, #16]
  405248:	ldp	x29, x30, [sp], #32
  40524c:	ret
  405250:	bl	4054cc <ferror@plt+0x3eec>
  405254:	stp	x29, x30, [sp, #-32]!
  405258:	ldr	x8, [x1]
  40525c:	str	x19, [sp, #16]
  405260:	mov	x29, sp
  405264:	cbz	x0, 4052a8 <ferror@plt+0x3cc8>
  405268:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40526c:	movk	x9, #0x5554
  405270:	udiv	x9, x9, x2
  405274:	cmp	x9, x8
  405278:	b.ls	4052e4 <ferror@plt+0x3d04>  // b.plast
  40527c:	add	x8, x8, x8, lsr #1
  405280:	add	x9, x8, #0x1
  405284:	mul	x8, x9, x2
  405288:	str	x9, [x1]
  40528c:	cbz	x8, 4052e8 <ferror@plt+0x3d08>
  405290:	mov	x1, x8
  405294:	bl	401410 <realloc@plt>
  405298:	cbz	x0, 4052e4 <ferror@plt+0x3d04>
  40529c:	ldr	x19, [sp, #16]
  4052a0:	ldp	x29, x30, [sp], #32
  4052a4:	ret
  4052a8:	cbnz	x8, 4052bc <ferror@plt+0x3cdc>
  4052ac:	mov	w8, #0x80                  	// #128
  4052b0:	udiv	x8, x8, x2
  4052b4:	cmp	x2, #0x80
  4052b8:	cinc	x8, x8, hi  // hi = pmore
  4052bc:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4052c0:	udiv	x9, x9, x2
  4052c4:	cmp	x9, x8
  4052c8:	b.cc	4052e4 <ferror@plt+0x3d04>  // b.lo, b.ul, b.last
  4052cc:	mul	x19, x8, x2
  4052d0:	mov	x0, x19
  4052d4:	str	x8, [x1]
  4052d8:	bl	401360 <malloc@plt>
  4052dc:	cbz	x19, 40529c <ferror@plt+0x3cbc>
  4052e0:	cbnz	x0, 40529c <ferror@plt+0x3cbc>
  4052e4:	bl	4054cc <ferror@plt+0x3eec>
  4052e8:	bl	4014f0 <free@plt>
  4052ec:	mov	x0, xzr
  4052f0:	ldr	x19, [sp, #16]
  4052f4:	ldp	x29, x30, [sp], #32
  4052f8:	ret
  4052fc:	stp	x29, x30, [sp, #-32]!
  405300:	str	x19, [sp, #16]
  405304:	mov	x29, sp
  405308:	mov	x19, x0
  40530c:	bl	401360 <malloc@plt>
  405310:	cbz	x19, 405318 <ferror@plt+0x3d38>
  405314:	cbz	x0, 405324 <ferror@plt+0x3d44>
  405318:	ldr	x19, [sp, #16]
  40531c:	ldp	x29, x30, [sp], #32
  405320:	ret
  405324:	bl	4054cc <ferror@plt+0x3eec>
  405328:	stp	x29, x30, [sp, #-16]!
  40532c:	ldr	x8, [x1]
  405330:	mov	x29, sp
  405334:	cbz	x0, 405368 <ferror@plt+0x3d88>
  405338:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40533c:	movk	x9, #0x5554
  405340:	cmp	x8, x9
  405344:	b.cs	4053ac <ferror@plt+0x3dcc>  // b.hs, b.nlast
  405348:	add	x8, x8, x8, lsr #1
  40534c:	adds	x8, x8, #0x1
  405350:	str	x8, [x1]
  405354:	b.eq	405388 <ferror@plt+0x3da8>  // b.none
  405358:	mov	x1, x8
  40535c:	bl	401410 <realloc@plt>
  405360:	cbnz	x0, 405380 <ferror@plt+0x3da0>
  405364:	b	4053ac <ferror@plt+0x3dcc>
  405368:	cbz	x8, 405398 <ferror@plt+0x3db8>
  40536c:	tbnz	x8, #63, 4053ac <ferror@plt+0x3dcc>
  405370:	mov	x0, x8
  405374:	str	x8, [x1]
  405378:	bl	401360 <malloc@plt>
  40537c:	cbz	x0, 4053ac <ferror@plt+0x3dcc>
  405380:	ldp	x29, x30, [sp], #16
  405384:	ret
  405388:	bl	4014f0 <free@plt>
  40538c:	mov	x0, xzr
  405390:	ldp	x29, x30, [sp], #16
  405394:	ret
  405398:	mov	w8, #0x80                  	// #128
  40539c:	mov	x0, x8
  4053a0:	str	x8, [x1]
  4053a4:	bl	401360 <malloc@plt>
  4053a8:	cbnz	x0, 405380 <ferror@plt+0x3da0>
  4053ac:	bl	4054cc <ferror@plt+0x3eec>
  4053b0:	stp	x29, x30, [sp, #-32]!
  4053b4:	stp	x20, x19, [sp, #16]
  4053b8:	mov	x29, sp
  4053bc:	mov	x19, x0
  4053c0:	bl	401360 <malloc@plt>
  4053c4:	mov	x20, x0
  4053c8:	cbz	x19, 4053d0 <ferror@plt+0x3df0>
  4053cc:	cbz	x20, 4053f0 <ferror@plt+0x3e10>
  4053d0:	mov	x0, x20
  4053d4:	mov	w1, wzr
  4053d8:	mov	x2, x19
  4053dc:	bl	4013c0 <memset@plt>
  4053e0:	mov	x0, x20
  4053e4:	ldp	x20, x19, [sp, #16]
  4053e8:	ldp	x29, x30, [sp], #32
  4053ec:	ret
  4053f0:	bl	4054cc <ferror@plt+0x3eec>
  4053f4:	stp	x29, x30, [sp, #-16]!
  4053f8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4053fc:	udiv	x8, x8, x1
  405400:	cmp	x8, x0
  405404:	mov	x29, sp
  405408:	b.cc	40541c <ferror@plt+0x3e3c>  // b.lo, b.ul, b.last
  40540c:	bl	4057f0 <ferror@plt+0x4210>
  405410:	cbz	x0, 40541c <ferror@plt+0x3e3c>
  405414:	ldp	x29, x30, [sp], #16
  405418:	ret
  40541c:	bl	4054cc <ferror@plt+0x3eec>
  405420:	stp	x29, x30, [sp, #-48]!
  405424:	stp	x20, x19, [sp, #32]
  405428:	mov	x20, x0
  40542c:	mov	x0, x1
  405430:	str	x21, [sp, #16]
  405434:	mov	x29, sp
  405438:	mov	x19, x1
  40543c:	bl	401360 <malloc@plt>
  405440:	mov	x21, x0
  405444:	cbz	x19, 40544c <ferror@plt+0x3e6c>
  405448:	cbz	x21, 405470 <ferror@plt+0x3e90>
  40544c:	mov	x0, x21
  405450:	mov	x1, x20
  405454:	mov	x2, x19
  405458:	bl	4012b0 <memcpy@plt>
  40545c:	mov	x0, x21
  405460:	ldp	x20, x19, [sp, #32]
  405464:	ldr	x21, [sp, #16]
  405468:	ldp	x29, x30, [sp], #48
  40546c:	ret
  405470:	bl	4054cc <ferror@plt+0x3eec>
  405474:	stp	x29, x30, [sp, #-48]!
  405478:	str	x21, [sp, #16]
  40547c:	stp	x20, x19, [sp, #32]
  405480:	mov	x29, sp
  405484:	mov	x19, x0
  405488:	bl	4012d0 <strlen@plt>
  40548c:	add	x20, x0, #0x1
  405490:	mov	x0, x20
  405494:	bl	401360 <malloc@plt>
  405498:	mov	x21, x0
  40549c:	cbz	x20, 4054a4 <ferror@plt+0x3ec4>
  4054a0:	cbz	x21, 4054c8 <ferror@plt+0x3ee8>
  4054a4:	mov	x0, x21
  4054a8:	mov	x1, x19
  4054ac:	mov	x2, x20
  4054b0:	bl	4012b0 <memcpy@plt>
  4054b4:	mov	x0, x21
  4054b8:	ldp	x20, x19, [sp, #32]
  4054bc:	ldr	x21, [sp, #16]
  4054c0:	ldp	x29, x30, [sp], #48
  4054c4:	ret
  4054c8:	bl	4054cc <ferror@plt+0x3eec>
  4054cc:	stp	x29, x30, [sp, #-32]!
  4054d0:	str	x19, [sp, #16]
  4054d4:	adrp	x8, 418000 <ferror@plt+0x16a20>
  4054d8:	ldr	w19, [x8, #448]
  4054dc:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4054e0:	add	x1, x1, #0xc7b
  4054e4:	mov	w2, #0x5                   	// #5
  4054e8:	mov	x0, xzr
  4054ec:	mov	x29, sp
  4054f0:	bl	401560 <dcgettext@plt>
  4054f4:	adrp	x2, 406000 <ferror@plt+0x4a20>
  4054f8:	mov	x3, x0
  4054fc:	add	x2, x2, #0x5c1
  405500:	mov	w0, w19
  405504:	mov	w1, wzr
  405508:	bl	4012f0 <error@plt>
  40550c:	bl	401440 <abort@plt>
  405510:	sub	sp, sp, #0x130
  405514:	stp	x29, x30, [sp, #256]
  405518:	add	x29, sp, #0x100
  40551c:	mov	x9, #0xffffffffffffffc8    	// #-56
  405520:	mov	x10, sp
  405524:	sub	x11, x29, #0x78
  405528:	movk	x9, #0xff80, lsl #32
  40552c:	add	x12, x29, #0x30
  405530:	add	x10, x10, #0x80
  405534:	add	x11, x11, #0x38
  405538:	stp	x20, x19, [sp, #288]
  40553c:	adrp	x20, 418000 <ferror@plt+0x16a20>
  405540:	stp	x10, x9, [x29, #-48]
  405544:	stp	x12, x11, [x29, #-64]
  405548:	mov	x8, x0
  40554c:	stp	x1, x2, [x29, #-120]
  405550:	stp	x3, x4, [x29, #-104]
  405554:	stp	x5, x6, [x29, #-88]
  405558:	stur	x7, [x29, #-72]
  40555c:	stp	q0, q1, [sp]
  405560:	ldr	x0, [x20, #560]
  405564:	ldp	q0, q1, [x29, #-64]
  405568:	sub	x3, x29, #0x20
  40556c:	mov	w1, #0x1                   	// #1
  405570:	mov	x2, x8
  405574:	stp	x28, x21, [sp, #272]
  405578:	stp	q2, q3, [sp, #32]
  40557c:	stp	q4, q5, [sp, #64]
  405580:	stp	q6, q7, [sp, #96]
  405584:	stp	q0, q1, [x29, #-32]
  405588:	bl	4013d0 <__vfprintf_chk@plt>
  40558c:	mov	w19, w0
  405590:	tbz	w0, #31, 4055d4 <ferror@plt+0x3ff4>
  405594:	ldr	x0, [x20, #560]
  405598:	bl	4015e0 <ferror@plt>
  40559c:	cbnz	w0, 4055d4 <ferror@plt+0x3ff4>
  4055a0:	adrp	x8, 418000 <ferror@plt+0x16a20>
  4055a4:	ldr	w20, [x8, #448]
  4055a8:	bl	4015a0 <__errno_location@plt>
  4055ac:	ldr	w21, [x0]
  4055b0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4055b4:	add	x1, x1, #0xc8c
  4055b8:	mov	w2, #0x5                   	// #5
  4055bc:	mov	x0, xzr
  4055c0:	bl	401560 <dcgettext@plt>
  4055c4:	mov	x2, x0
  4055c8:	mov	w0, w20
  4055cc:	mov	w1, w21
  4055d0:	bl	4012f0 <error@plt>
  4055d4:	mov	w0, w19
  4055d8:	ldp	x20, x19, [sp, #288]
  4055dc:	ldp	x28, x21, [sp, #272]
  4055e0:	ldp	x29, x30, [sp, #256]
  4055e4:	add	sp, sp, #0x130
  4055e8:	ret
  4055ec:	sub	sp, sp, #0x70
  4055f0:	stp	x29, x30, [sp, #64]
  4055f4:	str	x21, [sp, #80]
  4055f8:	stp	x20, x19, [sp, #96]
  4055fc:	adrp	x20, 418000 <ferror@plt+0x16a20>
  405600:	mov	x2, x0
  405604:	ldp	q1, q0, [x1]
  405608:	ldr	x0, [x20, #560]
  40560c:	add	x3, sp, #0x20
  405610:	mov	w1, #0x1                   	// #1
  405614:	add	x29, sp, #0x40
  405618:	stp	q1, q0, [sp]
  40561c:	stp	q1, q0, [sp, #32]
  405620:	bl	4013d0 <__vfprintf_chk@plt>
  405624:	mov	w19, w0
  405628:	tbz	w0, #31, 40566c <ferror@plt+0x408c>
  40562c:	ldr	x0, [x20, #560]
  405630:	bl	4015e0 <ferror@plt>
  405634:	cbnz	w0, 40566c <ferror@plt+0x408c>
  405638:	adrp	x8, 418000 <ferror@plt+0x16a20>
  40563c:	ldr	w20, [x8, #448]
  405640:	bl	4015a0 <__errno_location@plt>
  405644:	ldr	w21, [x0]
  405648:	adrp	x1, 406000 <ferror@plt+0x4a20>
  40564c:	add	x1, x1, #0xc8c
  405650:	mov	w2, #0x5                   	// #5
  405654:	mov	x0, xzr
  405658:	bl	401560 <dcgettext@plt>
  40565c:	mov	x2, x0
  405660:	mov	w0, w20
  405664:	mov	w1, w21
  405668:	bl	4012f0 <error@plt>
  40566c:	mov	w0, w19
  405670:	ldp	x20, x19, [sp, #96]
  405674:	ldr	x21, [sp, #80]
  405678:	ldp	x29, x30, [sp, #64]
  40567c:	add	sp, sp, #0x70
  405680:	ret
  405684:	sub	sp, sp, #0x120
  405688:	stp	x29, x30, [sp, #240]
  40568c:	add	x29, sp, #0xf0
  405690:	mov	x9, #0xffffffffffffffd0    	// #-48
  405694:	mov	x10, sp
  405698:	sub	x11, x29, #0x70
  40569c:	movk	x9, #0xff80, lsl #32
  4056a0:	add	x12, x29, #0x30
  4056a4:	add	x10, x10, #0x80
  4056a8:	add	x11, x11, #0x30
  4056ac:	stp	x10, x9, [x29, #-48]
  4056b0:	stp	x12, x11, [x29, #-64]
  4056b4:	stp	x2, x3, [x29, #-112]
  4056b8:	stp	x4, x5, [x29, #-96]
  4056bc:	stp	x6, x7, [x29, #-80]
  4056c0:	stp	q1, q2, [sp, #16]
  4056c4:	str	q0, [sp]
  4056c8:	ldp	q0, q1, [x29, #-64]
  4056cc:	mov	x8, x1
  4056d0:	sub	x3, x29, #0x20
  4056d4:	mov	w1, #0x1                   	// #1
  4056d8:	mov	x2, x8
  4056dc:	stp	x28, x21, [sp, #256]
  4056e0:	stp	x20, x19, [sp, #272]
  4056e4:	mov	x19, x0
  4056e8:	stp	q3, q4, [sp, #48]
  4056ec:	stp	q5, q6, [sp, #80]
  4056f0:	str	q7, [sp, #112]
  4056f4:	stp	q0, q1, [x29, #-32]
  4056f8:	bl	4013d0 <__vfprintf_chk@plt>
  4056fc:	mov	w20, w0
  405700:	tbz	w0, #31, 405744 <ferror@plt+0x4164>
  405704:	mov	x0, x19
  405708:	bl	4015e0 <ferror@plt>
  40570c:	cbnz	w0, 405744 <ferror@plt+0x4164>
  405710:	adrp	x8, 418000 <ferror@plt+0x16a20>
  405714:	ldr	w19, [x8, #448]
  405718:	bl	4015a0 <__errno_location@plt>
  40571c:	ldr	w21, [x0]
  405720:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405724:	add	x1, x1, #0xc8c
  405728:	mov	w2, #0x5                   	// #5
  40572c:	mov	x0, xzr
  405730:	bl	401560 <dcgettext@plt>
  405734:	mov	x2, x0
  405738:	mov	w0, w19
  40573c:	mov	w1, w21
  405740:	bl	4012f0 <error@plt>
  405744:	mov	w0, w20
  405748:	ldp	x20, x19, [sp, #272]
  40574c:	ldp	x28, x21, [sp, #256]
  405750:	ldp	x29, x30, [sp, #240]
  405754:	add	sp, sp, #0x120
  405758:	ret
  40575c:	sub	sp, sp, #0x50
  405760:	stp	x29, x30, [sp, #32]
  405764:	str	x21, [sp, #48]
  405768:	stp	x20, x19, [sp, #64]
  40576c:	ldp	q1, q0, [x2]
  405770:	mov	x8, x1
  405774:	mov	x3, sp
  405778:	mov	w1, #0x1                   	// #1
  40577c:	mov	x2, x8
  405780:	add	x29, sp, #0x20
  405784:	mov	x20, x0
  405788:	stp	q1, q0, [sp]
  40578c:	bl	4013d0 <__vfprintf_chk@plt>
  405790:	mov	w19, w0
  405794:	tbz	w0, #31, 4057d8 <ferror@plt+0x41f8>
  405798:	mov	x0, x20
  40579c:	bl	4015e0 <ferror@plt>
  4057a0:	cbnz	w0, 4057d8 <ferror@plt+0x41f8>
  4057a4:	adrp	x8, 418000 <ferror@plt+0x16a20>
  4057a8:	ldr	w20, [x8, #448]
  4057ac:	bl	4015a0 <__errno_location@plt>
  4057b0:	ldr	w21, [x0]
  4057b4:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4057b8:	add	x1, x1, #0xc8c
  4057bc:	mov	w2, #0x5                   	// #5
  4057c0:	mov	x0, xzr
  4057c4:	bl	401560 <dcgettext@plt>
  4057c8:	mov	x2, x0
  4057cc:	mov	w0, w20
  4057d0:	mov	w1, w21
  4057d4:	bl	4012f0 <error@plt>
  4057d8:	mov	w0, w19
  4057dc:	ldp	x20, x19, [sp, #64]
  4057e0:	ldr	x21, [sp, #48]
  4057e4:	ldp	x29, x30, [sp, #32]
  4057e8:	add	sp, sp, #0x50
  4057ec:	ret
  4057f0:	mov	x8, x1
  4057f4:	mov	w1, #0x1                   	// #1
  4057f8:	mov	w9, #0x1                   	// #1
  4057fc:	cbz	x0, 405834 <ferror@plt+0x4254>
  405800:	cbz	x8, 405834 <ferror@plt+0x4254>
  405804:	umulh	x10, x8, x0
  405808:	mov	x1, x8
  40580c:	mov	x9, x0
  405810:	cbz	x10, 405834 <ferror@plt+0x4254>
  405814:	stp	x29, x30, [sp, #-16]!
  405818:	mov	x29, sp
  40581c:	bl	4015a0 <__errno_location@plt>
  405820:	mov	w8, #0xc                   	// #12
  405824:	str	w8, [x0]
  405828:	mov	x0, xzr
  40582c:	ldp	x29, x30, [sp], #16
  405830:	ret
  405834:	mov	x0, x9
  405838:	b	4013f0 <calloc@plt>
  40583c:	sub	sp, sp, #0x40
  405840:	stp	x29, x30, [sp, #16]
  405844:	add	x29, sp, #0x10
  405848:	cmp	x0, #0x0
  40584c:	sub	x8, x29, #0x4
  405850:	stp	x20, x19, [sp, #48]
  405854:	csel	x20, x8, x0, eq  // eq = none
  405858:	mov	x0, x20
  40585c:	stp	x22, x21, [sp, #32]
  405860:	mov	x22, x2
  405864:	mov	x19, x1
  405868:	bl	4012a0 <mbrtowc@plt>
  40586c:	mov	x21, x0
  405870:	cbz	x22, 405894 <ferror@plt+0x42b4>
  405874:	cmn	x21, #0x2
  405878:	b.cc	405894 <ferror@plt+0x42b4>  // b.lo, b.ul, b.last
  40587c:	mov	w0, wzr
  405880:	bl	4059e8 <ferror@plt+0x4408>
  405884:	tbnz	w0, #0, 405894 <ferror@plt+0x42b4>
  405888:	ldrb	w8, [x19]
  40588c:	mov	w21, #0x1                   	// #1
  405890:	str	w8, [x20]
  405894:	mov	x0, x21
  405898:	ldp	x20, x19, [sp, #48]
  40589c:	ldp	x22, x21, [sp, #32]
  4058a0:	ldp	x29, x30, [sp, #16]
  4058a4:	add	sp, sp, #0x40
  4058a8:	ret
  4058ac:	sub	sp, sp, #0x40
  4058b0:	stp	x29, x30, [sp, #16]
  4058b4:	str	x21, [sp, #32]
  4058b8:	stp	x20, x19, [sp, #48]
  4058bc:	adrp	x21, 418000 <ferror@plt+0x16a20>
  4058c0:	ldr	x8, [x21, #944]
  4058c4:	mov	x19, x1
  4058c8:	mov	x20, x0
  4058cc:	add	x29, sp, #0x10
  4058d0:	cbz	x8, 4058e0 <ferror@plt+0x4300>
  4058d4:	ldr	x0, [x21, #944]
  4058d8:	cbnz	x0, 405900 <ferror@plt+0x4320>
  4058dc:	b	405940 <ferror@plt+0x4360>
  4058e0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4058e4:	add	x1, x1, #0xcc0
  4058e8:	mov	w0, #0x1fbf                	// #8127
  4058ec:	mov	x2, xzr
  4058f0:	bl	4015c0 <newlocale@plt>
  4058f4:	str	x0, [x21, #944]
  4058f8:	ldr	x0, [x21, #944]
  4058fc:	cbz	x0, 405940 <ferror@plt+0x4360>
  405900:	bl	4014c0 <uselocale@plt>
  405904:	cbz	x0, 405940 <ferror@plt+0x4360>
  405908:	mov	x21, x0
  40590c:	mov	x0, x20
  405910:	mov	x1, x19
  405914:	bl	4014e0 <strtold@plt>
  405918:	str	q0, [sp]
  40591c:	bl	4015a0 <__errno_location@plt>
  405920:	ldr	w20, [x0]
  405924:	mov	x19, x0
  405928:	mov	x0, x21
  40592c:	bl	4014c0 <uselocale@plt>
  405930:	cbz	x0, 405964 <ferror@plt+0x4384>
  405934:	ldr	q0, [sp]
  405938:	str	w20, [x19]
  40593c:	b	405950 <ferror@plt+0x4370>
  405940:	adrp	x8, 406000 <ferror@plt+0x4a20>
  405944:	ldr	q0, [x8, #3248]
  405948:	cbz	x19, 405950 <ferror@plt+0x4370>
  40594c:	str	x20, [x19]
  405950:	ldp	x20, x19, [sp, #48]
  405954:	ldr	x21, [sp, #32]
  405958:	ldp	x29, x30, [sp, #16]
  40595c:	add	sp, sp, #0x40
  405960:	ret
  405964:	bl	401440 <abort@plt>
  405968:	stp	x29, x30, [sp, #-48]!
  40596c:	str	x21, [sp, #16]
  405970:	stp	x20, x19, [sp, #32]
  405974:	mov	x29, sp
  405978:	mov	x20, x0
  40597c:	bl	401320 <__fpending@plt>
  405980:	ldr	w21, [x20]
  405984:	mov	x19, x0
  405988:	mov	x0, x20
  40598c:	bl	405a84 <ferror@plt+0x44a4>
  405990:	mov	w8, w0
  405994:	tbnz	w21, #5, 4059c8 <ferror@plt+0x43e8>
  405998:	cmp	w8, #0x0
  40599c:	csetm	w0, ne  // ne = any
  4059a0:	cbnz	x19, 4059b8 <ferror@plt+0x43d8>
  4059a4:	cbz	w8, 4059b8 <ferror@plt+0x43d8>
  4059a8:	bl	4015a0 <__errno_location@plt>
  4059ac:	ldr	w8, [x0]
  4059b0:	cmp	w8, #0x9
  4059b4:	csetm	w0, ne  // ne = any
  4059b8:	ldp	x20, x19, [sp, #32]
  4059bc:	ldr	x21, [sp, #16]
  4059c0:	ldp	x29, x30, [sp], #48
  4059c4:	ret
  4059c8:	cbnz	w8, 4059d4 <ferror@plt+0x43f4>
  4059cc:	bl	4015a0 <__errno_location@plt>
  4059d0:	str	wzr, [x0]
  4059d4:	mov	w0, #0xffffffff            	// #-1
  4059d8:	ldp	x20, x19, [sp, #32]
  4059dc:	ldr	x21, [sp, #16]
  4059e0:	ldp	x29, x30, [sp], #48
  4059e4:	ret
  4059e8:	stp	x29, x30, [sp, #-32]!
  4059ec:	mov	x1, xzr
  4059f0:	str	x19, [sp, #16]
  4059f4:	mov	x29, sp
  4059f8:	bl	4015d0 <setlocale@plt>
  4059fc:	cbz	x0, 405a28 <ferror@plt+0x4448>
  405a00:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405a04:	add	x1, x1, #0xcc0
  405a08:	mov	x19, x0
  405a0c:	bl	401490 <strcmp@plt>
  405a10:	cbz	w0, 405a38 <ferror@plt+0x4458>
  405a14:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405a18:	add	x1, x1, #0xcc2
  405a1c:	mov	x0, x19
  405a20:	bl	401490 <strcmp@plt>
  405a24:	cbz	w0, 405a38 <ferror@plt+0x4458>
  405a28:	mov	w0, #0x1                   	// #1
  405a2c:	ldr	x19, [sp, #16]
  405a30:	ldp	x29, x30, [sp], #32
  405a34:	ret
  405a38:	mov	w0, wzr
  405a3c:	ldr	x19, [sp, #16]
  405a40:	ldp	x29, x30, [sp], #32
  405a44:	ret
  405a48:	stp	x29, x30, [sp, #-16]!
  405a4c:	mov	w0, #0xe                   	// #14
  405a50:	mov	x29, sp
  405a54:	bl	401350 <nl_langinfo@plt>
  405a58:	adrp	x8, 406000 <ferror@plt+0x4a20>
  405a5c:	add	x8, x8, #0xa50
  405a60:	cmp	x0, #0x0
  405a64:	csel	x8, x8, x0, eq  // eq = none
  405a68:	ldrb	w9, [x8]
  405a6c:	adrp	x10, 406000 <ferror@plt+0x4a20>
  405a70:	add	x10, x10, #0x8c1
  405a74:	cmp	w9, #0x0
  405a78:	csel	x0, x10, x8, eq  // eq = none
  405a7c:	ldp	x29, x30, [sp], #16
  405a80:	ret
  405a84:	stp	x29, x30, [sp, #-48]!
  405a88:	str	x21, [sp, #16]
  405a8c:	stp	x20, x19, [sp, #32]
  405a90:	mov	x29, sp
  405a94:	mov	x19, x0
  405a98:	bl	401330 <fileno@plt>
  405a9c:	tbnz	w0, #31, 405b04 <ferror@plt+0x4524>
  405aa0:	mov	x0, x19
  405aa4:	bl	401580 <__freading@plt>
  405aa8:	cbz	w0, 405ac8 <ferror@plt+0x44e8>
  405aac:	mov	x0, x19
  405ab0:	bl	401330 <fileno@plt>
  405ab4:	mov	w2, #0x1                   	// #1
  405ab8:	mov	x1, xzr
  405abc:	bl	401310 <lseek@plt>
  405ac0:	cmn	x0, #0x1
  405ac4:	b.eq	405b04 <ferror@plt+0x4524>  // b.none
  405ac8:	mov	x0, x19
  405acc:	bl	405b18 <ferror@plt+0x4538>
  405ad0:	cbz	w0, 405b04 <ferror@plt+0x4524>
  405ad4:	bl	4015a0 <__errno_location@plt>
  405ad8:	ldr	w21, [x0]
  405adc:	mov	x20, x0
  405ae0:	mov	x0, x19
  405ae4:	bl	401340 <fclose@plt>
  405ae8:	cbz	w21, 405af4 <ferror@plt+0x4514>
  405aec:	mov	w0, #0xffffffff            	// #-1
  405af0:	str	w21, [x20]
  405af4:	ldp	x20, x19, [sp, #32]
  405af8:	ldr	x21, [sp, #16]
  405afc:	ldp	x29, x30, [sp], #48
  405b00:	ret
  405b04:	mov	x0, x19
  405b08:	ldp	x20, x19, [sp, #32]
  405b0c:	ldr	x21, [sp, #16]
  405b10:	ldp	x29, x30, [sp], #48
  405b14:	b	401340 <fclose@plt>
  405b18:	stp	x29, x30, [sp, #-32]!
  405b1c:	str	x19, [sp, #16]
  405b20:	mov	x19, x0
  405b24:	mov	x29, sp
  405b28:	cbz	x0, 405b50 <ferror@plt+0x4570>
  405b2c:	mov	x0, x19
  405b30:	bl	401580 <__freading@plt>
  405b34:	cbz	w0, 405b50 <ferror@plt+0x4570>
  405b38:	ldrb	w8, [x19, #1]
  405b3c:	tbz	w8, #0, 405b50 <ferror@plt+0x4570>
  405b40:	mov	w2, #0x1                   	// #1
  405b44:	mov	x0, x19
  405b48:	mov	x1, xzr
  405b4c:	bl	405b60 <ferror@plt+0x4580>
  405b50:	mov	x0, x19
  405b54:	ldr	x19, [sp, #16]
  405b58:	ldp	x29, x30, [sp], #32
  405b5c:	b	401520 <fflush@plt>
  405b60:	stp	x29, x30, [sp, #-48]!
  405b64:	str	x21, [sp, #16]
  405b68:	stp	x20, x19, [sp, #32]
  405b6c:	ldp	x9, x8, [x0, #8]
  405b70:	mov	w20, w2
  405b74:	mov	x19, x0
  405b78:	mov	x21, x1
  405b7c:	cmp	x8, x9
  405b80:	mov	x29, sp
  405b84:	b.ne	405b9c <ferror@plt+0x45bc>  // b.any
  405b88:	ldp	x9, x8, [x19, #32]
  405b8c:	cmp	x8, x9
  405b90:	b.ne	405b9c <ferror@plt+0x45bc>  // b.any
  405b94:	ldr	x8, [x19, #72]
  405b98:	cbz	x8, 405bb8 <ferror@plt+0x45d8>
  405b9c:	mov	x0, x19
  405ba0:	mov	x1, x21
  405ba4:	mov	w2, w20
  405ba8:	ldp	x20, x19, [sp, #32]
  405bac:	ldr	x21, [sp, #16]
  405bb0:	ldp	x29, x30, [sp], #48
  405bb4:	b	4014d0 <fseeko@plt>
  405bb8:	mov	x0, x19
  405bbc:	bl	401330 <fileno@plt>
  405bc0:	mov	x1, x21
  405bc4:	mov	w2, w20
  405bc8:	bl	401310 <lseek@plt>
  405bcc:	cmn	x0, #0x1
  405bd0:	b.eq	405bec <ferror@plt+0x460c>  // b.none
  405bd4:	ldr	w9, [x19]
  405bd8:	mov	x8, x0
  405bdc:	mov	w0, wzr
  405be0:	str	x8, [x19, #144]
  405be4:	and	w9, w9, #0xffffffef
  405be8:	str	w9, [x19]
  405bec:	ldp	x20, x19, [sp, #32]
  405bf0:	ldr	x21, [sp, #16]
  405bf4:	ldp	x29, x30, [sp], #48
  405bf8:	ret
  405bfc:	nop
  405c00:	cbz	w0, 405c44 <ferror@plt+0x4664>
  405c04:	mov	w0, w0
  405c08:	mov	w1, #0x403e                	// #16446
  405c0c:	clz	x3, x0
  405c10:	mov	w2, #0x402f                	// #16431
  405c14:	sub	w1, w1, w3
  405c18:	mov	x3, #0x0                   	// #0
  405c1c:	sub	w2, w2, w1
  405c20:	and	w1, w1, #0x7fff
  405c24:	lsl	x0, x0, x2
  405c28:	and	x0, x0, #0xffffffffffff
  405c2c:	mov	x2, #0x0                   	// #0
  405c30:	fmov	d0, x2
  405c34:	bfxil	x3, x0, #0, #48
  405c38:	bfi	x3, x1, #48, #16
  405c3c:	fmov	v0.d[1], x3
  405c40:	ret
  405c44:	mov	x0, #0x0                   	// #0
  405c48:	mov	x3, #0x0                   	// #0
  405c4c:	bfxil	x3, x0, #0, #48
  405c50:	mov	x2, #0x0                   	// #0
  405c54:	fmov	d0, x2
  405c58:	mov	w1, #0x0                   	// #0
  405c5c:	bfi	x3, x1, #48, #16
  405c60:	fmov	v0.d[1], x3
  405c64:	ret
  405c68:	stp	x29, x30, [sp, #-64]!
  405c6c:	mov	x29, sp
  405c70:	stp	x19, x20, [sp, #16]
  405c74:	adrp	x20, 417000 <ferror@plt+0x15a20>
  405c78:	add	x20, x20, #0xdf0
  405c7c:	stp	x21, x22, [sp, #32]
  405c80:	adrp	x21, 417000 <ferror@plt+0x15a20>
  405c84:	add	x21, x21, #0xde8
  405c88:	sub	x20, x20, x21
  405c8c:	mov	w22, w0
  405c90:	stp	x23, x24, [sp, #48]
  405c94:	mov	x23, x1
  405c98:	mov	x24, x2
  405c9c:	bl	401268 <mbrtowc@plt-0x38>
  405ca0:	cmp	xzr, x20, asr #3
  405ca4:	b.eq	405cd0 <ferror@plt+0x46f0>  // b.none
  405ca8:	asr	x20, x20, #3
  405cac:	mov	x19, #0x0                   	// #0
  405cb0:	ldr	x3, [x21, x19, lsl #3]
  405cb4:	mov	x2, x24
  405cb8:	add	x19, x19, #0x1
  405cbc:	mov	x1, x23
  405cc0:	mov	w0, w22
  405cc4:	blr	x3
  405cc8:	cmp	x20, x19
  405ccc:	b.ne	405cb0 <ferror@plt+0x46d0>  // b.any
  405cd0:	ldp	x19, x20, [sp, #16]
  405cd4:	ldp	x21, x22, [sp, #32]
  405cd8:	ldp	x23, x24, [sp, #48]
  405cdc:	ldp	x29, x30, [sp], #64
  405ce0:	ret
  405ce4:	nop
  405ce8:	ret
  405cec:	nop
  405cf0:	adrp	x2, 418000 <ferror@plt+0x16a20>
  405cf4:	mov	x1, #0x0                   	// #0
  405cf8:	ldr	x2, [x2, #432]
  405cfc:	b	401300 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405d00 <.fini>:
  405d00:	stp	x29, x30, [sp, #-16]!
  405d04:	mov	x29, sp
  405d08:	ldp	x29, x30, [sp], #16
  405d0c:	ret
