{
    "git.showPushSuccessNotification": true,
    "verilog.icarusPersistentBuild": true,
    "verilog.icarusBuildDirectory": "RTL/build/",
    "verilog.icarusTestbenchIncludePwd": true,
    "verilog.icarusCompileArguments": "-W all",
    "verilog.icarusTestbenchIncludes": [
        "RTL/",
        "RTL/SCSI_SM",
        "RTL/CPU_SM",
        "RTL/datapath",
        "RTL/FIFO",
        "RTL/Registers"
    ],
    "verilog.linting.verilator.runAtFileLocation": false,
    "verilog.linting.linter": "iverilog",
    "verilog.linting.iverilog.runAtFileLocation": true,
    "verilog.linting.iverilog.includePath": [
        "RTL/",
        "RTL/SCSI_SM",
        "RTL/CPU_SM",
        "RTL/datapath",
        "RTL/FIFO",
        "RTL/Registers"

    ],
    "powerHeader.autoInsert.allow": "none",
    "powerHeader.autoInsert.enable": true,
    "powerHeader.autoInsert.languages": [
        "verilog",
        "python"
    ],
    "powerHeader.variables": [
        "<author>='Mike Taylor'",
        "email=\"mike@dewberryfields.com\"",
        "!date!=new Date().toISOString()"
    ],
    "powerHeader.template": "ReSDMAC Â© $CURRENT_YEAR by Michael Taylor is licensed under Creative Commons Attribution-ShareAlike 4.0 International. To view a copy of this license, visit https://creativecommons.org/licenses/by-sa/4.0/",

}

