BroadcastFilter	0	0
AXI4UserYanker_1	4	0
	Queue_28	Queue
	Queue_28	Queue_1
	Queue_28	Queue_2
	Queue_28	Queue_3
TileResetDomain	1	0
	RocketTile	tile
TLXbar_5	0	0
FPGATop	3	0
	ExampleRocketSystem	ldut
	SimAXIMem	mem
	SimAXIMem_1	mmio_mem
OptimizationBarrier_42	0	0
TLInterconnectCoupler_3	0	0
Queue_21	0	0
Queue_36	0	0
InterruptBusWrapper	2	0
	IntXbar	int_bus
	IntSyncAsyncCrossingSink	intsink
SystemBus	10	0
	TLFIFOFixer	fixer
	TLInterconnectCoupler	coupler_to_bus_named_subsystem_cbus
	TLInterconnectCoupler_3	coupler_from_tile
	TLXbar	system_bus_xbar
	TLInterconnectCoupler_1	coupler_from_bus_named_subsystem_fbus
	FixedClockBroadcast	fixedClockNode
	TLInterconnectCoupler_2	coupler_to_bus_named_subsystem_l2
	ClockGroupAggregator	subsystem_sbus_clock_groups
	ClockGroup	clockGroup
	TLInterconnectCoupler_4	coupler_to_port_named_mmio_port_axi4
FPUFMAPipe_1	1	0
	MulAddRecFNPipe_1	fma
TLWidthWidget_1	0	0
Queue	0	0
PLICFanIn	0	0
TLROM	0	0
ClockSinkDomain_1	1	0
	TLROM	bootrom
Queue_4	0	0
AXI4Buffer_2	5	0
	Queue_96	nodeOut_ar_deq_q
	Queue_1	nodeOut_w_deq_q
	Queue_90	nodeIn_r_deq_q
	Queue_88	nodeIn_b_deq_q
	Queue_96	nodeOut_aw_deq_q
TLInterconnectCoupler_10	1	0
	TLFragmenter_2	fragmenter
Repeater_2	0	0
MulDiv	0	16384
Queue_80	0	0
Queue_27	0	0
MulAddRecFNToRaw_preMul	0	0
TLWidthWidget_7	0	0
TLToAXI4	2	0
	Queue_20	nodeOut_w_deq_q
	Queue_21	queue_arw_deq_q
ProbePicker	0	0
ClockGroup_5	0	0
TLBuffer_2	2	0
	Queue_22	nodeOut_a_q
	Queue_23	nodeIn_d_q
SimAXIMem_1	4	0
	AXI4RAM_1	srams
	AXI4Xbar_1	axi4xbar
	AXI4Buffer_2	axi4buf
	AXI4Fragmenter_2	axi4frag
CompareRecFN	0	0
TLFIFOFixer_4	0	0
CoherenceManagerWrapper	7	0
	TLInterconnectCoupler_12	coupler_to_bus_named_subsystem_mbus
	TLJbar	coherent_jbar
	ProbePicker	binder
	ClockGroup_5	clockGroup
	ClockGroupAggregator_5	subsystem_l2_clock_groups
	TLBroadcast	broadcast_1
	FixedClockBroadcast_1	fixedClockNode
Queue_1	0	0
FixedClockBroadcast	0	0
FPUDecoder	0	0
MemoryBus	9	0
	TLInterconnectCoupler_11	coupler_to_memory_controller_port_named_axi4
	ClockGroupAggregator_4	subsystem_mbus_clock_groups
	TLBuffer_7	buffer
	TLXbar_6	xbar
	TLFIFOFixer_4	fixer
	ProbePicker	picker
	TLXbar_6	subsystem_mbus_xbar
	FixedClockBroadcast_1	fixedClockNode
	ClockGroup_4	clockGroup
ClockGroupAggregator_1	0	0
SynchronizerShiftReg_w5_d3	5	0
	NonSyncResetSynchronizerPrimitiveShiftReg_d3	output_chain_2
	NonSyncResetSynchronizerPrimitiveShiftReg_d3	output_chain_4
	NonSyncResetSynchronizerPrimitiveShiftReg_d3	output_chain_3
	NonSyncResetSynchronizerPrimitiveShiftReg_d3	output_chain
	NonSyncResetSynchronizerPrimitiveShiftReg_d3	output_chain_1
SynchronizerShiftReg_w1_d3	1	0
	NonSyncResetSynchronizerPrimitiveShiftReg_d3	output_chain
Queue_83	0	0
RoundRawFNToRecFN	1	0
	RoundAnyRawFNToRecFN	roundAnyRawFNToRecFN
TLBuffer_5	2	0
	Queue_38	nodeOut_a_q
	Queue_36	nodeIn_d_q
SimAXIMem	4	0
	AXI4RAM	srams
	AXI4Xbar	axi4xbar
	AXI4Buffer_1	axi4buf
	AXI4Fragmenter_1	axi4frag
Queue_15	0	0
MemRHelper	0	0
DivSqrtRecFN_small_1	2	0
	DivSqrtRecFNToRaw_small_1	divSqrtRecFNToRaw
	RoundRawFNToRecFN_1	roundRawFNToRecFN
ClockGroupAggregator_4	0	0
RecFNToIN	0	0
TLBuffer_8	0	0
TilePRCIDomain	10	0
	TLBuffer_10	buffer
	IntSyncCrossingSource_1	intsource_2
	IntSyncCrossingSource_1	intsource_3
	IntSyncSyncCrossingSink_1	intsink_3
	IntSyncSyncCrossingSink	intsink_1
	IntSyncCrossingSource_1	intsource_1
	TileResetDomain	tile_reset_domain
	IntSyncSyncCrossingSink_1	intsink_2
	IntSyncAsyncCrossingSink_1	intsink
	FixedClockBroadcast_1	clockNode
FPToFP	1	64
	RecFNToRecFN	narrower
TLBroadcastTracker_1	1	0
	Queue_74	o_data_q
TLInterconnectCoupler_5	7	0
	AXI4ToTL	axi42tl
	AXI4UserYanker_1	axi4yank
	AXI4Fragmenter	axi4frag
	TLBuffer_2	buffer
	AXI4IdIndexer_1	axi4index
	TLWidthWidget_1	widget
	TLFIFOFixer_2	fixer
MulAddRecFNToRaw_postMul	0	0
DCacheModuleImpl_Anon_2	0	0
FrontBus	6	0
	TLInterconnectCoupler_5	coupler_from_port_named_slave_port_axi4
	ClockGroupAggregator_2	subsystem_fbus_clock_groups
	ClockGroup_2	clockGroup
	TLXbar_3	subsystem_fbus_xbar
	TLBuffer_2	buffer
	FixedClockBroadcast_1	fixedClockNode
ClockGroupAggregator	0	0
DivSqrtRecFN_small	2	0
	DivSqrtRecFNToRaw_small	divSqrtRecFNToRaw
	RoundRawFNToRecFN	roundRawFNToRecFN
Queue_86	0	0
ClockGroup_2	0	0
ICache	1	512
	MaxPeriodFibonacciLFSR	repl_way_v0_prng
AsyncResetRegVec_w2_i0	0	0
IntSyncXbar	0	0
AXI4Xbar_1	0	0
Queue_26	0	0
AXI4Fragmenter	3	0
	Queue_32	deq_q
	Queue_32	deq_q_1
	Queue_20	in_w_deq_q
ExampleRocketSystem	22	0
	MemoryBus	subsystem_mbus
	IntSyncCrossingSource_1	intsource_2
	IntSyncCrossingSource_1	intsource_3
	IntSyncCrossingSource_8	intsource_4
	IntSyncSyncCrossingSink_1	intsink_3
	IntSyncXbar	xbar_3
	SystemBus	subsystem_sbus
	SimpleClockGroupSource	dummyClockGroupSourceNode
	FrontBus	subsystem_fbus
	PeripheryBus	subsystem_pbus
	ClockSinkDomain	plicDomainWrapper
	InterruptBusWrapper	ibus
	IntSyncCrossingSource_1	intsource
	PeripheryBus_1	subsystem_cbus
	BundleBridgeNexus_15	tileHartIdNexusNode
	TilePRCIDomain	tile_prci_domain
	CLINT	clint
	IntSyncCrossingSource_5	intsource_1
	IntSyncSyncCrossingSink_1	intsink_2
	CoherenceManagerWrapper	subsystem_l2_wrapper
	ClockSinkDomain_1	bootROMDomainWrapper
	IntSyncSyncCrossingSink_1	intsink_1
TLFragmenter_1	1	0
	Repeater_1	repeater
Queue_101	0	0
NonSyncResetSynchronizerPrimitiveShiftReg_d3	0	0
HellaCacheArbiter	0	2
PeripheryBus	3	0
	ClockGroupAggregator_1	subsystem_pbus_clock_groups
	ClockGroup_1	clockGroup
	FixedClockBroadcast_1	fixedClockNode
Queue_74	0	0
AXI4Fragmenter_2	3	0
	Queue_101	deq_q
	Queue_101	deq_q_1
	Queue_20	in_w_deq_q
RoundAnyRawFNToRecFN_2	0	0
AXI4RAM	1	0
	DifftestMem2P	mem
Queue_32	0	0
MaxPeriodFibonacciLFSR	0	0
TLInterconnectCoupler_8	1	0
	TLFragmenter_1	fragmenter
IntSyncCrossingSource_5	1	0
	AsyncResetRegVec_w2_i0	reg
DCacheDataArray	0	0
TLInterconnectCoupler_2	1	0
	TLWidthWidget_2	widget
ClockGroup	0	0
MulAddRecFNPipe	3	2
	MulAddRecFNToRaw_preMul	mulAddRecFNToRaw_preMul
	MulAddRecFNToRaw_postMul	mulAddRecFNToRaw_postMul
	RoundRawFNToRecFN	roundRawFNToRecFN
IntToFP	2	16
	INToRecFN	i2f
	INToRecFN_1	i2f_1
RecFNToRecFN	1	0
	RoundAnyRawFNToRecFN_3	roundAnyRawFNToRecFN
DCache	7	16384
	DCacheDataArray	data
	DCacheModuleImpl_Anon_1	metaArb
	TLB	tlb
	DCacheModuleImpl_Anon	pma_checker
	DCacheModuleImpl_Anon_2	dataArb
	AMOALU	amoalus_0
	MaxPeriodFibonacciLFSR	lfsr_prng
Queue_35	0	0
TLXbar_4	0	0
DivSqrtRawFN_small_1	0	8
Queue_20	0	0
TLWidthWidget_9	0	0
TLWidthWidget_10	0	0
IntSyncCrossingSource_8	1	0
	AsyncResetRegVec_w5_i0	reg
TLB	14	16384
	OptimizationBarrier	entries_barrier_2
	OptimizationBarrier	entries_barrier_12
	OptimizationBarrier	entries_barrier_1
	OptimizationBarrier	entries_barrier_6
	OptimizationBarrier	mpu_ppn_barrier
	OptimizationBarrier	entries_barrier_8
	OptimizationBarrier	entries_barrier_4
	OptimizationBarrier	entries_barrier
	OptimizationBarrier	entries_barrier_10
	OptimizationBarrier	entries_barrier_3
	OptimizationBarrier	entries_barrier_7
	OptimizationBarrier	entries_barrier_11
	OptimizationBarrier	entries_barrier_9
	OptimizationBarrier	entries_barrier_5
CSRFile	0	16384
RocketTile	12	0
	TLWidthWidget_9	widget
	Frontend	frontend
	TLBuffer_8	buffer
	IntXbar_1	intXbar
	BundleBridgeNexus_6	broadcast
	FPU	fpuOpt
	PTW	ptw
	HellaCacheArbiter	dcacheArb
	TLXbar_8	tlMasterXbar
	TLWidthWidget_10	widget_1
	DCache	dcache
	Rocket	core
Queue_38	0	0
Repeater_1	0	0
AXI4IdIndexer_2	0	0
ClockGroupAggregator_3	0	0
DCacheModuleImpl_Anon	14	0
	OptimizationBarrier	entries_barrier_2
	OptimizationBarrier	entries_barrier_12
	OptimizationBarrier	entries_barrier_1
	OptimizationBarrier	entries_barrier_6
	OptimizationBarrier	mpu_ppn_barrier
	OptimizationBarrier	entries_barrier_8
	OptimizationBarrier	entries_barrier_4
	OptimizationBarrier	entries_barrier
	OptimizationBarrier	entries_barrier_10
	OptimizationBarrier	entries_barrier_3
	OptimizationBarrier	entries_barrier_7
	OptimizationBarrier	entries_barrier_11
	OptimizationBarrier	entries_barrier_9
	OptimizationBarrier	entries_barrier_5
Queue_91	0	0
Queue_23	0	0
AXI4Buffer_1	5	0
	Queue_1	nodeOut_w_deq_q
	Queue_86	nodeOut_ar_deq_q
	Queue_90	nodeIn_r_deq_q
	Queue_88	nodeIn_b_deq_q
	Queue_86	nodeOut_aw_deq_q
TLWidthWidget_3	0	0
RVCExpander	0	0
SimpleClockGroupSource	0	0
MulAddRecFNPipe_1	3	2
	MulAddRecFNToRaw_preMul_1	mulAddRecFNToRaw_preMul
	MulAddRecFNToRaw_postMul_1	mulAddRecFNToRaw_postMul
	RoundRawFNToRecFN_1	roundRawFNToRecFN
ClockGroup_1	0	0
IntXbar	0	0
ClockGroup_4	0	0
TLAtomicAutomata_1	0	0
TLBroadcastTracker	1	0
	Queue_74	o_data_q
FPU	8	16384
	FPUFMAPipe	sfma
	FPUFMAPipe_1	dfma
	FPUDecoder	fp_decoder
	DivSqrtRecFN_small	divSqrt
	FPToFP	fpmu
	IntToFP	ifpu
	FPToInt	fpiu
	DivSqrtRecFN_small_1	divSqrt_1
Queue_6	0	0
AXI4IdIndexer	0	0
TLBroadcastTracker_3	1	0
	Queue_74	o_data_q
Queue_73	0	0
IntSyncAsyncCrossingSink	1	0
	SynchronizerShiftReg_w5_d3	chain
TLBroadcast	5	0
	TLBroadcastTracker_1	TLBroadcastTracker_1
	BroadcastFilter	filter
	TLBroadcastTracker_3	TLBroadcastTracker_3
	TLBroadcastTracker	TLBroadcastTracker
	TLBroadcastTracker_2	TLBroadcastTracker_2
INToRecFN	1	0
	RoundAnyRawFNToRecFN_1	roundAnyRawFNToRecFN
TLInterconnectCoupler_12	1	0
	TLWidthWidget_7	widget
AXI4Deinterleaver	5	0
	Queue_15	qs_queue_3
	Queue_15	qs_queue_2
	Queue_15	qs_queue_0
	Queue_15	qs_queue_1
	Queue_15	qs_queue_4
FPUFMAPipe	1	0
	MulAddRecFNPipe	fma
BundleBridgeNexus_15	0	0
Queue_88	0	0
IBuf	1	4
	RVCExpander	exp
RoundRawFNToRecFN_1	1	0
	RoundAnyRawFNToRecFN_4	roundAnyRawFNToRecFN
RoundAnyRawFNToRecFN_4	0	0
TLInterconnectCoupler_1	1	0
	TLWidthWidget_1	widget
BundleBridgeNexus_6	0	0
TLFragmenter	1	0
	Repeater	repeater
TLFIFOFixer_3	0	0
TLXbar_3	0	0
Queue_82	0	0
TLBuffer_4	2	0
	Queue_35	nodeOut_a_q
	Queue_36	nodeIn_d_q
INToRecFN_1	1	0
	RoundAnyRawFNToRecFN_2	roundAnyRawFNToRecFN
CLINT	0	0
Queue_79	0	0
DivSqrtRawFN_small	0	8
Queue_37	0	0
RecFNToIN_1	0	0
AXI4UserYanker_2	32	0
	Queue_40	Queue_4
	Queue_40	Queue_5
	Queue_40	Queue_16
	Queue_40	Queue_14
	Queue_40	Queue_15
	Queue_40	Queue_19
	Queue_40	Queue_21
	Queue_40	Queue_18
	Queue_40	Queue_11
	Queue_40	Queue_25
	Queue_40	Queue_6
	Queue_40	Queue_24
	Queue_40	Queue_3
	Queue_40	Queue_12
	Queue_40	Queue_23
	Queue_40	Queue_2
	Queue_40	Queue_31
	Queue_40	Queue_7
	Queue_40	Queue_20
	Queue_40	Queue_28
	Queue_40	Queue_29
	Queue_40	Queue_26
	Queue_40	Queue_13
	Queue_40	Queue_10
	Queue_40	Queue_9
	Queue_40	Queue_1
	Queue_40	Queue_17
	Queue_40	Queue_27
	Queue_40	Queue_22
	Queue_40	Queue_30
	Queue_40	Queue_8
	Queue_40	Queue
TLInterconnectCoupler_4	6	0
	AXI4Deinterleaver	axi4deint
	AXI4Buffer	axi4buf
	TLWidthWidget_3	widget
	AXI4UserYanker	axi4yank
	AXI4IdIndexer	axi4index
	TLToAXI4	tl2axi4
DCacheModuleImpl_Anon_1	0	0
TLBuffer_7	0	0
PeripheryBus_1	13	0
	TLInterconnectCoupler_7	coupler_to_plic
	TLFIFOFixer_3	fixer
	ClockGroup_3	clockGroup
	TLInterconnectCoupler_8	coupler_to_clint
	TLBuffer_4	buffer
	TLBuffer_6	buffer_1
	TLAtomicAutomata_1	atomics
	TLXbar_5	out_xbar
	FixedClockBroadcast	fixedClockNode
	TLXbar_4	in_xbar
	TLInterconnectCoupler_10	coupler_to_bootrom
	ErrorDeviceWrapper	wrapped_error_device
	ClockGroupAggregator_3	subsystem_cbus_clock_groups
ALU	0	0
DifftestMem2P	2	0
	MemRHelper	r_helper_0
	MemWHelper	w_helper_0
TLXbar_6	0	0
DivSqrtRecFNToRaw_small_1	1	0
	DivSqrtRawFN_small_1	divSqrtRawFN_
MulAddRecFNToRaw_preMul_1	0	0
IntSyncCrossingSource_1	1	0
	AsyncResetRegVec_w1_i0	reg
OptimizationBarrier	0	0
TLInterconnectCoupler_11	4	0
	AXI4UserYanker_2	axi4yank
	AXI4IdIndexer_2	axi4index
	TLToAXI4_1	tl2axi4
	TLWidthWidget_7	widget
TLInterconnectCoupler_7	1	0
	TLFragmenter	fragmenter
FPToInt	3	16
	CompareRecFN	dcmp
	RecFNToIN	conv
	RecFNToIN_1	narrow
MulAddRecFNToRaw_postMul_1	0	0
FixedClockBroadcast_1	0	0
IntSyncSyncCrossingSink_1	0	0
RoundAnyRawFNToRecFN_1	0	0
Arbiter	0	0
AMOALU	0	0
AXI4Fragmenter_1	3	0
	Queue_91	deq_q
	Queue_91	deq_q_1
	Queue_20	in_w_deq_q
TLFIFOFixer	0	0
TLError	1	0
	Queue_37	a_q
BTB	0	16384
TLBuffer_10	5	0
	Queue_79	nodeIn_d_q
	Queue_82	nodeOut_e_q
	Queue_80	nodeIn_b_q
	Queue_78	nodeOut_a_q
	Queue_81	nodeOut_c_q
Queue_40	0	0
TLFIFOFixer_2	0	0
AXI4RAM_1	1	0
	DifftestMem2P	mem
Queue_96	0	0
TLInterconnectCoupler	1	0
	TLWidthWidget	widget
Queue_28	0	0
Queue_22	0	0
Queue_2	0	0
Queue_90	0	0
ShiftQueue	0	2
TLWidthWidget_2	0	0
Queue_78	0	0
AXI4IdIndexer_1	0	0
ClockGroupAggregator_2	0	0
LevelGateway	0	0
OptimizationBarrier_43	0	0
TLBuffer_6	0	0
AXI4Buffer	5	0
	Queue_1	nodeOut_w_deq_q
	Queue	nodeOut_aw_deq_q
	Queue	nodeOut_ar_deq_q
	Queue_2	nodeIn_b_deq_q
	Queue_4	nodeIn_r_deq_q
TLPLIC	8	0
	Queue_83	out_back_q
	PLICFanIn	fanin
	LevelGateway	gateways_gateway_1
	LevelGateway	gateways_gateway_4
	LevelGateway	gateways_gateway_3
	PLICFanIn	fanin_1
	LevelGateway	gateways_gateway
	LevelGateway	gateways_gateway_2
AXI4UserYanker	10	0
	Queue_5	Queue_9
	Queue_5	Queue_4
	Queue_5	Queue_8
	Queue_6	Queue_1
	Queue_6	Queue_7
	Queue_6	Queue_2
	Queue_6	Queue_6
	Queue_5	Queue_5
	Queue_5	Queue
	Queue_5	Queue_3
AsyncResetRegVec_w1_i0	0	0
AsyncResetRegVec_w5_i0	0	0
TLToAXI4_1	2	0
	Queue_20	nodeOut_w_deq_q
	Queue_73	queue_arw_deq_q
TLWidthWidget	0	0
AXI4Xbar	0	0
TLBroadcastTracker_2	1	0
	Queue_74	o_data_q
Repeater	0	0
ClockGroupAggregator_5	0	0
Queue_5	0	0
TLXbar_8	0	16
ClockGroup_3	0	0
MemWHelper	0	0
Frontend	4	1024
	ICache	icache
	ShiftQueue	fq
	TLB_1	tlb
	BTB	btb
DivSqrtRecFNToRaw_small	1	0
	DivSqrtRawFN_small	divSqrtRawFN_
ClockSinkDomain	1	0
	TLPLIC	plic
IntXbar_1	0	0
PTW	3	16384
	Arbiter	arb
	OptimizationBarrier_42	state_barrier
	OptimizationBarrier_43	r_pte_barrier
TLXbar	0	0
plusarg_reader	0	0
TLB_1	14	16384
	OptimizationBarrier	entries_barrier_2
	OptimizationBarrier	entries_barrier_12
	OptimizationBarrier	entries_barrier_1
	OptimizationBarrier	entries_barrier_6
	OptimizationBarrier	mpu_ppn_barrier
	OptimizationBarrier	entries_barrier_8
	OptimizationBarrier	entries_barrier_4
	OptimizationBarrier	entries_barrier
	OptimizationBarrier	entries_barrier_10
	OptimizationBarrier	entries_barrier_3
	OptimizationBarrier	entries_barrier_7
	OptimizationBarrier	entries_barrier_11
	OptimizationBarrier	entries_barrier_9
	OptimizationBarrier	entries_barrier_5
RoundAnyRawFNToRecFN_3	0	0
TLFragmenter_2	1	0
	Repeater_2	repeater
PlusArgTimeout	1	0
	plusarg_reader	plusarg_reader
IntSyncAsyncCrossingSink_1	1	0
	SynchronizerShiftReg_w1_d3	chain
RoundAnyRawFNToRecFN	0	0
Rocket	5	16384
	ALU	alu
	CSRFile	csr
	MulDiv	div
	PlusArgTimeout	PlusArgTimeout
	IBuf	ibuf
ErrorDeviceWrapper	2	0
	TLError	error
	TLBuffer_5	buffer
AXI4ToTL	2	0
	Queue_26	nodeIn_r_deq_q
	Queue_27	q_b_deq_q
TLJbar	0	0
Queue_81	0	0
IntSyncSyncCrossingSink	0	0
