/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2012 Advanced Micro Devices, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301 USA
 */

/* Pre-RAM driver for the SMSC KBC1100 Super I/O chip */

#include <arch/romcc_io.h>
#include "sio1036.h"

#ifndef CONFIG_TTYS0_BASE
#define CONFIG_TTYS0_BASE 0x3F8
#endif
static inline void sio1036_enter_conf_state(device_t dev)
{
	unsigned port = dev>>8;
	outb(0x55, port);
}

static inline void sio1036_exit_conf_state(device_t dev)
{
	unsigned port = dev>>8;
	outb(0xaa, port);
}

static u8 detect_sio1036_chip(unsigned port)
{
	device_t dev;
	dev = PNP_DEV (port, SIO1036_SP1);
	unsigned data;
	sio1036_enter_conf_state (dev);
	data = pnp_read_config (dev, 0x0D);
	sio1036_exit_conf_state(dev);
	/* detect smsc sio1036 chip */
	if (data == 0x82) {
		/* Found SMSC SIO1036 chip */
		return 0;
	}
	else {
		return -1;
	};
}

static inline void sio1036_early_init(unsigned port)
{
	device_t dev;
	dev = PNP_DEV (port, SIO1036_SP1);

	if (detect_sio1036_chip(port) != 0) {
		/* Not found SMSC SIO1036 */
		return;
	}
	sio1036_enter_conf_state (dev);

	/* Enable SMSC UART 0 */
	/* Valid configuration cycle */
	pnp_write_config (dev, 0x00, 0x28);

	/* PP power/mode/cr lock */
	pnp_write_config (dev, 0x01, 0x98 | LPT_POWER_DOWN);
	pnp_write_config (dev, 0x02, 0x08 | UART_POWER_DOWN);

	/*Auto power management*/
	pnp_write_config (dev, 0x07, 0x00 );

	/*ECP FIFO threhod */
	pnp_write_config (dev, 0x0A, 0x00 | IR_OUPUT_MUX);

	/*GPIO direction register 2 */
	pnp_write_config (dev, 0x033, 0x00);

	/*UART Mode */
	pnp_write_config (dev, 0x0C, 0x02);

	/* GPIO polarity regisgter 2 */
	pnp_write_config (dev, 0x034, 0x00);

	/* Enable SMSC UART 0 */
	/*Set base io address */
	pnp_write_config (dev, 0x25, (u8)((u16)CONFIG_TTYS0_BASE >> 2));

	/* Set UART IRQ onto 0x04 */
	pnp_write_config (dev, 0x28, 0x04);

	sio1036_exit_conf_state(dev);
}

