library verilog;
use verilog.vl_types.all;
entity uart_tx_TCU is
    port(
        clk             : in     vl_logic;
        n_rst           : in     vl_logic;
        send_data       : in     vl_logic;
        done            : in     vl_logic;
        tim_en          : out    vl_logic;
        load_en         : out    vl_logic
    );
end uart_tx_TCU;
