
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.687737                       # Number of seconds simulated
sim_ticks                                687737384000                       # Number of ticks simulated
final_tick                               687737384000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 197872                       # Simulator instruction rate (inst/s)
host_op_rate                                   223483                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              242038305                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659748                       # Number of bytes of host memory used
host_seconds                                  2841.44                       # Real time elapsed on the host
sim_insts                                   562241545                       # Number of instructions simulated
sim_ops                                     635013148                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 687737384000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst         298459968                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          29245184                       # Number of bytes read from this memory
system.physmem.bytes_read::total            327705152                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst    298459968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total       298459968                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      9352960                       # Number of bytes written to this memory
system.physmem.bytes_written::total           9352960                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst            4663437                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             456956                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               5120393                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          146140                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               146140                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst            433973745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             42523767                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               476497511                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       433973745                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          433973745                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13599610                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13599610                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13599610                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           433973745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            42523767                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              490097121                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 687737384000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               108432592                       # Number of BP lookups
system.cpu.branchPred.condPredicted          62045473                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2779391                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             59757442                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                51862227                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.787897                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                14930769                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             258141                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3427208                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3420467                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             6741                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        29568                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 687737384000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 687737384000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 687737384000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 687737384000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  224                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    687737384000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        687737385                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          211895141                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      625250151                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   108432592                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           70213463                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     402399625                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5577709                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  361                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2234                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  99119925                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1151537                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          617086215                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.143500                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.936767                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                232834485     37.73%     37.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 62865647     10.19%     47.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                321386083     52.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            617086215                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.157666                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.909141                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                188916677                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              64174872                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 288241819                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              73204022                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2548825                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             32658077                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                241332                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              698692599                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                399431                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2548825                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                205831295                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 5914442                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1191186                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 344389381                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              57211086                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              695775346                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               41835800                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 156607                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   4206                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           885151479                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3230835344                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        902196209                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             795790480                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 89360999                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              50892                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3586                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  66567728                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             85788586                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            52127399                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          23213683                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         10932415                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  689980821                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                5946                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 644500867                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           7441536                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        54973619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    212783288                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            549                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     617086215                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.044426                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.612704                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           102730466     16.65%     16.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           384210631     62.26%     78.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           130145118     21.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       617086215                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               389213353     95.96%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               10864696      2.68%     98.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5502911      1.36%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             506254929     78.55%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3733131      0.58%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          47348      0.01%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             83777878     13.00%     92.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            50687565      7.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              644500867                       # Type of FU issued
system.cpu.iq.rate                           0.937132                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   405580960                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.629295                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2319110413                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         744970812                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    642957095                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1050081811                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         13394214                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4395481                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1170                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        10555                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2200445                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       361567                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2548825                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5564942                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 71619                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           689987149                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            545535                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              85788586                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             52127399                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3382                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   7712                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 10555                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          10555                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1300398                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1379398                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2679796                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             643578967                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              83569647                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            921900                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           382                       # number of nop insts executed
system.cpu.iew.exec_refs                    134164977                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 98053471                       # Number of branches executed
system.cpu.iew.exec_stores                   50595330                       # Number of stores executed
system.cpu.iew.exec_rate                     0.935792                       # Inst execution rate
system.cpu.iew.wb_sent                      642986806                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     642957111                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 468081512                       # num instructions producing a value
system.cpu.iew.wb_consumers                1098126808                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.934888                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.426255                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        54974047                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5397                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2539362                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    609067231                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.042599                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.067837                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    130775302     21.47%     21.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    400898587     65.82%     87.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     49075677      8.06%     95.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11444527      1.88%     97.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5961257      0.98%     98.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       715460      0.12%     98.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       495351      0.08%     98.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      6373368      1.05%     99.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3327702      0.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    609067231                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            562241545                       # Number of instructions committed
system.cpu.commit.committedOps              635013148                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      131320059                       # Number of memory references committed
system.cpu.commit.loads                      81393105                       # Number of loads committed
system.cpu.commit.membars                        2564                       # Number of memory barriers committed
system.cpu.commit.branches                   97382590                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 580172151                       # Number of committed integer instructions.
system.cpu.commit.function_calls             17857549                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        500046693     78.75%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3599048      0.57%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        47348      0.01%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        81393105     12.82%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       49926938      7.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         635013148                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3327702                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1295723766                       # The number of ROB reads
system.cpu.rob.rob_writes                  1387994444                       # The number of ROB writes
system.cpu.timesIdled                         3683640                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        70651170                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   562241545                       # Number of Instructions Simulated
system.cpu.committedOps                     635013148                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.223206                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.223206                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.817524                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.817524                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                764725606                       # number of integer regfile reads
system.cpu.int_regfile_writes               460399234                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                2206110300                       # number of cc regfile reads
system.cpu.cc_regfile_writes                334380009                       # number of cc regfile writes
system.cpu.misc_regfile_reads               131391846                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   5173                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 687737384000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            456924                       # number of replacements
system.cpu.dcache.tags.tagsinuse            31.999960                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           116375969                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            456956                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            254.676531                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           3264000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    31.999960                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         468852592                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        468852592                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 687737384000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     66857049                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        66857049                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     49513820                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49513820                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2537                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2537                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2563                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2563                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     116370869                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        116370869                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    116370869                       # number of overall hits
system.cpu.dcache.overall_hits::total       116370869                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       469764                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        469764                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       253149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       253149                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           27                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       722913                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         722913                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       722913                       # number of overall misses
system.cpu.dcache.overall_misses::total        722913                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  20336518000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20336518000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  10895534000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10895534000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1070000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1070000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  31232052000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31232052000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  31232052000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31232052000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     67326813                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     67326813                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2563                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2563                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    117093782                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    117093782                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    117093782                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    117093782                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.006977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006977                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005087                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005087                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.010530                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.010530                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006174                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006174                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006174                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006174                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 43290.924805                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43290.924805                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43040.004108                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43040.004108                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 39629.629630                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 39629.629630                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 43203.057629                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43203.057629                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 43203.057629                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43203.057629                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          272                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                44                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.181818                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       146140                       # number of writebacks
system.cpu.dcache.writebacks::total            146140                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       127593                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       127593                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       138364                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       138364                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           27                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           27                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       265957                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       265957                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       265957                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       265957                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       342171                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       342171                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       114785                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       114785                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       456956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       456956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       456956                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       456956                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  14745566000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14745566000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   4854435000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4854435000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  19600001000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19600001000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  19600001000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19600001000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002306                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002306                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003902                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003902                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003902                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003902                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 43094.142987                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43094.142987                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42291.545063                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42291.545063                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42892.534511                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42892.534511                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 42892.534511                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42892.534511                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 687737384000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           4663403                       # number of replacements
system.cpu.icache.tags.tagsinuse            31.999953                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            94078992                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4663435                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.173754                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           2719000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    31.999953                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         401143135                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        401143135                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 687737384000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     94078992                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        94078992                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      94078992                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         94078992                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     94078992                       # number of overall hits
system.cpu.icache.overall_hits::total        94078992                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      5040933                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       5040933                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      5040933                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        5040933                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      5040933                       # number of overall misses
system.cpu.icache.overall_misses::total       5040933                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 215111193000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 215111193000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 215111193000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 215111193000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 215111193000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 215111193000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     99119925                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     99119925                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     99119925                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     99119925                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     99119925                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     99119925                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.050857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050857                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.050857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050857                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.050857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050857                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 42672.892697                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42672.892697                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 42672.892697                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42672.892697                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 42672.892697                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42672.892697                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      4663403                       # number of writebacks
system.cpu.icache.writebacks::total           4663403                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst       377496                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       377496                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst       377496                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       377496                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst       377496                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       377496                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      4663437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4663437                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      4663437                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4663437                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      4663437                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4663437                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 198348575000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 198348575000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 198348575000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 198348575000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 198348575000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 198348575000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.047048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.047048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.047048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.047048                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.047048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.047048                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 42532.701739                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42532.701739                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 42532.701739                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42532.701739                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 42532.701739                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42532.701739                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.membus.snoop_filter.tot_requests      10510888                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      5203638                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests        81389                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 687737384000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5005419                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       146140                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4663403                       # Transaction distribution
system.membus.trans_dist::CleanEvict           310784                       # Transaction distribution
system.membus.trans_dist::ReadExReq            114972                       # Transaction distribution
system.membus.trans_dist::ReadExResp           114972                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4663437                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        341984                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.physmem.port     13990275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.physmem.port      1370836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15361111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.physmem.port    596917632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.physmem.port     38598144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               635515776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5319416                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.017587                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.131446                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5225861     98.24%     98.24% # Request fanout histogram
system.membus.snoop_fanout::1                   93555      1.76%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5319416                       # Request fanout histogram
system.membus.reqLayer0.occupancy         29828810384                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        23317175000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2284780000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
