# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 2
attribute \cells_not_processed 1
attribute \src "dut.sv:2.1-20.10"
module \mux4
  attribute \src "dut.sv:11.5-19.8"
  wire $0\Y[0:0]
  attribute \src "dut.sv:11.5-19.8"
  wire $1\Y[0:0]
  attribute \src "dut.sv:4.16-4.17"
  wire width 4 input 2 \D
  attribute \src "dut.sv:3.16-3.17"
  wire width 2 input 1 \S
  attribute \src "dut.sv:5.12-5.13"
  wire output 3 \Y
  attribute \src "dut.sv:11.5-19.8"
  process $proc$dut.sv:11$1
    assign { } { }
    assign $0\Y[0:0] $1\Y[0:0]
    attribute \src "dut.sv:13.9-18.16"
    switch { 30'000000000000000000000000000000 \S }
      attribute \src "dut.sv:13.18-13.18"
      case 0
        assign { } { }
        assign $1\Y[0:0] \D [0]
      attribute \src "dut.sv:14.26-14.26"
      case 1
        assign { } { }
        assign $1\Y[0:0] \D [1]
      attribute \src "dut.sv:15.26-15.26"
      case 2
        assign { } { }
        assign $1\Y[0:0] \D [2]
      attribute \src "dut.sv:16.26-16.26"
      case 3
        assign { } { }
        assign $1\Y[0:0] \D [3]
      case 
        assign $1\Y[0:0] \Y
    end
    sync always
      update \Y $0\Y[0:0]
  end
end
