<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/samv71/instance/instance_usbhs.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_0d89778b8b998febf86480dc70bc2ffa.xhtml">samv71</a></li><li class="navelem"><a class="el" href="dir_d22541a70a8d2d4e4b4c043ec4961df3.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_usbhs.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="samv71_2instance_2instance__usbhs_8h__dep__incl.svg" width="1955" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="samv71_2instance_2instance__usbhs_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a379bea1965275b3a30142bb562eef317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a379bea1965275b3a30142bb562eef317">REG_USBHS_DEVCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038000U)</td></tr>
<tr class="memdesc:a379bea1965275b3a30142bb562eef317"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device General Control Register  <a href="#a379bea1965275b3a30142bb562eef317">More...</a><br /></td></tr>
<tr class="separator:a379bea1965275b3a30142bb562eef317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0073a70ccde01ede70b99c0ad5a421a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#ad0073a70ccde01ede70b99c0ad5a421a">REG_USBHS_DEVISR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038004U)</td></tr>
<tr class="memdesc:ad0073a70ccde01ede70b99c0ad5a421a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device Global Interrupt Status Register  <a href="#ad0073a70ccde01ede70b99c0ad5a421a">More...</a><br /></td></tr>
<tr class="separator:ad0073a70ccde01ede70b99c0ad5a421a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f93f5bb7dc55cc4145ccc9a8900715f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a5f93f5bb7dc55cc4145ccc9a8900715f">REG_USBHS_DEVICR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038008U)</td></tr>
<tr class="memdesc:a5f93f5bb7dc55cc4145ccc9a8900715f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device Global Interrupt Clear Register  <a href="#a5f93f5bb7dc55cc4145ccc9a8900715f">More...</a><br /></td></tr>
<tr class="separator:a5f93f5bb7dc55cc4145ccc9a8900715f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af708cd2934e9643a961d26de869b134a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#af708cd2934e9643a961d26de869b134a">REG_USBHS_DEVIFR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003800CU)</td></tr>
<tr class="memdesc:af708cd2934e9643a961d26de869b134a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device Global Interrupt Set Register  <a href="#af708cd2934e9643a961d26de869b134a">More...</a><br /></td></tr>
<tr class="separator:af708cd2934e9643a961d26de869b134a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f56832cd5dd1cd7c335ad66f04c63ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a5f56832cd5dd1cd7c335ad66f04c63ee">REG_USBHS_DEVIMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038010U)</td></tr>
<tr class="memdesc:a5f56832cd5dd1cd7c335ad66f04c63ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device Global Interrupt Mask Register  <a href="#a5f56832cd5dd1cd7c335ad66f04c63ee">More...</a><br /></td></tr>
<tr class="separator:a5f56832cd5dd1cd7c335ad66f04c63ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90972f758faa0bbc1d858d615ae003e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a90972f758faa0bbc1d858d615ae003e8">REG_USBHS_DEVIDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038014U)</td></tr>
<tr class="memdesc:a90972f758faa0bbc1d858d615ae003e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device Global Interrupt Disable Register  <a href="#a90972f758faa0bbc1d858d615ae003e8">More...</a><br /></td></tr>
<tr class="separator:a90972f758faa0bbc1d858d615ae003e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac7da413c12b17738662214c74f1aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#aaac7da413c12b17738662214c74f1aee">REG_USBHS_DEVIER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038018U)</td></tr>
<tr class="memdesc:aaac7da413c12b17738662214c74f1aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device Global Interrupt Enable Register  <a href="#aaac7da413c12b17738662214c74f1aee">More...</a><br /></td></tr>
<tr class="separator:aaac7da413c12b17738662214c74f1aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47938d02925ed082117a968efe88e000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a47938d02925ed082117a968efe88e000">REG_USBHS_DEVEPT</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003801CU)</td></tr>
<tr class="memdesc:a47938d02925ed082117a968efe88e000"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Register  <a href="#a47938d02925ed082117a968efe88e000">More...</a><br /></td></tr>
<tr class="separator:a47938d02925ed082117a968efe88e000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c9cb0c0e5809b54196ac3d47dcc905e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a2c9cb0c0e5809b54196ac3d47dcc905e">REG_USBHS_DEVFNUM</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038020U)</td></tr>
<tr class="memdesc:a2c9cb0c0e5809b54196ac3d47dcc905e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device Frame Number Register  <a href="#a2c9cb0c0e5809b54196ac3d47dcc905e">More...</a><br /></td></tr>
<tr class="separator:a2c9cb0c0e5809b54196ac3d47dcc905e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd5eda2148c555d5df5865bbcdd9f1c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#acd5eda2148c555d5df5865bbcdd9f1c7">REG_USBHS_DEVEPTCFG</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038100U)</td></tr>
<tr class="memdesc:acd5eda2148c555d5df5865bbcdd9f1c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Configuration Register (n = 0)  <a href="#acd5eda2148c555d5df5865bbcdd9f1c7">More...</a><br /></td></tr>
<tr class="separator:acd5eda2148c555d5df5865bbcdd9f1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbfe89af1a2c62b84254efb127a372b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#afbfe89af1a2c62b84254efb127a372b0">REG_USBHS_DEVEPTISR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038130U)</td></tr>
<tr class="memdesc:afbfe89af1a2c62b84254efb127a372b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Status Register (n = 0)  <a href="#afbfe89af1a2c62b84254efb127a372b0">More...</a><br /></td></tr>
<tr class="separator:afbfe89af1a2c62b84254efb127a372b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50cd738de1337a4317cb92046a3bad33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a50cd738de1337a4317cb92046a3bad33">REG_USBHS_DEVEPTICR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038160U)</td></tr>
<tr class="memdesc:a50cd738de1337a4317cb92046a3bad33"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Clear Register (n = 0)  <a href="#a50cd738de1337a4317cb92046a3bad33">More...</a><br /></td></tr>
<tr class="separator:a50cd738de1337a4317cb92046a3bad33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa01dda5b59e8d0c2c34170bb8bc94a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#aa01dda5b59e8d0c2c34170bb8bc94a96">REG_USBHS_DEVEPTIFR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038190U)</td></tr>
<tr class="memdesc:aa01dda5b59e8d0c2c34170bb8bc94a96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Set Register (n = 0)  <a href="#aa01dda5b59e8d0c2c34170bb8bc94a96">More...</a><br /></td></tr>
<tr class="separator:aa01dda5b59e8d0c2c34170bb8bc94a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd9063e16c44fc40138474a484af92d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a2cd9063e16c44fc40138474a484af92d">REG_USBHS_DEVEPTIMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400381C0U)</td></tr>
<tr class="memdesc:a2cd9063e16c44fc40138474a484af92d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Mask Register (n = 0)  <a href="#a2cd9063e16c44fc40138474a484af92d">More...</a><br /></td></tr>
<tr class="separator:a2cd9063e16c44fc40138474a484af92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b7c33dc1a6b12ede5fa6af40f0fe1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a69b7c33dc1a6b12ede5fa6af40f0fe1c">REG_USBHS_DEVEPTIER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400381F0U)</td></tr>
<tr class="memdesc:a69b7c33dc1a6b12ede5fa6af40f0fe1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Enable Register (n = 0)  <a href="#a69b7c33dc1a6b12ede5fa6af40f0fe1c">More...</a><br /></td></tr>
<tr class="separator:a69b7c33dc1a6b12ede5fa6af40f0fe1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d1b3f75b48bd30d278a48f1cc8c0df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a8d1b3f75b48bd30d278a48f1cc8c0df8">REG_USBHS_DEVEPTIDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038220U)</td></tr>
<tr class="memdesc:a8d1b3f75b48bd30d278a48f1cc8c0df8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Disable Register (n = 0)  <a href="#a8d1b3f75b48bd30d278a48f1cc8c0df8">More...</a><br /></td></tr>
<tr class="separator:a8d1b3f75b48bd30d278a48f1cc8c0df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a935f0f9faac047f1b2e149bfaba9daae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a935f0f9faac047f1b2e149bfaba9daae">REG_USBHS_DEVDMANXTDSC1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038310U)</td></tr>
<tr class="memdesc:a935f0f9faac047f1b2e149bfaba9daae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Next Descriptor Address Register (n = 1)  <a href="#a935f0f9faac047f1b2e149bfaba9daae">More...</a><br /></td></tr>
<tr class="separator:a935f0f9faac047f1b2e149bfaba9daae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2119d367e73be03ce89981e6bf1c86f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a2119d367e73be03ce89981e6bf1c86f7">REG_USBHS_DEVDMAADDRESS1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038314U)</td></tr>
<tr class="memdesc:a2119d367e73be03ce89981e6bf1c86f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Address Register (n = 1)  <a href="#a2119d367e73be03ce89981e6bf1c86f7">More...</a><br /></td></tr>
<tr class="separator:a2119d367e73be03ce89981e6bf1c86f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c643075ff131b42b9b96a8cb53f03ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a0c643075ff131b42b9b96a8cb53f03ef">REG_USBHS_DEVDMACONTROL1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038318U)</td></tr>
<tr class="memdesc:a0c643075ff131b42b9b96a8cb53f03ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Control Register (n = 1)  <a href="#a0c643075ff131b42b9b96a8cb53f03ef">More...</a><br /></td></tr>
<tr class="separator:a0c643075ff131b42b9b96a8cb53f03ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ccbaec3769e5dbe60bbcad73cf7bee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a8ccbaec3769e5dbe60bbcad73cf7bee4">REG_USBHS_DEVDMASTATUS1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003831CU)</td></tr>
<tr class="memdesc:a8ccbaec3769e5dbe60bbcad73cf7bee4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Status Register (n = 1)  <a href="#a8ccbaec3769e5dbe60bbcad73cf7bee4">More...</a><br /></td></tr>
<tr class="separator:a8ccbaec3769e5dbe60bbcad73cf7bee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d0132b87dfe0e6f55f562aac93dddd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a2d0132b87dfe0e6f55f562aac93dddd1">REG_USBHS_DEVDMANXTDSC2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038320U)</td></tr>
<tr class="memdesc:a2d0132b87dfe0e6f55f562aac93dddd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Next Descriptor Address Register (n = 2)  <a href="#a2d0132b87dfe0e6f55f562aac93dddd1">More...</a><br /></td></tr>
<tr class="separator:a2d0132b87dfe0e6f55f562aac93dddd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adee89c5bc33672443109fc00ed22693c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#adee89c5bc33672443109fc00ed22693c">REG_USBHS_DEVDMAADDRESS2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038324U)</td></tr>
<tr class="memdesc:adee89c5bc33672443109fc00ed22693c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Address Register (n = 2)  <a href="#adee89c5bc33672443109fc00ed22693c">More...</a><br /></td></tr>
<tr class="separator:adee89c5bc33672443109fc00ed22693c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155b80f683234ed164cf7c3ca53c1913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a155b80f683234ed164cf7c3ca53c1913">REG_USBHS_DEVDMACONTROL2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038328U)</td></tr>
<tr class="memdesc:a155b80f683234ed164cf7c3ca53c1913"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Control Register (n = 2)  <a href="#a155b80f683234ed164cf7c3ca53c1913">More...</a><br /></td></tr>
<tr class="separator:a155b80f683234ed164cf7c3ca53c1913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76de8568a938f1bced8200c4c27a0f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a76de8568a938f1bced8200c4c27a0f5a">REG_USBHS_DEVDMASTATUS2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003832CU)</td></tr>
<tr class="memdesc:a76de8568a938f1bced8200c4c27a0f5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Status Register (n = 2)  <a href="#a76de8568a938f1bced8200c4c27a0f5a">More...</a><br /></td></tr>
<tr class="separator:a76de8568a938f1bced8200c4c27a0f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34f8737ea9551c87637b2623c22efed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#af34f8737ea9551c87637b2623c22efed">REG_USBHS_DEVDMANXTDSC3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038330U)</td></tr>
<tr class="memdesc:af34f8737ea9551c87637b2623c22efed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Next Descriptor Address Register (n = 3)  <a href="#af34f8737ea9551c87637b2623c22efed">More...</a><br /></td></tr>
<tr class="separator:af34f8737ea9551c87637b2623c22efed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a383808ea8153d31317852bc8ecec9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a7a383808ea8153d31317852bc8ecec9d">REG_USBHS_DEVDMAADDRESS3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038334U)</td></tr>
<tr class="memdesc:a7a383808ea8153d31317852bc8ecec9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Address Register (n = 3)  <a href="#a7a383808ea8153d31317852bc8ecec9d">More...</a><br /></td></tr>
<tr class="separator:a7a383808ea8153d31317852bc8ecec9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49dce430e7586acff2a14774bc239bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a49dce430e7586acff2a14774bc239bfa">REG_USBHS_DEVDMACONTROL3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038338U)</td></tr>
<tr class="memdesc:a49dce430e7586acff2a14774bc239bfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Control Register (n = 3)  <a href="#a49dce430e7586acff2a14774bc239bfa">More...</a><br /></td></tr>
<tr class="separator:a49dce430e7586acff2a14774bc239bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9a01e390115c144f348a05ffcc52a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#ac9a01e390115c144f348a05ffcc52a78">REG_USBHS_DEVDMASTATUS3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003833CU)</td></tr>
<tr class="memdesc:ac9a01e390115c144f348a05ffcc52a78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Status Register (n = 3)  <a href="#ac9a01e390115c144f348a05ffcc52a78">More...</a><br /></td></tr>
<tr class="separator:ac9a01e390115c144f348a05ffcc52a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75b9a54d060b214d32720fbbcf0b28e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a75b9a54d060b214d32720fbbcf0b28e1">REG_USBHS_DEVDMANXTDSC4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038340U)</td></tr>
<tr class="memdesc:a75b9a54d060b214d32720fbbcf0b28e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Next Descriptor Address Register (n = 4)  <a href="#a75b9a54d060b214d32720fbbcf0b28e1">More...</a><br /></td></tr>
<tr class="separator:a75b9a54d060b214d32720fbbcf0b28e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5c958f416c00b2767d5472869944e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#ac5c958f416c00b2767d5472869944e3b">REG_USBHS_DEVDMAADDRESS4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038344U)</td></tr>
<tr class="memdesc:ac5c958f416c00b2767d5472869944e3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Address Register (n = 4)  <a href="#ac5c958f416c00b2767d5472869944e3b">More...</a><br /></td></tr>
<tr class="separator:ac5c958f416c00b2767d5472869944e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae6357c1069c25662be86fd866e8380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a9ae6357c1069c25662be86fd866e8380">REG_USBHS_DEVDMACONTROL4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038348U)</td></tr>
<tr class="memdesc:a9ae6357c1069c25662be86fd866e8380"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Control Register (n = 4)  <a href="#a9ae6357c1069c25662be86fd866e8380">More...</a><br /></td></tr>
<tr class="separator:a9ae6357c1069c25662be86fd866e8380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbebb91e2a83a46ad1699bdddd244112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#abbebb91e2a83a46ad1699bdddd244112">REG_USBHS_DEVDMASTATUS4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003834CU)</td></tr>
<tr class="memdesc:abbebb91e2a83a46ad1699bdddd244112"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Status Register (n = 4)  <a href="#abbebb91e2a83a46ad1699bdddd244112">More...</a><br /></td></tr>
<tr class="separator:abbebb91e2a83a46ad1699bdddd244112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c011b205628d4a1b7e46072b198dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#af8c011b205628d4a1b7e46072b198dae">REG_USBHS_DEVDMANXTDSC5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038350U)</td></tr>
<tr class="memdesc:af8c011b205628d4a1b7e46072b198dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Next Descriptor Address Register (n = 5)  <a href="#af8c011b205628d4a1b7e46072b198dae">More...</a><br /></td></tr>
<tr class="separator:af8c011b205628d4a1b7e46072b198dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af016d1b88280baa28064741d057445a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#af016d1b88280baa28064741d057445a0">REG_USBHS_DEVDMAADDRESS5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038354U)</td></tr>
<tr class="memdesc:af016d1b88280baa28064741d057445a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Address Register (n = 5)  <a href="#af016d1b88280baa28064741d057445a0">More...</a><br /></td></tr>
<tr class="separator:af016d1b88280baa28064741d057445a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bb97d9ee4defb3a0111ecd20d44f299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a4bb97d9ee4defb3a0111ecd20d44f299">REG_USBHS_DEVDMACONTROL5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038358U)</td></tr>
<tr class="memdesc:a4bb97d9ee4defb3a0111ecd20d44f299"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Control Register (n = 5)  <a href="#a4bb97d9ee4defb3a0111ecd20d44f299">More...</a><br /></td></tr>
<tr class="separator:a4bb97d9ee4defb3a0111ecd20d44f299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4873587f4feb08ba7af8971edf3d76ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a4873587f4feb08ba7af8971edf3d76ef">REG_USBHS_DEVDMASTATUS5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003835CU)</td></tr>
<tr class="memdesc:a4873587f4feb08ba7af8971edf3d76ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Status Register (n = 5)  <a href="#a4873587f4feb08ba7af8971edf3d76ef">More...</a><br /></td></tr>
<tr class="separator:a4873587f4feb08ba7af8971edf3d76ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d25b7df5a296abd326ecfcf9b25706d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a6d25b7df5a296abd326ecfcf9b25706d">REG_USBHS_DEVDMANXTDSC6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038360U)</td></tr>
<tr class="memdesc:a6d25b7df5a296abd326ecfcf9b25706d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Next Descriptor Address Register (n = 6)  <a href="#a6d25b7df5a296abd326ecfcf9b25706d">More...</a><br /></td></tr>
<tr class="separator:a6d25b7df5a296abd326ecfcf9b25706d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9aead64f2db61546d5a34c134eedc4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#ac9aead64f2db61546d5a34c134eedc4c">REG_USBHS_DEVDMAADDRESS6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038364U)</td></tr>
<tr class="memdesc:ac9aead64f2db61546d5a34c134eedc4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Address Register (n = 6)  <a href="#ac9aead64f2db61546d5a34c134eedc4c">More...</a><br /></td></tr>
<tr class="separator:ac9aead64f2db61546d5a34c134eedc4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a476093edd4906ea1757f03686672a5a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a476093edd4906ea1757f03686672a5a3">REG_USBHS_DEVDMACONTROL6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038368U)</td></tr>
<tr class="memdesc:a476093edd4906ea1757f03686672a5a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Control Register (n = 6)  <a href="#a476093edd4906ea1757f03686672a5a3">More...</a><br /></td></tr>
<tr class="separator:a476093edd4906ea1757f03686672a5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a255281698a5c00f85afce70c0b995bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a255281698a5c00f85afce70c0b995bb0">REG_USBHS_DEVDMASTATUS6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003836CU)</td></tr>
<tr class="memdesc:a255281698a5c00f85afce70c0b995bb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Status Register (n = 6)  <a href="#a255281698a5c00f85afce70c0b995bb0">More...</a><br /></td></tr>
<tr class="separator:a255281698a5c00f85afce70c0b995bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a205655e8e12f4d4b0f8d7923ef0c38c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a205655e8e12f4d4b0f8d7923ef0c38c4">REG_USBHS_DEVDMANXTDSC7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038370U)</td></tr>
<tr class="memdesc:a205655e8e12f4d4b0f8d7923ef0c38c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Next Descriptor Address Register (n = 7)  <a href="#a205655e8e12f4d4b0f8d7923ef0c38c4">More...</a><br /></td></tr>
<tr class="separator:a205655e8e12f4d4b0f8d7923ef0c38c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca5145d631696b6bec1caef2a04b3972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#aca5145d631696b6bec1caef2a04b3972">REG_USBHS_DEVDMAADDRESS7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038374U)</td></tr>
<tr class="memdesc:aca5145d631696b6bec1caef2a04b3972"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Address Register (n = 7)  <a href="#aca5145d631696b6bec1caef2a04b3972">More...</a><br /></td></tr>
<tr class="separator:aca5145d631696b6bec1caef2a04b3972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2231dea8a91a26365a050bc50be804a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a2231dea8a91a26365a050bc50be804a8">REG_USBHS_DEVDMACONTROL7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038378U)</td></tr>
<tr class="memdesc:a2231dea8a91a26365a050bc50be804a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Control Register (n = 7)  <a href="#a2231dea8a91a26365a050bc50be804a8">More...</a><br /></td></tr>
<tr class="separator:a2231dea8a91a26365a050bc50be804a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94b2e4993d0ceba4e41cd2331f6d68a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a94b2e4993d0ceba4e41cd2331f6d68a3">REG_USBHS_DEVDMASTATUS7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003837CU)</td></tr>
<tr class="memdesc:a94b2e4993d0ceba4e41cd2331f6d68a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Device DMA Channel Status Register (n = 7)  <a href="#a94b2e4993d0ceba4e41cd2331f6d68a3">More...</a><br /></td></tr>
<tr class="separator:a94b2e4993d0ceba4e41cd2331f6d68a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a315cf285e0e4d58fbe8425fd3f216fa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a315cf285e0e4d58fbe8425fd3f216fa8">REG_USBHS_HSTCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038400U)</td></tr>
<tr class="memdesc:a315cf285e0e4d58fbe8425fd3f216fa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host General Control Register  <a href="#a315cf285e0e4d58fbe8425fd3f216fa8">More...</a><br /></td></tr>
<tr class="separator:a315cf285e0e4d58fbe8425fd3f216fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35d7279cb18ba20622f1c11263ecadd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a35d7279cb18ba20622f1c11263ecadd4">REG_USBHS_HSTISR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038404U)</td></tr>
<tr class="memdesc:a35d7279cb18ba20622f1c11263ecadd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host Global Interrupt Status Register  <a href="#a35d7279cb18ba20622f1c11263ecadd4">More...</a><br /></td></tr>
<tr class="separator:a35d7279cb18ba20622f1c11263ecadd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a779fdcecfc8c0a2441d3b799a9b68c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a779fdcecfc8c0a2441d3b799a9b68c3e">REG_USBHS_HSTICR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038408U)</td></tr>
<tr class="memdesc:a779fdcecfc8c0a2441d3b799a9b68c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host Global Interrupt Clear Register  <a href="#a779fdcecfc8c0a2441d3b799a9b68c3e">More...</a><br /></td></tr>
<tr class="separator:a779fdcecfc8c0a2441d3b799a9b68c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab702911863244889f45ddf9b3efd9f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#ab702911863244889f45ddf9b3efd9f8d">REG_USBHS_HSTIFR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003840CU)</td></tr>
<tr class="memdesc:ab702911863244889f45ddf9b3efd9f8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host Global Interrupt Set Register  <a href="#ab702911863244889f45ddf9b3efd9f8d">More...</a><br /></td></tr>
<tr class="separator:ab702911863244889f45ddf9b3efd9f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fe4d0fbb9653e7cacf2e3d43228c8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a3fe4d0fbb9653e7cacf2e3d43228c8f2">REG_USBHS_HSTIMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038410U)</td></tr>
<tr class="memdesc:a3fe4d0fbb9653e7cacf2e3d43228c8f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host Global Interrupt Mask Register  <a href="#a3fe4d0fbb9653e7cacf2e3d43228c8f2">More...</a><br /></td></tr>
<tr class="separator:a3fe4d0fbb9653e7cacf2e3d43228c8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac019a3b42ebcbaafad1f769ea84dd3bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#ac019a3b42ebcbaafad1f769ea84dd3bf">REG_USBHS_HSTIDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038414U)</td></tr>
<tr class="memdesc:ac019a3b42ebcbaafad1f769ea84dd3bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host Global Interrupt Disable Register  <a href="#ac019a3b42ebcbaafad1f769ea84dd3bf">More...</a><br /></td></tr>
<tr class="separator:ac019a3b42ebcbaafad1f769ea84dd3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a026e4af91076b162f74435dcc292eaf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a026e4af91076b162f74435dcc292eaf1">REG_USBHS_HSTIER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038418U)</td></tr>
<tr class="memdesc:a026e4af91076b162f74435dcc292eaf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host Global Interrupt Enable Register  <a href="#a026e4af91076b162f74435dcc292eaf1">More...</a><br /></td></tr>
<tr class="separator:a026e4af91076b162f74435dcc292eaf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3edefb506577399760f295cd5ee18850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a3edefb506577399760f295cd5ee18850">REG_USBHS_HSTPIP</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003841CU)</td></tr>
<tr class="memdesc:a3edefb506577399760f295cd5ee18850"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host Pipe Register  <a href="#a3edefb506577399760f295cd5ee18850">More...</a><br /></td></tr>
<tr class="separator:a3edefb506577399760f295cd5ee18850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae492dd9d6fe72a2b41698ec515f6958b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#ae492dd9d6fe72a2b41698ec515f6958b">REG_USBHS_HSTFNUM</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038420U)</td></tr>
<tr class="memdesc:ae492dd9d6fe72a2b41698ec515f6958b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host Frame Number Register  <a href="#ae492dd9d6fe72a2b41698ec515f6958b">More...</a><br /></td></tr>
<tr class="separator:ae492dd9d6fe72a2b41698ec515f6958b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a024670a7dd7888afe6e0ad44195fbe39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a024670a7dd7888afe6e0ad44195fbe39">REG_USBHS_HSTADDR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038424U)</td></tr>
<tr class="memdesc:a024670a7dd7888afe6e0ad44195fbe39"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host Address 1 Register  <a href="#a024670a7dd7888afe6e0ad44195fbe39">More...</a><br /></td></tr>
<tr class="separator:a024670a7dd7888afe6e0ad44195fbe39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc0bfde47e8b13a42f5460e4e0ade3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#afbc0bfde47e8b13a42f5460e4e0ade3a">REG_USBHS_HSTADDR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038428U)</td></tr>
<tr class="memdesc:afbc0bfde47e8b13a42f5460e4e0ade3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host Address 2 Register  <a href="#afbc0bfde47e8b13a42f5460e4e0ade3a">More...</a><br /></td></tr>
<tr class="separator:afbc0bfde47e8b13a42f5460e4e0ade3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b6a8fa1cf9e0a6c650d89919103963b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a4b6a8fa1cf9e0a6c650d89919103963b">REG_USBHS_HSTADDR3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003842CU)</td></tr>
<tr class="memdesc:a4b6a8fa1cf9e0a6c650d89919103963b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host Address 3 Register  <a href="#a4b6a8fa1cf9e0a6c650d89919103963b">More...</a><br /></td></tr>
<tr class="separator:a4b6a8fa1cf9e0a6c650d89919103963b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d1f2d2c0153bf1428d1e6cbe28cf84b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a8d1f2d2c0153bf1428d1e6cbe28cf84b">REG_USBHS_HSTPIPCFG</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038500U)</td></tr>
<tr class="memdesc:a8d1f2d2c0153bf1428d1e6cbe28cf84b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host Pipe Configuration Register (n = 0)  <a href="#a8d1f2d2c0153bf1428d1e6cbe28cf84b">More...</a><br /></td></tr>
<tr class="separator:a8d1f2d2c0153bf1428d1e6cbe28cf84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01e2844fc74da48fa42a1609d336c6c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a01e2844fc74da48fa42a1609d336c6c6">REG_USBHS_HSTPIPISR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038530U)</td></tr>
<tr class="memdesc:a01e2844fc74da48fa42a1609d336c6c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host Pipe Status Register (n = 0)  <a href="#a01e2844fc74da48fa42a1609d336c6c6">More...</a><br /></td></tr>
<tr class="separator:a01e2844fc74da48fa42a1609d336c6c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34371da541f41b0b91986f7ce29967fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a34371da541f41b0b91986f7ce29967fa">REG_USBHS_HSTPIPICR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038560U)</td></tr>
<tr class="memdesc:a34371da541f41b0b91986f7ce29967fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host Pipe Clear Register (n = 0)  <a href="#a34371da541f41b0b91986f7ce29967fa">More...</a><br /></td></tr>
<tr class="separator:a34371da541f41b0b91986f7ce29967fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a583b7c10c434de3ebc4bef7f242144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a5a583b7c10c434de3ebc4bef7f242144">REG_USBHS_HSTPIPIFR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038590U)</td></tr>
<tr class="memdesc:a5a583b7c10c434de3ebc4bef7f242144"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host Pipe Set Register (n = 0)  <a href="#a5a583b7c10c434de3ebc4bef7f242144">More...</a><br /></td></tr>
<tr class="separator:a5a583b7c10c434de3ebc4bef7f242144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b4b1629d9ffe3a0f792cd64baaef3bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a2b4b1629d9ffe3a0f792cd64baaef3bf">REG_USBHS_HSTPIPIMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400385C0U)</td></tr>
<tr class="memdesc:a2b4b1629d9ffe3a0f792cd64baaef3bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host Pipe Mask Register (n = 0)  <a href="#a2b4b1629d9ffe3a0f792cd64baaef3bf">More...</a><br /></td></tr>
<tr class="separator:a2b4b1629d9ffe3a0f792cd64baaef3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a59173cf51074118cbd04cf9c45206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a60a59173cf51074118cbd04cf9c45206">REG_USBHS_HSTPIPIER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400385F0U)</td></tr>
<tr class="memdesc:a60a59173cf51074118cbd04cf9c45206"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host Pipe Enable Register (n = 0)  <a href="#a60a59173cf51074118cbd04cf9c45206">More...</a><br /></td></tr>
<tr class="separator:a60a59173cf51074118cbd04cf9c45206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9da09b2bc1d13b00a9ad8e75d27c0d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a9da09b2bc1d13b00a9ad8e75d27c0d51">REG_USBHS_HSTPIPIDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038620U)</td></tr>
<tr class="memdesc:a9da09b2bc1d13b00a9ad8e75d27c0d51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host Pipe Disable Register (n = 0)  <a href="#a9da09b2bc1d13b00a9ad8e75d27c0d51">More...</a><br /></td></tr>
<tr class="separator:a9da09b2bc1d13b00a9ad8e75d27c0d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d7be867fc496258beac9aca12ae0ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a0d7be867fc496258beac9aca12ae0ec0">REG_USBHS_HSTPIPINRQ</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038650U)</td></tr>
<tr class="memdesc:a0d7be867fc496258beac9aca12ae0ec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host Pipe IN Request Register (n = 0)  <a href="#a0d7be867fc496258beac9aca12ae0ec0">More...</a><br /></td></tr>
<tr class="separator:a0d7be867fc496258beac9aca12ae0ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a81d5682850ffe23ad98658a838f3c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a2a81d5682850ffe23ad98658a838f3c4">REG_USBHS_HSTPIPERR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038680U)</td></tr>
<tr class="memdesc:a2a81d5682850ffe23ad98658a838f3c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host Pipe Error Register (n = 0)  <a href="#a2a81d5682850ffe23ad98658a838f3c4">More...</a><br /></td></tr>
<tr class="separator:a2a81d5682850ffe23ad98658a838f3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0cb7f3a3b378f616c5ecb8fb08eca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#afd0cb7f3a3b378f616c5ecb8fb08eca1">REG_USBHS_HSTDMANXTDSC1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038710U)</td></tr>
<tr class="memdesc:afd0cb7f3a3b378f616c5ecb8fb08eca1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Next Descriptor Address Register (n = 1)  <a href="#afd0cb7f3a3b378f616c5ecb8fb08eca1">More...</a><br /></td></tr>
<tr class="separator:afd0cb7f3a3b378f616c5ecb8fb08eca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e4449aa802a25441f341c485dc9df0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a87e4449aa802a25441f341c485dc9df0">REG_USBHS_HSTDMAADDRESS1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038714U)</td></tr>
<tr class="memdesc:a87e4449aa802a25441f341c485dc9df0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Address Register (n = 1)  <a href="#a87e4449aa802a25441f341c485dc9df0">More...</a><br /></td></tr>
<tr class="separator:a87e4449aa802a25441f341c485dc9df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28373691cfcf1998f5f89a3a3998dde7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a28373691cfcf1998f5f89a3a3998dde7">REG_USBHS_HSTDMACONTROL1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038718U)</td></tr>
<tr class="memdesc:a28373691cfcf1998f5f89a3a3998dde7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Control Register (n = 1)  <a href="#a28373691cfcf1998f5f89a3a3998dde7">More...</a><br /></td></tr>
<tr class="separator:a28373691cfcf1998f5f89a3a3998dde7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98a167dbd0cb1dec688910ddbc153ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a98a167dbd0cb1dec688910ddbc153ac7">REG_USBHS_HSTDMASTATUS1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003871CU)</td></tr>
<tr class="memdesc:a98a167dbd0cb1dec688910ddbc153ac7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Status Register (n = 1)  <a href="#a98a167dbd0cb1dec688910ddbc153ac7">More...</a><br /></td></tr>
<tr class="separator:a98a167dbd0cb1dec688910ddbc153ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62decf78a58e305660103dea48fda18c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a62decf78a58e305660103dea48fda18c">REG_USBHS_HSTDMANXTDSC2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038720U)</td></tr>
<tr class="memdesc:a62decf78a58e305660103dea48fda18c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Next Descriptor Address Register (n = 2)  <a href="#a62decf78a58e305660103dea48fda18c">More...</a><br /></td></tr>
<tr class="separator:a62decf78a58e305660103dea48fda18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9415691e9be1c24017684e28a7d975a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a9415691e9be1c24017684e28a7d975a1">REG_USBHS_HSTDMAADDRESS2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038724U)</td></tr>
<tr class="memdesc:a9415691e9be1c24017684e28a7d975a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Address Register (n = 2)  <a href="#a9415691e9be1c24017684e28a7d975a1">More...</a><br /></td></tr>
<tr class="separator:a9415691e9be1c24017684e28a7d975a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97eba390617c98aeac785a211dc612f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a97eba390617c98aeac785a211dc612f6">REG_USBHS_HSTDMACONTROL2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038728U)</td></tr>
<tr class="memdesc:a97eba390617c98aeac785a211dc612f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Control Register (n = 2)  <a href="#a97eba390617c98aeac785a211dc612f6">More...</a><br /></td></tr>
<tr class="separator:a97eba390617c98aeac785a211dc612f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a325a770cbcdb708a434967bc298f1fae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a325a770cbcdb708a434967bc298f1fae">REG_USBHS_HSTDMASTATUS2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003872CU)</td></tr>
<tr class="memdesc:a325a770cbcdb708a434967bc298f1fae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Status Register (n = 2)  <a href="#a325a770cbcdb708a434967bc298f1fae">More...</a><br /></td></tr>
<tr class="separator:a325a770cbcdb708a434967bc298f1fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8190f8cb1dddb9000a7ad8a49645515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#ae8190f8cb1dddb9000a7ad8a49645515">REG_USBHS_HSTDMANXTDSC3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038730U)</td></tr>
<tr class="memdesc:ae8190f8cb1dddb9000a7ad8a49645515"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Next Descriptor Address Register (n = 3)  <a href="#ae8190f8cb1dddb9000a7ad8a49645515">More...</a><br /></td></tr>
<tr class="separator:ae8190f8cb1dddb9000a7ad8a49645515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a050ad008845b1a3acc382abd5a1b0d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a050ad008845b1a3acc382abd5a1b0d7b">REG_USBHS_HSTDMAADDRESS3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038734U)</td></tr>
<tr class="memdesc:a050ad008845b1a3acc382abd5a1b0d7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Address Register (n = 3)  <a href="#a050ad008845b1a3acc382abd5a1b0d7b">More...</a><br /></td></tr>
<tr class="separator:a050ad008845b1a3acc382abd5a1b0d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67738b812cc5fa22d4ee87de9ef4cd0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a67738b812cc5fa22d4ee87de9ef4cd0a">REG_USBHS_HSTDMACONTROL3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038738U)</td></tr>
<tr class="memdesc:a67738b812cc5fa22d4ee87de9ef4cd0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Control Register (n = 3)  <a href="#a67738b812cc5fa22d4ee87de9ef4cd0a">More...</a><br /></td></tr>
<tr class="separator:a67738b812cc5fa22d4ee87de9ef4cd0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a725273fa89167ca101636012404c1aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a725273fa89167ca101636012404c1aeb">REG_USBHS_HSTDMASTATUS3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003873CU)</td></tr>
<tr class="memdesc:a725273fa89167ca101636012404c1aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Status Register (n = 3)  <a href="#a725273fa89167ca101636012404c1aeb">More...</a><br /></td></tr>
<tr class="separator:a725273fa89167ca101636012404c1aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9949f271f36852f83163133406d7533c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a9949f271f36852f83163133406d7533c">REG_USBHS_HSTDMANXTDSC4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038740U)</td></tr>
<tr class="memdesc:a9949f271f36852f83163133406d7533c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Next Descriptor Address Register (n = 4)  <a href="#a9949f271f36852f83163133406d7533c">More...</a><br /></td></tr>
<tr class="separator:a9949f271f36852f83163133406d7533c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9136c926ba2e5de5060dfc102c396a34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a9136c926ba2e5de5060dfc102c396a34">REG_USBHS_HSTDMAADDRESS4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038744U)</td></tr>
<tr class="memdesc:a9136c926ba2e5de5060dfc102c396a34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Address Register (n = 4)  <a href="#a9136c926ba2e5de5060dfc102c396a34">More...</a><br /></td></tr>
<tr class="separator:a9136c926ba2e5de5060dfc102c396a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae850007cd1746bf8f0530dadf3774440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#ae850007cd1746bf8f0530dadf3774440">REG_USBHS_HSTDMACONTROL4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038748U)</td></tr>
<tr class="memdesc:ae850007cd1746bf8f0530dadf3774440"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Control Register (n = 4)  <a href="#ae850007cd1746bf8f0530dadf3774440">More...</a><br /></td></tr>
<tr class="separator:ae850007cd1746bf8f0530dadf3774440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2700bf9f7e5ff20406b3c01b7d579532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a2700bf9f7e5ff20406b3c01b7d579532">REG_USBHS_HSTDMASTATUS4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003874CU)</td></tr>
<tr class="memdesc:a2700bf9f7e5ff20406b3c01b7d579532"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Status Register (n = 4)  <a href="#a2700bf9f7e5ff20406b3c01b7d579532">More...</a><br /></td></tr>
<tr class="separator:a2700bf9f7e5ff20406b3c01b7d579532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed0a7669273ed8aa5200ca9a23a1fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a6ed0a7669273ed8aa5200ca9a23a1fd8">REG_USBHS_HSTDMANXTDSC5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038750U)</td></tr>
<tr class="memdesc:a6ed0a7669273ed8aa5200ca9a23a1fd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Next Descriptor Address Register (n = 5)  <a href="#a6ed0a7669273ed8aa5200ca9a23a1fd8">More...</a><br /></td></tr>
<tr class="separator:a6ed0a7669273ed8aa5200ca9a23a1fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b0f2eb3ebef8cf32a20f87b0c67070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a27b0f2eb3ebef8cf32a20f87b0c67070">REG_USBHS_HSTDMAADDRESS5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038754U)</td></tr>
<tr class="memdesc:a27b0f2eb3ebef8cf32a20f87b0c67070"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Address Register (n = 5)  <a href="#a27b0f2eb3ebef8cf32a20f87b0c67070">More...</a><br /></td></tr>
<tr class="separator:a27b0f2eb3ebef8cf32a20f87b0c67070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2f8215e9d758663373989a12525922c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#ab2f8215e9d758663373989a12525922c">REG_USBHS_HSTDMACONTROL5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038758U)</td></tr>
<tr class="memdesc:ab2f8215e9d758663373989a12525922c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Control Register (n = 5)  <a href="#ab2f8215e9d758663373989a12525922c">More...</a><br /></td></tr>
<tr class="separator:ab2f8215e9d758663373989a12525922c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a453a3f9e88cd21cac9be469c59f31ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a453a3f9e88cd21cac9be469c59f31ebd">REG_USBHS_HSTDMASTATUS5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003875CU)</td></tr>
<tr class="memdesc:a453a3f9e88cd21cac9be469c59f31ebd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Status Register (n = 5)  <a href="#a453a3f9e88cd21cac9be469c59f31ebd">More...</a><br /></td></tr>
<tr class="separator:a453a3f9e88cd21cac9be469c59f31ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9fdc5c756da9043e529a5f2aa29d1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#af9fdc5c756da9043e529a5f2aa29d1b2">REG_USBHS_HSTDMANXTDSC6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038760U)</td></tr>
<tr class="memdesc:af9fdc5c756da9043e529a5f2aa29d1b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Next Descriptor Address Register (n = 6)  <a href="#af9fdc5c756da9043e529a5f2aa29d1b2">More...</a><br /></td></tr>
<tr class="separator:af9fdc5c756da9043e529a5f2aa29d1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e9b910644475d0029e92c21ad8d874f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a9e9b910644475d0029e92c21ad8d874f">REG_USBHS_HSTDMAADDRESS6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038764U)</td></tr>
<tr class="memdesc:a9e9b910644475d0029e92c21ad8d874f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Address Register (n = 6)  <a href="#a9e9b910644475d0029e92c21ad8d874f">More...</a><br /></td></tr>
<tr class="separator:a9e9b910644475d0029e92c21ad8d874f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab102f354332c6987f6185b891621def3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#ab102f354332c6987f6185b891621def3">REG_USBHS_HSTDMACONTROL6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038768U)</td></tr>
<tr class="memdesc:ab102f354332c6987f6185b891621def3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Control Register (n = 6)  <a href="#ab102f354332c6987f6185b891621def3">More...</a><br /></td></tr>
<tr class="separator:ab102f354332c6987f6185b891621def3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa60ff67b550eda039fe1ddacfd2cabd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#aa60ff67b550eda039fe1ddacfd2cabd3">REG_USBHS_HSTDMASTATUS6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003876CU)</td></tr>
<tr class="memdesc:aa60ff67b550eda039fe1ddacfd2cabd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Status Register (n = 6)  <a href="#aa60ff67b550eda039fe1ddacfd2cabd3">More...</a><br /></td></tr>
<tr class="separator:aa60ff67b550eda039fe1ddacfd2cabd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ca0f1a814836888f78c48674215733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a71ca0f1a814836888f78c48674215733">REG_USBHS_HSTDMANXTDSC7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038770U)</td></tr>
<tr class="memdesc:a71ca0f1a814836888f78c48674215733"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Next Descriptor Address Register (n = 7)  <a href="#a71ca0f1a814836888f78c48674215733">More...</a><br /></td></tr>
<tr class="separator:a71ca0f1a814836888f78c48674215733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0554037dec1ffb9e44532e9d74217a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a0554037dec1ffb9e44532e9d74217a36">REG_USBHS_HSTDMAADDRESS7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038774U)</td></tr>
<tr class="memdesc:a0554037dec1ffb9e44532e9d74217a36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Address Register (n = 7)  <a href="#a0554037dec1ffb9e44532e9d74217a36">More...</a><br /></td></tr>
<tr class="separator:a0554037dec1ffb9e44532e9d74217a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8cd9c8c30bdf11f36b8eca00c1bd3e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#ac8cd9c8c30bdf11f36b8eca00c1bd3e1">REG_USBHS_HSTDMACONTROL7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038778U)</td></tr>
<tr class="memdesc:ac8cd9c8c30bdf11f36b8eca00c1bd3e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Control Register (n = 7)  <a href="#ac8cd9c8c30bdf11f36b8eca00c1bd3e1">More...</a><br /></td></tr>
<tr class="separator:ac8cd9c8c30bdf11f36b8eca00c1bd3e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad386f14b47a82de8fca8ec5861f7e100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#ad386f14b47a82de8fca8ec5861f7e100">REG_USBHS_HSTDMASTATUS7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003877CU)</td></tr>
<tr class="memdesc:ad386f14b47a82de8fca8ec5861f7e100"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) Host DMA Channel Status Register (n = 7)  <a href="#ad386f14b47a82de8fca8ec5861f7e100">More...</a><br /></td></tr>
<tr class="separator:ad386f14b47a82de8fca8ec5861f7e100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab72ff157be857dc769c1fc34144a03c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#ab72ff157be857dc769c1fc34144a03c9">REG_USBHS_CTRL</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038800U)</td></tr>
<tr class="memdesc:ab72ff157be857dc769c1fc34144a03c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) General Control Register  <a href="#ab72ff157be857dc769c1fc34144a03c9">More...</a><br /></td></tr>
<tr class="separator:ab72ff157be857dc769c1fc34144a03c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdbc05a114ac9f9faae4c1d5369a13aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#abdbc05a114ac9f9faae4c1d5369a13aa">REG_USBHS_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038804U)</td></tr>
<tr class="memdesc:abdbc05a114ac9f9faae4c1d5369a13aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) General Status Register  <a href="#abdbc05a114ac9f9faae4c1d5369a13aa">More...</a><br /></td></tr>
<tr class="separator:abdbc05a114ac9f9faae4c1d5369a13aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f4a4cffc528e6e370baea6cc9eaf4b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a2f4a4cffc528e6e370baea6cc9eaf4b1">REG_USBHS_SCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038808U)</td></tr>
<tr class="memdesc:a2f4a4cffc528e6e370baea6cc9eaf4b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) General Status Clear Register  <a href="#a2f4a4cffc528e6e370baea6cc9eaf4b1">More...</a><br /></td></tr>
<tr class="separator:a2f4a4cffc528e6e370baea6cc9eaf4b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeaf0e2798d546c246d92dfd1f16f905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#aeeaf0e2798d546c246d92dfd1f16f905">REG_USBHS_SFR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003880CU)</td></tr>
<tr class="memdesc:aeeaf0e2798d546c246d92dfd1f16f905"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) General Status Set Register  <a href="#aeeaf0e2798d546c246d92dfd1f16f905">More...</a><br /></td></tr>
<tr class="separator:aeeaf0e2798d546c246d92dfd1f16f905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae53b0fdbfdebbf30177679822dc11636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#ae53b0fdbfdebbf30177679822dc11636">REG_USBHS_TSTA1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038810U)</td></tr>
<tr class="memdesc:ae53b0fdbfdebbf30177679822dc11636"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) General Test A1 Register  <a href="#ae53b0fdbfdebbf30177679822dc11636">More...</a><br /></td></tr>
<tr class="separator:ae53b0fdbfdebbf30177679822dc11636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a008bc506f7a4ee4caa1e2b0e44a2de23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a008bc506f7a4ee4caa1e2b0e44a2de23">REG_USBHS_TSTA2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038814U)</td></tr>
<tr class="memdesc:a008bc506f7a4ee4caa1e2b0e44a2de23"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) General Test A2 Register  <a href="#a008bc506f7a4ee4caa1e2b0e44a2de23">More...</a><br /></td></tr>
<tr class="separator:a008bc506f7a4ee4caa1e2b0e44a2de23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f13c2059bc7e8f89df2d9cf82309109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a6f13c2059bc7e8f89df2d9cf82309109">REG_USBHS_VERSION</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038818U)</td></tr>
<tr class="memdesc:a6f13c2059bc7e8f89df2d9cf82309109"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) General Version Register  <a href="#a6f13c2059bc7e8f89df2d9cf82309109">More...</a><br /></td></tr>
<tr class="separator:a6f13c2059bc7e8f89df2d9cf82309109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b074347fe00b5b60829deb2417e7da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usbhs_8h.xhtml#a7b074347fe00b5b60829deb2417e7da7">REG_USBHS_FSM</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003882CU)</td></tr>
<tr class="memdesc:a7b074347fe00b5b60829deb2417e7da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS) General Finite State Machine Register  <a href="#a7b074347fe00b5b60829deb2417e7da7">More...</a><br /></td></tr>
<tr class="separator:a7b074347fe00b5b60829deb2417e7da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ab72ff157be857dc769c1fc34144a03c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab72ff157be857dc769c1fc34144a03c9">&sect;&nbsp;</a></span>REG_USBHS_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_CTRL&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038800U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) General Control Register </p>

</div>
</div>
<a id="a379bea1965275b3a30142bb562eef317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a379bea1965275b3a30142bb562eef317">&sect;&nbsp;</a></span>REG_USBHS_DEVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVCTRL&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device General Control Register </p>

</div>
</div>
<a id="a2119d367e73be03ce89981e6bf1c86f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2119d367e73be03ce89981e6bf1c86f7">&sect;&nbsp;</a></span>REG_USBHS_DEVDMAADDRESS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMAADDRESS1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038314U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Address Register (n = 1) </p>

</div>
</div>
<a id="adee89c5bc33672443109fc00ed22693c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adee89c5bc33672443109fc00ed22693c">&sect;&nbsp;</a></span>REG_USBHS_DEVDMAADDRESS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMAADDRESS2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038324U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Address Register (n = 2) </p>

</div>
</div>
<a id="a7a383808ea8153d31317852bc8ecec9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a383808ea8153d31317852bc8ecec9d">&sect;&nbsp;</a></span>REG_USBHS_DEVDMAADDRESS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMAADDRESS3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038334U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Address Register (n = 3) </p>

</div>
</div>
<a id="ac5c958f416c00b2767d5472869944e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5c958f416c00b2767d5472869944e3b">&sect;&nbsp;</a></span>REG_USBHS_DEVDMAADDRESS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMAADDRESS4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038344U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Address Register (n = 4) </p>

</div>
</div>
<a id="af016d1b88280baa28064741d057445a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af016d1b88280baa28064741d057445a0">&sect;&nbsp;</a></span>REG_USBHS_DEVDMAADDRESS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMAADDRESS5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038354U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Address Register (n = 5) </p>

</div>
</div>
<a id="ac9aead64f2db61546d5a34c134eedc4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9aead64f2db61546d5a34c134eedc4c">&sect;&nbsp;</a></span>REG_USBHS_DEVDMAADDRESS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMAADDRESS6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038364U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Address Register (n = 6) </p>

</div>
</div>
<a id="aca5145d631696b6bec1caef2a04b3972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca5145d631696b6bec1caef2a04b3972">&sect;&nbsp;</a></span>REG_USBHS_DEVDMAADDRESS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMAADDRESS7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038374U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Address Register (n = 7) </p>

</div>
</div>
<a id="a0c643075ff131b42b9b96a8cb53f03ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c643075ff131b42b9b96a8cb53f03ef">&sect;&nbsp;</a></span>REG_USBHS_DEVDMACONTROL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMACONTROL1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038318U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Control Register (n = 1) </p>

</div>
</div>
<a id="a155b80f683234ed164cf7c3ca53c1913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a155b80f683234ed164cf7c3ca53c1913">&sect;&nbsp;</a></span>REG_USBHS_DEVDMACONTROL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMACONTROL2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038328U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Control Register (n = 2) </p>

</div>
</div>
<a id="a49dce430e7586acff2a14774bc239bfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49dce430e7586acff2a14774bc239bfa">&sect;&nbsp;</a></span>REG_USBHS_DEVDMACONTROL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMACONTROL3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038338U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Control Register (n = 3) </p>

</div>
</div>
<a id="a9ae6357c1069c25662be86fd866e8380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ae6357c1069c25662be86fd866e8380">&sect;&nbsp;</a></span>REG_USBHS_DEVDMACONTROL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMACONTROL4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038348U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Control Register (n = 4) </p>

</div>
</div>
<a id="a4bb97d9ee4defb3a0111ecd20d44f299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bb97d9ee4defb3a0111ecd20d44f299">&sect;&nbsp;</a></span>REG_USBHS_DEVDMACONTROL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMACONTROL5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038358U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Control Register (n = 5) </p>

</div>
</div>
<a id="a476093edd4906ea1757f03686672a5a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a476093edd4906ea1757f03686672a5a3">&sect;&nbsp;</a></span>REG_USBHS_DEVDMACONTROL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMACONTROL6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038368U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Control Register (n = 6) </p>

</div>
</div>
<a id="a2231dea8a91a26365a050bc50be804a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2231dea8a91a26365a050bc50be804a8">&sect;&nbsp;</a></span>REG_USBHS_DEVDMACONTROL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMACONTROL7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038378U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Control Register (n = 7) </p>

</div>
</div>
<a id="a935f0f9faac047f1b2e149bfaba9daae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a935f0f9faac047f1b2e149bfaba9daae">&sect;&nbsp;</a></span>REG_USBHS_DEVDMANXTDSC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMANXTDSC1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038310U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Next Descriptor Address Register (n = 1) </p>

</div>
</div>
<a id="a2d0132b87dfe0e6f55f562aac93dddd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d0132b87dfe0e6f55f562aac93dddd1">&sect;&nbsp;</a></span>REG_USBHS_DEVDMANXTDSC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMANXTDSC2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038320U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Next Descriptor Address Register (n = 2) </p>

</div>
</div>
<a id="af34f8737ea9551c87637b2623c22efed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af34f8737ea9551c87637b2623c22efed">&sect;&nbsp;</a></span>REG_USBHS_DEVDMANXTDSC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMANXTDSC3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038330U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Next Descriptor Address Register (n = 3) </p>

</div>
</div>
<a id="a75b9a54d060b214d32720fbbcf0b28e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75b9a54d060b214d32720fbbcf0b28e1">&sect;&nbsp;</a></span>REG_USBHS_DEVDMANXTDSC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMANXTDSC4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038340U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Next Descriptor Address Register (n = 4) </p>

</div>
</div>
<a id="af8c011b205628d4a1b7e46072b198dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8c011b205628d4a1b7e46072b198dae">&sect;&nbsp;</a></span>REG_USBHS_DEVDMANXTDSC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMANXTDSC5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038350U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Next Descriptor Address Register (n = 5) </p>

</div>
</div>
<a id="a6d25b7df5a296abd326ecfcf9b25706d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d25b7df5a296abd326ecfcf9b25706d">&sect;&nbsp;</a></span>REG_USBHS_DEVDMANXTDSC6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMANXTDSC6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038360U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Next Descriptor Address Register (n = 6) </p>

</div>
</div>
<a id="a205655e8e12f4d4b0f8d7923ef0c38c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a205655e8e12f4d4b0f8d7923ef0c38c4">&sect;&nbsp;</a></span>REG_USBHS_DEVDMANXTDSC7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMANXTDSC7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038370U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Next Descriptor Address Register (n = 7) </p>

</div>
</div>
<a id="a8ccbaec3769e5dbe60bbcad73cf7bee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ccbaec3769e5dbe60bbcad73cf7bee4">&sect;&nbsp;</a></span>REG_USBHS_DEVDMASTATUS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMASTATUS1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003831CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Status Register (n = 1) </p>

</div>
</div>
<a id="a76de8568a938f1bced8200c4c27a0f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76de8568a938f1bced8200c4c27a0f5a">&sect;&nbsp;</a></span>REG_USBHS_DEVDMASTATUS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMASTATUS2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003832CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Status Register (n = 2) </p>

</div>
</div>
<a id="ac9a01e390115c144f348a05ffcc52a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9a01e390115c144f348a05ffcc52a78">&sect;&nbsp;</a></span>REG_USBHS_DEVDMASTATUS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMASTATUS3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003833CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Status Register (n = 3) </p>

</div>
</div>
<a id="abbebb91e2a83a46ad1699bdddd244112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbebb91e2a83a46ad1699bdddd244112">&sect;&nbsp;</a></span>REG_USBHS_DEVDMASTATUS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMASTATUS4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003834CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Status Register (n = 4) </p>

</div>
</div>
<a id="a4873587f4feb08ba7af8971edf3d76ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4873587f4feb08ba7af8971edf3d76ef">&sect;&nbsp;</a></span>REG_USBHS_DEVDMASTATUS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMASTATUS5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003835CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Status Register (n = 5) </p>

</div>
</div>
<a id="a255281698a5c00f85afce70c0b995bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a255281698a5c00f85afce70c0b995bb0">&sect;&nbsp;</a></span>REG_USBHS_DEVDMASTATUS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMASTATUS6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003836CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Status Register (n = 6) </p>

</div>
</div>
<a id="a94b2e4993d0ceba4e41cd2331f6d68a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94b2e4993d0ceba4e41cd2331f6d68a3">&sect;&nbsp;</a></span>REG_USBHS_DEVDMASTATUS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVDMASTATUS7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003837CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device DMA Channel Status Register (n = 7) </p>

</div>
</div>
<a id="a47938d02925ed082117a968efe88e000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47938d02925ed082117a968efe88e000">&sect;&nbsp;</a></span>REG_USBHS_DEVEPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVEPT&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003801CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Register </p>

</div>
</div>
<a id="acd5eda2148c555d5df5865bbcdd9f1c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd5eda2148c555d5df5865bbcdd9f1c7">&sect;&nbsp;</a></span>REG_USBHS_DEVEPTCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVEPTCFG&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Configuration Register (n = 0) </p>

</div>
</div>
<a id="a50cd738de1337a4317cb92046a3bad33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50cd738de1337a4317cb92046a3bad33">&sect;&nbsp;</a></span>REG_USBHS_DEVEPTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVEPTICR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038160U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Clear Register (n = 0) </p>

</div>
</div>
<a id="a8d1b3f75b48bd30d278a48f1cc8c0df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d1b3f75b48bd30d278a48f1cc8c0df8">&sect;&nbsp;</a></span>REG_USBHS_DEVEPTIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVEPTIDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038220U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Disable Register (n = 0) </p>

</div>
</div>
<a id="a69b7c33dc1a6b12ede5fa6af40f0fe1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69b7c33dc1a6b12ede5fa6af40f0fe1c">&sect;&nbsp;</a></span>REG_USBHS_DEVEPTIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVEPTIER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400381F0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Enable Register (n = 0) </p>

</div>
</div>
<a id="aa01dda5b59e8d0c2c34170bb8bc94a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa01dda5b59e8d0c2c34170bb8bc94a96">&sect;&nbsp;</a></span>REG_USBHS_DEVEPTIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVEPTIFR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038190U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Set Register (n = 0) </p>

</div>
</div>
<a id="a2cd9063e16c44fc40138474a484af92d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cd9063e16c44fc40138474a484af92d">&sect;&nbsp;</a></span>REG_USBHS_DEVEPTIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVEPTIMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400381C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Mask Register (n = 0) </p>

</div>
</div>
<a id="afbfe89af1a2c62b84254efb127a372b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbfe89af1a2c62b84254efb127a372b0">&sect;&nbsp;</a></span>REG_USBHS_DEVEPTISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVEPTISR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038130U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Status Register (n = 0) </p>

</div>
</div>
<a id="a2c9cb0c0e5809b54196ac3d47dcc905e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c9cb0c0e5809b54196ac3d47dcc905e">&sect;&nbsp;</a></span>REG_USBHS_DEVFNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVFNUM&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device Frame Number Register </p>

</div>
</div>
<a id="a5f93f5bb7dc55cc4145ccc9a8900715f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f93f5bb7dc55cc4145ccc9a8900715f">&sect;&nbsp;</a></span>REG_USBHS_DEVICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVICR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device Global Interrupt Clear Register </p>

</div>
</div>
<a id="a90972f758faa0bbc1d858d615ae003e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90972f758faa0bbc1d858d615ae003e8">&sect;&nbsp;</a></span>REG_USBHS_DEVIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVIDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device Global Interrupt Disable Register </p>

</div>
</div>
<a id="aaac7da413c12b17738662214c74f1aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaac7da413c12b17738662214c74f1aee">&sect;&nbsp;</a></span>REG_USBHS_DEVIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVIER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device Global Interrupt Enable Register </p>

</div>
</div>
<a id="af708cd2934e9643a961d26de869b134a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af708cd2934e9643a961d26de869b134a">&sect;&nbsp;</a></span>REG_USBHS_DEVIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVIFR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003800CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device Global Interrupt Set Register </p>

</div>
</div>
<a id="a5f56832cd5dd1cd7c335ad66f04c63ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f56832cd5dd1cd7c335ad66f04c63ee">&sect;&nbsp;</a></span>REG_USBHS_DEVIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVIMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device Global Interrupt Mask Register </p>

</div>
</div>
<a id="ad0073a70ccde01ede70b99c0ad5a421a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0073a70ccde01ede70b99c0ad5a421a">&sect;&nbsp;</a></span>REG_USBHS_DEVISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_DEVISR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Device Global Interrupt Status Register </p>

</div>
</div>
<a id="a7b074347fe00b5b60829deb2417e7da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b074347fe00b5b60829deb2417e7da7">&sect;&nbsp;</a></span>REG_USBHS_FSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_FSM&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003882CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) General Finite State Machine Register </p>

</div>
</div>
<a id="a024670a7dd7888afe6e0ad44195fbe39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a024670a7dd7888afe6e0ad44195fbe39">&sect;&nbsp;</a></span>REG_USBHS_HSTADDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTADDR1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038424U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host Address 1 Register </p>

</div>
</div>
<a id="afbc0bfde47e8b13a42f5460e4e0ade3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbc0bfde47e8b13a42f5460e4e0ade3a">&sect;&nbsp;</a></span>REG_USBHS_HSTADDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTADDR2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038428U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host Address 2 Register </p>

</div>
</div>
<a id="a4b6a8fa1cf9e0a6c650d89919103963b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b6a8fa1cf9e0a6c650d89919103963b">&sect;&nbsp;</a></span>REG_USBHS_HSTADDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTADDR3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003842CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host Address 3 Register </p>

</div>
</div>
<a id="a315cf285e0e4d58fbe8425fd3f216fa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a315cf285e0e4d58fbe8425fd3f216fa8">&sect;&nbsp;</a></span>REG_USBHS_HSTCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTCTRL&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host General Control Register </p>

</div>
</div>
<a id="a87e4449aa802a25441f341c485dc9df0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87e4449aa802a25441f341c485dc9df0">&sect;&nbsp;</a></span>REG_USBHS_HSTDMAADDRESS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMAADDRESS1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038714U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Address Register (n = 1) </p>

</div>
</div>
<a id="a9415691e9be1c24017684e28a7d975a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9415691e9be1c24017684e28a7d975a1">&sect;&nbsp;</a></span>REG_USBHS_HSTDMAADDRESS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMAADDRESS2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038724U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Address Register (n = 2) </p>

</div>
</div>
<a id="a050ad008845b1a3acc382abd5a1b0d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a050ad008845b1a3acc382abd5a1b0d7b">&sect;&nbsp;</a></span>REG_USBHS_HSTDMAADDRESS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMAADDRESS3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038734U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Address Register (n = 3) </p>

</div>
</div>
<a id="a9136c926ba2e5de5060dfc102c396a34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9136c926ba2e5de5060dfc102c396a34">&sect;&nbsp;</a></span>REG_USBHS_HSTDMAADDRESS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMAADDRESS4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038744U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Address Register (n = 4) </p>

</div>
</div>
<a id="a27b0f2eb3ebef8cf32a20f87b0c67070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27b0f2eb3ebef8cf32a20f87b0c67070">&sect;&nbsp;</a></span>REG_USBHS_HSTDMAADDRESS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMAADDRESS5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038754U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Address Register (n = 5) </p>

</div>
</div>
<a id="a9e9b910644475d0029e92c21ad8d874f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e9b910644475d0029e92c21ad8d874f">&sect;&nbsp;</a></span>REG_USBHS_HSTDMAADDRESS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMAADDRESS6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038764U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Address Register (n = 6) </p>

</div>
</div>
<a id="a0554037dec1ffb9e44532e9d74217a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0554037dec1ffb9e44532e9d74217a36">&sect;&nbsp;</a></span>REG_USBHS_HSTDMAADDRESS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMAADDRESS7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038774U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Address Register (n = 7) </p>

</div>
</div>
<a id="a28373691cfcf1998f5f89a3a3998dde7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28373691cfcf1998f5f89a3a3998dde7">&sect;&nbsp;</a></span>REG_USBHS_HSTDMACONTROL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMACONTROL1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038718U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Control Register (n = 1) </p>

</div>
</div>
<a id="a97eba390617c98aeac785a211dc612f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97eba390617c98aeac785a211dc612f6">&sect;&nbsp;</a></span>REG_USBHS_HSTDMACONTROL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMACONTROL2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038728U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Control Register (n = 2) </p>

</div>
</div>
<a id="a67738b812cc5fa22d4ee87de9ef4cd0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67738b812cc5fa22d4ee87de9ef4cd0a">&sect;&nbsp;</a></span>REG_USBHS_HSTDMACONTROL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMACONTROL3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038738U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Control Register (n = 3) </p>

</div>
</div>
<a id="ae850007cd1746bf8f0530dadf3774440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae850007cd1746bf8f0530dadf3774440">&sect;&nbsp;</a></span>REG_USBHS_HSTDMACONTROL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMACONTROL4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038748U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Control Register (n = 4) </p>

</div>
</div>
<a id="ab2f8215e9d758663373989a12525922c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2f8215e9d758663373989a12525922c">&sect;&nbsp;</a></span>REG_USBHS_HSTDMACONTROL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMACONTROL5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038758U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Control Register (n = 5) </p>

</div>
</div>
<a id="ab102f354332c6987f6185b891621def3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab102f354332c6987f6185b891621def3">&sect;&nbsp;</a></span>REG_USBHS_HSTDMACONTROL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMACONTROL6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038768U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Control Register (n = 6) </p>

</div>
</div>
<a id="ac8cd9c8c30bdf11f36b8eca00c1bd3e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8cd9c8c30bdf11f36b8eca00c1bd3e1">&sect;&nbsp;</a></span>REG_USBHS_HSTDMACONTROL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMACONTROL7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038778U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Control Register (n = 7) </p>

</div>
</div>
<a id="afd0cb7f3a3b378f616c5ecb8fb08eca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd0cb7f3a3b378f616c5ecb8fb08eca1">&sect;&nbsp;</a></span>REG_USBHS_HSTDMANXTDSC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMANXTDSC1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038710U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Next Descriptor Address Register (n = 1) </p>

</div>
</div>
<a id="a62decf78a58e305660103dea48fda18c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62decf78a58e305660103dea48fda18c">&sect;&nbsp;</a></span>REG_USBHS_HSTDMANXTDSC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMANXTDSC2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038720U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Next Descriptor Address Register (n = 2) </p>

</div>
</div>
<a id="ae8190f8cb1dddb9000a7ad8a49645515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8190f8cb1dddb9000a7ad8a49645515">&sect;&nbsp;</a></span>REG_USBHS_HSTDMANXTDSC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMANXTDSC3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038730U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Next Descriptor Address Register (n = 3) </p>

</div>
</div>
<a id="a9949f271f36852f83163133406d7533c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9949f271f36852f83163133406d7533c">&sect;&nbsp;</a></span>REG_USBHS_HSTDMANXTDSC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMANXTDSC4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038740U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Next Descriptor Address Register (n = 4) </p>

</div>
</div>
<a id="a6ed0a7669273ed8aa5200ca9a23a1fd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ed0a7669273ed8aa5200ca9a23a1fd8">&sect;&nbsp;</a></span>REG_USBHS_HSTDMANXTDSC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMANXTDSC5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038750U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Next Descriptor Address Register (n = 5) </p>

</div>
</div>
<a id="af9fdc5c756da9043e529a5f2aa29d1b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9fdc5c756da9043e529a5f2aa29d1b2">&sect;&nbsp;</a></span>REG_USBHS_HSTDMANXTDSC6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMANXTDSC6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038760U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Next Descriptor Address Register (n = 6) </p>

</div>
</div>
<a id="a71ca0f1a814836888f78c48674215733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71ca0f1a814836888f78c48674215733">&sect;&nbsp;</a></span>REG_USBHS_HSTDMANXTDSC7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMANXTDSC7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038770U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Next Descriptor Address Register (n = 7) </p>

</div>
</div>
<a id="a98a167dbd0cb1dec688910ddbc153ac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98a167dbd0cb1dec688910ddbc153ac7">&sect;&nbsp;</a></span>REG_USBHS_HSTDMASTATUS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMASTATUS1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003871CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Status Register (n = 1) </p>

</div>
</div>
<a id="a325a770cbcdb708a434967bc298f1fae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a325a770cbcdb708a434967bc298f1fae">&sect;&nbsp;</a></span>REG_USBHS_HSTDMASTATUS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMASTATUS2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003872CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Status Register (n = 2) </p>

</div>
</div>
<a id="a725273fa89167ca101636012404c1aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a725273fa89167ca101636012404c1aeb">&sect;&nbsp;</a></span>REG_USBHS_HSTDMASTATUS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMASTATUS3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003873CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Status Register (n = 3) </p>

</div>
</div>
<a id="a2700bf9f7e5ff20406b3c01b7d579532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2700bf9f7e5ff20406b3c01b7d579532">&sect;&nbsp;</a></span>REG_USBHS_HSTDMASTATUS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMASTATUS4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003874CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Status Register (n = 4) </p>

</div>
</div>
<a id="a453a3f9e88cd21cac9be469c59f31ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a453a3f9e88cd21cac9be469c59f31ebd">&sect;&nbsp;</a></span>REG_USBHS_HSTDMASTATUS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMASTATUS5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003875CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Status Register (n = 5) </p>

</div>
</div>
<a id="aa60ff67b550eda039fe1ddacfd2cabd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa60ff67b550eda039fe1ddacfd2cabd3">&sect;&nbsp;</a></span>REG_USBHS_HSTDMASTATUS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMASTATUS6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003876CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Status Register (n = 6) </p>

</div>
</div>
<a id="ad386f14b47a82de8fca8ec5861f7e100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad386f14b47a82de8fca8ec5861f7e100">&sect;&nbsp;</a></span>REG_USBHS_HSTDMASTATUS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTDMASTATUS7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003877CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host DMA Channel Status Register (n = 7) </p>

</div>
</div>
<a id="ae492dd9d6fe72a2b41698ec515f6958b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae492dd9d6fe72a2b41698ec515f6958b">&sect;&nbsp;</a></span>REG_USBHS_HSTFNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTFNUM&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038420U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host Frame Number Register </p>

</div>
</div>
<a id="a779fdcecfc8c0a2441d3b799a9b68c3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a779fdcecfc8c0a2441d3b799a9b68c3e">&sect;&nbsp;</a></span>REG_USBHS_HSTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTICR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038408U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host Global Interrupt Clear Register </p>

</div>
</div>
<a id="ac019a3b42ebcbaafad1f769ea84dd3bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac019a3b42ebcbaafad1f769ea84dd3bf">&sect;&nbsp;</a></span>REG_USBHS_HSTIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTIDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038414U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host Global Interrupt Disable Register </p>

</div>
</div>
<a id="a026e4af91076b162f74435dcc292eaf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a026e4af91076b162f74435dcc292eaf1">&sect;&nbsp;</a></span>REG_USBHS_HSTIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTIER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038418U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host Global Interrupt Enable Register </p>

</div>
</div>
<a id="ab702911863244889f45ddf9b3efd9f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab702911863244889f45ddf9b3efd9f8d">&sect;&nbsp;</a></span>REG_USBHS_HSTIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTIFR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003840CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host Global Interrupt Set Register </p>

</div>
</div>
<a id="a3fe4d0fbb9653e7cacf2e3d43228c8f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fe4d0fbb9653e7cacf2e3d43228c8f2">&sect;&nbsp;</a></span>REG_USBHS_HSTIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTIMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038410U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host Global Interrupt Mask Register </p>

</div>
</div>
<a id="a35d7279cb18ba20622f1c11263ecadd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35d7279cb18ba20622f1c11263ecadd4">&sect;&nbsp;</a></span>REG_USBHS_HSTISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTISR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038404U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host Global Interrupt Status Register </p>

</div>
</div>
<a id="a3edefb506577399760f295cd5ee18850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3edefb506577399760f295cd5ee18850">&sect;&nbsp;</a></span>REG_USBHS_HSTPIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTPIP&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003841CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host Pipe Register </p>

</div>
</div>
<a id="a8d1f2d2c0153bf1428d1e6cbe28cf84b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d1f2d2c0153bf1428d1e6cbe28cf84b">&sect;&nbsp;</a></span>REG_USBHS_HSTPIPCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTPIPCFG&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038500U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host Pipe Configuration Register (n = 0) </p>

</div>
</div>
<a id="a2a81d5682850ffe23ad98658a838f3c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a81d5682850ffe23ad98658a838f3c4">&sect;&nbsp;</a></span>REG_USBHS_HSTPIPERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTPIPERR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038680U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host Pipe Error Register (n = 0) </p>

</div>
</div>
<a id="a34371da541f41b0b91986f7ce29967fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34371da541f41b0b91986f7ce29967fa">&sect;&nbsp;</a></span>REG_USBHS_HSTPIPICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTPIPICR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038560U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host Pipe Clear Register (n = 0) </p>

</div>
</div>
<a id="a9da09b2bc1d13b00a9ad8e75d27c0d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9da09b2bc1d13b00a9ad8e75d27c0d51">&sect;&nbsp;</a></span>REG_USBHS_HSTPIPIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTPIPIDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038620U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host Pipe Disable Register (n = 0) </p>

</div>
</div>
<a id="a60a59173cf51074118cbd04cf9c45206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60a59173cf51074118cbd04cf9c45206">&sect;&nbsp;</a></span>REG_USBHS_HSTPIPIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTPIPIER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400385F0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host Pipe Enable Register (n = 0) </p>

</div>
</div>
<a id="a5a583b7c10c434de3ebc4bef7f242144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a583b7c10c434de3ebc4bef7f242144">&sect;&nbsp;</a></span>REG_USBHS_HSTPIPIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTPIPIFR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038590U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host Pipe Set Register (n = 0) </p>

</div>
</div>
<a id="a2b4b1629d9ffe3a0f792cd64baaef3bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b4b1629d9ffe3a0f792cd64baaef3bf">&sect;&nbsp;</a></span>REG_USBHS_HSTPIPIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTPIPIMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400385C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host Pipe Mask Register (n = 0) </p>

</div>
</div>
<a id="a0d7be867fc496258beac9aca12ae0ec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d7be867fc496258beac9aca12ae0ec0">&sect;&nbsp;</a></span>REG_USBHS_HSTPIPINRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTPIPINRQ&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038650U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host Pipe IN Request Register (n = 0) </p>

</div>
</div>
<a id="a01e2844fc74da48fa42a1609d336c6c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01e2844fc74da48fa42a1609d336c6c6">&sect;&nbsp;</a></span>REG_USBHS_HSTPIPISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_HSTPIPISR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038530U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) Host Pipe Status Register (n = 0) </p>

</div>
</div>
<a id="a2f4a4cffc528e6e370baea6cc9eaf4b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f4a4cffc528e6e370baea6cc9eaf4b1">&sect;&nbsp;</a></span>REG_USBHS_SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_SCR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038808U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) General Status Clear Register </p>

</div>
</div>
<a id="aeeaf0e2798d546c246d92dfd1f16f905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeaf0e2798d546c246d92dfd1f16f905">&sect;&nbsp;</a></span>REG_USBHS_SFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_SFR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003880CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) General Status Set Register </p>

</div>
</div>
<a id="abdbc05a114ac9f9faae4c1d5369a13aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdbc05a114ac9f9faae4c1d5369a13aa">&sect;&nbsp;</a></span>REG_USBHS_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_SR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038804U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) General Status Register </p>

</div>
</div>
<a id="ae53b0fdbfdebbf30177679822dc11636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae53b0fdbfdebbf30177679822dc11636">&sect;&nbsp;</a></span>REG_USBHS_TSTA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_TSTA1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038810U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) General Test A1 Register </p>

</div>
</div>
<a id="a008bc506f7a4ee4caa1e2b0e44a2de23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a008bc506f7a4ee4caa1e2b0e44a2de23">&sect;&nbsp;</a></span>REG_USBHS_TSTA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_TSTA2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038814U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) General Test A2 Register </p>

</div>
</div>
<a id="a6f13c2059bc7e8f89df2d9cf82309109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f13c2059bc7e8f89df2d9cf82309109">&sect;&nbsp;</a></span>REG_USBHS_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USBHS_VERSION&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038818U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USBHS) General Version Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
