// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "11/07/2024 11:58:48"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RISC_V (
	ADC_CONVST,
	ADC_DIN,
	ADC_DOUT,
	ADC_SCLK,
	AUD_ADCDAT,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_DACDAT,
	AUD_DACLRCK,
	AUD_XCK,
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	CLOCK_50,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	FPGA_I2C_SCLK,
	FPGA_I2C_SDAT,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	IRDA_RXD,
	IRDA_TXD,
	KEY,
	LEDR,
	PS2_CLK,
	PS2_CLK2,
	PS2_DAT,
	PS2_DAT2,
	SW,
	TD_CLK27,
	TD_DATA,
	TD_HS,
	TD_RESET_N,
	TD_VS,
	VGA_BLANK_N,
	VGA_B,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS,
	GPIO_0,
	GPIO_1);
output 	ADC_CONVST;
output 	ADC_DIN;
input 	ADC_DOUT;
output 	ADC_SCLK;
input 	AUD_ADCDAT;
inout 	AUD_ADCLRCK;
inout 	AUD_BCLK;
output 	AUD_DACDAT;
inout 	AUD_DACLRCK;
output 	AUD_XCK;
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	CLOCK4_50;
input 	CLOCK_50;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
inout 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	FPGA_I2C_SCLK;
inout 	FPGA_I2C_SDAT;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	IRDA_RXD;
output 	IRDA_TXD;
input 	[3:0] KEY;
output 	[9:0] LEDR;
inout 	PS2_CLK;
inout 	PS2_CLK2;
inout 	PS2_DAT;
inout 	PS2_DAT2;
input 	[9:0] SW;
input 	TD_CLK27;
input 	[7:0] TD_DATA;
input 	TD_HS;
output 	TD_RESET_N;
input 	TD_VS;
output 	VGA_BLANK_N;
output 	[7:0] VGA_B;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;
inout 	[35:0] GPIO_0;
inout 	[35:0] GPIO_1;

// Design Ports Information
// ADC_CONVST	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DIN	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DOUT	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_SCLK	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_ADCDAT	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK4_50	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[1]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[2]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[3]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[5]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[7]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[8]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[9]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[10]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[11]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[12]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[0]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[1]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CAS_N	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CKE	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CLK	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CS_N	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_LDQM	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_RAS_N	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_UDQM	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_WE_N	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IRDA_RXD	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IRDA_TXD	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_CLK27	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[0]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[1]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[2]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[3]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[4]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[5]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[6]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[7]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_HS	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_RESET_N	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_VS	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_ADCLRCK	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACLRCK	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[0]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[1]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[2]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[3]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[4]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[5]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[6]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[7]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[8]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[9]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[10]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[11]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[12]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[13]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[14]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[15]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_CLK	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_CLK2	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_DAT	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_DAT2	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[3]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[4]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[5]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[6]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[7]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[8]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[9]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[10]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[11]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[12]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[13]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[14]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[15]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[16]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[17]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[18]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[19]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[20]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[21]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[22]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[23]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[24]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[25]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[26]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[27]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[28]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[29]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[30]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[31]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[32]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[33]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[34]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[35]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[1]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[3]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[5]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[6]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[7]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[8]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[9]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[10]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[11]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[12]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[13]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[14]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[15]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[16]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[17]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[18]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[19]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[20]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[21]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[22]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[23]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[24]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[25]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[26]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[27]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[28]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[29]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[30]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[31]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[32]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[33]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[34]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[35]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ADC_DOUT~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \CLOCK4_50~input_o ;
wire \CLOCK_50~input_o ;
wire \IRDA_RXD~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \TD_CLK27~input_o ;
wire \TD_DATA[0]~input_o ;
wire \TD_DATA[1]~input_o ;
wire \TD_DATA[2]~input_o ;
wire \TD_DATA[3]~input_o ;
wire \TD_DATA[4]~input_o ;
wire \TD_DATA[5]~input_o ;
wire \TD_DATA[6]~input_o ;
wire \TD_DATA[7]~input_o ;
wire \TD_HS~input_o ;
wire \TD_VS~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_BCLK~input_o ;
wire \AUD_DACLRCK~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \FPGA_I2C_SDAT~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_CLK2~input_o ;
wire \PS2_DAT~input_o ;
wire \PS2_DAT2~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[28]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \GPIO_1[34]~input_o ;
wire \GPIO_1[35]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \KEY[2]~input_o ;
wire \cld1|clock25~0_combout ;
wire \cld1|clock25~feeder_combout ;
wire \cld1|clock25~q ;
wire \cld2|clock25~0_combout ;
wire \cld2|clock25~q ;
wire \cld3|clock25~0_combout ;
wire \cld3|clock25~q ;
wire \cld4|clock25~0_combout ;
wire \cld4|clock25~q ;
wire \pc|addr[0]~0_combout ;
wire \KEY[3]~input_o ;
wire \pc|Add0~5_sumout ;
wire \pc|Add0~6 ;
wire \pc|Add0~9_sumout ;
wire \pc|Add0~10 ;
wire \pc|Add0~13_sumout ;
wire \pc|Add0~14 ;
wire \pc|Add0~25_sumout ;
wire \pc|Add0~26 ;
wire \pc|Add0~21_sumout ;
wire \pc|Add0~22 ;
wire \pc|Add0~17_sumout ;
wire \pc|Add0~18 ;
wire \pc|Add0~1_sumout ;
wire \seven_seg|Add0~2 ;
wire \seven_seg|Add0~6 ;
wire \seven_seg|Add0~10 ;
wire \seven_seg|Add0~14 ;
wire \seven_seg|Add0~18 ;
wire \seven_seg|Add0~22 ;
wire \seven_seg|Add0~26 ;
wire \seven_seg|Add0~29_sumout ;
wire \seven_seg|Add0~25_sumout ;
wire \seven_seg|Add0~21_sumout ;
wire \seven_seg|Add0~17_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_4~22_cout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_4~6 ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_4~10 ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_4~14 ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_4~18 ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_4~13_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_4~17_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_4~9_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ;
wire \seven_seg|twos_comp[5]~4_combout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ;
wire \seven_seg|twos_comp[4]~3_combout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_4~5_sumout ;
wire \seven_seg|Add0~13_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_5~14_cout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_5~6 ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_5~18 ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_5~22 ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_5~26 ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_5~10_cout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_5~25_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_5~21_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_5~17_sumout ;
wire \seven_seg|twos_comp[3]~2_combout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \seven_seg|Add0~9_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_6~18_cout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_6~6 ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_6~10 ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_6~22 ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_6~26 ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_6~14_cout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_6~25_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_6~21_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \seven_seg|twos_comp[2]~1_combout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \seven_seg|Add0~5_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_7~22_cout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_7~6 ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_7~10 ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_7~14 ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_7~26 ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_7~18_cout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_7~25_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \seven_seg|twos_comp[1]~0_combout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \seven_seg|Add0~1_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_8~22_cout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_8~2 ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_8~10 ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_8~14 ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_8~18 ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_8~26_cout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_8~17_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ;
wire \seven_seg|dig0|WideOr6~0_combout ;
wire \seven_seg|dig0|WideOr5~0_combout ;
wire \seven_seg|dig0|WideOr4~0_combout ;
wire \seven_seg|dig0|WideOr3~0_combout ;
wire \seven_seg|dig0|WideOr2~0_combout ;
wire \seven_seg|dig0|WideOr1~0_combout ;
wire \seven_seg|dig0|WideOr0~0_combout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_4~22_cout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_4~6 ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_4~10 ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_4~14 ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_4~18 ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_4~17_sumout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_4~13_sumout ;
wire \seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~13_combout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_4~9_sumout ;
wire \seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ;
wire \seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_4~5_sumout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_5~26_cout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_5~22 ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_5~10 ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_5~14 ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_5~18 ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_5~6_cout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_5~6 ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_5~7 ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_5~14 ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_5~15 ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_5~18 ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_5~19 ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_5~10 ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_5~11 ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_5~9_sumout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_5~17_sumout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_5~13_sumout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~10_combout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~11_combout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_5~5_sumout ;
wire \seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~7_combout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ;
wire \seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \seven_seg|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_5~21_sumout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_6~26_cout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_6~22 ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_6~18 ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_6~10 ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_6~14 ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_6~18_cout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_6~6 ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_6~10 ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_6~22 ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_6~26 ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_6~14_cout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_6~25_sumout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~8_combout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_6~21_sumout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|StageOut[20]~4_combout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_6~9_sumout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_6~5_sumout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \seven_seg|Div0|auto_generated|divider|divider|StageOut[22]~4_combout ;
wire \seven_seg|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ;
wire \seven_seg|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \seven_seg|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_7~26_cout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_7~22 ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_7~18 ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_7~14 ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_7~10 ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_7~22_cout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_7~6 ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_7~10 ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_7~14 ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_7~26 ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_7~18_cout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_7~25_sumout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|StageOut[27]~7_combout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|StageOut[27]~9_combout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|StageOut[26]~5_combout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_7~13_sumout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|StageOut[25]~2_combout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_7~9_sumout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_7~5_sumout ;
wire \seven_seg|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \seven_seg|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ;
wire \seven_seg|Div0|auto_generated|divider|divider|StageOut[26]~10_combout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \seven_seg|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_7~21_sumout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_8~26_cout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_8~22_cout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_8~18_cout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_8~14_cout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_8~10_cout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \seven_seg|Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_8~26_cout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_8~6 ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_8~10 ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_8~14 ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_8~18 ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_8~22_cout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_8~1_sumout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_8~9_sumout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_8~17_sumout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_8~5_sumout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|op_8~13_sumout ;
wire \seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ;
wire \seven_seg|dig1|WideOr6~0_combout ;
wire \seven_seg|dig1|WideOr5~0_combout ;
wire \seven_seg|dig1|WideOr4~0_combout ;
wire \seven_seg|dig1|WideOr3~0_combout ;
wire \seven_seg|dig1|WideOr2~0_combout ;
wire \seven_seg|dig1|WideOr1~0_combout ;
wire \seven_seg|dig1|WideOr0~0_combout ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_7~34_cout ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_7~30 ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_7~26 ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_7~22 ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_7~18 ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_7~14 ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_7~10 ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_7~6 ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_7~5_sumout ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_7~9_sumout ;
wire \seven_seg|Div1|auto_generated|divider|divider|StageOut[53]~0_combout ;
wire \seven_seg|Div1|auto_generated|divider|divider|StageOut[53]~1_combout ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_7~13_sumout ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_7~17_sumout ;
wire \seven_seg|Div1|auto_generated|divider|divider|StageOut[51]~2_combout ;
wire \seven_seg|Div1|auto_generated|divider|divider|StageOut[51]~3_combout ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_7~21_sumout ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_7~25_sumout ;
wire \seven_seg|Div1|auto_generated|divider|divider|StageOut[49]~4_combout ;
wire \seven_seg|Div1|auto_generated|divider|divider|StageOut[49]~5_combout ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_7~29_sumout ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_8~38_cout ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_8~34_cout ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_8~30_cout ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_8~26_cout ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_8~22_cout ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_8~18_cout ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_8~14_cout ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_8~10_cout ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_8~6_cout ;
wire \seven_seg|Div1|auto_generated|divider|divider|op_8~1_sumout ;
wire \seven_seg|Mod2|auto_generated|divider|divider|op_8~6 ;
wire \seven_seg|Mod2|auto_generated|divider|divider|op_8~7 ;
wire \seven_seg|Mod2|auto_generated|divider|divider|op_8~10 ;
wire \seven_seg|Mod2|auto_generated|divider|divider|op_8~11 ;
wire \seven_seg|Mod2|auto_generated|divider|divider|op_8~14 ;
wire \seven_seg|Mod2|auto_generated|divider|divider|op_8~15 ;
wire \seven_seg|Mod2|auto_generated|divider|divider|op_8~18 ;
wire \seven_seg|Mod2|auto_generated|divider|divider|op_8~19 ;
wire \seven_seg|Mod2|auto_generated|divider|divider|op_8~1_sumout ;
wire \seven_seg|Mod2|auto_generated|divider|divider|op_8~5_sumout ;
wire \seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout ;
wire \seven_seg|Mod2|auto_generated|divider|divider|op_8~17_sumout ;
wire \seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ;
wire \seven_seg|Mod2|auto_generated|divider|divider|op_8~9_sumout ;
wire \seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout ;
wire \seven_seg|Mod2|auto_generated|divider|divider|op_8~13_sumout ;
wire \seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout ;
wire \seven_seg|dig2|WideOr6~0_combout ;
wire \seven_seg|dig2|WideOr5~0_combout ;
wire \seven_seg|dig2|WideOr4~0_combout ;
wire \seven_seg|dig2|WideOr3~0_combout ;
wire \seven_seg|dig2|WideOr2~0_combout ;
wire \seven_seg|dig2|WideOr1~0_combout ;
wire \seven_seg|dig2|WideOr0~0_combout ;
wire [31:0] \pc|addr ;


// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \ADC_CONVST~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CONVST),
	.obar());
// synopsys translate_off
defparam \ADC_CONVST~output .bus_hold = "false";
defparam \ADC_CONVST~output .open_drain_output = "false";
defparam \ADC_CONVST~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \ADC_DIN~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_DIN),
	.obar());
// synopsys translate_off
defparam \ADC_DIN~output .bus_hold = "false";
defparam \ADC_DIN~output .open_drain_output = "false";
defparam \ADC_DIN~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \ADC_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCLK),
	.obar());
// synopsys translate_off
defparam \ADC_SCLK~output .bus_hold = "false";
defparam \ADC_SCLK~output .open_drain_output = "false";
defparam \ADC_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \AUD_DACDAT~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
defparam \AUD_DACDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N76
cyclonev_io_obuf \AUD_XCK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
defparam \AUD_XCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
defparam \DRAM_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
defparam \DRAM_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
defparam \DRAM_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
defparam \DRAM_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
defparam \DRAM_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
defparam \DRAM_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
defparam \DRAM_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
defparam \DRAM_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
defparam \DRAM_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
defparam \DRAM_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
defparam \DRAM_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
defparam \DRAM_ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
defparam \DRAM_ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
defparam \DRAM_BA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
defparam \DRAM_BA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
defparam \DRAM_CAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
defparam \DRAM_CKE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
defparam \DRAM_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
defparam \DRAM_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
defparam \DRAM_LDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
defparam \DRAM_RAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
defparam \DRAM_UDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
defparam \DRAM_WE_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \FPGA_I2C_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SCLK~output .bus_hold = "false";
defparam \FPGA_I2C_SCLK~output .open_drain_output = "false";
defparam \FPGA_I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\seven_seg|dig0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\seven_seg|dig0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\seven_seg|dig0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\seven_seg|dig0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\seven_seg|dig0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\seven_seg|dig0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\seven_seg|dig0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\seven_seg|dig1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\seven_seg|dig1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\seven_seg|dig1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\seven_seg|dig1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\seven_seg|dig1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\seven_seg|dig1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\seven_seg|dig1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\seven_seg|dig2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\seven_seg|dig2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\seven_seg|dig2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\seven_seg|dig2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\seven_seg|dig2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\seven_seg|dig2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\seven_seg|dig2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\pc|addr [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \IRDA_TXD~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IRDA_TXD),
	.obar());
// synopsys translate_off
defparam \IRDA_TXD~output .bus_hold = "false";
defparam \IRDA_TXD~output .open_drain_output = "false";
defparam \IRDA_TXD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N93
cyclonev_io_obuf \TD_RESET_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TD_RESET_N),
	.obar());
// synopsys translate_off
defparam \TD_RESET_N~output .bus_hold = "false";
defparam \TD_RESET_N~output .open_drain_output = "false";
defparam \TD_RESET_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N19
cyclonev_io_obuf \AUD_ADCLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_ADCLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "true";
defparam \AUD_ADCLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \AUD_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_BCLK),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "true";
defparam \AUD_BCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \AUD_DACLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "true";
defparam \AUD_DACLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
defparam \DRAM_DQ[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
defparam \DRAM_DQ[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
defparam \DRAM_DQ[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
defparam \DRAM_DQ[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
defparam \DRAM_DQ[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
defparam \DRAM_DQ[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
defparam \DRAM_DQ[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
defparam \DRAM_DQ[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
defparam \DRAM_DQ[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
defparam \DRAM_DQ[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
defparam \DRAM_DQ[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
defparam \DRAM_DQ[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
defparam \DRAM_DQ[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
defparam \DRAM_DQ[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
defparam \DRAM_DQ[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
defparam \DRAM_DQ[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \FPGA_I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SDAT~output .bus_hold = "false";
defparam \FPGA_I2C_SDAT~output .open_drain_output = "true";
defparam \FPGA_I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
defparam \PS2_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \PS2_CLK2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK2),
	.obar());
// synopsys translate_off
defparam \PS2_CLK2~output .bus_hold = "false";
defparam \PS2_CLK2~output .open_drain_output = "true";
defparam \PS2_CLK2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
defparam \PS2_DAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \PS2_DAT2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT2),
	.obar());
// synopsys translate_off
defparam \PS2_DAT2~output .bus_hold = "false";
defparam \PS2_DAT2~output .open_drain_output = "true";
defparam \PS2_DAT2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
defparam \GPIO_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
defparam \GPIO_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
defparam \GPIO_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
defparam \GPIO_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
defparam \GPIO_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
defparam \GPIO_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
defparam \GPIO_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
defparam \GPIO_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
defparam \GPIO_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
defparam \GPIO_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
defparam \GPIO_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \GPIO_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "true";
defparam \GPIO_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
defparam \GPIO_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
defparam \GPIO_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
defparam \GPIO_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
defparam \GPIO_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
defparam \GPIO_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
defparam \GPIO_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
defparam \GPIO_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
defparam \GPIO_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
defparam \GPIO_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
defparam \GPIO_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
defparam \GPIO_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
defparam \GPIO_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
defparam \GPIO_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
defparam \GPIO_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
defparam \GPIO_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
defparam \GPIO_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
defparam \GPIO_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \GPIO_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "true";
defparam \GPIO_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
defparam \GPIO_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
defparam \GPIO_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
defparam \GPIO_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
defparam \GPIO_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \GPIO_1[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "true";
defparam \GPIO_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \GPIO_1[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "true";
defparam \GPIO_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N54
cyclonev_lcell_comb \cld1|clock25~0 (
// Equation(s):
// \cld1|clock25~0_combout  = ( !\cld1|clock25~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cld1|clock25~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cld1|clock25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cld1|clock25~0 .extended_lut = "off";
defparam \cld1|clock25~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cld1|clock25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N54
cyclonev_lcell_comb \cld1|clock25~feeder (
// Equation(s):
// \cld1|clock25~feeder_combout  = ( \cld1|clock25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cld1|clock25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cld1|clock25~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cld1|clock25~feeder .extended_lut = "off";
defparam \cld1|clock25~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cld1|clock25~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y11_N56
dffeas \cld1|clock25 (
	.clk(\KEY[2]~input_o ),
	.d(\cld1|clock25~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cld1|clock25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cld1|clock25 .is_wysiwyg = "true";
defparam \cld1|clock25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N9
cyclonev_lcell_comb \cld2|clock25~0 (
// Equation(s):
// \cld2|clock25~0_combout  = !\cld2|clock25~q 

	.dataa(gnd),
	.datab(!\cld2|clock25~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cld2|clock25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cld2|clock25~0 .extended_lut = "off";
defparam \cld2|clock25~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \cld2|clock25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y11_N50
dffeas \cld2|clock25 (
	.clk(\cld1|clock25~q ),
	.d(gnd),
	.asdata(\cld2|clock25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cld2|clock25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cld2|clock25 .is_wysiwyg = "true";
defparam \cld2|clock25 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N0
cyclonev_lcell_comb \cld3|clock25~0 (
// Equation(s):
// \cld3|clock25~0_combout  = !\cld3|clock25~q 

	.dataa(gnd),
	.datab(!\cld3|clock25~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cld3|clock25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cld3|clock25~0 .extended_lut = "off";
defparam \cld3|clock25~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \cld3|clock25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y11_N59
dffeas \cld3|clock25 (
	.clk(\cld2|clock25~q ),
	.d(gnd),
	.asdata(\cld3|clock25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cld3|clock25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cld3|clock25 .is_wysiwyg = "true";
defparam \cld3|clock25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N30
cyclonev_lcell_comb \cld4|clock25~0 (
// Equation(s):
// \cld4|clock25~0_combout  = !\cld4|clock25~q 

	.dataa(gnd),
	.datab(!\cld4|clock25~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cld4|clock25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cld4|clock25~0 .extended_lut = "off";
defparam \cld4|clock25~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \cld4|clock25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N26
dffeas \cld4|clock25 (
	.clk(\cld3|clock25~q ),
	.d(gnd),
	.asdata(\cld4|clock25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cld4|clock25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cld4|clock25 .is_wysiwyg = "true";
defparam \cld4|clock25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N33
cyclonev_lcell_comb \pc|addr[0]~0 (
// Equation(s):
// \pc|addr[0]~0_combout  = !\pc|addr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|addr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|addr[0]~0 .extended_lut = "off";
defparam \pc|addr[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \pc|addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y11_N38
dffeas \pc|addr[0] (
	.clk(\cld4|clock25~q ),
	.d(gnd),
	.asdata(\pc|addr[0]~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|addr[0] .is_wysiwyg = "true";
defparam \pc|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N0
cyclonev_lcell_comb \pc|Add0~5 (
// Equation(s):
// \pc|Add0~5_sumout  = SUM(( \pc|addr [0] ) + ( \pc|addr [1] ) + ( !VCC ))
// \pc|Add0~6  = CARRY(( \pc|addr [0] ) + ( \pc|addr [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|addr [1]),
	.datad(!\pc|addr [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pc|Add0~5_sumout ),
	.cout(\pc|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \pc|Add0~5 .extended_lut = "off";
defparam \pc|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \pc|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N50
dffeas \pc|addr[1] (
	.clk(\cld4|clock25~q ),
	.d(gnd),
	.asdata(\pc|Add0~5_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|addr[1] .is_wysiwyg = "true";
defparam \pc|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N3
cyclonev_lcell_comb \pc|Add0~9 (
// Equation(s):
// \pc|Add0~9_sumout  = SUM(( \pc|addr [2] ) + ( GND ) + ( \pc|Add0~6  ))
// \pc|Add0~10  = CARRY(( \pc|addr [2] ) + ( GND ) + ( \pc|Add0~6  ))

	.dataa(!\pc|addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc|Add0~9_sumout ),
	.cout(\pc|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pc|Add0~9 .extended_lut = "off";
defparam \pc|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \pc|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N53
dffeas \pc|addr[2] (
	.clk(\cld4|clock25~q ),
	.d(gnd),
	.asdata(\pc|Add0~9_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|addr[2] .is_wysiwyg = "true";
defparam \pc|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N6
cyclonev_lcell_comb \pc|Add0~13 (
// Equation(s):
// \pc|Add0~13_sumout  = SUM(( \pc|addr [3] ) + ( GND ) + ( \pc|Add0~10  ))
// \pc|Add0~14  = CARRY(( \pc|addr [3] ) + ( GND ) + ( \pc|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|addr [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc|Add0~13_sumout ),
	.cout(\pc|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pc|Add0~13 .extended_lut = "off";
defparam \pc|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N56
dffeas \pc|addr[3] (
	.clk(\cld4|clock25~q ),
	.d(gnd),
	.asdata(\pc|Add0~13_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|addr[3] .is_wysiwyg = "true";
defparam \pc|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N9
cyclonev_lcell_comb \pc|Add0~25 (
// Equation(s):
// \pc|Add0~25_sumout  = SUM(( \pc|addr [4] ) + ( GND ) + ( \pc|Add0~14  ))
// \pc|Add0~26  = CARRY(( \pc|addr [4] ) + ( GND ) + ( \pc|Add0~14  ))

	.dataa(!\pc|addr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc|Add0~25_sumout ),
	.cout(\pc|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pc|Add0~25 .extended_lut = "off";
defparam \pc|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \pc|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N35
dffeas \pc|addr[4] (
	.clk(\cld4|clock25~q ),
	.d(gnd),
	.asdata(\pc|Add0~25_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|addr[4] .is_wysiwyg = "true";
defparam \pc|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N12
cyclonev_lcell_comb \pc|Add0~21 (
// Equation(s):
// \pc|Add0~21_sumout  = SUM(( \pc|addr [5] ) + ( GND ) + ( \pc|Add0~26  ))
// \pc|Add0~22  = CARRY(( \pc|addr [5] ) + ( GND ) + ( \pc|Add0~26  ))

	.dataa(gnd),
	.datab(!\pc|addr [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc|Add0~21_sumout ),
	.cout(\pc|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pc|Add0~21 .extended_lut = "off";
defparam \pc|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \pc|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N32
dffeas \pc|addr[5] (
	.clk(\cld4|clock25~q ),
	.d(gnd),
	.asdata(\pc|Add0~21_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|addr[5] .is_wysiwyg = "true";
defparam \pc|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N15
cyclonev_lcell_comb \pc|Add0~17 (
// Equation(s):
// \pc|Add0~17_sumout  = SUM(( \pc|addr [6] ) + ( GND ) + ( \pc|Add0~22  ))
// \pc|Add0~18  = CARRY(( \pc|addr [6] ) + ( GND ) + ( \pc|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|addr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc|Add0~17_sumout ),
	.cout(\pc|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pc|Add0~17 .extended_lut = "off";
defparam \pc|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N8
dffeas \pc|addr[6] (
	.clk(\cld4|clock25~q ),
	.d(gnd),
	.asdata(\pc|Add0~17_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|addr[6] .is_wysiwyg = "true";
defparam \pc|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N18
cyclonev_lcell_comb \pc|Add0~1 (
// Equation(s):
// \pc|Add0~1_sumout  = SUM(( \pc|addr [7] ) + ( GND ) + ( \pc|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|addr [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|Add0~1 .extended_lut = "off";
defparam \pc|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N5
dffeas \pc|addr[7] (
	.clk(\cld4|clock25~q ),
	.d(gnd),
	.asdata(\pc|Add0~1_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|addr[7] .is_wysiwyg = "true";
defparam \pc|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N0
cyclonev_lcell_comb \seven_seg|Add0~1 (
// Equation(s):
// \seven_seg|Add0~1_sumout  = SUM(( !\pc|addr [0] ) + ( VCC ) + ( !VCC ))
// \seven_seg|Add0~2  = CARRY(( !\pc|addr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\pc|addr [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Add0~1_sumout ),
	.cout(\seven_seg|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Add0~1 .extended_lut = "off";
defparam \seven_seg|Add0~1 .lut_mask = 64'h000000000000CCCC;
defparam \seven_seg|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N3
cyclonev_lcell_comb \seven_seg|Add0~5 (
// Equation(s):
// \seven_seg|Add0~5_sumout  = SUM(( !\pc|addr [1] ) + ( GND ) + ( \seven_seg|Add0~2  ))
// \seven_seg|Add0~6  = CARRY(( !\pc|addr [1] ) + ( GND ) + ( \seven_seg|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|addr [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Add0~5_sumout ),
	.cout(\seven_seg|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Add0~5 .extended_lut = "off";
defparam \seven_seg|Add0~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \seven_seg|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N6
cyclonev_lcell_comb \seven_seg|Add0~9 (
// Equation(s):
// \seven_seg|Add0~9_sumout  = SUM(( !\pc|addr [2] ) + ( GND ) + ( \seven_seg|Add0~6  ))
// \seven_seg|Add0~10  = CARRY(( !\pc|addr [2] ) + ( GND ) + ( \seven_seg|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|addr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Add0~9_sumout ),
	.cout(\seven_seg|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Add0~9 .extended_lut = "off";
defparam \seven_seg|Add0~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \seven_seg|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N9
cyclonev_lcell_comb \seven_seg|Add0~13 (
// Equation(s):
// \seven_seg|Add0~13_sumout  = SUM(( !\pc|addr [3] ) + ( GND ) + ( \seven_seg|Add0~10  ))
// \seven_seg|Add0~14  = CARRY(( !\pc|addr [3] ) + ( GND ) + ( \seven_seg|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|addr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Add0~13_sumout ),
	.cout(\seven_seg|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Add0~13 .extended_lut = "off";
defparam \seven_seg|Add0~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \seven_seg|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N12
cyclonev_lcell_comb \seven_seg|Add0~17 (
// Equation(s):
// \seven_seg|Add0~17_sumout  = SUM(( !\pc|addr [4] ) + ( GND ) + ( \seven_seg|Add0~14  ))
// \seven_seg|Add0~18  = CARRY(( !\pc|addr [4] ) + ( GND ) + ( \seven_seg|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|addr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Add0~17_sumout ),
	.cout(\seven_seg|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Add0~17 .extended_lut = "off";
defparam \seven_seg|Add0~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \seven_seg|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N15
cyclonev_lcell_comb \seven_seg|Add0~21 (
// Equation(s):
// \seven_seg|Add0~21_sumout  = SUM(( !\pc|addr [5] ) + ( GND ) + ( \seven_seg|Add0~18  ))
// \seven_seg|Add0~22  = CARRY(( !\pc|addr [5] ) + ( GND ) + ( \seven_seg|Add0~18  ))

	.dataa(!\pc|addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Add0~21_sumout ),
	.cout(\seven_seg|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Add0~21 .extended_lut = "off";
defparam \seven_seg|Add0~21 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \seven_seg|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N18
cyclonev_lcell_comb \seven_seg|Add0~25 (
// Equation(s):
// \seven_seg|Add0~25_sumout  = SUM(( !\pc|addr [6] ) + ( GND ) + ( \seven_seg|Add0~22  ))
// \seven_seg|Add0~26  = CARRY(( !\pc|addr [6] ) + ( GND ) + ( \seven_seg|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|addr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Add0~25_sumout ),
	.cout(\seven_seg|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Add0~25 .extended_lut = "off";
defparam \seven_seg|Add0~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \seven_seg|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N21
cyclonev_lcell_comb \seven_seg|Add0~29 (
// Equation(s):
// \seven_seg|Add0~29_sumout  = SUM(( !\pc|addr [7] ) + ( GND ) + ( \seven_seg|Add0~26  ))

	.dataa(!\pc|addr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Add0~29 .extended_lut = "off";
defparam \seven_seg|Add0~29 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \seven_seg|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N24
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N27
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (!\pc|addr [7] & ((\pc|addr [4]))) # (\pc|addr [7] & (\seven_seg|Add0~17_sumout )) ) + ( VCC ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_4~22_cout  ))
// \seven_seg|Mod0|auto_generated|divider|divider|op_4~6  = CARRY(( (!\pc|addr [7] & ((\pc|addr [4]))) # (\pc|addr [7] & (\seven_seg|Add0~17_sumout )) ) + ( VCC ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\pc|addr [7]),
	.datab(!\seven_seg|Add0~17_sumout ),
	.datac(!\pc|addr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000000000001B1B;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N30
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( GND ) + ( (!\pc|addr [7] & (\pc|addr [5])) # (\pc|addr [7] & ((\seven_seg|Add0~21_sumout ))) ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_4~6  ))
// \seven_seg|Mod0|auto_generated|divider|divider|op_4~10  = CARRY(( GND ) + ( (!\pc|addr [7] & (\pc|addr [5])) # (\pc|addr [7] & ((\seven_seg|Add0~21_sumout ))) ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_4~6  ))

	.dataa(!\pc|addr [7]),
	.datab(gnd),
	.datac(!\pc|addr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Add0~21_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000F5A000000000;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N33
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( VCC ) + ( (!\pc|addr [7] & (\pc|addr [6])) # (\pc|addr [7] & ((\seven_seg|Add0~25_sumout ))) ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_4~10  ))
// \seven_seg|Mod0|auto_generated|divider|divider|op_4~14  = CARRY(( VCC ) + ( (!\pc|addr [7] & (\pc|addr [6])) # (\pc|addr [7] & ((\seven_seg|Add0~25_sumout ))) ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\pc|addr [7]),
	.datab(gnd),
	.datac(!\pc|addr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Add0~25_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000F5A00000FFFF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N36
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (\seven_seg|Add0~29_sumout  & \pc|addr [7]) ) + ( GND ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_4~14  ))
// \seven_seg|Mod0|auto_generated|divider|divider|op_4~18  = CARRY(( (\seven_seg|Add0~29_sumout  & \pc|addr [7]) ) + ( GND ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\seven_seg|Add0~29_sumout ),
	.datab(gnd),
	.datac(!\pc|addr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF00000505;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N39
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N21
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~16 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|op_4~13_sumout  & ( !\seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~16 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~16 .lut_mask = 64'h00000000F0F0F0F0;
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N42
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~18 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\pc|addr [7] & (\pc|addr [6])) # (\pc|addr [7] & ((\seven_seg|Add0~25_sumout ))) ) ) # ( 
// !\seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \seven_seg|Mod0|auto_generated|divider|divider|op_4~13_sumout  ) )

	.dataa(!\pc|addr [7]),
	.datab(!\pc|addr [6]),
	.datac(!\seven_seg|Add0~25_sumout ),
	.datad(!\seven_seg|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~18 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~18 .lut_mask = 64'h00FF00FF27272727;
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N12
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~12 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|op_4~9_sumout  & ( !\seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\seven_seg|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~12 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~12 .lut_mask = 64'h0000FFFF00000000;
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N30
cyclonev_lcell_comb \seven_seg|twos_comp[5]~4 (
// Equation(s):
// \seven_seg|twos_comp[5]~4_combout  = ( \pc|addr [7] & ( \pc|addr [5] & ( \seven_seg|Add0~21_sumout  ) ) ) # ( !\pc|addr [7] & ( \pc|addr [5] ) ) # ( \pc|addr [7] & ( !\pc|addr [5] & ( \seven_seg|Add0~21_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seven_seg|Add0~21_sumout ),
	.datad(gnd),
	.datae(!\pc|addr [7]),
	.dataf(!\pc|addr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|twos_comp[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|twos_comp[5]~4 .extended_lut = "off";
defparam \seven_seg|twos_comp[5]~4 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \seven_seg|twos_comp[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N24
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~13 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \seven_seg|twos_comp[5]~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seven_seg|twos_comp[5]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~13 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N48
cyclonev_lcell_comb \seven_seg|twos_comp[4]~3 (
// Equation(s):
// \seven_seg|twos_comp[4]~3_combout  = ( \seven_seg|Add0~17_sumout  & ( (\pc|addr [4]) # (\pc|addr [7]) ) ) # ( !\seven_seg|Add0~17_sumout  & ( (!\pc|addr [7] & \pc|addr [4]) ) )

	.dataa(!\pc|addr [7]),
	.datab(gnd),
	.datac(!\pc|addr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|twos_comp[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|twos_comp[4]~3 .extended_lut = "off";
defparam \seven_seg|twos_comp[4]~3 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \seven_seg|twos_comp[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N12
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_5~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h000000000000FFFF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N15
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( (!\pc|addr [7] & (\pc|addr [3])) # (\pc|addr [7] & ((\seven_seg|Add0~13_sumout ))) ) + ( VCC ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_5~14_cout  ))
// \seven_seg|Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( (!\pc|addr [7] & (\pc|addr [3])) # (\pc|addr [7] & ((\seven_seg|Add0~13_sumout ))) ) + ( VCC ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(!\pc|addr [3]),
	.datab(!\seven_seg|Add0~13_sumout ),
	.datac(!\pc|addr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000005353;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N18
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\seven_seg|twos_comp[4]~3_combout )) ) + ( GND ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_5~6  ))
// \seven_seg|Mod0|auto_generated|divider|divider|op_5~18  = CARRY(( (!\seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\seven_seg|twos_comp[4]~3_combout )) ) + ( GND ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_5~6  ))

	.dataa(!\seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\seven_seg|twos_comp[4]~3_combout ),
	.datac(gnd),
	.datad(!\seven_seg|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF000011BB;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N21
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( VCC ) + ( (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ) # (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ) ) + ( 
// \seven_seg|Mod0|auto_generated|divider|divider|op_5~18  ))
// \seven_seg|Mod0|auto_generated|divider|divider|op_5~22  = CARRY(( VCC ) + ( (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ) # (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ) ) + ( 
// \seven_seg|Mod0|auto_generated|divider|divider|op_5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000F0000000FFFF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N24
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_5~25_sumout  = SUM(( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout  ) + ( GND ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_5~22  ))
// \seven_seg|Mod0|auto_generated|divider|divider|op_5~26  = CARRY(( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout  ) + ( GND ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N27
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_5~10_cout  = CARRY(( (!\seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\seven_seg|Mod0|auto_generated|divider|divider|op_4~17_sumout )))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\seven_seg|Add0~29_sumout  & (\pc|addr [7]))) ) + ( VCC ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\seven_seg|Add0~29_sumout ),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\pc|addr [7]),
	.datad(!\seven_seg|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_5~10 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_5~10 .lut_mask = 64'h00000000000001CD;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_5~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N30
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_5~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N57
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~17 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout  = ( \seven_seg|Add0~25_sumout  & ( (\seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\pc|addr [6]) # (\pc|addr [7]))) ) ) # ( !\seven_seg|Add0~25_sumout  & ( 
// (!\pc|addr [7] & (\seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout  & \pc|addr [6])) ) )

	.dataa(!\pc|addr [7]),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\pc|addr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~17 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~17 .lut_mask = 64'h0202020213131313;
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N39
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~14 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout  ) # ( !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout  & ( 
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout  ) )

	.dataa(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~14 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~14 .lut_mask = 64'h55555555FFFFFFFF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N51
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|StageOut[15]~8 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( \seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \seven_seg|twos_comp[4]~3_combout  ) ) ) # ( 
// !\seven_seg|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( \seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \seven_seg|twos_comp[4]~3_combout  ) ) ) # ( \seven_seg|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( 
// !\seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seven_seg|twos_comp[4]~3_combout ),
	.datad(gnd),
	.datae(!\seven_seg|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[15]~8 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[15]~8 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N42
cyclonev_lcell_comb \seven_seg|twos_comp[3]~2 (
// Equation(s):
// \seven_seg|twos_comp[3]~2_combout  = ( \pc|addr [7] & ( \seven_seg|Add0~13_sumout  ) ) # ( !\pc|addr [7] & ( \seven_seg|Add0~13_sumout  & ( \pc|addr [3] ) ) ) # ( !\pc|addr [7] & ( !\seven_seg|Add0~13_sumout  & ( \pc|addr [3] ) ) )

	.dataa(gnd),
	.datab(!\pc|addr [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pc|addr [7]),
	.dataf(!\seven_seg|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|twos_comp[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|twos_comp[3]~2 .extended_lut = "off";
defparam \seven_seg|twos_comp[3]~2 .lut_mask = 64'h333300003333FFFF;
defparam \seven_seg|twos_comp[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N0
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_6~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h000000000000FFFF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N3
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( VCC ) + ( (!\pc|addr [7] & (\pc|addr [2])) # (\pc|addr [7] & ((\seven_seg|Add0~9_sumout ))) ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_6~18_cout  ))
// \seven_seg|Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( VCC ) + ( (!\pc|addr [7] & (\pc|addr [2])) # (\pc|addr [7] & ((\seven_seg|Add0~9_sumout ))) ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(!\pc|addr [7]),
	.datab(gnd),
	.datac(!\pc|addr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Add0~9_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000F5A00000FFFF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N6
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( GND ) + ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\seven_seg|twos_comp[3]~2_combout )) ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_6~6  ))
// \seven_seg|Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( GND ) + ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\seven_seg|twos_comp[3]~2_combout )) ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\seven_seg|twos_comp[3]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FC3000000000;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N9
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( VCC ) + ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout )) ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_6~10  ))
// \seven_seg|Mod0|auto_generated|divider|divider|op_6~22  = CARRY(( VCC ) + ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout )) ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_6~10  ))

	.dataa(gnd),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000FC300000FFFF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N12
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( (!\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout )) ) + ( GND ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_6~22  ))
// \seven_seg|Mod0|auto_generated|divider|divider|op_6~26  = CARRY(( (!\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout )) ) + ( GND ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.datad(!\seven_seg|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N15
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_6~14_cout  = CARRY(( VCC ) + ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\seven_seg|Mod0|auto_generated|divider|divider|op_5~25_sumout )))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout )) # (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ))) ) + ( 
// \seven_seg|Mod0|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h0000E2C00000FFFF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N18
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N57
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|StageOut[22]~11 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|op_5~21_sumout  & ( !\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\seven_seg|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[22]~11 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[22]~11 .lut_mask = 64'h0000FFFF00000000;
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[22]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N39
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|StageOut[22]~15 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout  ) )

	.dataa(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[22]~15 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[22]~15 .lut_mask = 64'h0000000055555555;
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[22]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N51
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|StageOut[21]~9 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|op_5~17_sumout  & ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout ) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ) ) ) # ( !\seven_seg|Mod0|auto_generated|divider|divider|op_5~17_sumout  & ( (\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ) ) )

	.dataa(gnd),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[21]~9 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[21]~9 .lut_mask = 64'h03030303CFCFCFCF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[21]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N48
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|StageOut[20]~4 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|op_5~5_sumout  & ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout ) # (\seven_seg|twos_comp[3]~2_combout ) ) ) # ( 
// !\seven_seg|Mod0|auto_generated|divider|divider|op_5~5_sumout  & ( (\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \seven_seg|twos_comp[3]~2_combout ) ) )

	.dataa(gnd),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\seven_seg|twos_comp[3]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[20]~4 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[20]~4 .lut_mask = 64'h03030303CFCFCFCF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N51
cyclonev_lcell_comb \seven_seg|twos_comp[2]~1 (
// Equation(s):
// \seven_seg|twos_comp[2]~1_combout  = ( \seven_seg|Add0~9_sumout  & ( (\pc|addr [2]) # (\pc|addr [7]) ) ) # ( !\seven_seg|Add0~9_sumout  & ( (!\pc|addr [7] & \pc|addr [2]) ) )

	.dataa(!\pc|addr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|addr [2]),
	.datae(gnd),
	.dataf(!\seven_seg|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|twos_comp[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|twos_comp[2]~1 .extended_lut = "off";
defparam \seven_seg|twos_comp[2]~1 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \seven_seg|twos_comp[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N24
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000FFFF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N27
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( VCC ) + ( (!\pc|addr [7] & (\pc|addr [1])) # (\pc|addr [7] & ((\seven_seg|Add0~5_sumout ))) ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_7~22_cout  ))
// \seven_seg|Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( VCC ) + ( (!\pc|addr [7] & (\pc|addr [1])) # (\pc|addr [7] & ((\seven_seg|Add0~5_sumout ))) ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(!\pc|addr [7]),
	.datab(gnd),
	.datac(!\pc|addr [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Add0~5_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000F5A00000FFFF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N30
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\seven_seg|twos_comp[2]~1_combout )) ) + ( GND ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_7~6  ))
// \seven_seg|Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\seven_seg|twos_comp[2]~1_combout )) ) + ( GND ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\seven_seg|twos_comp[2]~1_combout ),
	.datac(gnd),
	.datad(!\seven_seg|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF000011BB;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N33
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_7~10  ))
// \seven_seg|Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N36
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( GND ) + ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout )) ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_7~14  ))
// \seven_seg|Mod0|auto_generated|divider|divider|op_7~26  = CARRY(( GND ) + ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout )) ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FA5000000000;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N39
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( VCC ) + ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\seven_seg|Mod0|auto_generated|divider|divider|op_6~25_sumout )) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\seven_seg|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ) # (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout )))) ) + ( 
// \seven_seg|Mod0|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000D8880000FFFF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N42
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N48
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|StageOut[25]~2 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|op_6~5_sumout  & ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout ) # (\seven_seg|twos_comp[2]~1_combout ) ) ) # ( 
// !\seven_seg|Mod0|auto_generated|divider|divider|op_6~5_sumout  & ( (\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \seven_seg|twos_comp[2]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\seven_seg|twos_comp[2]~1_combout ),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[25]~2 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[25]~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N18
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|StageOut[27]~7 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|op_6~21_sumout  & ( !\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\seven_seg|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[27]~7 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[27]~7 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N27
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|StageOut[27]~10 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout  & ( \seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[27]~10 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[27]~10 .lut_mask = 64'h00000F0F00000F0F;
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[27]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N57
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|StageOut[26]~5 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout  ) ) # ( 
// !\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \seven_seg|Mod0|auto_generated|divider|divider|op_6~9_sumout  ) )

	.dataa(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datab(gnd),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[26]~5 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[26]~5 .lut_mask = 64'h0F0F0F0F55555555;
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[26]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N27
cyclonev_lcell_comb \seven_seg|twos_comp[1]~0 (
// Equation(s):
// \seven_seg|twos_comp[1]~0_combout  = ( \pc|addr [1] & ( (!\pc|addr [7]) # (\seven_seg|Add0~5_sumout ) ) ) # ( !\pc|addr [1] & ( (\seven_seg|Add0~5_sumout  & \pc|addr [7]) ) )

	.dataa(!\seven_seg|Add0~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|addr [7]),
	.datae(gnd),
	.dataf(!\pc|addr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|twos_comp[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|twos_comp[1]~0 .extended_lut = "off";
defparam \seven_seg|twos_comp[1]~0 .lut_mask = 64'h00550055FF55FF55;
defparam \seven_seg|twos_comp[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N0
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h000000000000FFFF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N3
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( (!\pc|addr [7] & (\pc|addr [0])) # (\pc|addr [7] & ((\seven_seg|Add0~1_sumout ))) ) + ( VCC ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_8~22_cout  ))
// \seven_seg|Mod0|auto_generated|divider|divider|op_8~2  = CARRY(( (!\pc|addr [7] & (\pc|addr [0])) # (\pc|addr [7] & ((\seven_seg|Add0~1_sumout ))) ) + ( VCC ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(!\pc|addr [7]),
	.datab(gnd),
	.datac(!\pc|addr [0]),
	.datad(!\seven_seg|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_8~2 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000000000000A5F;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N6
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( GND ) + ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|twos_comp[1]~0_combout )) ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_8~2  ))
// \seven_seg|Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( GND ) + ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|twos_comp[1]~0_combout )) ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_8~2  ))

	.dataa(gnd),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\seven_seg|twos_comp[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_8~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FC3000000000;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N9
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( VCC ) + ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_8~10  ))
// \seven_seg|Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( VCC ) + ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(gnd),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N12
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( GND ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_8~14  ))
// \seven_seg|Mod0|auto_generated|divider|divider|op_8~18  = CARRY(( (!\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( GND ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(gnd),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datad(!\seven_seg|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N15
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( (!\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|Mod0|auto_generated|divider|divider|op_7~25_sumout )) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\seven_seg|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ) # (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout )))) ) + ( VCC ) + ( 
// \seven_seg|Mod0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\seven_seg|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.datad(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h0000000000004777;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N18
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( VCC ) + ( GND ) + ( \seven_seg|Mod0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N51
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|op_7~9_sumout  & ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout  & 
// (((\seven_seg|Mod0|auto_generated|divider|divider|op_8~13_sumout )))) # (\seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout  & ((!\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # 
// ((\seven_seg|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )))) ) ) # ( !\seven_seg|Mod0|auto_generated|divider|divider|op_7~9_sumout  & ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout  & 
// (((\seven_seg|Mod0|auto_generated|divider|divider|op_8~13_sumout )))) # (\seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout  & (\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ))) ) )

	.dataa(!\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datad(!\seven_seg|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3 .lut_mask = 64'h01F101F10BFB0BFB;
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N48
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  = ( \seven_seg|Add0~1_sumout  & ( \pc|addr [7] & ( (\seven_seg|Mod0|auto_generated|divider|divider|op_8~1_sumout ) # (\seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout ) ) ) 
// ) # ( !\seven_seg|Add0~1_sumout  & ( \pc|addr [7] & ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout  & \seven_seg|Mod0|auto_generated|divider|divider|op_8~1_sumout ) ) ) ) # ( \seven_seg|Add0~1_sumout  & ( !\pc|addr [7] & ( 
// (!\seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_8~1_sumout ))) # (\seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout  & (\pc|addr [0])) ) ) ) # ( !\seven_seg|Add0~1_sumout  & 
// ( !\pc|addr [7] & ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout  & ((\seven_seg|Mod0|auto_generated|divider|divider|op_8~1_sumout ))) # (\seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout  & (\pc|addr [0])) ) ) )

	.dataa(!\seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datab(!\pc|addr [0]),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(!\seven_seg|Add0~1_sumout ),
	.dataf(!\pc|addr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0 .lut_mask = 64'h1B1B1B1B0A0A5F5F;
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N57
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|op_7~13_sumout  & ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout  & 
// (((\seven_seg|Mod0|auto_generated|divider|divider|op_8~17_sumout )))) # (\seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout  & ((!\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # 
// ((\seven_seg|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )))) ) ) # ( !\seven_seg|Mod0|auto_generated|divider|divider|op_7~13_sumout  & ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout  & 
// (((\seven_seg|Mod0|auto_generated|divider|divider|op_8~17_sumout )))) # (\seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout  & (\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\seven_seg|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )))) ) )

	.dataa(!\seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N54
cyclonev_lcell_comb \seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1 (
// Equation(s):
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|op_8~9_sumout  & ( (!\seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout ) # 
// ((!\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|Mod0|auto_generated|divider|divider|op_7~5_sumout )) # (\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\seven_seg|twos_comp[1]~0_combout )))) ) ) # ( 
// !\seven_seg|Mod0|auto_generated|divider|divider|op_8~9_sumout  & ( (\seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout  & ((!\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\seven_seg|Mod0|auto_generated|divider|divider|op_7~5_sumout )) # (\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\seven_seg|twos_comp[1]~0_combout ))))) ) )

	.dataa(!\seven_seg|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datad(!\seven_seg|twos_comp[1]~0_combout ),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1 .extended_lut = "off";
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1 .lut_mask = 64'h04150415AEBFAEBF;
defparam \seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N51
cyclonev_lcell_comb \seven_seg|dig0|WideOr6~0 (
// Equation(s):
// \seven_seg|dig0|WideOr6~0_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & \seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) ) ) # ( !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// (!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) # 
// (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  $ (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ))) ) )

	.dataa(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datad(gnd),
	.datae(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|dig0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|dig0|WideOr6~0 .extended_lut = "off";
defparam \seven_seg|dig0|WideOr6~0 .lut_mask = 64'h6161020261610202;
defparam \seven_seg|dig0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N18
cyclonev_lcell_comb \seven_seg|dig0|WideOr5~0 (
// Equation(s):
// \seven_seg|dig0|WideOr5~0_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  ) ) ) # ( !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  ) ) ) # ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// (!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & \seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) ) # ( !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & \seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(gnd),
	.datae(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|dig0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|dig0|WideOr5~0 .extended_lut = "off";
defparam \seven_seg|dig0|WideOr5~0 .lut_mask = 64'h03030C0C0F0F3333;
defparam \seven_seg|dig0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N33
cyclonev_lcell_comb \seven_seg|dig0|WideOr4~0 (
// Equation(s):
// \seven_seg|dig0|WideOr4~0_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & \seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) ) # ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( 
// !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  ) ) ) # ( !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( 
// !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & \seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) )

	.dataa(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|dig0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|dig0|WideOr4~0 .extended_lut = "off";
defparam \seven_seg|dig0|WideOr4~0 .lut_mask = 64'h2222555500001111;
defparam \seven_seg|dig0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N24
cyclonev_lcell_comb \seven_seg|dig0|WideOr3~0 (
// Equation(s):
// \seven_seg|dig0|WideOr3~0_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  ) ) ) # ( !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) ) # ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  ) ) ) # ( !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & \seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(gnd),
	.datae(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|dig0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|dig0|WideOr3~0 .extended_lut = "off";
defparam \seven_seg|dig0|WideOr3~0 .lut_mask = 64'h0C0CF0F030300F0F;
defparam \seven_seg|dig0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N36
cyclonev_lcell_comb \seven_seg|dig0|WideOr2~0 (
// Equation(s):
// \seven_seg|dig0|WideOr2~0_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) # ( !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )) # (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ((!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ))) ) )

	.dataa(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|dig0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|dig0|WideOr2~0 .extended_lut = "off";
defparam \seven_seg|dig0|WideOr2~0 .lut_mask = 64'h5C5C5C5C44444444;
defparam \seven_seg|dig0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N39
cyclonev_lcell_comb \seven_seg|dig0|WideOr1~0 (
// Equation(s):
// \seven_seg|dig0|WideOr1~0_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// (!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  $ (!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))) ) ) # ( !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( 
// (!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ((\seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ) # (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ))) ) )

	.dataa(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|dig0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|dig0|WideOr1~0 .extended_lut = "off";
defparam \seven_seg|dig0|WideOr1~0 .lut_mask = 64'h4C4C4C4C14141414;
defparam \seven_seg|dig0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N0
cyclonev_lcell_comb \seven_seg|dig0|WideOr0~0 (
// Equation(s):
// \seven_seg|dig0|WideOr0~0_combout  = ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// (!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) # (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) ) # ( !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// \seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  ) ) # ( \seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) # (\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) ) # ( !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  $ (!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(gnd),
	.datae(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.dataf(!\seven_seg|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|dig0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|dig0|WideOr0~0 .extended_lut = "off";
defparam \seven_seg|dig0|WideOr0~0 .lut_mask = 64'h3C3C3F3FFFFFF3F3;
defparam \seven_seg|dig0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N42
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N45
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (!\pc|addr [7] & ((\pc|addr [4]))) # (\pc|addr [7] & (\seven_seg|Add0~17_sumout )) ) + ( VCC ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_4~22_cout  ))
// \seven_seg|Div0|auto_generated|divider|divider|op_4~6  = CARRY(( (!\pc|addr [7] & ((\pc|addr [4]))) # (\pc|addr [7] & (\seven_seg|Add0~17_sumout )) ) + ( VCC ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\pc|addr [7]),
	.datab(!\seven_seg|Add0~17_sumout ),
	.datac(!\pc|addr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000000000001B1B;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N48
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( GND ) + ( (!\pc|addr [7] & (\pc|addr [5])) # (\pc|addr [7] & ((\seven_seg|Add0~21_sumout ))) ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_4~6  ))
// \seven_seg|Div0|auto_generated|divider|divider|op_4~10  = CARRY(( GND ) + ( (!\pc|addr [7] & (\pc|addr [5])) # (\pc|addr [7] & ((\seven_seg|Add0~21_sumout ))) ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_4~6  ))

	.dataa(!\pc|addr [7]),
	.datab(gnd),
	.datac(!\pc|addr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Add0~21_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000F5A000000000;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N51
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( VCC ) + ( (!\pc|addr [7] & (\pc|addr [6])) # (\pc|addr [7] & ((\seven_seg|Add0~25_sumout ))) ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_4~10  ))
// \seven_seg|Div0|auto_generated|divider|divider|op_4~14  = CARRY(( VCC ) + ( (!\pc|addr [7] & (\pc|addr [6])) # (\pc|addr [7] & ((\seven_seg|Add0~25_sumout ))) ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\pc|addr [7]),
	.datab(gnd),
	.datac(!\pc|addr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Add0~25_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000F5A00000FFFF;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N54
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (\seven_seg|Add0~29_sumout  & \pc|addr [7]) ) + ( GND ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_4~14  ))
// \seven_seg|Div0|auto_generated|divider|divider|op_4~18  = CARRY(( (\seven_seg|Add0~29_sumout  & \pc|addr [7]) ) + ( GND ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\seven_seg|Add0~29_sumout ),
	.datab(gnd),
	.datac(!\pc|addr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF00000505;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N57
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N36
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~13 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~13_combout  = ( \seven_seg|Div0|auto_generated|divider|divider|op_4~13_sumout  & ( (!\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout ) # ((!\pc|addr [7] & ((\pc|addr [6]))) # 
// (\pc|addr [7] & (\seven_seg|Add0~25_sumout ))) ) ) # ( !\seven_seg|Div0|auto_generated|divider|divider|op_4~13_sumout  & ( (\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\pc|addr [7] & ((\pc|addr [6]))) # (\pc|addr [7] & 
// (\seven_seg|Add0~25_sumout )))) ) )

	.dataa(!\seven_seg|Add0~25_sumout ),
	.datab(!\pc|addr [6]),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\pc|addr [7]),
	.datae(gnd),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~13 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~13 .lut_mask = 64'h03050305F3F5F3F5;
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N54
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~11 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~11_combout  = (!\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout  & \seven_seg|Div0|auto_generated|divider|divider|op_4~9_sumout )

	.dataa(gnd),
	.datab(!\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(!\seven_seg|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~11 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~11 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N57
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~12 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~12_combout  = ( \seven_seg|twos_comp[5]~4_combout  & ( \seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(!\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|twos_comp[5]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~12 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~12 .lut_mask = 64'h0000000033333333;
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N0
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N3
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\pc|addr [7] & (\pc|addr [3])) # (\pc|addr [7] & ((\seven_seg|Add0~13_sumout ))) ) + ( VCC ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_5~26_cout  ))
// \seven_seg|Div0|auto_generated|divider|divider|op_5~22  = CARRY(( (!\pc|addr [7] & (\pc|addr [3])) # (\pc|addr [7] & ((\seven_seg|Add0~13_sumout ))) ) + ( VCC ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(!\pc|addr [3]),
	.datab(!\seven_seg|Add0~13_sumout ),
	.datac(!\pc|addr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000000000005353;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N6
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( GND ) + ( (!\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\seven_seg|Div0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\seven_seg|twos_comp[4]~3_combout )) ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_5~22  ))
// \seven_seg|Div0|auto_generated|divider|divider|op_5~10  = CARRY(( GND ) + ( (!\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\seven_seg|Div0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\seven_seg|twos_comp[4]~3_combout )) ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(!\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\seven_seg|twos_comp[4]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FC3000000000;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N9
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (\seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ) # (\seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ) ) + ( VCC ) + ( 
// \seven_seg|Div0|auto_generated|divider|divider|op_5~10  ))
// \seven_seg|Div0|auto_generated|divider|divider|op_5~14  = CARRY(( (\seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ) # (\seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ) ) + ( VCC ) + ( 
// \seven_seg|Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ),
	.datab(gnd),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000000000005F5F;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N12
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( \seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~13_combout  ) + ( GND ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_5~14  ))
// \seven_seg|Div0|auto_generated|divider|divider|op_5~18  = CARRY(( \seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~13_combout  ) + ( GND ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N15
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (!\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\seven_seg|Div0|auto_generated|divider|divider|op_4~17_sumout )))) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\seven_seg|Add0~29_sumout  & (\pc|addr [7]))) ) + ( VCC ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\seven_seg|Add0~29_sumout ),
	.datab(!\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\pc|addr [7]),
	.datad(!\seven_seg|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h00000000000001CD;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N18
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N30
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_5~5_sumout  = SUM(( !\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \seven_seg|Mod1|auto_generated|divider|divider|op_5~6  = CARRY(( !\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \seven_seg|Mod1|auto_generated|divider|divider|op_5~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_5~6 ),
	.shareout(\seven_seg|Mod1|auto_generated|divider|divider|op_5~7 ));
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_5~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N33
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_5~13_sumout  = SUM(( !\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_5~7  ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_5~6  
// ))
// \seven_seg|Mod1|auto_generated|divider|divider|op_5~14  = CARRY(( !\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_5~7  ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_5~6  ))
// \seven_seg|Mod1|auto_generated|divider|divider|op_5~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_5~6 ),
	.sharein(\seven_seg|Mod1|auto_generated|divider|divider|op_5~7 ),
	.combout(),
	.sumout(\seven_seg|Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_5~14 ),
	.shareout(\seven_seg|Mod1|auto_generated|divider|divider|op_5~15 ));
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h000000000000F0F0;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_5~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N36
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_5~17_sumout  = SUM(( VCC ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_5~15  ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_5~14  ))
// \seven_seg|Mod1|auto_generated|divider|divider|op_5~18  = CARRY(( VCC ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_5~15  ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_5~14  ))
// \seven_seg|Mod1|auto_generated|divider|divider|op_5~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_5~14 ),
	.sharein(\seven_seg|Mod1|auto_generated|divider|divider|op_5~15 ),
	.combout(),
	.sumout(\seven_seg|Mod1|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_5~18 ),
	.shareout(\seven_seg|Mod1|auto_generated|divider|divider|op_5~19 ));
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h000000000000FFFF;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_5~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N39
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( GND ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_5~19  ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_5~18  ))
// \seven_seg|Mod1|auto_generated|divider|divider|op_5~10  = CARRY(( GND ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_5~19  ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_5~18  ))
// \seven_seg|Mod1|auto_generated|divider|divider|op_5~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_5~18 ),
	.sharein(\seven_seg|Mod1|auto_generated|divider|divider|op_5~19 ),
	.combout(),
	.sumout(\seven_seg|Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_5~10 ),
	.shareout(\seven_seg|Mod1|auto_generated|divider|divider|op_5~11 ));
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000000000000000;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_5~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N42
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_5~11  ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_5~10 ),
	.sharein(\seven_seg|Mod1|auto_generated|divider|divider|op_5~11 ),
	.combout(),
	.sumout(\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h000000000000FFFF;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_5~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N54
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~10 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~10_combout  = ( !\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( \seven_seg|Mod1|auto_generated|divider|divider|op_5~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~10 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~10 .lut_mask = 64'h0F0F0F0F00000000;
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N36
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~11 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~11_combout  = ( \seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( !\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~11 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~11 .lut_mask = 64'h0000FFFF00000000;
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N54
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~7 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~7_combout  = ( \seven_seg|Div0|auto_generated|divider|divider|op_4~13_sumout  & ( !\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~7 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~7 .lut_mask = 64'h00000000F0F0F0F0;
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N45
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~8 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~8_combout  = ( \seven_seg|Add0~25_sumout  & ( (\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\pc|addr [6]) # (\pc|addr [7]))) ) ) # ( !\seven_seg|Add0~25_sumout  & ( 
// (!\pc|addr [7] & (\pc|addr [6] & \seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout )) ) )

	.dataa(!\pc|addr [7]),
	.datab(gnd),
	.datac(!\pc|addr [6]),
	.datad(!\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\seven_seg|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~8 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~8 .lut_mask = 64'h000A000A005F005F;
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N57
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~5_combout  = ( \seven_seg|Div0|auto_generated|divider|divider|op_4~9_sumout  & ( (!\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout ) # (\seven_seg|twos_comp[5]~4_combout ) ) ) # ( 
// !\seven_seg|Div0|auto_generated|divider|divider|op_4~9_sumout  & ( (\seven_seg|twos_comp[5]~4_combout  & \seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(!\seven_seg|twos_comp[5]~4_combout ),
	.datab(gnd),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~5 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = 64'h05050505F5F5F5F5;
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N36
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|StageOut[15]~1 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|StageOut[15]~1_combout  = ( \seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \seven_seg|Div0|auto_generated|divider|divider|op_4~5_sumout  & ( \seven_seg|twos_comp[4]~3_combout  ) ) ) # ( 
// !\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \seven_seg|Div0|auto_generated|divider|divider|op_4~5_sumout  ) ) # ( \seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( 
// !\seven_seg|Div0|auto_generated|divider|divider|op_4~5_sumout  & ( \seven_seg|twos_comp[4]~3_combout  ) ) )

	.dataa(gnd),
	.datab(!\seven_seg|twos_comp[4]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[15]~1 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[15]~1 .lut_mask = 64'h00003333FFFF3333;
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N6
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N9
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\pc|addr [7] & (\pc|addr [2])) # (\pc|addr [7] & ((\seven_seg|Add0~9_sumout ))) ) + ( VCC ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_6~26_cout  ))
// \seven_seg|Div0|auto_generated|divider|divider|op_6~22  = CARRY(( (!\pc|addr [7] & (\pc|addr [2])) # (\pc|addr [7] & ((\seven_seg|Add0~9_sumout ))) ) + ( VCC ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\pc|addr [2]),
	.datab(gnd),
	.datac(!\pc|addr [7]),
	.datad(!\seven_seg|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h000000000000505F;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N12
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\seven_seg|Div0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\seven_seg|twos_comp[3]~2_combout )) ) + ( GND ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_6~22  ))
// \seven_seg|Div0|auto_generated|divider|divider|op_6~18  = CARRY(( (!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\seven_seg|Div0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\seven_seg|twos_comp[3]~2_combout )) ) + ( GND ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\seven_seg|twos_comp[3]~2_combout ),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF00001B1B;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N15
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\seven_seg|Div0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\seven_seg|Div0|auto_generated|divider|divider|StageOut[15]~1_combout )) ) + ( VCC ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_6~18  ))
// \seven_seg|Div0|auto_generated|divider|divider|op_6~10  = CARRY(( (!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\seven_seg|Div0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\seven_seg|Div0|auto_generated|divider|divider|StageOut[15]~1_combout )) ) + ( VCC ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.datad(!\seven_seg|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h00000000000005AF;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N18
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\seven_seg|Div0|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~5_combout )) ) + ( GND ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_6~10  ))
// \seven_seg|Div0|auto_generated|divider|divider|op_6~14  = CARRY(( (!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\seven_seg|Div0|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~5_combout )) ) + ( GND ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datad(!\seven_seg|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N21
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( VCC ) + ( (!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\seven_seg|Div0|auto_generated|divider|divider|op_5~17_sumout )))) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~8_combout )) # (\seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~7_combout ))) ) + ( 
// \seven_seg|Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000E4A00000FFFF;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N24
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N6
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_6~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h000000000000FFFF;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N9
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_6~5_sumout  = SUM(( !\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_6~18_cout  ))
// \seven_seg|Mod1|auto_generated|divider|divider|op_6~6  = CARRY(( !\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(!\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h000000000000AAAA;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N12
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_6~9_sumout  = SUM(( GND ) + ( (!\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\seven_seg|Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout  & (!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout )) ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_6~6  ))
// \seven_seg|Mod1|auto_generated|divider|divider|op_6~10  = CARRY(( GND ) + ( (!\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\seven_seg|Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout  & (!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout )) ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000F30300000000;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N15
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~11_combout ) # (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~10_combout ) ) + ( VCC ) + ( 
// \seven_seg|Mod1|auto_generated|divider|divider|op_6~10  ))
// \seven_seg|Mod1|auto_generated|divider|divider|op_6~22  = CARRY(( (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~11_combout ) # (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~10_combout ) ) + ( VCC ) + ( 
// \seven_seg|Mod1|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.datab(gnd),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod1|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000000000005F5F;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N18
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_6~25_sumout  = SUM(( (!\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout  & \seven_seg|Mod1|auto_generated|divider|divider|op_5~17_sumout ) ) + ( GND ) + ( 
// \seven_seg|Mod1|auto_generated|divider|divider|op_6~22  ))
// \seven_seg|Mod1|auto_generated|divider|divider|op_6~26  = CARRY(( (!\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout  & \seven_seg|Mod1|auto_generated|divider|divider|op_5~17_sumout ) ) + ( GND ) + ( 
// \seven_seg|Mod1|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod1|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FFFF00000C0C;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N21
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_6~14_cout  = CARRY(( (!\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout  & \seven_seg|Mod1|auto_generated|divider|divider|op_5~9_sumout ) ) + ( VCC ) + ( 
// \seven_seg|Mod1|auto_generated|divider|divider|op_6~26  ))

	.dataa(gnd),
	.datab(!\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h0000000000000C0C;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N24
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N51
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~8 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~8_combout  = ( \seven_seg|Mod1|auto_generated|divider|divider|op_5~13_sumout  & ( (!\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout ) # 
// (!\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( !\seven_seg|Mod1|auto_generated|divider|divider|op_5~13_sumout  & ( (\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// !\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~8 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~8 .lut_mask = 64'h30303030FCFCFCFC;
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N48
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|StageOut[20]~4 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|StageOut[20]~4_combout  = ( \seven_seg|Mod1|auto_generated|divider|divider|op_5~5_sumout  & ( (!\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout ) # 
// (!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( !\seven_seg|Mod1|auto_generated|divider|divider|op_5~5_sumout  & ( (\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// !\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\seven_seg|Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod1|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[20]~4 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[20]~4 .lut_mask = 64'h33003300FFCCFFCC;
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N33
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|StageOut[22]~4 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|StageOut[22]~4_combout  = ( !\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \seven_seg|Div0|auto_generated|divider|divider|op_5~13_sumout  ) )

	.dataa(!\seven_seg|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Div0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[22]~4 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[22]~4 .lut_mask = 64'h5555555500000000;
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[22]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N54
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|StageOut[22]~6 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|StageOut[22]~6_combout  = ( \seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~5_combout  ) )

	.dataa(gnd),
	.datab(!\seven_seg|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[22]~6 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[22]~6 .lut_mask = 64'h0000000033333333;
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[22]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N3
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|StageOut[21]~2 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|StageOut[21]~2_combout  = (!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\seven_seg|Div0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\seven_seg|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ))

	.dataa(!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.datad(!\seven_seg|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[21]~2 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[21]~2 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[21]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N0
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|StageOut[20]~9 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|StageOut[20]~9_combout  = (!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\seven_seg|Div0|auto_generated|divider|divider|op_5~21_sumout )) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\seven_seg|twos_comp[3]~2_combout )))

	.dataa(!\seven_seg|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(!\seven_seg|twos_comp[3]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[20]~9 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[20]~9 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[20]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N36
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N39
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( (!\pc|addr [7] & ((\pc|addr [1]))) # (\pc|addr [7] & (\seven_seg|Add0~5_sumout )) ) + ( VCC ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_7~26_cout  ))
// \seven_seg|Div0|auto_generated|divider|divider|op_7~22  = CARRY(( (!\pc|addr [7] & ((\pc|addr [1]))) # (\pc|addr [7] & (\seven_seg|Add0~5_sumout )) ) + ( VCC ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(!\pc|addr [7]),
	.datab(!\seven_seg|Add0~5_sumout ),
	.datac(!\pc|addr [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000000000001B1B;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N42
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( GND ) + ( (!\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\seven_seg|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\seven_seg|twos_comp[2]~1_combout )) ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_7~22  ))
// \seven_seg|Div0|auto_generated|divider|divider|op_7~18  = CARRY(( GND ) + ( (!\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\seven_seg|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\seven_seg|twos_comp[2]~1_combout )) ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\seven_seg|twos_comp[2]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FA5000000000;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N45
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\seven_seg|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\seven_seg|Div0|auto_generated|divider|divider|StageOut[20]~9_combout )) ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_7~18  ))
// \seven_seg|Div0|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\seven_seg|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\seven_seg|Div0|auto_generated|divider|divider|StageOut[20]~9_combout )) ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N48
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\seven_seg|Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\seven_seg|Div0|auto_generated|divider|divider|StageOut[21]~2_combout )) ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_7~14  ))
// \seven_seg|Div0|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\seven_seg|Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\seven_seg|Div0|auto_generated|divider|divider|StageOut[21]~2_combout )) ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FA5000000000;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N51
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( VCC ) + ( (!\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\seven_seg|Div0|auto_generated|divider|divider|op_6~13_sumout )) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\seven_seg|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ) # (\seven_seg|Div0|auto_generated|divider|divider|StageOut[22]~4_combout )))) ) + ( 
// \seven_seg|Div0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\seven_seg|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000D8880000FFFF;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N54
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N30
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000FFFF;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N33
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_7~5_sumout  = SUM(( !\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_7~22_cout  ))
// \seven_seg|Mod1|auto_generated|divider|divider|op_7~6  = CARRY(( !\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h000000000000F0F0;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N36
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\seven_seg|Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (!\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( GND ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_7~6  ))
// \seven_seg|Mod1|auto_generated|divider|divider|op_7~10  = CARRY(( (!\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\seven_seg|Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (!\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( GND ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(!\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\seven_seg|Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF000030FC;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N39
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\seven_seg|Mod1|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_7~10  ))
// \seven_seg|Mod1|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\seven_seg|Mod1|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_7~10  ))

	.dataa(gnd),
	.datab(!\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod1|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N42
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\seven_seg|Mod1|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~8_combout )) ) + ( GND ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_7~14  ))
// \seven_seg|Mod1|auto_generated|divider|divider|op_7~26  = CARRY(( (!\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\seven_seg|Mod1|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~8_combout )) ) + ( GND ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.datad(!\seven_seg|Mod1|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod1|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N45
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_7~18_cout  = CARRY(( VCC ) + ( (!\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (((\seven_seg|Mod1|auto_generated|divider|divider|op_6~25_sumout )))) # 
// (\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (!\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout  & (\seven_seg|Mod1|auto_generated|divider|divider|op_5~17_sumout ))) ) + ( 
// \seven_seg|Mod1|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\seven_seg|Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod1|auto_generated|divider|divider|op_6~25_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000FD310000FFFF;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N48
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N0
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|StageOut[27]~7 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|StageOut[27]~7_combout  = ( \seven_seg|Mod1|auto_generated|divider|divider|op_6~21_sumout  & ( !\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(!\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod1|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod1|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[27]~7 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[27]~7 .lut_mask = 64'h00000000AAAAAAAA;
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N57
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|StageOut[27]~9 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|StageOut[27]~9_combout  = ( \seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~8_combout  ) )

	.dataa(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod1|auto_generated|divider|divider|StageOut[27]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[27]~9 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[27]~9 .lut_mask = 64'h0000000055555555;
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[27]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N3
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|StageOut[26]~5 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|StageOut[26]~5_combout  = ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[20]~4_combout  & ( (\seven_seg|Mod1|auto_generated|divider|divider|op_6~9_sumout ) # 
// (\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[20]~4_combout  & ( (!\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// \seven_seg|Mod1|auto_generated|divider|divider|op_6~9_sumout ) ) )

	.dataa(!\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod1|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[26]~5 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[26]~5 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[26]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N57
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|StageOut[25]~2 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|StageOut[25]~2_combout  = ( \seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// \seven_seg|Mod1|auto_generated|divider|divider|op_6~5_sumout ) ) ) # ( !\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (\seven_seg|Mod1|auto_generated|divider|divider|op_6~5_sumout ) # 
// (\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\seven_seg|Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod1|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[25]~2 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[25]~2 .lut_mask = 64'h0FFF0FFF00F000F0;
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N6
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|StageOut[27]~0 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|StageOut[27]~0_combout  = ( \seven_seg|Div0|auto_generated|divider|divider|op_6~9_sumout  & ( !\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\seven_seg|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[27]~0 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[27]~0 .lut_mask = 64'h0000FFFF00000000;
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[27]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N39
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|StageOut[27]~3 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|StageOut[27]~3_combout  = ( \seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \seven_seg|Div0|auto_generated|divider|divider|StageOut[21]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[27]~3 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[27]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[27]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N30
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|StageOut[26]~10 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|StageOut[26]~10_combout  = ( \seven_seg|Div0|auto_generated|divider|divider|StageOut[20]~9_combout  & ( (\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout ) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_6~17_sumout ) ) ) # ( !\seven_seg|Div0|auto_generated|divider|divider|StageOut[20]~9_combout  & ( (\seven_seg|Div0|auto_generated|divider|divider|op_6~17_sumout  & 
// !\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\seven_seg|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Div0|auto_generated|divider|divider|StageOut[26]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[26]~10 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[26]~10 .lut_mask = 64'h303030303F3F3F3F;
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[26]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N15
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|StageOut[25]~14 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|StageOut[25]~14_combout  = ( \seven_seg|twos_comp[2]~1_combout  & ( \seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  ) ) # ( \seven_seg|twos_comp[2]~1_combout  & ( 
// !\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \seven_seg|Div0|auto_generated|divider|divider|op_6~21_sumout  ) ) ) # ( !\seven_seg|twos_comp[2]~1_combout  & ( !\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( 
// \seven_seg|Div0|auto_generated|divider|divider|op_6~21_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(gnd),
	.datae(!\seven_seg|twos_comp[2]~1_combout ),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[25]~14 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[25]~14 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \seven_seg|Div0|auto_generated|divider|divider|StageOut[25]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N24
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N27
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( (!\pc|addr [7] & (\pc|addr [0])) # (\pc|addr [7] & ((\seven_seg|Add0~1_sumout ))) ) + ( VCC ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\pc|addr [7]),
	.datab(gnd),
	.datac(!\pc|addr [0]),
	.datad(!\seven_seg|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000000000000A5F;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N30
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_8~18_cout  = CARRY(( GND ) + ( (!\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\seven_seg|Div0|auto_generated|divider|divider|op_7~21_sumout ))) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|twos_comp[1]~0_combout )) ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(!\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\seven_seg|twos_comp[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h0000FC3000000000;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N33
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_8~14_cout  = CARRY(( (!\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\seven_seg|Div0|auto_generated|divider|divider|op_7~17_sumout ))) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|Div0|auto_generated|divider|divider|StageOut[25]~14_combout )) ) + ( VCC ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(gnd),
	.datab(!\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ),
	.datad(!\seven_seg|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h00000000000003CF;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N36
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_8~10 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_8~10_cout  = CARRY(( GND ) + ( (!\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\seven_seg|Div0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|Div0|auto_generated|divider|divider|StageOut[26]~10_combout )) ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(gnd),
	.datab(!\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|StageOut[26]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_8~10 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_8~10 .lut_mask = 64'h0000FC3000000000;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_8~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N39
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( VCC ) + ( (!\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\seven_seg|Div0|auto_generated|divider|divider|op_7~9_sumout )))) # 
// (\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\seven_seg|Div0|auto_generated|divider|divider|StageOut[27]~3_combout )) # (\seven_seg|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ))) ) + ( 
// \seven_seg|Div0|auto_generated|divider|divider|op_8~10_cout  ))

	.dataa(!\seven_seg|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.datab(!\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000E2C00000FFFF;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N42
cyclonev_lcell_comb \seven_seg|Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \seven_seg|Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seven_seg|Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \seven_seg|Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seven_seg|Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N6
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N9
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_8~5_sumout  = SUM(( !\seven_seg|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_8~26_cout  ))
// \seven_seg|Mod1|auto_generated|divider|divider|op_8~6  = CARRY(( !\seven_seg|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seven_seg|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h000000000000F0F0;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N12
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_8~9_sumout  = SUM(( GND ) + ( (!\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\seven_seg|Mod1|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (!\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_8~6  ))
// \seven_seg|Mod1|auto_generated|divider|divider|op_8~10  = CARRY(( GND ) + ( (!\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\seven_seg|Mod1|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (!\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000BB1100000000;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N15
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\seven_seg|Mod1|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( VCC ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_8~10  ))
// \seven_seg|Mod1|auto_generated|divider|divider|op_8~14  = CARRY(( (!\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\seven_seg|Mod1|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( VCC ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datad(!\seven_seg|Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod1|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h00000000000005AF;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N18
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_8~17_sumout  = SUM(( GND ) + ( (!\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\seven_seg|Mod1|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_8~14  ))
// \seven_seg|Mod1|auto_generated|divider|divider|op_8~18  = CARRY(( GND ) + ( (!\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\seven_seg|Mod1|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod1|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod1|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FA5000000000;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N21
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_8~22_cout  = CARRY(( (!\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|Mod1|auto_generated|divider|divider|op_7~25_sumout )) # 
// (\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\seven_seg|Mod1|auto_generated|divider|divider|StageOut[27]~9_combout ) # (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[27]~7_combout )))) ) + ( VCC ) + ( 
// \seven_seg|Mod1|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\seven_seg|Mod1|auto_generated|divider|divider|op_7~25_sumout ),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.datad(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[27]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Mod1|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000000000002777;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N24
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seven_seg|Mod1|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod1|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seven_seg|Mod1|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N3
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  = ( \seven_seg|Mod1|auto_generated|divider|divider|op_7~5_sumout  & ( (!\seven_seg|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\seven_seg|Mod1|auto_generated|divider|divider|op_8~9_sumout )))) # (\seven_seg|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((!\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout ) # 
// ((!\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout )))) ) ) # ( !\seven_seg|Mod1|auto_generated|divider|divider|op_7~5_sumout  & ( (!\seven_seg|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\seven_seg|Mod1|auto_generated|divider|divider|op_8~9_sumout )))) # (\seven_seg|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// ((!\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout )))) ) )

	.dataa(!\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\seven_seg|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(!\seven_seg|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\seven_seg|Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1 .lut_mask = 64'h1D0C1D0C3F2E3F2E;
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N54
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout  = ( \seven_seg|Mod1|auto_generated|divider|divider|op_8~17_sumout  & ( (!\seven_seg|Mod1|auto_generated|divider|divider|op_8~1_sumout ) # 
// ((!\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|Mod1|auto_generated|divider|divider|op_7~13_sumout )) # (\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\seven_seg|Mod1|auto_generated|divider|divider|StageOut[26]~5_combout )))) ) ) # ( !\seven_seg|Mod1|auto_generated|divider|divider|op_8~17_sumout  & ( (\seven_seg|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// ((!\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|Mod1|auto_generated|divider|divider|op_7~13_sumout )) # (\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\seven_seg|Mod1|auto_generated|divider|divider|StageOut[26]~5_combout ))))) ) )

	.dataa(!\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\seven_seg|Mod1|auto_generated|divider|divider|op_7~13_sumout ),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datae(gnd),
	.dataf(!\seven_seg|Mod1|auto_generated|divider|divider|op_8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6 .lut_mask = 64'h02070207F2F7F2F7;
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N3
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  = ( !\seven_seg|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( \seven_seg|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( 
// \seven_seg|Mod1|auto_generated|divider|divider|op_8~5_sumout  ) ) ) # ( \seven_seg|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( !\seven_seg|Div0|auto_generated|divider|divider|op_8~1_sumout  ) ) # ( 
// !\seven_seg|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( !\seven_seg|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \seven_seg|Mod1|auto_generated|divider|divider|op_8~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.datad(gnd),
	.datae(!\seven_seg|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.dataf(!\seven_seg|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0 .lut_mask = 64'h0F0FFFFF0F0F0000;
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N0
cyclonev_lcell_comb \seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3 (
// Equation(s):
// \seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  = ( \seven_seg|Mod1|auto_generated|divider|divider|op_8~13_sumout  & ( (!\seven_seg|Mod1|auto_generated|divider|divider|op_8~1_sumout ) # 
// ((!\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|Mod1|auto_generated|divider|divider|op_7~9_sumout )) # (\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\seven_seg|Mod1|auto_generated|divider|divider|StageOut[25]~2_combout )))) ) ) # ( !\seven_seg|Mod1|auto_generated|divider|divider|op_8~13_sumout  & ( (\seven_seg|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// ((!\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|Mod1|auto_generated|divider|divider|op_7~9_sumout )) # (\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\seven_seg|Mod1|auto_generated|divider|divider|StageOut[25]~2_combout ))))) ) )

	.dataa(!\seven_seg|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\seven_seg|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datae(gnd),
	.dataf(!\seven_seg|Mod1|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3 .extended_lut = "off";
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3 .lut_mask = 64'h02130213CEDFCEDF;
defparam \seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N3
cyclonev_lcell_comb \seven_seg|dig1|WideOr6~0 (
// Equation(s):
// \seven_seg|dig1|WideOr6~0_combout  = ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( 
// (!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & \seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) ) # ( !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// \seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( (!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) ) # ( 
// \seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  $ 
// (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) )

	.dataa(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datab(gnd),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datad(gnd),
	.datae(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.dataf(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|dig1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|dig1|WideOr6~0 .extended_lut = "off";
defparam \seven_seg|dig1|WideOr6~0 .lut_mask = 64'h0000A5A5A0A00A0A;
defparam \seven_seg|dig1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N30
cyclonev_lcell_comb \seven_seg|dig1|WideOr5~0 (
// Equation(s):
// \seven_seg|dig1|WideOr5~0_combout  = ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( 
// !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout  $ (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) ) # ( !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// \seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ) # (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) ) # ( 
// \seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// \seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(gnd),
	.datae(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.dataf(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|dig1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|dig1|WideOr5~0 .extended_lut = "off";
defparam \seven_seg|dig1|WideOr5~0 .lut_mask = 64'h000003033F3FC3C3;
defparam \seven_seg|dig1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N24
cyclonev_lcell_comb \seven_seg|dig1|WideOr4~0 (
// Equation(s):
// \seven_seg|dig1|WideOr4~0_combout  = ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( 
// (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout  & \seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) ) # ( !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// \seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout  ) ) ) # ( !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( (!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout  & \seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(gnd),
	.datae(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.dataf(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|dig1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|dig1|WideOr4~0 .extended_lut = "off";
defparam \seven_seg|dig1|WideOr4~0 .lut_mask = 64'h0C0C000033330303;
defparam \seven_seg|dig1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N9
cyclonev_lcell_comb \seven_seg|dig1|WideOr3~0 (
// Equation(s):
// \seven_seg|dig1|WideOr3~0_combout  = ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( 
// \seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  ) ) ) # ( !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( 
// (!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) ) # ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  ) ) ) # ( !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & \seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) )

	.dataa(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datab(gnd),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datad(gnd),
	.datae(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.dataf(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|dig1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|dig1|WideOr3~0 .extended_lut = "off";
defparam \seven_seg|dig1|WideOr3~0 .lut_mask = 64'h0505AAAAA0A05555;
defparam \seven_seg|dig1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N12
cyclonev_lcell_comb \seven_seg|dig1|WideOr2~0 (
// Equation(s):
// \seven_seg|dig1|WideOr2~0_combout  = ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( 
// !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout  ) ) ) # ( !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( 
// (!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout  & !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) ) # ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( (!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ) # (!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(gnd),
	.datae(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.dataf(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|dig1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|dig1|WideOr2~0 .extended_lut = "off";
defparam \seven_seg|dig1|WideOr2~0 .lut_mask = 64'h0000FCFCC0C0CCCC;
defparam \seven_seg|dig1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N45
cyclonev_lcell_comb \seven_seg|dig1|WideOr1~0 (
// Equation(s):
// \seven_seg|dig1|WideOr1~0_combout  = ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( 
// !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  $ (!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) ) # ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout  ) ) ) # ( !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) )

	.dataa(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datab(gnd),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datad(gnd),
	.datae(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.dataf(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|dig1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|dig1|WideOr1~0 .extended_lut = "off";
defparam \seven_seg|dig1|WideOr1~0 .lut_mask = 64'h5050F0F000005A5A;
defparam \seven_seg|dig1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N51
cyclonev_lcell_comb \seven_seg|dig1|WideOr0~0 (
// Equation(s):
// \seven_seg|dig1|WideOr0~0_combout  = ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( 
// (!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ) # (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) ) # ( !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// \seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( (!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ) # (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) ) # ( 
// \seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ) # 
// (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) ) # ( !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( !\seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & ( 
// (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ) # (\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) )

	.dataa(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datab(gnd),
	.datac(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datad(gnd),
	.datae(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.dataf(!\seven_seg|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|dig1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|dig1|WideOr0~0 .extended_lut = "off";
defparam \seven_seg|dig1|WideOr0~0 .lut_mask = 64'h5F5F5F5FF5F5AFAF;
defparam \seven_seg|dig1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N18
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|op_7~34 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|op_7~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div1|auto_generated|divider|divider|op_7~34_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~34 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~34 .lut_mask = 64'h000000000000FFFF;
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N21
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|op_7~29_sumout  = SUM(( (!\pc|addr [7] & (\pc|addr [1])) # (\pc|addr [7] & ((\seven_seg|Add0~5_sumout ))) ) + ( VCC ) + ( \seven_seg|Div1|auto_generated|divider|divider|op_7~34_cout  ))
// \seven_seg|Div1|auto_generated|divider|divider|op_7~30  = CARRY(( (!\pc|addr [7] & (\pc|addr [1])) # (\pc|addr [7] & ((\seven_seg|Add0~5_sumout ))) ) + ( VCC ) + ( \seven_seg|Div1|auto_generated|divider|divider|op_7~34_cout  ))

	.dataa(!\pc|addr [7]),
	.datab(!\pc|addr [1]),
	.datac(!\seven_seg|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div1|auto_generated|divider|divider|op_7~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div1|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\seven_seg|Div1|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h0000000000002727;
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N24
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|op_7~25_sumout  = SUM(( VCC ) + ( (!\pc|addr [7] & (\pc|addr [2])) # (\pc|addr [7] & ((\seven_seg|Add0~9_sumout ))) ) + ( \seven_seg|Div1|auto_generated|divider|divider|op_7~30  ))
// \seven_seg|Div1|auto_generated|divider|divider|op_7~26  = CARRY(( VCC ) + ( (!\pc|addr [7] & (\pc|addr [2])) # (\pc|addr [7] & ((\seven_seg|Add0~9_sumout ))) ) + ( \seven_seg|Div1|auto_generated|divider|divider|op_7~30  ))

	.dataa(!\pc|addr [7]),
	.datab(gnd),
	.datac(!\pc|addr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Add0~9_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Div1|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div1|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\seven_seg|Div1|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000F5A00000FFFF;
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N27
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|op_7~21_sumout  = SUM(( GND ) + ( (!\pc|addr [7] & (\pc|addr [3])) # (\pc|addr [7] & ((\seven_seg|Add0~13_sumout ))) ) + ( \seven_seg|Div1|auto_generated|divider|divider|op_7~26  ))
// \seven_seg|Div1|auto_generated|divider|divider|op_7~22  = CARRY(( GND ) + ( (!\pc|addr [7] & (\pc|addr [3])) # (\pc|addr [7] & ((\seven_seg|Add0~13_sumout ))) ) + ( \seven_seg|Div1|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\pc|addr [7]),
	.datab(gnd),
	.datac(!\pc|addr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Add0~13_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Div1|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div1|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\seven_seg|Div1|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000F5A000000000;
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N30
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|op_7~17_sumout  = SUM(( VCC ) + ( (!\pc|addr [7] & (\pc|addr [4])) # (\pc|addr [7] & ((\seven_seg|Add0~17_sumout ))) ) + ( \seven_seg|Div1|auto_generated|divider|divider|op_7~22  ))
// \seven_seg|Div1|auto_generated|divider|divider|op_7~18  = CARRY(( VCC ) + ( (!\pc|addr [7] & (\pc|addr [4])) # (\pc|addr [7] & ((\seven_seg|Add0~17_sumout ))) ) + ( \seven_seg|Div1|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\pc|addr [7]),
	.datab(gnd),
	.datac(!\pc|addr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Add0~17_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Div1|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div1|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\seven_seg|Div1|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000F5A00000FFFF;
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N33
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\pc|addr [7] & (\pc|addr [5])) # (\pc|addr [7] & ((\seven_seg|Add0~21_sumout ))) ) + ( \seven_seg|Div1|auto_generated|divider|divider|op_7~18  ))
// \seven_seg|Div1|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\pc|addr [7] & (\pc|addr [5])) # (\pc|addr [7] & ((\seven_seg|Add0~21_sumout ))) ) + ( \seven_seg|Div1|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\pc|addr [7]),
	.datab(gnd),
	.datac(!\pc|addr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Add0~21_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Div1|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\seven_seg|Div1|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000F5A00000FFFF;
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N36
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\pc|addr [7] & (\pc|addr [6])) # (\pc|addr [7] & ((\seven_seg|Add0~25_sumout ))) ) + ( \seven_seg|Div1|auto_generated|divider|divider|op_7~14  ))
// \seven_seg|Div1|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\pc|addr [7] & (\pc|addr [6])) # (\pc|addr [7] & ((\seven_seg|Add0~25_sumout ))) ) + ( \seven_seg|Div1|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\pc|addr [7]),
	.datab(gnd),
	.datac(!\pc|addr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Add0~25_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Div1|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\seven_seg|Div1|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000F5A000000000;
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N39
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|op_7~5_sumout  = SUM(( (\pc|addr [7] & \seven_seg|Add0~29_sumout ) ) + ( GND ) + ( \seven_seg|Div1|auto_generated|divider|divider|op_7~10  ))
// \seven_seg|Div1|auto_generated|divider|divider|op_7~6  = CARRY(( (\pc|addr [7] & \seven_seg|Add0~29_sumout ) ) + ( GND ) + ( \seven_seg|Div1|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\pc|addr [7]),
	.datab(gnd),
	.datac(!\seven_seg|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div1|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div1|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\seven_seg|Div1|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000FFFF00000505;
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N42
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seven_seg|Div1|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div1|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seven_seg|Div1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N12
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|StageOut[53]~0 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|StageOut[53]~0_combout  = (!\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout  & \seven_seg|Div1|auto_generated|divider|divider|op_7~9_sumout )

	.dataa(gnd),
	.datab(!\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\seven_seg|Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Div1|auto_generated|divider|divider|StageOut[53]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|StageOut[53]~0 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|StageOut[53]~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \seven_seg|Div1|auto_generated|divider|divider|StageOut[53]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N39
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|StageOut[53]~1 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|StageOut[53]~1_combout  = (\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((!\pc|addr [7] & ((\pc|addr [6]))) # (\pc|addr [7] & (\seven_seg|Add0~25_sumout ))))

	.dataa(!\seven_seg|Add0~25_sumout ),
	.datab(!\pc|addr [6]),
	.datac(!\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\pc|addr [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Div1|auto_generated|divider|divider|StageOut[53]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|StageOut[53]~1 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|StageOut[53]~1 .lut_mask = 64'h0305030503050305;
defparam \seven_seg|Div1|auto_generated|divider|divider|StageOut[53]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N15
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|StageOut[51]~2 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|StageOut[51]~2_combout  = ( \seven_seg|Div1|auto_generated|divider|divider|op_7~17_sumout  & ( !\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(!\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div1|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Div1|auto_generated|divider|divider|StageOut[51]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|StageOut[51]~2 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|StageOut[51]~2 .lut_mask = 64'h00000000AAAAAAAA;
defparam \seven_seg|Div1|auto_generated|divider|divider|StageOut[51]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N54
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|StageOut[51]~3 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|StageOut[51]~3_combout  = ( \seven_seg|twos_comp[4]~3_combout  & ( \seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(!\seven_seg|twos_comp[4]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Div1|auto_generated|divider|divider|StageOut[51]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|StageOut[51]~3 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|StageOut[51]~3 .lut_mask = 64'h00000F0F00000F0F;
defparam \seven_seg|Div1|auto_generated|divider|divider|StageOut[51]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N15
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|StageOut[49]~4 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|StageOut[49]~4_combout  = ( \seven_seg|Div1|auto_generated|divider|divider|op_7~25_sumout  & ( !\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(!\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div1|auto_generated|divider|divider|op_7~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Div1|auto_generated|divider|divider|StageOut[49]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|StageOut[49]~4 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|StageOut[49]~4 .lut_mask = 64'h00000000CCCCCCCC;
defparam \seven_seg|Div1|auto_generated|divider|divider|StageOut[49]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N27
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|StageOut[49]~5 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|StageOut[49]~5_combout  = ( \seven_seg|twos_comp[2]~1_combout  & ( \seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\seven_seg|twos_comp[2]~1_combout ),
	.dataf(!\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Div1|auto_generated|divider|divider|StageOut[49]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|StageOut[49]~5 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|StageOut[49]~5 .lut_mask = 64'h000000000000FFFF;
defparam \seven_seg|Div1|auto_generated|divider|divider|StageOut[49]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N24
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|op_8~38 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|op_8~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div1|auto_generated|divider|divider|op_8~38_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~38 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~38 .lut_mask = 64'h000000000000FFFF;
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N27
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|op_8~34 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|op_8~34_cout  = CARRY(( VCC ) + ( (!\pc|addr [7] & (\pc|addr [0])) # (\pc|addr [7] & ((\seven_seg|Add0~1_sumout ))) ) + ( \seven_seg|Div1|auto_generated|divider|divider|op_8~38_cout  ))

	.dataa(!\pc|addr [7]),
	.datab(gnd),
	.datac(!\pc|addr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Add0~1_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Div1|auto_generated|divider|divider|op_8~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div1|auto_generated|divider|divider|op_8~34_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~34 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~34 .lut_mask = 64'h0000F5A00000FFFF;
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N30
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|op_8~30 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|op_8~30_cout  = CARRY(( VCC ) + ( (!\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\seven_seg|Div1|auto_generated|divider|divider|op_7~29_sumout ))) # 
// (\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|twos_comp[1]~0_combout )) ) + ( \seven_seg|Div1|auto_generated|divider|divider|op_8~34_cout  ))

	.dataa(gnd),
	.datab(!\seven_seg|twos_comp[1]~0_combout ),
	.datac(!\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div1|auto_generated|divider|divider|op_7~29_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Div1|auto_generated|divider|divider|op_8~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div1|auto_generated|divider|divider|op_8~30_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~30 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~30 .lut_mask = 64'h0000FC0C0000FFFF;
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N33
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|op_8~26_cout  = CARRY(( GND ) + ( (\seven_seg|Div1|auto_generated|divider|divider|StageOut[49]~5_combout ) # (\seven_seg|Div1|auto_generated|divider|divider|StageOut[49]~4_combout ) ) + ( 
// \seven_seg|Div1|auto_generated|divider|divider|op_8~30_cout  ))

	.dataa(!\seven_seg|Div1|auto_generated|divider|divider|StageOut[49]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div1|auto_generated|divider|divider|StageOut[49]~5_combout ),
	.datag(gnd),
	.cin(\seven_seg|Div1|auto_generated|divider|divider|op_8~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div1|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h0000AA0000000000;
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N36
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|op_8~22_cout  = CARRY(( (!\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\seven_seg|Div1|auto_generated|divider|divider|op_7~21_sumout ))) # 
// (\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|twos_comp[3]~2_combout )) ) + ( VCC ) + ( \seven_seg|Div1|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\seven_seg|twos_comp[3]~2_combout ),
	.datac(!\seven_seg|Div1|auto_generated|divider|divider|op_7~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div1|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div1|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000000000001B1B;
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N39
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|op_8~18_cout  = CARRY(( (\seven_seg|Div1|auto_generated|divider|divider|StageOut[51]~3_combout ) # (\seven_seg|Div1|auto_generated|divider|divider|StageOut[51]~2_combout ) ) + ( VCC ) + ( 
// \seven_seg|Div1|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seven_seg|Div1|auto_generated|divider|divider|StageOut[51]~2_combout ),
	.datad(!\seven_seg|Div1|auto_generated|divider|divider|StageOut[51]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div1|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div1|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h0000000000000FFF;
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N42
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|op_8~14_cout  = CARRY(( GND ) + ( (!\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\seven_seg|Div1|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout  & (\seven_seg|twos_comp[5]~4_combout )) ) + ( \seven_seg|Div1|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(!\seven_seg|twos_comp[5]~4_combout ),
	.datab(gnd),
	.datac(!\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Div1|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div1|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h0000FA0A00000000;
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N45
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|op_8~10 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|op_8~10_cout  = CARRY(( (\seven_seg|Div1|auto_generated|divider|divider|StageOut[53]~1_combout ) # (\seven_seg|Div1|auto_generated|divider|divider|StageOut[53]~0_combout ) ) + ( GND ) + ( 
// \seven_seg|Div1|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(gnd),
	.datab(!\seven_seg|Div1|auto_generated|divider|divider|StageOut[53]~0_combout ),
	.datac(!\seven_seg|Div1|auto_generated|divider|divider|StageOut[53]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div1|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div1|auto_generated|divider|divider|op_8~10_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~10 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~10 .lut_mask = 64'h0000FFFF00003F3F;
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N48
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|op_8~6_cout  = CARRY(( VCC ) + ( (!\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\seven_seg|Div1|auto_generated|divider|divider|op_7~5_sumout )))) # 
// (\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout  & (\pc|addr [7] & (\seven_seg|Add0~29_sumout ))) ) + ( \seven_seg|Div1|auto_generated|divider|divider|op_8~10_cout  ))

	.dataa(!\pc|addr [7]),
	.datab(!\seven_seg|Add0~29_sumout ),
	.datac(!\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div1|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(\seven_seg|Div1|auto_generated|divider|divider|op_8~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\seven_seg|Div1|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000FE0E0000FFFF;
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N51
cyclonev_lcell_comb \seven_seg|Div1|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \seven_seg|Div1|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \seven_seg|Div1|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Div1|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \seven_seg|Div1|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N0
cyclonev_lcell_comb \seven_seg|Mod2|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \seven_seg|Mod2|auto_generated|divider|divider|op_8~5_sumout  = SUM(( !\seven_seg|Div1|auto_generated|divider|divider|op_8~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \seven_seg|Mod2|auto_generated|divider|divider|op_8~6  = CARRY(( !\seven_seg|Div1|auto_generated|divider|divider|op_8~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \seven_seg|Mod2|auto_generated|divider|divider|op_8~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seven_seg|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\seven_seg|Mod2|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\seven_seg|Mod2|auto_generated|divider|divider|op_8~6 ),
	.shareout(\seven_seg|Mod2|auto_generated|divider|divider|op_8~7 ));
// synopsys translate_off
defparam \seven_seg|Mod2|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \seven_seg|Mod2|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \seven_seg|Mod2|auto_generated|divider|divider|op_8~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N3
cyclonev_lcell_comb \seven_seg|Mod2|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \seven_seg|Mod2|auto_generated|divider|divider|op_8~9_sumout  = SUM(( !\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout  ) + ( \seven_seg|Mod2|auto_generated|divider|divider|op_8~7  ) + ( \seven_seg|Mod2|auto_generated|divider|divider|op_8~6  
// ))
// \seven_seg|Mod2|auto_generated|divider|divider|op_8~10  = CARRY(( !\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout  ) + ( \seven_seg|Mod2|auto_generated|divider|divider|op_8~7  ) + ( \seven_seg|Mod2|auto_generated|divider|divider|op_8~6  ))
// \seven_seg|Mod2|auto_generated|divider|divider|op_8~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod2|auto_generated|divider|divider|op_8~6 ),
	.sharein(\seven_seg|Mod2|auto_generated|divider|divider|op_8~7 ),
	.combout(),
	.sumout(\seven_seg|Mod2|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\seven_seg|Mod2|auto_generated|divider|divider|op_8~10 ),
	.shareout(\seven_seg|Mod2|auto_generated|divider|divider|op_8~11 ));
// synopsys translate_off
defparam \seven_seg|Mod2|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \seven_seg|Mod2|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h000000000000F0F0;
defparam \seven_seg|Mod2|auto_generated|divider|divider|op_8~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N6
cyclonev_lcell_comb \seven_seg|Mod2|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \seven_seg|Mod2|auto_generated|divider|divider|op_8~13_sumout  = SUM(( VCC ) + ( \seven_seg|Mod2|auto_generated|divider|divider|op_8~11  ) + ( \seven_seg|Mod2|auto_generated|divider|divider|op_8~10  ))
// \seven_seg|Mod2|auto_generated|divider|divider|op_8~14  = CARRY(( VCC ) + ( \seven_seg|Mod2|auto_generated|divider|divider|op_8~11  ) + ( \seven_seg|Mod2|auto_generated|divider|divider|op_8~10  ))
// \seven_seg|Mod2|auto_generated|divider|divider|op_8~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod2|auto_generated|divider|divider|op_8~10 ),
	.sharein(\seven_seg|Mod2|auto_generated|divider|divider|op_8~11 ),
	.combout(),
	.sumout(\seven_seg|Mod2|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\seven_seg|Mod2|auto_generated|divider|divider|op_8~14 ),
	.shareout(\seven_seg|Mod2|auto_generated|divider|divider|op_8~15 ));
// synopsys translate_off
defparam \seven_seg|Mod2|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \seven_seg|Mod2|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h000000000000FFFF;
defparam \seven_seg|Mod2|auto_generated|divider|divider|op_8~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N9
cyclonev_lcell_comb \seven_seg|Mod2|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \seven_seg|Mod2|auto_generated|divider|divider|op_8~17_sumout  = SUM(( GND ) + ( \seven_seg|Mod2|auto_generated|divider|divider|op_8~15  ) + ( \seven_seg|Mod2|auto_generated|divider|divider|op_8~14  ))
// \seven_seg|Mod2|auto_generated|divider|divider|op_8~18  = CARRY(( GND ) + ( \seven_seg|Mod2|auto_generated|divider|divider|op_8~15  ) + ( \seven_seg|Mod2|auto_generated|divider|divider|op_8~14  ))
// \seven_seg|Mod2|auto_generated|divider|divider|op_8~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod2|auto_generated|divider|divider|op_8~14 ),
	.sharein(\seven_seg|Mod2|auto_generated|divider|divider|op_8~15 ),
	.combout(),
	.sumout(\seven_seg|Mod2|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\seven_seg|Mod2|auto_generated|divider|divider|op_8~18 ),
	.shareout(\seven_seg|Mod2|auto_generated|divider|divider|op_8~19 ));
// synopsys translate_off
defparam \seven_seg|Mod2|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \seven_seg|Mod2|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000000000000000;
defparam \seven_seg|Mod2|auto_generated|divider|divider|op_8~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N12
cyclonev_lcell_comb \seven_seg|Mod2|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \seven_seg|Mod2|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( \seven_seg|Mod2|auto_generated|divider|divider|op_8~19  ) + ( \seven_seg|Mod2|auto_generated|divider|divider|op_8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\seven_seg|Mod2|auto_generated|divider|divider|op_8~18 ),
	.sharein(\seven_seg|Mod2|auto_generated|divider|divider|op_8~19 ),
	.combout(),
	.sumout(\seven_seg|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod2|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \seven_seg|Mod2|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h000000000000FFFF;
defparam \seven_seg|Mod2|auto_generated|divider|divider|op_8~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N42
cyclonev_lcell_comb \seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0 (
// Equation(s):
// \seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout  = ( \seven_seg|Div1|auto_generated|divider|divider|op_8~1_sumout  & ( (!\seven_seg|Mod2|auto_generated|divider|divider|op_8~1_sumout  & 
// \seven_seg|Mod2|auto_generated|divider|divider|op_8~5_sumout ) ) ) # ( !\seven_seg|Div1|auto_generated|divider|divider|op_8~1_sumout  & ( (\seven_seg|Mod2|auto_generated|divider|divider|op_8~5_sumout ) # 
// (\seven_seg|Mod2|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\seven_seg|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\seven_seg|Mod2|auto_generated|divider|divider|op_8~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0 .extended_lut = "off";
defparam \seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0 .lut_mask = 64'h3F3F3F3F0C0C0C0C;
defparam \seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N21
cyclonev_lcell_comb \seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3 (
// Equation(s):
// \seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout  = ( \seven_seg|Mod2|auto_generated|divider|divider|op_8~17_sumout  & ( !\seven_seg|Mod2|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\seven_seg|Mod2|auto_generated|divider|divider|op_8~17_sumout ),
	.dataf(!\seven_seg|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3 .extended_lut = "off";
defparam \seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3 .lut_mask = 64'h0000FFFF00000000;
defparam \seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N45
cyclonev_lcell_comb \seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1 (
// Equation(s):
// \seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  = (!\seven_seg|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ((\seven_seg|Mod2|auto_generated|divider|divider|op_8~9_sumout ))) # 
// (\seven_seg|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (!\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout ))

	.dataa(gnd),
	.datab(!\seven_seg|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\seven_seg|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\seven_seg|Mod2|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1 .extended_lut = "off";
defparam \seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1 .lut_mask = 64'h30FC30FC30FC30FC;
defparam \seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N24
cyclonev_lcell_comb \seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2 (
// Equation(s):
// \seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  = ( \seven_seg|Mod2|auto_generated|divider|divider|op_8~13_sumout  & ( !\seven_seg|Mod2|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(!\seven_seg|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\seven_seg|Mod2|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2 .extended_lut = "off";
defparam \seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N48
cyclonev_lcell_comb \seven_seg|dig2|WideOr6~0 (
// Equation(s):
// \seven_seg|dig2|WideOr6~0_combout  = ( !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( 
// !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout  $ (\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ) ) ) ) # ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( (\seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout  & \seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ) ) ) ) # ( 
// !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( (\seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datac(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ),
	.datad(gnd),
	.datae(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|dig2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|dig2|WideOr6~0 .extended_lut = "off";
defparam \seven_seg|dig2|WideOr6~0 .lut_mask = 64'h30300303C3C30000;
defparam \seven_seg|dig2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N9
cyclonev_lcell_comb \seven_seg|dig2|WideOr5~0 (
// Equation(s):
// \seven_seg|dig2|WideOr5~0_combout  = ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( 
// (!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout ) # (\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ) ) ) ) # ( !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// \seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout  $ (!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout ) ) ) ) # ( 
// \seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( (\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout  & 
// \seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout ) ) ) )

	.dataa(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ),
	.datab(gnd),
	.datac(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(gnd),
	.datae(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|dig2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|dig2|WideOr5~0 .extended_lut = "off";
defparam \seven_seg|dig2|WideOr5~0 .lut_mask = 64'h000005055A5AF5F5;
defparam \seven_seg|dig2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N12
cyclonev_lcell_comb \seven_seg|dig2|WideOr4~0 (
// Equation(s):
// \seven_seg|dig2|WideOr4~0_combout  = ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( 
// \seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout  ) ) ) # ( !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( 
// (!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout  & \seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ) ) ) ) # ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( (!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout  & !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datac(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ),
	.datad(gnd),
	.datae(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|dig2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|dig2|WideOr4~0 .extended_lut = "off";
defparam \seven_seg|dig2|WideOr4~0 .lut_mask = 64'h0000C0C00C0C0F0F;
defparam \seven_seg|dig2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N45
cyclonev_lcell_comb \seven_seg|dig2|WideOr3~0 (
// Equation(s):
// \seven_seg|dig2|WideOr3~0_combout  = ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( 
// \seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout  ) ) ) # ( !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( 
// (!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout  & !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout ) ) ) ) # ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( (\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout  & !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout ) ) ) ) # ( 
// !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout  ) ) )

	.dataa(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ),
	.datab(gnd),
	.datac(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(gnd),
	.datae(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|dig2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|dig2|WideOr3~0 .extended_lut = "off";
defparam \seven_seg|dig2|WideOr3~0 .lut_mask = 64'h0F0F5050A0A00F0F;
defparam \seven_seg|dig2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N36
cyclonev_lcell_comb \seven_seg|dig2|WideOr2~0 (
// Equation(s):
// \seven_seg|dig2|WideOr2~0_combout  = ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( 
// (\seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout  & !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ) ) ) ) # ( !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// \seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout  ) ) ) # ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( (\seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout  & !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ) ) ) ) # ( 
// !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datac(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ),
	.datad(gnd),
	.datae(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|dig2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|dig2|WideOr2~0 .extended_lut = "off";
defparam \seven_seg|dig2|WideOr2~0 .lut_mask = 64'h33333030F0F03030;
defparam \seven_seg|dig2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N33
cyclonev_lcell_comb \seven_seg|dig2|WideOr1~0 (
// Equation(s):
// \seven_seg|dig2|WideOr1~0_combout  = ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( 
// (!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout  & \seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout ) ) ) ) # ( !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// \seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( (\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout  & \seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout ) ) ) ) # ( 
// \seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout  ) ) ) # ( 
// !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( (!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout  & 
// \seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout ) ) ) )

	.dataa(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ),
	.datab(gnd),
	.datac(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(gnd),
	.datae(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|dig2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|dig2|WideOr1~0 .extended_lut = "off";
defparam \seven_seg|dig2|WideOr1~0 .lut_mask = 64'h0A0AAAAA05050A0A;
defparam \seven_seg|dig2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N0
cyclonev_lcell_comb \seven_seg|dig2|WideOr0~0 (
// Equation(s):
// \seven_seg|dig2|WideOr0~0_combout  = ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( 
// (!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout ) # (\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ) ) ) ) # ( !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// \seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( (!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ) # (\seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout ) ) ) ) # ( 
// \seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  ) ) # ( !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// !\seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout  & ( \seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout  ) ) )

	.dataa(gnd),
	.datab(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datac(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ),
	.datad(gnd),
	.datae(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\seven_seg|Mod2|auto_generated|divider|divider|StageOut[37]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven_seg|dig2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven_seg|dig2|WideOr0~0 .extended_lut = "off";
defparam \seven_seg|dig2|WideOr0~0 .lut_mask = 64'h0F0FFFFFF3F3CFCF;
defparam \seven_seg|dig2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \ADC_DOUT~input (
	.i(ADC_DOUT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_DOUT~input_o ));
// synopsys translate_off
defparam \ADC_DOUT~input .bus_hold = "false";
defparam \ADC_DOUT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N1
cyclonev_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \IRDA_RXD~input (
	.i(IRDA_RXD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IRDA_RXD~input_o ));
// synopsys translate_off
defparam \IRDA_RXD~input .bus_hold = "false";
defparam \IRDA_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N1
cyclonev_io_ibuf \TD_CLK27~input (
	.i(TD_CLK27),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_CLK27~input_o ));
// synopsys translate_off
defparam \TD_CLK27~input .bus_hold = "false";
defparam \TD_CLK27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N35
cyclonev_io_ibuf \TD_DATA[0]~input (
	.i(TD_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[0]~input_o ));
// synopsys translate_off
defparam \TD_DATA[0]~input .bus_hold = "false";
defparam \TD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N52
cyclonev_io_ibuf \TD_DATA[1]~input (
	.i(TD_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[1]~input_o ));
// synopsys translate_off
defparam \TD_DATA[1]~input .bus_hold = "false";
defparam \TD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N52
cyclonev_io_ibuf \TD_DATA[2]~input (
	.i(TD_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[2]~input_o ));
// synopsys translate_off
defparam \TD_DATA[2]~input .bus_hold = "false";
defparam \TD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N35
cyclonev_io_ibuf \TD_DATA[3]~input (
	.i(TD_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[3]~input_o ));
// synopsys translate_off
defparam \TD_DATA[3]~input .bus_hold = "false";
defparam \TD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N52
cyclonev_io_ibuf \TD_DATA[4]~input (
	.i(TD_DATA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[4]~input_o ));
// synopsys translate_off
defparam \TD_DATA[4]~input .bus_hold = "false";
defparam \TD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N35
cyclonev_io_ibuf \TD_DATA[5]~input (
	.i(TD_DATA[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[5]~input_o ));
// synopsys translate_off
defparam \TD_DATA[5]~input .bus_hold = "false";
defparam \TD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N52
cyclonev_io_ibuf \TD_DATA[6]~input (
	.i(TD_DATA[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[6]~input_o ));
// synopsys translate_off
defparam \TD_DATA[6]~input .bus_hold = "false";
defparam \TD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y81_N52
cyclonev_io_ibuf \TD_DATA[7]~input (
	.i(TD_DATA[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[7]~input_o ));
// synopsys translate_off
defparam \TD_DATA[7]~input .bus_hold = "false";
defparam \TD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N92
cyclonev_io_ibuf \TD_HS~input (
	.i(TD_HS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_HS~input_o ));
// synopsys translate_off
defparam \TD_HS~input .bus_hold = "false";
defparam \TD_HS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N52
cyclonev_io_ibuf \TD_VS~input (
	.i(TD_VS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_VS~input_o ));
// synopsys translate_off
defparam \TD_VS~input .bus_hold = "false";
defparam \TD_VS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N18
cyclonev_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N18
cyclonev_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N1
cyclonev_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N1
cyclonev_io_ibuf \FPGA_I2C_SDAT~input (
	.i(FPGA_I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \FPGA_I2C_SDAT~input .bus_hold = "false";
defparam \FPGA_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \PS2_CLK2~input (
	.i(PS2_CLK2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK2~input_o ));
// synopsys translate_off
defparam \PS2_CLK2~input .bus_hold = "false";
defparam \PS2_CLK2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \PS2_DAT2~input (
	.i(PS2_DAT2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT2~input_o ));
// synopsys translate_off
defparam \PS2_DAT2~input .bus_hold = "false";
defparam \PS2_DAT2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N2
cyclonev_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N19
cyclonev_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N36
cyclonev_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N53
cyclonev_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N35
cyclonev_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N35
cyclonev_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N92
cyclonev_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N92
cyclonev_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N18
cyclonev_io_ibuf \GPIO_1[34]~input (
	.i(GPIO_1[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[34]~input_o ));
// synopsys translate_off
defparam \GPIO_1[34]~input .bus_hold = "false";
defparam \GPIO_1[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \GPIO_1[35]~input (
	.i(GPIO_1[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[35]~input_o ));
// synopsys translate_off
defparam \GPIO_1[35]~input .bus_hold = "false";
defparam \GPIO_1[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
