.. {{ project_name }} documentation master file

{{ project_name }}
===============================================================================

Welcome to the {{ project_name }} documentation!

{{ project_name }} is a RV64I RISC-V processor implementation featuring:

* 64-bit RISC-V base integer instruction set (RV64I)
* Single-cycle datapath
* GPIO peripheral
* JTAG debug interface
* Wishbone-compatible bus interface

.. toctree::
   :maxdepth: 2
   :caption: Contents:

   getting_started
   architecture
   api
   development

Indices and tables
==================

* :ref:`genindex`
* :ref:`modindex`
* :ref:`search`
