<module name="DSS0_VID" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="VID_ACCUH_0" acronym="VID_ACCUH_0" offset="0x0" width="32" description="The register configures the resize accumulator init values for horizontal up/down-sampling of the video window. DISPC_VIDx_ACCU__0 &#38; DISPC_VIDx_ACCU__1 for ping-pong mechanism with external trigger, based on the field polarity. This register is used for ARGB and Y in YUV420/YUV422. Shadow register">
		<bitfield id="HORIZONTALACCU" width="24" begin="23" end="0" resetval="0x0" description="Horizontal initialization accu signed value" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_ACCUH_1" acronym="VID_ACCUH_1" offset="0x4" width="32" description="The register configures the resize accumulator init values for horizontal up/down-sampling of the video window. DISPC_VIDx_ACCU__0 &#38; DISPC_VIDx_ACCU__1 for ping-pong mechanism with external trigger, based on the field polarity. This register is used for ARGB and Y in YUV420/YUV422. Shadow register">
		<bitfield id="HORIZONTALACCU" width="24" begin="23" end="0" resetval="0x0" description="Horizontal initialization accu signed value" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_ACCUH2_0" acronym="VID_ACCUH2_0" offset="0x8" width="32" description="The register configures the resize accumulator init value for horizontal up/down-sampling of the video window. DISPC_VID n_ACCU2__0 &#38; DISPC_VID n_ACCU2__1 for ping-pong mechanism with external trigger, based on the field polarity. This register is used for U/V components in YUV420/YUV422. It is not used when the input format is any RGB format. Shadow register">
		<bitfield id="HORIZONTALACCU" width="24" begin="23" end="0" resetval="0x0" description="Horizontal initialization accu signed value" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_ACCUH2_1" acronym="VID_ACCUH2_1" offset="0xC" width="32" description="The register configures the resize accumulator init value for horizontal up/down-sampling of the video window. DISPC_VID n_ACCU2__0 &#38; DISPC_VID n_ACCU2__1 for ping-pong mechanism with external trigger, based on the field polarity. This register is used for U/V components in YUV420/YUV422. It is not used when the input format is any RGB format. Shadow register">
		<bitfield id="HORIZONTALACCU" width="24" begin="23" end="0" resetval="0x0" description="Horizontal initialization accu signed value" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_ACCUV_0" acronym="VID_ACCUV_0" offset="0x10" width="32" description="The register configures the resize accumulator init values for horizontal and vertical up/down-sampling of the video window. DISPC_VIDx_ACCU__0 &#38; DISPC_VIDx_ACCU__1 for ping-pong mechanism with external trigger, based on the field polarity.  It is used for ARGB and Y in YUV420/YUV422. Shadow register">
		<bitfield id="VERTICALACCU" width="24" begin="23" end="0" resetval="0x0" description="Vertical initialization accu signed value" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_ACCUV_1" acronym="VID_ACCUV_1" offset="0x14" width="32" description="The register configures the resize accumulator init values for horizontal and vertical up/down-sampling of the video window. DISPC_VIDx_ACCU__0 &#38; DISPC_VIDx_ACCU__1 for ping-pong mechanism with external trigger, based on the field polarity.  It is used for ARGB and Y in YUV420/YUV422. Shadow register">
		<bitfield id="VERTICALACCU" width="24" begin="23" end="0" resetval="0x0" description="Vertical initialization accu signed value" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_ACCUV2_0" acronym="VID_ACCUV2_0" offset="0x18" width="32" description="The register configures the resize accumulator init value for vertical up/down-sampling of the video window. ACCU2__0 &#38; ACCU2__1 for ping-pong mechanism with external trigger, based on the field polarity. It is used for U/V components for YUV420. It is not used when the input format is any RGB format or YUV422. Shadow register">
		<bitfield id="VERTICALACCU" width="24" begin="23" end="0" resetval="0x0" description="Vertical initialization accu signed value" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_ACCUV2_1" acronym="VID_ACCUV2_1" offset="0x1C" width="32" description="The register configures the resize accumulator init value for vertical up/down-sampling of the video window. ACCU2__0 &#38; ACCU2__1 for ping-pong mechanism with external trigger, based on the field polarity. It is used for U/V components for YUV420. It is not used when the input format is any RGB format or YUV422. Shadow register">
		<bitfield id="VERTICALACCU" width="24" begin="23" end="0" resetval="0x0" description="Vertical initialization accu signed value" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_ATTRIBUTES" acronym="VID_ATTRIBUTES" offset="0x20" width="32" description="The register configures the attributes of the video window. Shadow register">
		<bitfield id="LUMAKEYENABLE" width="1" begin="31" end="31" resetval="0x0" description="Enable Luma Key transparency matching" range="31" rwaccess="R/W"/> 
		<bitfield id="GAMMAINVERSION" width="1" begin="30" end="30" resetval="0x0" description="Inverse Gamma support [using the CLUT table]" range="30" rwaccess="R/W"/> 
		<bitfield id="PREMULTIPLYALPHA" width="1" begin="28" end="28" resetval="0x0" description="The field configures the DISPC VID to process incoming data as premultiplied alpha data or non premultiplied alpha data. Default setting is non premultiplied alpha data" range="28" rwaccess="R/W"/> 
		<bitfield id="SELFREFRESH" width="1" begin="24" end="24" resetval="0x0" description="Enables the self refresh of the video window, from its own DMA buffer only" range="24" rwaccess="R/W"/> 
		<bitfield id="ARBITRATION" width="1" begin="23" end="23" resetval="0x0" description="Determines the priority of the video pipeline. The video pipeline is one of the high priority pipelines. The arbitration gives always the priority first to the high priority pipelines using round-robin between them. When there are only normal priority pipelines sending requests, the round-robin applies between the normal priority pipelines" range="23" rwaccess="R/W"/> 
		<bitfield id="VERTICALTAPS" width="1" begin="21" end="21" resetval="0x0" description="Video Vertical Resize Tap Number. The vertical poly-phase filter can be configured in 3-tap or 5-tap configuration. According to the number of taps, the maximum input picture width is double while using 3-tap compared to 5-tap" range="21" rwaccess="R/W"/> 
		<bitfield id="BUFPRELOAD" width="1" begin="19" end="19" resetval="0x0" description="Video Preload Value" range="19" rwaccess="R/W"/> 
		<bitfield id="RESERVED7" width="1" begin="18" end="18" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="18" rwaccess="R"/> 
		<bitfield id="SELFREFRESHAUTO" width="1" begin="17" end="17" resetval="0x0" description="Automatic self refresh mode" range="17" rwaccess="R/W"/> 
		<bitfield id="FLIP" width="1" begin="12" end="12" resetval="0x0" description="Describes the frame buffer flip operation" range="12" rwaccess="R/W"/> 
		<bitfield id="FULLRANGE" width="1" begin="11" end="11" resetval="0x0" description="Color Space Conversion full range setting" range="11" rwaccess="R/W"/> 
		<bitfield id="NIBBLEMODE" width="1" begin="10" end="10" resetval="0x0" description="Video Nibble mode [only for 1-, 2- and 4-bpp]" range="10" rwaccess="R/W"/> 
		<bitfield id="COLORCONVENABLE" width="1" begin="9" end="9" resetval="0x0" description="Enable the color space conversion. The HW does not enable/disable the conversion based on the pixel format" range="9" rwaccess="R/W"/> 
		<bitfield id="RESIZEENABLE" width="2" begin="8" end="7" resetval="0x0" description="Video Resize Enable" range="8 - 7" rwaccess="R/W"/> 
		<bitfield id="FORMAT" width="6" begin="6" end="1" resetval="0x0" description="Video Format. It defines the pixel format when fetching the video frame buffer" range="6 - 1" rwaccess="R/W"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Video pipeline Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="VID_ATTRIBUTES2" acronym="VID_ATTRIBUTES2" offset="0x24" width="32" description="The register configures the attributes of the video window. Shadow register">
		<bitfield id="TAGS" width="5" begin="30" end="26" resetval="0x15" description="Number of OCP TAGS to be used for the pipeline [from 0x0 to 0xF]. A value of 0x0 means only a single tag will be used. A value of 0xF means all 16 tags can be used" range="30 - 26" rwaccess="R/W"/> 
		<bitfield id="YUV_ALIGN" width="1" begin="10" end="10" resetval="0x0" description="Alignment [MSB or LSB align] for unpacked 10b/12b YUV data" range="10" rwaccess="R/W"/> 
		<bitfield id="YUV_MODE" width="1" begin="9" end="9" resetval="0x0" description="Mode of packing for YUV data [only for 10b/12b formats]" range="9" rwaccess="R/W"/> 
		<bitfield id="YUV_SIZE" width="2" begin="8" end="7" resetval="0x0" description="Size of YUV data 8b/10b/12b" range="8 - 7" rwaccess="R/W"/> 
		<bitfield id="VC1_RANGE_CBCR" width="3" begin="6" end="4" resetval="0x0" description="Defines the VC1 range value for the CbCr component from 0 to 7" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="VC1_RANGE_Y" width="3" begin="3" end="1" resetval="0x0" description="Defines the VC1 range value for the Y component from 0 to 7" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="VC1ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enable/disable the VC1 range mapping processing. The bit-field is ignored if the format is not one of the supported YUV formats" range="0" rwaccess="R/W"/>
	</register>
	<register id="VID_BA_0" acronym="VID_BA_0" offset="0x28" width="32" description="The register configures the base address of the single video buffer. In case of single plane ARGB or YUV, this is the BA. In case of two plane YUV, this is the BA_Y. In case of two plane RGB565-A8, this is the BA_Alpha. BA__0 &#38; BA__1 for ping-pong mechanism with external trigger, based on the field polarity otherwise only BA__0 is used. Shadow register">
		<bitfield id="BA" width="32" begin="31" end="0" resetval="0x0" description="Video base address. Base address of the video buffer [Aligned on pixel size boundary except for the following. In case of RGB24 packed format, 4-pixel alignment is required. In case of YUV422, 2-pixel alignment is required. In case of YUV420, byte alignment is required]" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_BA_1" acronym="VID_BA_1" offset="0x2C" width="32" description="The register configures the base address of the single video buffer. In case of single plane ARGB or YUV, this is the BA. In case of two plane YUV, this is the BA_Y. In case of two plane RGB565-A8, this is the BA_Alpha. BA__0 &#38; BA__1 for ping-pong mechanism with external trigger, based on the field polarity otherwise only BA__0 is used. Shadow register">
		<bitfield id="BA" width="32" begin="31" end="0" resetval="0x0" description="Video base address. Base address of the video buffer [Aligned on pixel size boundary except for the following. In case of RGB24 packed format, 4-pixel alignment is required. In case of YUV422, 2-pixel alignment is required. In case of YUV420, byte alignment is required]" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_BA_UV_0" acronym="VID_BA_UV_0" offset="0x30" width="32" description="The register configures the base address of the UV buffer for two plane YUV or RGB buffer for two plane RGB565-A8, for the video window. BA_UV__0 &#38; BA_UV__1 for ping-pong mechanism with external trigger, based on the field polarity otherwise only BA_UV__0 is used. Shadow register">
		<bitfield id="BA" width="32" begin="31" end="0" resetval="0x0" description="Video base address aligned on 16-bit boundary Base address of the UV video buffer used only in case of YUV420-NV12" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_BA_UV_1" acronym="VID_BA_UV_1" offset="0x34" width="32" description="The register configures the base address of the UV buffer for two plane YUV or RGB buffer for two plane RGB565-A8, for the video window. BA_UV__0 &#38; BA_UV__1 for ping-pong mechanism with external trigger, based on the field polarity otherwise only BA_UV__0 is used. Shadow register">
		<bitfield id="BA" width="32" begin="31" end="0" resetval="0x0" description="Video base address aligned on 16-bit boundary Base address of the UV video buffer used only in case of YUV420-NV12" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_BUF_SIZE_STATUS" acronym="VID_BUF_SIZE_STATUS" offset="0x38" width="32" description="The register returns the Video buffer size for the video pipeline">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="31 - 16" rwaccess="R"/> 
		<bitfield id="BUFSIZE" width="16" begin="15" end="0" resetval="0x2560" description="Video DMA buffer Size in number of 128-bits" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="VID_BUF_THRESHOLD" acronym="VID_BUF_THRESHOLD" offset="0x3C" width="32" description="The register configures the video buffer associated with the video pipeline. Shadow register">
		<bitfield id="BUFHIGHTHRESHOLD" width="16" begin="31" end="16" resetval="0x2559" description="DMA buffer High Threshold. Number of 128-bits defining the threshold value" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="BUFLOWTHRESHOLD" width="16" begin="15" end="0" resetval="0x2552" description="DMA buffer Low Threshold. Number of 128-bits defining the threshold value" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_CSC_COEF0" acronym="VID_CSC_COEF0" offset="0x40" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="31 - 27" rwaccess="R"/> 
		<bitfield id="C01" width="11" begin="26" end="16" resetval="0x0" description="C01 Coefficient. Encoded signed value [from -1024 to 1023]" range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="15 - 11" rwaccess="R"/> 
		<bitfield id="C00" width="11" begin="10" end="0" resetval="0x0" description="C00 Coefficient. Encoded signed value [from -1024 to 1023]" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_CSC_COEF1" acronym="VID_CSC_COEF1" offset="0x44" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="31 - 27" rwaccess="R"/> 
		<bitfield id="C10" width="11" begin="26" end="16" resetval="0x0" description="C10 Coefficient. Encoded signed value [from -1024 to 1023]" range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="15 - 11" rwaccess="R"/> 
		<bitfield id="C02" width="11" begin="10" end="0" resetval="0x0" description="C02 Coefficient. Encoded signed value [from -1024 to 1023]" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_CSC_COEF2" acronym="VID_CSC_COEF2" offset="0x48" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="31 - 27" rwaccess="R"/> 
		<bitfield id="C12" width="11" begin="26" end="16" resetval="0x0" description="C12 Coefficient. Encoded signed value [from -1024 to 1023]" range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="15 - 11" rwaccess="R"/> 
		<bitfield id="C11" width="11" begin="10" end="0" resetval="0x0" description="C11 Coefficient. Encoded signed value [from -1024 to 1023]" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_CSC_COEF3" acronym="VID_CSC_COEF3" offset="0x4C" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="31 - 27" rwaccess="R"/> 
		<bitfield id="C21" width="11" begin="26" end="16" resetval="0x0" description="C21 coefficient. Encoded signed value [from -1024 to 1023]" range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="15 - 11" rwaccess="R"/> 
		<bitfield id="C20" width="11" begin="10" end="0" resetval="0x0" description="C20 coefficient. Encoded signed value [from -1024 to 1023]" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_CSC_COEF4" acronym="VID_CSC_COEF4" offset="0x50" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="31 - 11" rwaccess="R"/> 
		<bitfield id="C22" width="11" begin="10" end="0" resetval="0x0" description="C22 Coefficient. Encoded signed value [from -1024 to 1023]" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_CSC_COEF5" acronym="VID_CSC_COEF5" offset="0x54" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
		<bitfield id="PREOFFSET2" width="13" begin="31" end="19" resetval="0x0" description="Row-2 pre-offset. Encoded signed value [from -4096 to 4095]" range="31 - 19" rwaccess="R/W"/> 
		<bitfield id="PREOFFSET1" width="13" begin="15" end="3" resetval="0x0" description="Row1 pre-offset. Encoded signed value [from -4096 to 4095]" range="15 - 3" rwaccess="R/W"/>
	</register>
	<register id="VID_CSC_COEF6" acronym="VID_CSC_COEF6" offset="0x58" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
		<bitfield id="POSTOFFSET1" width="13" begin="31" end="19" resetval="0x0" description="Row-1 post-offset. Encoded signed value [from -4096 to 4095]" range="31 - 19" rwaccess="R/W"/> 
		<bitfield id="PREOFFSET3" width="13" begin="15" end="3" resetval="0x0" description="Row-3 pre-offset. Encoded signed value [from -4096 to 4095]" range="15 - 3" rwaccess="R/W"/>
	</register>
	<register id="VID_FIRH" acronym="VID_FIRH" offset="0x5C" width="32" description="The register configures the resize factor for horizontal up/down-sampling of the video window. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRHINC" width="24" begin="23" end="0" resetval="0x2097152" description="Horizontal increment of the up/down-sampling filter. The value 0 is invalid" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIRH2" acronym="VID_FIRH2" offset="0x60" width="32" description="The register configures the resize factor for horizontal up/down-sampling of the video window. It is used for U/V components for YUV 422 and 420 input formats. It is not used if input format is any RGB format. Shadow register">
		<bitfield id="FIRHINC" width="24" begin="23" end="0" resetval="0x2097152" description="Horizontal increment of the up/down-sampling filter for Cb and Cr. The value 0 is invalid" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIRV" acronym="VID_FIRV" offset="0x64" width="32" description="The register configures the resize factor for vertical up/down-sampling of the video window. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVINC" width="24" begin="23" end="0" resetval="0x2097152" description="Vertical increment of the up/down-sampling filter. The value 0 is invalid" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIRV2" acronym="VID_FIRV2" offset="0x68" width="32" description="The register configures the resize factor  for vertical up/down-sampling of the video window. It is used for U/V components for YUV420 input format. It is not used when the input format is any RGB format or YUV422 format. Shadow register.">
		<bitfield id="FIRVINC" width="24" begin="23" end="0" resetval="0x2097152" description="Vertical increment of the up/down-sampling filter for Cb and Cr. The value 0 is invalid" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H0_0" acronym="VID_FIR_COEF_H0_0" offset="0x6C" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase 0" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H0_1" acronym="VID_FIR_COEF_H0_1" offset="0x70" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase 1" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H0_2" acronym="VID_FIR_COEF_H0_2" offset="0x74" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase 2" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H0_3" acronym="VID_FIR_COEF_H0_3" offset="0x78" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase 3" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H0_4" acronym="VID_FIR_COEF_H0_4" offset="0x7C" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase 4" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H0_5" acronym="VID_FIR_COEF_H0_5" offset="0x80" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase 5" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H0_6" acronym="VID_FIR_COEF_H0_6" offset="0x84" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase 6" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H0_7" acronym="VID_FIR_COEF_H0_7" offset="0x88" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase 7" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H0_8" acronym="VID_FIR_COEF_H0_8" offset="0x8C" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase 8" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H0_C_0" acronym="VID_FIR_COEF_H0_C_0" offset="0x90" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase 0" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H0_C_1" acronym="VID_FIR_COEF_H0_C_1" offset="0x94" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase 1" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H0_C_2" acronym="VID_FIR_COEF_H0_C_2" offset="0x98" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase 2" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H0_C_3" acronym="VID_FIR_COEF_H0_C_3" offset="0x9C" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase 3" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H0_C_4" acronym="VID_FIR_COEF_H0_C_4" offset="0xA0" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase 4" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H0_C_5" acronym="VID_FIR_COEF_H0_C_5" offset="0xA4" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase 5" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H0_C_6" acronym="VID_FIR_COEF_H0_C_6" offset="0xA8" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase 6" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H0_C_7" acronym="VID_FIR_COEF_H0_C_7" offset="0xAC" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase 7" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H0_C_8" acronym="VID_FIR_COEF_H0_C_8" offset="0xB0" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase 8" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_0" acronym="VID_FIR_COEF_H12_0" offset="0xB4" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting.  Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 0" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 0" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_1" acronym="VID_FIR_COEF_H12_1" offset="0xB8" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting.  Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 1" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 1" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_2" acronym="VID_FIR_COEF_H12_2" offset="0xBC" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting.  Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 2" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 2" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_3" acronym="VID_FIR_COEF_H12_3" offset="0xC0" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting.  Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 3" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 3" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_4" acronym="VID_FIR_COEF_H12_4" offset="0xC4" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting.  Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 4" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 4" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_5" acronym="VID_FIR_COEF_H12_5" offset="0xC8" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting.  Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 5" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 5" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_6" acronym="VID_FIR_COEF_H12_6" offset="0xCC" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting.  Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 6" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 6" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_7" acronym="VID_FIR_COEF_H12_7" offset="0xD0" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting.  Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 7" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 7" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_8" acronym="VID_FIR_COEF_H12_8" offset="0xD4" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting.  Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 8" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 8" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_9" acronym="VID_FIR_COEF_H12_9" offset="0xD8" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting.  Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 9" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 9" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_10" acronym="VID_FIR_COEF_H12_10" offset="0xDC" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting.  Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 10" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 10" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_11" acronym="VID_FIR_COEF_H12_11" offset="0xE0" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting.  Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 11" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 11" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_12" acronym="VID_FIR_COEF_H12_12" offset="0xE4" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting.  Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 12" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 12" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_13" acronym="VID_FIR_COEF_H12_13" offset="0xE8" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting.  Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 13" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 13" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_14" acronym="VID_FIR_COEF_H12_14" offset="0xEC" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting.  Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 14" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 14" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_15" acronym="VID_FIR_COEF_H12_15" offset="0xF0" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting.  Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 15" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 15" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_C_0" acronym="VID_FIR_COEF_H12_C_0" offset="0xF4" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 0" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 0" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_C_1" acronym="VID_FIR_COEF_H12_C_1" offset="0xF8" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 1" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 1" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_C_2" acronym="VID_FIR_COEF_H12_C_2" offset="0xFC" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 2" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 2" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_C_3" acronym="VID_FIR_COEF_H12_C_3" offset="0x100" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 3" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 3" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_C_4" acronym="VID_FIR_COEF_H12_C_4" offset="0x104" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 4" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 4" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_C_5" acronym="VID_FIR_COEF_H12_C_5" offset="0x108" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 5" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 5" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_C_6" acronym="VID_FIR_COEF_H12_C_6" offset="0x10C" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 6" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 6" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_C_7" acronym="VID_FIR_COEF_H12_C_7" offset="0x110" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 7" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 7" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_C_8" acronym="VID_FIR_COEF_H12_C_8" offset="0x114" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 8" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 8" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_C_9" acronym="VID_FIR_COEF_H12_C_9" offset="0x118" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 9" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 9" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_C_10" acronym="VID_FIR_COEF_H12_C_10" offset="0x11C" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 10" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 10" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_C_11" acronym="VID_FIR_COEF_H12_C_11" offset="0x120" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 11" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 11" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_C_12" acronym="VID_FIR_COEF_H12_C_12" offset="0x124" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 12" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 12" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_C_13" acronym="VID_FIR_COEF_H12_C_13" offset="0x128" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 13" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 13" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_C_14" acronym="VID_FIR_COEF_H12_C_14" offset="0x12C" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 14" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 14" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_H12_C_15" acronym="VID_FIR_COEF_H12_C_15" offset="0x130" width="32" description="The bank of registers configures the up/down-scaling coefficients for the horizontal resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase 15" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase 15" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V0_0" acronym="VID_FIR_COEF_V0_0" offset="0x134" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase 0" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V0_1" acronym="VID_FIR_COEF_V0_1" offset="0x138" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase 1" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V0_2" acronym="VID_FIR_COEF_V0_2" offset="0x13C" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase 2" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V0_3" acronym="VID_FIR_COEF_V0_3" offset="0x140" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase 3" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V0_4" acronym="VID_FIR_COEF_V0_4" offset="0x144" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase 4" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V0_5" acronym="VID_FIR_COEF_V0_5" offset="0x148" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase 5" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V0_6" acronym="VID_FIR_COEF_V0_6" offset="0x14C" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase 6" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V0_7" acronym="VID_FIR_COEF_V0_7" offset="0x150" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase 7" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V0_8" acronym="VID_FIR_COEF_V0_8" offset="0x154" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase 8" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V0_C_0" acronym="VID_FIR_COEF_V0_C_0" offset="0x158" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase 0" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V0_C_1" acronym="VID_FIR_COEF_V0_C_1" offset="0x15C" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase 1" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V0_C_2" acronym="VID_FIR_COEF_V0_C_2" offset="0x160" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase 2" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V0_C_3" acronym="VID_FIR_COEF_V0_C_3" offset="0x164" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase 3" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V0_C_4" acronym="VID_FIR_COEF_V0_C_4" offset="0x168" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase 4" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V0_C_5" acronym="VID_FIR_COEF_V0_C_5" offset="0x16C" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase 5" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V0_C_6" acronym="VID_FIR_COEF_V0_C_6" offset="0x170" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase 6" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V0_C_7" acronym="VID_FIR_COEF_V0_C_7" offset="0x174" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase 7" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V0_C_8" acronym="VID_FIR_COEF_V0_C_8" offset="0x178" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15.  It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase 8" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_0" acronym="VID_FIR_COEF_V12_0" offset="0x17C" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 0" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 0" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_1" acronym="VID_FIR_COEF_V12_1" offset="0x180" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 1" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 1" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_2" acronym="VID_FIR_COEF_V12_2" offset="0x184" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 2" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 2" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_3" acronym="VID_FIR_COEF_V12_3" offset="0x188" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 3" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 3" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_4" acronym="VID_FIR_COEF_V12_4" offset="0x18C" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 4" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 4" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_5" acronym="VID_FIR_COEF_V12_5" offset="0x190" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 5" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 5" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_6" acronym="VID_FIR_COEF_V12_6" offset="0x194" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 6" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 6" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_7" acronym="VID_FIR_COEF_V12_7" offset="0x198" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 7" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 7" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_8" acronym="VID_FIR_COEF_V12_8" offset="0x19C" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 8" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 8" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_9" acronym="VID_FIR_COEF_V12_9" offset="0x1A0" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 9" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 9" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_10" acronym="VID_FIR_COEF_V12_10" offset="0x1A4" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 10" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 10" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_11" acronym="VID_FIR_COEF_V12_11" offset="0x1A8" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 11" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 11" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_12" acronym="VID_FIR_COEF_V12_12" offset="0x1AC" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 12" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 12" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_13" acronym="VID_FIR_COEF_V12_13" offset="0x1B0" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 13" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 13" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_14" acronym="VID_FIR_COEF_V12_14" offset="0x1B4" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 14" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 14" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_15" acronym="VID_FIR_COEF_V12_15" offset="0x1B8" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the 16 phases. It is used for ARGB and Y setting. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 15" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 15" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_C_0" acronym="VID_FIR_COEF_V12_C_0" offset="0x1BC" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 0" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 0" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_C_1" acronym="VID_FIR_COEF_V12_C_1" offset="0x1C0" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 1" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 1" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_C_2" acronym="VID_FIR_COEF_V12_C_2" offset="0x1C4" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 2" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 2" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_C_3" acronym="VID_FIR_COEF_V12_C_3" offset="0x1C8" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 3" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 3" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_C_4" acronym="VID_FIR_COEF_V12_C_4" offset="0x1CC" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 4" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 4" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_C_5" acronym="VID_FIR_COEF_V12_C_5" offset="0x1D0" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 5" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 5" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_C_6" acronym="VID_FIR_COEF_V12_C_6" offset="0x1D4" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 6" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 6" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_C_7" acronym="VID_FIR_COEF_V12_C_7" offset="0x1D8" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 7" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 7" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_C_8" acronym="VID_FIR_COEF_V12_C_8" offset="0x1DC" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 8" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 8" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_C_9" acronym="VID_FIR_COEF_V12_C_9" offset="0x1E0" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 9" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 9" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_C_10" acronym="VID_FIR_COEF_V12_C_10" offset="0x1E4" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 10" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 10" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_C_11" acronym="VID_FIR_COEF_V12_C_11" offset="0x1E8" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 11" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 11" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_C_12" acronym="VID_FIR_COEF_V12_C_12" offset="0x1EC" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 12" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 12" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_C_13" acronym="VID_FIR_COEF_V12_C_13" offset="0x1F0" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 13" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 13" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_C_14" acronym="VID_FIR_COEF_V12_C_14" offset="0x1F4" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 14" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 14" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_FIR_COEF_V12_C_15" acronym="VID_FIR_COEF_V12_C_15" offset="0x1F8" width="32" description="The bank of registers configures the up/down-scaling coefficients for the vertical resize of the video picture associated with the video window for the phases from 0 to 15. It is used for Crb and Cr setting. It is used only when the pixel format at the input of the filter is one of the YUV formats. When the register is not used by the HW, any value can be used for the bit-fields. Shadow register">
		<bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase 15" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase 15" range="19 - 10" rwaccess="R/W"/>
	</register>
	<register id="VID_GLOBAL_ALPHA" acronym="VID_GLOBAL_ALPHA" offset="0x1FC" width="32" description="The register defines the global alpha value for the video pipeline. Shadow register">
		<bitfield id="GLOBALALPHA" width="8" begin="7" end="0" resetval="0x255" description="Global alpha value from 0 to 255. 0 corresponds to fully transparent and 255 corresponds to fully opaque" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_MFLAG_THRESHOLD" acronym="VID_MFLAG_THRESHOLD" offset="0x208" width="32" description="MFLAG_THRESHOLD Register">
		<bitfield id="HT_MFLAG" width="16" begin="31" end="16" resetval="0x0" description="MFlag High Threshold" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="LT_MFLAG" width="16" begin="15" end="0" resetval="0x0" description="MFlag Low Threshold" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_PICTURE_SIZE" acronym="VID_PICTURE_SIZE" offset="0x20C" width="32" description="The register configures the size of the video picture associated with the video layer before up/down-scaling. Shadow register">
		<bitfield id="MEMSIZEY" width="12" begin="27" end="16" resetval="0x0" description="Number of lines of the video picture Encoded value [from 1 to 4096] to specify the number of lines of the video picture in memory [program to value minus one] When predecimation is set, the value represents the size of the image after predecimation but the max size of the unpredecimated image size in memory is still bounded to 2exp[11]" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="MEMSIZEX" width="12" begin="11" end="0" resetval="0x0" description="Number of pixels of the video picture Encoded value [from 1 to 4096] to specify the number of pixels of the video picture in memory [program to value minus one]. The size is limited to the size of the line buffer of the vertical sampling block in case the video picture is processed by the vertical filtering unit [program to value minus one]. When predecimation is set, the value represents the size of the image after predecimation but the max size of the unpredecimated image size in memory is still bounded to 2exp[11]" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_PIXEL_INC" acronym="VID_PIXEL_INC" offset="0x210" width="32" description="The register configures the number of bytes to increment between two pixels for the buffer associated with the video window. Shadow register">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="PIXELINC" width="8" begin="7" end="0" resetval="0x1" description="Number of bytes to increment between two pixels Encoded unsigned value [from 1 to 255] to specify the number of bytes between two pixels in the video buffer. The value 0 is invalid The value 1 means next pixel The value 1+n*bpp means increment of n pixels For YUV420. Max supported value is 128" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_PRELOAD" acronym="VID_PRELOAD" offset="0x218" width="32" description="The register configures the DMA buffer of the video pipeline. Shadow register">
		<bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="31 - 12" rwaccess="R"/> 
		<bitfield id="PRELOAD" width="12" begin="11" end="0" resetval="0x256" description="DMA buffer preload value Number of 128-bit words defining the preload value" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_ROW_INC" acronym="VID_ROW_INC" offset="0x21C" width="32" description="The register configures the number of bytes to increment at the end of the row for the buffer associated with the video window. For YUV420 formats this corresponds to the Y Buffer. Shadow register">
		<bitfield id="ROWINC" width="32" begin="31" end="0" resetval="0x1" description="Number of bytes to increment at the end of the row Encoded signed value [from -2^31-1 to 2^31] to specify the number of bytes to increment at the end of the row in the video buffer. The value 0 is invalid. The value 1 means next pixel. The value 1+n*bpp means increment of n pixels The value 1- [n+1]*bpp means decrement of n pixels" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_SIZE" acronym="VID_SIZE" offset="0x220" width="32" description="The register configures the size of the video window. Shadow register">
		<bitfield id="SIZEY" width="12" begin="27" end="16" resetval="0x0" description="Number of lines of the video window Encoded value [from 1 to 4096] to specify the number of lines of the video window [program size -1]" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="SIZEX" width="12" begin="11" end="0" resetval="0x0" description="Number of pixels of the video window Encoded value [from 1 to 4096] to specify the number of pixels of the video window [program size -1]" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_BA_EXT_0" acronym="VID_BA_EXT_0" offset="0x22C" width="32" description="The register configures the 16-bit base address extension. It is the base-address of the single video buffer for single plane ARGB or YUV. For the Y buffer for two plane YUV. For the Alpha buffer for two plane RGB565-A8. 0 &#38; 1 : For ping-pong mechanism with external trigger, based on the field polarity. Shadow register">
		<bitfield id="BA_EXT" width="16" begin="15" end="0" resetval="0x0" description="Video base address extension [16 bits]. Addr extension to make the address space 48b wide" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_BA_EXT_1" acronym="VID_BA_EXT_1" offset="0x230" width="32" description="The register configures the 16-bit base address extension. It is the base-address of the single video buffer for single plane ARGB or YUV. For the Y buffer for two plane YUV. For the Alpha buffer for two plane RGB565-A8. 0 &#38; 1 : For ping-pong mechanism with external trigger, based on the field polarity. Shadow register">
		<bitfield id="BA_EXT" width="16" begin="15" end="0" resetval="0x0" description="Video base address extension [16 bits]. Addr extension to make the address space 48b wide" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_BA_UV_EXT_0" acronym="VID_BA_UV_EXT_0" offset="0x234" width="32" description="The register configures the 16-bit base address extension of the UV buffer for two plane YUV or the RGB buffer for two plane RGB565-A8. 0 &#38; 1 : For ping-pong mechanism with external trigger, based on the field polarity. Shadow register">
		<bitfield id="BA_UV_EXT" width="16" begin="15" end="0" resetval="0x0" description="Video base address extension [16 bits]. Addr extension to make the address space 48b wide" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_BA_UV_EXT_1" acronym="VID_BA_UV_EXT_1" offset="0x238" width="32" description="The register configures the 16-bit base address extension of the UV buffer for two plane YUV or the RGB buffer for two plane RGB565-A8. 0 &#38; 1 : For ping-pong mechanism with external trigger, based on the field polarity. Shadow register">
		<bitfield id="BA_UV_EXT" width="16" begin="15" end="0" resetval="0x0" description="Video base address extension [16 bits]. Addr extension to make the address space 48b wide" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_CSC_COEF7" acronym="VID_CSC_COEF7" offset="0x23C" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
		<bitfield id="POSTOFFSET3" width="13" begin="31" end="19" resetval="0x0" description="Row-3 post-offset. Encoded signed value [from -4096 to 4095]" range="31 - 19" rwaccess="R/W"/> 
		<bitfield id="POSTOFFSET2" width="13" begin="15" end="3" resetval="0x0" description="Row-2 post-offset. Encoded signed value [from -4096 to 4095]" range="15 - 3" rwaccess="R/W"/>
	</register>
	<register id="VID_ROW_INC_UV" acronym="VID_ROW_INC_UV" offset="0x248" width="32" description="The register configures the number of bytes to increment at the end of the row for the UV buffer associated with the video window for YUV420 formats. For non-YUV420 formats this register is unused. Shadow register">
		<bitfield id="ROWINC" width="32" begin="31" end="0" resetval="0x1" description="Number of bytes to increment at the end of the row Encoded signed value [from -2^31-1 to 2^31] to specify the number of bytes to increment at the end of the row in the video buffer. The value 0 is invalid The value 1 means next pixel. The value 1+n*bpp means increment of n pixels. The value 1- [n+1]*bpp means decrement of n pixels" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_CLUT_0" acronym="VID_CLUT_0" offset="0x260" width="32" description="The register configures the Color Look Up Table CLUT for VID pipeline. CLUT is used in conjunction with bitmap formats">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R-value to store at the location in the table defined by the bit-field INDEX" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G-value to store at the location in the table defined by the bit-field INDEX" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B-value to store at the location in the table defined by the bit-field INDEX" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VID_CLUT_1" acronym="VID_CLUT_1" offset="0x264" width="32" description="The register configures the Color Look Up Table CLUT for VID pipeline. CLUT is used in conjunction with bitmap formats">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R-value to store at the location in the table defined by the bit-field INDEX" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G-value to store at the location in the table defined by the bit-field INDEX" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B-value to store at the location in the table defined by the bit-field INDEX" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VID_CLUT_2" acronym="VID_CLUT_2" offset="0x268" width="32" description="The register configures the Color Look Up Table CLUT for VID pipeline. CLUT is used in conjunction with bitmap formats">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R-value to store at the location in the table defined by the bit-field INDEX" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G-value to store at the location in the table defined by the bit-field INDEX" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B-value to store at the location in the table defined by the bit-field INDEX" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VID_CLUT_3" acronym="VID_CLUT_3" offset="0x26C" width="32" description="The register configures the Color Look Up Table CLUT for VID pipeline. CLUT is used in conjunction with bitmap formats">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R-value to store at the location in the table defined by the bit-field INDEX" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G-value to store at the location in the table defined by the bit-field INDEX" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B-value to store at the location in the table defined by the bit-field INDEX" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VID_CLUT_4" acronym="VID_CLUT_4" offset="0x270" width="32" description="The register configures the Color Look Up Table CLUT for VID pipeline. CLUT is used in conjunction with bitmap formats">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R-value to store at the location in the table defined by the bit-field INDEX" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G-value to store at the location in the table defined by the bit-field INDEX" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B-value to store at the location in the table defined by the bit-field INDEX" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VID_CLUT_5" acronym="VID_CLUT_5" offset="0x274" width="32" description="The register configures the Color Look Up Table CLUT for VID pipeline. CLUT is used in conjunction with bitmap formats">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R-value to store at the location in the table defined by the bit-field INDEX" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G-value to store at the location in the table defined by the bit-field INDEX" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B-value to store at the location in the table defined by the bit-field INDEX" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VID_CLUT_6" acronym="VID_CLUT_6" offset="0x278" width="32" description="The register configures the Color Look Up Table CLUT for VID pipeline. CLUT is used in conjunction with bitmap formats">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R-value to store at the location in the table defined by the bit-field INDEX" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G-value to store at the location in the table defined by the bit-field INDEX" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B-value to store at the location in the table defined by the bit-field INDEX" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VID_CLUT_7" acronym="VID_CLUT_7" offset="0x27C" width="32" description="The register configures the Color Look Up Table CLUT for VID pipeline. CLUT is used in conjunction with bitmap formats">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R-value to store at the location in the table defined by the bit-field INDEX" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G-value to store at the location in the table defined by the bit-field INDEX" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B-value to store at the location in the table defined by the bit-field INDEX" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VID_CLUT_8" acronym="VID_CLUT_8" offset="0x280" width="32" description="The register configures the Color Look Up Table CLUT for VID pipeline. CLUT is used in conjunction with bitmap formats">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R-value to store at the location in the table defined by the bit-field INDEX" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G-value to store at the location in the table defined by the bit-field INDEX" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B-value to store at the location in the table defined by the bit-field INDEX" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VID_CLUT_9" acronym="VID_CLUT_9" offset="0x284" width="32" description="The register configures the Color Look Up Table CLUT for VID pipeline. CLUT is used in conjunction with bitmap formats">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R-value to store at the location in the table defined by the bit-field INDEX" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G-value to store at the location in the table defined by the bit-field INDEX" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B-value to store at the location in the table defined by the bit-field INDEX" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VID_CLUT_10" acronym="VID_CLUT_10" offset="0x288" width="32" description="The register configures the Color Look Up Table CLUT for VID pipeline. CLUT is used in conjunction with bitmap formats">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R-value to store at the location in the table defined by the bit-field INDEX" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G-value to store at the location in the table defined by the bit-field INDEX" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B-value to store at the location in the table defined by the bit-field INDEX" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VID_CLUT_11" acronym="VID_CLUT_11" offset="0x28C" width="32" description="The register configures the Color Look Up Table CLUT for VID pipeline. CLUT is used in conjunction with bitmap formats">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R-value to store at the location in the table defined by the bit-field INDEX" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G-value to store at the location in the table defined by the bit-field INDEX" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B-value to store at the location in the table defined by the bit-field INDEX" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VID_CLUT_12" acronym="VID_CLUT_12" offset="0x290" width="32" description="The register configures the Color Look Up Table CLUT for VID pipeline. CLUT is used in conjunction with bitmap formats">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R-value to store at the location in the table defined by the bit-field INDEX" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G-value to store at the location in the table defined by the bit-field INDEX" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B-value to store at the location in the table defined by the bit-field INDEX" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VID_CLUT_13" acronym="VID_CLUT_13" offset="0x294" width="32" description="The register configures the Color Look Up Table CLUT for VID pipeline. CLUT is used in conjunction with bitmap formats">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R-value to store at the location in the table defined by the bit-field INDEX" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G-value to store at the location in the table defined by the bit-field INDEX" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B-value to store at the location in the table defined by the bit-field INDEX" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VID_CLUT_14" acronym="VID_CLUT_14" offset="0x298" width="32" description="The register configures the Color Look Up Table CLUT for VID pipeline. CLUT is used in conjunction with bitmap formats">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R-value to store at the location in the table defined by the bit-field INDEX" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G-value to store at the location in the table defined by the bit-field INDEX" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B-value to store at the location in the table defined by the bit-field INDEX" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VID_CLUT_15" acronym="VID_CLUT_15" offset="0x29C" width="32" description="The register configures the Color Look Up Table CLUT for VID pipeline. CLUT is used in conjunction with bitmap formats">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R-value to store at the location in the table defined by the bit-field INDEX" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G-value to store at the location in the table defined by the bit-field INDEX" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B-value to store at the location in the table defined by the bit-field INDEX" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VID_SAFETY_ATTRIBUTES" acronym="VID_SAFETY_ATTRIBUTES" offset="0x2A0" width="32" description="The register configures the safety sub-region. Shadow register">
		<bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="" range="31 - 13" rwaccess="R"/> 
		<bitfield id="FRAMESKIP" width="2" begin="12" end="11" resetval="0x0" description="Indicates which frames to be skipped while doing FRAMEFREEZE or DATACHECK [Useful for interlaced displays]. 0x0: No frames are skipped, 0x1: Even Frames are skipped starting from second frame after ENABLE, 0x2: Odd Frames are skipped starting from first frame after ENABLE, 0x3: Reserved" range="12 - 11" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="8" begin="10" end="3" resetval="0x0" description="Allowed maximum number of frames with the same frame signature. When the freeze frame counter reaches 1 over this value [freeze_frame_thold+1], a freeze frame detection will occur. Note: The freeze frame counter is cleared on reset -OR- MISR not enabled -OR- terminal count reached -OR- compare == no match" range="10 - 3" rwaccess="R/W"/> 
		<bitfield id="SEEDSELECT" width="1" begin="2" end="2" resetval="0x0" description="Initial seed selection control" range="2" rwaccess="R/W"/> 
		<bitfield id="CAPTUREMODE" width="1" begin="1" end="1" resetval="0x0" description="Mode of operation of the safety check module" range="1" rwaccess="R/W"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Safety check Enable for the region. Note: Transition from 0 to 1 clears the signature register" range="0" rwaccess="R/W"/>
	</register>
	<register id="VID_SAFETY_CAPT_SIGNATURE" acronym="VID_SAFETY_CAPT_SIGNATURE" offset="0x2A4" width="32" description="The register captures the signature from the MISR of the safety sub-region. Shadow register">
		<bitfield id="SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="The register configures the reference signature of the safety sub-region. Shadow register" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VID_SAFETY_POSITION" acronym="VID_SAFETY_POSITION" offset="0x2A8" width="32" description="The register configures the position of the safety sub-region. Shadow register">
		<bitfield id="POSY" width="12" begin="27" end="16" resetval="0x0" description="Y position of the safety sub-region. Encoded value [from 0 to 4095] to specify the Y position of the sub-region on the screen. The first line on the top of the screen has the Y-position 0" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="POSX" width="12" begin="11" end="0" resetval="0x0" description="X position of the safety sub-region. Encoded value [from 0 to 4095] to specify the X position of the sub-region on the screen. The first pixel on the left of the screen has the X-position 0" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_SAFETY_REF_SIGNATURE" acronym="VID_SAFETY_REF_SIGNATURE" offset="0x2AC" width="32" description="The register configures the reference signature of the safety sub-region. Shadow register">
		<bitfield id="SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="The register configures the reference signature of the safety sub-region. Shadow register" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_SAFETY_SIZE" acronym="VID_SAFETY_SIZE" offset="0x2B0" width="32" description="The register configures the size of the safety sub-region. Shadow register">
		<bitfield id="SIZEY" width="12" begin="27" end="16" resetval="0x0" description="Height of the safety sub-region. Encoded value [from 0 to 4095] to specify the height of the sub-region on the screen. One line height region has value of 0" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="SIZEX" width="12" begin="11" end="0" resetval="0x0" description="Width of the safety sub-region. Encoded value [from 0 to 4095] to specify the width of the sub-region on the screen. One pixel wide region has value of 0" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_SAFETY_LFSR_SEED" acronym="VID_SAFETY_LFSR_SEED" offset="0x2B4" width="32" description="The register configures the seed [initial value] of the MISR. Otherwise, the MISR is initialized with 0xFFFF_FFFF. Shadow register">
		<bitfield id="SEED" width="32" begin="31" end="0" resetval="0x0" description="The register configures the seed [initial value] of the MISR. Otherwise, the MISR is initialized with 0xFFFF_FFFF. Shadow register" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VID_LUMAKEY" acronym="VID_LUMAKEY" offset="0x2B8" width="32" description="The register configures the LUMA KEY transparency min and max values. Shadow register">
		<bitfield id="RESERVED1" width="4" begin="31" end="28" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="31 - 28" rwaccess="R"/> 
		<bitfield id="LUMAKEYMAX" width="12" begin="27" end="16" resetval="0x0" description="12b luma_key_max value" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="15 - 12" rwaccess="R"/> 
		<bitfield id="LUMAKEYMIN" width="12" begin="11" end="0" resetval="0x0" description="12b luma_key_min value" range="11 - 0" rwaccess="R/W"/>
	</register>
</module>