{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705856016925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705856016926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 21 19:53:36 2024 " "Processing started: Sun Jan 21 19:53:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705856016926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1705856016926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hw3 -c hw3 " "Command: quartus_sta hw3 -c hw3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1705856016926 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1705856017099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1705856018330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1705856018330 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856018375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856018375 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "553 " "The Timing Analyzer is analyzing 553 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1705856019230 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hw3.sdc " "Synopsys Design Constraints File file not found: 'hw3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1705856019468 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856019468 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1705856019500 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mammal:cpu\|interruptreg\[0\] mammal:cpu\|interruptreg\[0\] " "create_clock -period 1.000 -name mammal:cpu\|interruptreg\[0\] mammal:cpu\|interruptreg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1705856019500 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_sync:vga\|vertical_counter\[0\] vga_sync:vga\|vertical_counter\[0\] " "create_clock -period 1.000 -name vga_sync:vga\|vertical_counter\[0\] vga_sync:vga\|vertical_counter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1705856019500 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mammal:cpu\|ir\[3\] mammal:cpu\|ir\[3\] " "create_clock -period 1.000 -name mammal:cpu\|ir\[3\] mammal:cpu\|ir\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1705856019500 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705856019500 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "vga\|interrupt_vsync~2\|combout " "Node \"vga\|interrupt_vsync~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705856019526 ""} { "Warning" "WSTA_SCC_NODE" "vga\|interrupt_vsync~7\|datad " "Node \"vga\|interrupt_vsync~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705856019526 ""} { "Warning" "WSTA_SCC_NODE" "vga\|interrupt_vsync~7\|combout " "Node \"vga\|interrupt_vsync~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705856019526 ""} { "Warning" "WSTA_SCC_NODE" "vga\|interrupt_vsync~2\|datac " "Node \"vga\|interrupt_vsync~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705856019526 ""}  } { { "vga_sync.sv" "" { Text "C:/Users/Legion/Downloads/Compressed/HomeWorkIII/hw3/vga_sync.sv" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1705856019526 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux21~0  from: datad  to: combout " "Cell: cpu\|Mux21~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux21~1  from: dataf  to: combout " "Cell: cpu\|Mux21~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux22~0  from: datae  to: combout " "Cell: cpu\|Mux22~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux22~1  from: dataa  to: combout " "Cell: cpu\|Mux22~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux23~0  from: datae  to: combout " "Cell: cpu\|Mux23~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux23~1  from: datae  to: combout " "Cell: cpu\|Mux23~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux24~0  from: dataf  to: combout " "Cell: cpu\|Mux24~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux24~1  from: datad  to: combout " "Cell: cpu\|Mux24~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux25~0  from: datae  to: combout " "Cell: cpu\|Mux25~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux25~1  from: datae  to: combout " "Cell: cpu\|Mux25~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux26~0  from: dataf  to: combout " "Cell: cpu\|Mux26~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux26~1  from: dataf  to: combout " "Cell: cpu\|Mux26~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux27~0  from: datae  to: combout " "Cell: cpu\|Mux27~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux27~1  from: datae  to: combout " "Cell: cpu\|Mux27~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux28~0  from: dataf  to: combout " "Cell: cpu\|Mux28~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux28~1  from: datae  to: combout " "Cell: cpu\|Mux28~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux29~0  from: dataf  to: combout " "Cell: cpu\|Mux29~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux29~1  from: datae  to: combout " "Cell: cpu\|Mux29~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux30~0  from: dataf  to: combout " "Cell: cpu\|Mux30~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux30~1  from: dataf  to: combout " "Cell: cpu\|Mux30~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux31~0  from: datad  to: combout " "Cell: cpu\|Mux31~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux31~1  from: datae  to: combout " "Cell: cpu\|Mux31~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux32~0  from: dataf  to: combout " "Cell: cpu\|Mux32~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux32~1  from: dataf  to: combout " "Cell: cpu\|Mux32~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga\|vertical_sync  from: datab  to: combout " "Cell: vga\|vertical_sync  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856019579 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1705856019579 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1705856019627 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705856019628 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1705856019636 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1705856019648 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1705856022277 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1705856022277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.597 " "Worst-case setup slack is -14.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.597           -4917.603 mammal:cpu\|ir\[3\]  " "  -14.597           -4917.603 mammal:cpu\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.636          -88390.604 clk_in  " "  -13.636          -88390.604 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.961           -5214.662 mammal:cpu\|interruptreg\[0\]  " "  -10.961           -5214.662 mammal:cpu\|interruptreg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.207              -5.207 vga_sync:vga\|vertical_counter\[0\]  " "   -5.207              -5.207 vga_sync:vga\|vertical_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856022281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.262 " "Worst-case hold slack is 0.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 clk_in  " "    0.262               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 mammal:cpu\|ir\[3\]  " "    0.344               0.000 mammal:cpu\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.871               0.000 vga_sync:vga\|vertical_counter\[0\]  " "    1.871               0.000 vga_sync:vga\|vertical_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.273               0.000 mammal:cpu\|interruptreg\[0\]  " "    3.273               0.000 mammal:cpu\|interruptreg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856022535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.914 " "Worst-case recovery slack is -9.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.914              -9.914 vga_sync:vga\|vertical_counter\[0\]  " "   -9.914              -9.914 vga_sync:vga\|vertical_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856022553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.975 " "Worst-case removal slack is 1.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.975               0.000 vga_sync:vga\|vertical_counter\[0\]  " "    1.975               0.000 vga_sync:vga\|vertical_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856022575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.881 " "Worst-case minimum pulse width slack is -3.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.881          -11918.793 mammal:cpu\|ir\[3\]  " "   -3.881          -11918.793 mammal:cpu\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724           -9373.533 clk_in  " "   -0.724           -9373.533 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -1.259 vga_sync:vga\|vertical_counter\[0\]  " "   -0.724              -1.259 vga_sync:vga\|vertical_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.200              -0.895 mammal:cpu\|interruptreg\[0\]  " "   -0.200              -0.895 mammal:cpu\|interruptreg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856022586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856022586 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705856023082 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1705856023163 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1705856028206 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux21~0  from: datad  to: combout " "Cell: cpu\|Mux21~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux21~1  from: dataf  to: combout " "Cell: cpu\|Mux21~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux22~0  from: datae  to: combout " "Cell: cpu\|Mux22~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux22~1  from: dataa  to: combout " "Cell: cpu\|Mux22~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux23~0  from: datae  to: combout " "Cell: cpu\|Mux23~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux23~1  from: datae  to: combout " "Cell: cpu\|Mux23~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux24~0  from: dataf  to: combout " "Cell: cpu\|Mux24~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux24~1  from: datad  to: combout " "Cell: cpu\|Mux24~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux25~0  from: datae  to: combout " "Cell: cpu\|Mux25~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux25~1  from: datae  to: combout " "Cell: cpu\|Mux25~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux26~0  from: dataf  to: combout " "Cell: cpu\|Mux26~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux26~1  from: dataf  to: combout " "Cell: cpu\|Mux26~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux27~0  from: datae  to: combout " "Cell: cpu\|Mux27~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux27~1  from: datae  to: combout " "Cell: cpu\|Mux27~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux28~0  from: dataf  to: combout " "Cell: cpu\|Mux28~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux28~1  from: datae  to: combout " "Cell: cpu\|Mux28~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux29~0  from: dataf  to: combout " "Cell: cpu\|Mux29~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux29~1  from: datae  to: combout " "Cell: cpu\|Mux29~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux30~0  from: dataf  to: combout " "Cell: cpu\|Mux30~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux30~1  from: dataf  to: combout " "Cell: cpu\|Mux30~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux31~0  from: datad  to: combout " "Cell: cpu\|Mux31~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux31~1  from: datae  to: combout " "Cell: cpu\|Mux31~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux32~0  from: dataf  to: combout " "Cell: cpu\|Mux32~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux32~1  from: dataf  to: combout " "Cell: cpu\|Mux32~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga\|vertical_sync  from: datab  to: combout " "Cell: vga\|vertical_sync  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856028732 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1705856028732 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705856028732 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1705856029248 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1705856029248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.506 " "Worst-case setup slack is -14.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.506           -4986.454 mammal:cpu\|ir\[3\]  " "  -14.506           -4986.454 mammal:cpu\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.443          -85933.803 clk_in  " "  -13.443          -85933.803 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.989           -5225.948 mammal:cpu\|interruptreg\[0\]  " "  -10.989           -5225.948 mammal:cpu\|interruptreg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.223              -5.223 vga_sync:vga\|vertical_counter\[0\]  " "   -5.223              -5.223 vga_sync:vga\|vertical_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856029251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.131 " "Worst-case hold slack is -0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.131              -0.237 clk_in  " "   -0.131              -0.237 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 mammal:cpu\|ir\[3\]  " "    0.277               0.000 mammal:cpu\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.740               0.000 vga_sync:vga\|vertical_counter\[0\]  " "    1.740               0.000 vga_sync:vga\|vertical_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.362               0.000 mammal:cpu\|interruptreg\[0\]  " "    3.362               0.000 mammal:cpu\|interruptreg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856029507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -10.110 " "Worst-case recovery slack is -10.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.110             -10.110 vga_sync:vga\|vertical_counter\[0\]  " "  -10.110             -10.110 vga_sync:vga\|vertical_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856029525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.803 " "Worst-case removal slack is 1.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.803               0.000 vga_sync:vga\|vertical_counter\[0\]  " "    1.803               0.000 vga_sync:vga\|vertical_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856029544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.948 " "Worst-case minimum pulse width slack is -3.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.948          -11991.966 mammal:cpu\|ir\[3\]  " "   -3.948          -11991.966 mammal:cpu\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724           -9359.599 clk_in  " "   -0.724           -9359.599 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -1.301 vga_sync:vga\|vertical_counter\[0\]  " "   -0.724              -1.301 vga_sync:vga\|vertical_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.180              -1.226 mammal:cpu\|interruptreg\[0\]  " "   -0.180              -1.226 mammal:cpu\|interruptreg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856029557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856029557 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1705856029924 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1705856030167 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1705856034063 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux21~0  from: datad  to: combout " "Cell: cpu\|Mux21~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux21~1  from: dataf  to: combout " "Cell: cpu\|Mux21~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux22~0  from: datae  to: combout " "Cell: cpu\|Mux22~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux22~1  from: dataa  to: combout " "Cell: cpu\|Mux22~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux23~0  from: datae  to: combout " "Cell: cpu\|Mux23~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux23~1  from: datae  to: combout " "Cell: cpu\|Mux23~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux24~0  from: dataf  to: combout " "Cell: cpu\|Mux24~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux24~1  from: datad  to: combout " "Cell: cpu\|Mux24~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux25~0  from: datae  to: combout " "Cell: cpu\|Mux25~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux25~1  from: datae  to: combout " "Cell: cpu\|Mux25~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux26~0  from: dataf  to: combout " "Cell: cpu\|Mux26~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux26~1  from: dataf  to: combout " "Cell: cpu\|Mux26~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux27~0  from: datae  to: combout " "Cell: cpu\|Mux27~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux27~1  from: datae  to: combout " "Cell: cpu\|Mux27~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux28~0  from: dataf  to: combout " "Cell: cpu\|Mux28~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux28~1  from: datae  to: combout " "Cell: cpu\|Mux28~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux29~0  from: dataf  to: combout " "Cell: cpu\|Mux29~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux29~1  from: datae  to: combout " "Cell: cpu\|Mux29~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux30~0  from: dataf  to: combout " "Cell: cpu\|Mux30~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux30~1  from: dataf  to: combout " "Cell: cpu\|Mux30~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux31~0  from: datad  to: combout " "Cell: cpu\|Mux31~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux31~1  from: datae  to: combout " "Cell: cpu\|Mux31~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux32~0  from: dataf  to: combout " "Cell: cpu\|Mux32~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux32~1  from: dataf  to: combout " "Cell: cpu\|Mux32~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga\|vertical_sync  from: datab  to: combout " "Cell: vga\|vertical_sync  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856034519 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1705856034519 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705856034520 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1705856034797 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1705856034797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.277 " "Worst-case setup slack is -6.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856034800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856034800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.277           -2080.794 mammal:cpu\|ir\[3\]  " "   -6.277           -2080.794 mammal:cpu\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856034800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.984          -37799.775 clk_in  " "   -5.984          -37799.775 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856034800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.659           -2189.529 mammal:cpu\|interruptreg\[0\]  " "   -4.659           -2189.529 mammal:cpu\|interruptreg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856034800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.665              -2.665 vga_sync:vga\|vertical_counter\[0\]  " "   -2.665              -2.665 vga_sync:vga\|vertical_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856034800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856034800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.023 " "Worst-case hold slack is -0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856035042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856035042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.023              -0.023 mammal:cpu\|ir\[3\]  " "   -0.023              -0.023 mammal:cpu\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856035042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk_in  " "    0.178               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856035042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.859               0.000 vga_sync:vga\|vertical_counter\[0\]  " "    0.859               0.000 vga_sync:vga\|vertical_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856035042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.433               0.000 mammal:cpu\|interruptreg\[0\]  " "    1.433               0.000 mammal:cpu\|interruptreg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856035042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856035042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.257 " "Worst-case recovery slack is -4.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856035058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856035058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.257              -4.257 vga_sync:vga\|vertical_counter\[0\]  " "   -4.257              -4.257 vga_sync:vga\|vertical_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856035058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856035058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.890 " "Worst-case removal slack is 0.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856035077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856035077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.890               0.000 vga_sync:vga\|vertical_counter\[0\]  " "    0.890               0.000 vga_sync:vga\|vertical_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856035077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856035077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.517 " "Worst-case minimum pulse width slack is -1.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856035087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856035087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.517           -3972.612 mammal:cpu\|ir\[3\]  " "   -1.517           -3972.612 mammal:cpu\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856035087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.223              -0.223 vga_sync:vga\|vertical_counter\[0\]  " "   -0.223              -0.223 vga_sync:vga\|vertical_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856035087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.122              -2.996 mammal:cpu\|interruptreg\[0\]  " "   -0.122              -2.996 mammal:cpu\|interruptreg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856035087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092            -710.770 clk_in  " "   -0.092            -710.770 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856035087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856035087 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705856035456 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux21~0  from: datad  to: combout " "Cell: cpu\|Mux21~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux21~1  from: dataf  to: combout " "Cell: cpu\|Mux21~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux22~0  from: datae  to: combout " "Cell: cpu\|Mux22~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux22~1  from: dataa  to: combout " "Cell: cpu\|Mux22~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux23~0  from: datae  to: combout " "Cell: cpu\|Mux23~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux23~1  from: datae  to: combout " "Cell: cpu\|Mux23~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux24~0  from: dataf  to: combout " "Cell: cpu\|Mux24~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux24~1  from: datad  to: combout " "Cell: cpu\|Mux24~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux25~0  from: datae  to: combout " "Cell: cpu\|Mux25~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux25~1  from: datae  to: combout " "Cell: cpu\|Mux25~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux26~0  from: dataf  to: combout " "Cell: cpu\|Mux26~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux26~1  from: dataf  to: combout " "Cell: cpu\|Mux26~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux27~0  from: datae  to: combout " "Cell: cpu\|Mux27~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux27~1  from: datae  to: combout " "Cell: cpu\|Mux27~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux28~0  from: dataf  to: combout " "Cell: cpu\|Mux28~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux28~1  from: datae  to: combout " "Cell: cpu\|Mux28~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux29~0  from: dataf  to: combout " "Cell: cpu\|Mux29~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux29~1  from: datae  to: combout " "Cell: cpu\|Mux29~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux30~0  from: dataf  to: combout " "Cell: cpu\|Mux30~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux30~1  from: dataf  to: combout " "Cell: cpu\|Mux30~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux31~0  from: datad  to: combout " "Cell: cpu\|Mux31~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux31~1  from: datae  to: combout " "Cell: cpu\|Mux31~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux32~0  from: dataf  to: combout " "Cell: cpu\|Mux32~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|Mux32~1  from: dataf  to: combout " "Cell: cpu\|Mux32~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga\|vertical_sync  from: datab  to: combout " "Cell: vga\|vertical_sync  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705856035867 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1705856035867 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705856035868 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1705856036088 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1705856036088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.683 " "Worst-case setup slack is -5.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.683           -1879.754 mammal:cpu\|ir\[3\]  " "   -5.683           -1879.754 mammal:cpu\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.211          -32634.443 clk_in  " "   -5.211          -32634.443 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.214           -1962.033 mammal:cpu\|interruptreg\[0\]  " "   -4.214           -1962.033 mammal:cpu\|interruptreg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.343              -2.343 vga_sync:vga\|vertical_counter\[0\]  " "   -2.343              -2.343 vga_sync:vga\|vertical_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856036092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.008 " "Worst-case hold slack is -0.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.008              -0.008 clk_in  " "   -0.008              -0.008 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 mammal:cpu\|ir\[3\]  " "    0.121               0.000 mammal:cpu\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.787               0.000 vga_sync:vga\|vertical_counter\[0\]  " "    0.787               0.000 vga_sync:vga\|vertical_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.464               0.000 mammal:cpu\|interruptreg\[0\]  " "    1.464               0.000 mammal:cpu\|interruptreg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856036399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.860 " "Worst-case recovery slack is -3.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.860              -3.860 vga_sync:vga\|vertical_counter\[0\]  " "   -3.860              -3.860 vga_sync:vga\|vertical_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856036419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.789 " "Worst-case removal slack is 0.789" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.789               0.000 vga_sync:vga\|vertical_counter\[0\]  " "    0.789               0.000 vga_sync:vga\|vertical_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856036438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.355 " "Worst-case minimum pulse width slack is -1.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.355           -3334.690 mammal:cpu\|ir\[3\]  " "   -1.355           -3334.690 mammal:cpu\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.168              -0.168 vga_sync:vga\|vertical_counter\[0\]  " "   -0.168              -0.168 vga_sync:vga\|vertical_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092            -718.074 clk_in  " "   -0.092            -718.074 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 mammal:cpu\|interruptreg\[0\]  " "    0.013               0.000 mammal:cpu\|interruptreg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705856036451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705856036451 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705856037930 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705856037934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5434 " "Peak virtual memory: 5434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705856038052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 21 19:53:58 2024 " "Processing ended: Sun Jan 21 19:53:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705856038052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705856038052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705856038052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1705856038052 ""}
