============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:47:40 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic      Total    
         Instance          Cells Power(nW)  Power(nW)   Power(nW)  
-------------------------------------------------------------------
dsc_serial_mul_synth         794 22491.162 1247927.136 1270418.298 
  TOP                        794 22491.162 1202657.784 1225148.946 
    stoch2bin                254  9984.013  481461.826  491445.839 
      inc_add_23_27_2         50  2375.829   27552.272   29928.101 
    genblk1[4].genblk1.sng   110  2514.606  129548.418  132063.025 
      ctr                     64  2143.338  108182.379  110325.718 
    genblk1[1].genblk1.sng   109  2494.853  144626.663  147121.515 
      ctr                     63  2123.585  122377.298  124500.882 
    genblk1[2].genblk1.sng   109  2494.853  143870.365  146365.218 
      ctr                     63  2123.585  122664.569  124788.153 
    genblk1[3].genblk1.sng   109  2494.853  144971.271  147466.124 
      ctr                     63  2123.585  123456.720  125580.305 
    genblk1[0].genblk1.sng    98  2441.441  141724.441  144165.882 
      ctr                     52  2070.173  118964.784  121034.957 

