Loading plugins phase: Elapsed time ==> 0s.359ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\mac_000\Documents\Git_IR_REMO\PSoC\4045FNI.cydsn\4045FNI.cyprj -d CY8C4045FNI-DS400 -s C:\Users\mac_000\Documents\Git_IR_REMO\PSoC\4045FNI.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.253ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.066ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  4045FNI.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mac_000\Documents\Git_IR_REMO\PSoC\4045FNI.cydsn\4045FNI.cyprj -dcpsoc3 4045FNI.v -verilog
======================================================================

======================================================================
Compiling:  4045FNI.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mac_000\Documents\Git_IR_REMO\PSoC\4045FNI.cydsn\4045FNI.cyprj -dcpsoc3 4045FNI.v -verilog
======================================================================

======================================================================
Compiling:  4045FNI.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mac_000\Documents\Git_IR_REMO\PSoC\4045FNI.cydsn\4045FNI.cyprj -dcpsoc3 -verilog 4045FNI.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Aug 23 19:29:19 2020


======================================================================
Compiling:  4045FNI.v
Program  :   vpp
Options  :    -yv2 -q10 4045FNI.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Aug 23 19:29:19 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file '4045FNI.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  4045FNI.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mac_000\Documents\Git_IR_REMO\PSoC\4045FNI.cydsn\4045FNI.cyprj -dcpsoc3 -verilog 4045FNI.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Aug 23 19:29:20 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mac_000\Documents\Git_IR_REMO\PSoC\4045FNI.cydsn\codegentemp\4045FNI.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\mac_000\Documents\Git_IR_REMO\PSoC\4045FNI.cydsn\codegentemp\4045FNI.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  4045FNI.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mac_000\Documents\Git_IR_REMO\PSoC\4045FNI.cydsn\4045FNI.cyprj -dcpsoc3 -verilog 4045FNI.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Aug 23 19:29:20 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mac_000\Documents\Git_IR_REMO\PSoC\4045FNI.cydsn\codegentemp\4045FNI.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\mac_000\Documents\Git_IR_REMO\PSoC\4045FNI.cydsn\codegentemp\4045FNI.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Timer1:TimerUDB:ctrl_ten\
	\Timer1:TimerUDB:ctrl_tmode_1\
	\Timer1:TimerUDB:ctrl_tmode_0\
	\Timer1:TimerUDB:ctrl_ic_1\
	\Timer1:TimerUDB:ctrl_ic_0\
	Net_29
	\Timer2:TimerUDB:ctrl_ten\
	\Timer2:TimerUDB:ctrl_cmode_0\
	\Timer2:TimerUDB:ctrl_tmode_1\
	\Timer2:TimerUDB:ctrl_tmode_0\
	\Timer2:TimerUDB:ctrl_ic_1\
	\Timer2:TimerUDB:ctrl_ic_0\
	Net_38
	Net_37


Deleted 14 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer1:TimerUDB:ctrl_cmode_1\ to one
Aliasing \Timer1:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer1:TimerUDB:trigger_enable\ to one
Aliasing \Timer1:TimerUDB:status_6\ to zero
Aliasing \Timer1:TimerUDB:status_5\ to zero
Aliasing \Timer1:TimerUDB:status_4\ to zero
Aliasing \Timer1:TimerUDB:status_0\ to \Timer1:TimerUDB:tc_i\
Aliasing Net_157 to zero
Aliasing tmpOE__IR_net_0 to one
Aliasing tmpOE__LED_net_0 to one
Aliasing tmpOE__M_FL_net_0 to one
Aliasing tmpOE__M_BL_net_0 to one
Aliasing tmpOE__M_FR_net_0 to one
Aliasing tmpOE__M_BR_net_0 to one
Aliasing \Timer2:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer2:TimerUDB:trigger_enable\ to one
Aliasing \Timer2:TimerUDB:status_6\ to zero
Aliasing \Timer2:TimerUDB:status_5\ to zero
Aliasing \Timer2:TimerUDB:status_4\ to zero
Aliasing \Timer2:TimerUDB:status_0\ to \Timer2:TimerUDB:tc_i\
Aliasing \Timer1:TimerUDB:capture_last\\D\ to \Timer2:TimerUDB:cs_addr_2\
Aliasing \Timer1:TimerUDB:hwEnable_reg\\D\ to \Timer1:TimerUDB:run_mode\
Aliasing \Timer1:TimerUDB:capture_out_reg_i\\D\ to \Timer1:TimerUDB:capt_fifo_load_int\
Aliasing \Timer2:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer2:TimerUDB:capture_out_reg_i\\D\ to \Timer2:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \Timer1:TimerUDB:ctrl_enable\[18] = \Timer1:TimerUDB:control_7\[10]
Removing Lhs of wire \Timer1:TimerUDB:ctrl_cmode_1\[20] = one[4]
Removing Lhs of wire \Timer1:TimerUDB:ctrl_cmode_0\[21] = zero[9]
Removing Rhs of wire \Timer1:TimerUDB:timer_enable\[30] = \Timer1:TimerUDB:runmode_enable\[43]
Removing Rhs of wire \Timer1:TimerUDB:run_mode\[31] = \Timer1:TimerUDB:hwEnable\[32]
Removing Lhs of wire \Timer1:TimerUDB:run_mode\[31] = \Timer1:TimerUDB:control_7\[10]
Removing Lhs of wire \Timer1:TimerUDB:trigger_enable\[34] = one[4]
Removing Lhs of wire \Timer1:TimerUDB:tc_i\[36] = \Timer1:TimerUDB:status_tc\[33]
Removing Rhs of wire Net_28[41] = \Timer1:TimerUDB:capture_out_reg_i\[40]
Removing Lhs of wire \Timer1:TimerUDB:capt_fifo_load_int\[42] = \Timer1:TimerUDB:capt_fifo_load\[29]
Removing Lhs of wire \Timer1:TimerUDB:status_6\[45] = zero[9]
Removing Lhs of wire \Timer1:TimerUDB:status_5\[46] = zero[9]
Removing Lhs of wire \Timer1:TimerUDB:status_4\[47] = zero[9]
Removing Lhs of wire \Timer1:TimerUDB:status_0\[48] = \Timer1:TimerUDB:status_tc\[33]
Removing Lhs of wire \Timer1:TimerUDB:status_1\[49] = \Timer1:TimerUDB:capt_fifo_load\[29]
Removing Rhs of wire \Timer1:TimerUDB:status_2\[50] = \Timer1:TimerUDB:fifo_full\[51]
Removing Rhs of wire \Timer1:TimerUDB:status_3\[52] = \Timer1:TimerUDB:fifo_nempty\[53]
Removing Lhs of wire Net_157[55] = zero[9]
Removing Lhs of wire \Timer1:TimerUDB:cs_addr_2\[57] = zero[9]
Removing Lhs of wire \Timer1:TimerUDB:cs_addr_1\[58] = \Timer1:TimerUDB:trig_reg\[44]
Removing Lhs of wire \Timer1:TimerUDB:cs_addr_0\[59] = \Timer1:TimerUDB:per_zero\[35]
Removing Lhs of wire tmpOE__IR_net_0[92] = one[4]
Removing Lhs of wire tmpOE__LED_net_0[97] = one[4]
Removing Lhs of wire tmpOE__M_FL_net_0[104] = one[4]
Removing Lhs of wire tmpOE__M_BL_net_0[110] = one[4]
Removing Lhs of wire tmpOE__M_FR_net_0[116] = one[4]
Removing Lhs of wire tmpOE__M_BR_net_0[122] = one[4]
Removing Lhs of wire \Timer2:TimerUDB:ctrl_enable\[140] = \Timer2:TimerUDB:control_7\[132]
Removing Lhs of wire \Timer2:TimerUDB:ctrl_cmode_1\[142] = zero[9]
Removing Rhs of wire \Timer2:TimerUDB:timer_enable\[151] = \Timer2:TimerUDB:runmode_enable\[164]
Removing Rhs of wire \Timer2:TimerUDB:run_mode\[152] = \Timer2:TimerUDB:hwEnable_reg\[153]
Removing Lhs of wire \Timer2:TimerUDB:trigger_enable\[155] = one[4]
Removing Lhs of wire \Timer2:TimerUDB:tc_i\[157] = \Timer2:TimerUDB:status_tc\[154]
Removing Lhs of wire \Timer2:TimerUDB:hwEnable\[159] = \Timer2:TimerUDB:control_7\[132]
Removing Lhs of wire \Timer2:TimerUDB:capt_fifo_load_int\[163] = \Timer2:TimerUDB:capt_fifo_load\[150]
Removing Lhs of wire \Timer2:TimerUDB:status_6\[167] = zero[9]
Removing Lhs of wire \Timer2:TimerUDB:status_5\[168] = zero[9]
Removing Lhs of wire \Timer2:TimerUDB:status_4\[169] = zero[9]
Removing Lhs of wire \Timer2:TimerUDB:status_0\[170] = \Timer2:TimerUDB:status_tc\[154]
Removing Lhs of wire \Timer2:TimerUDB:status_1\[171] = \Timer2:TimerUDB:capt_fifo_load\[150]
Removing Rhs of wire \Timer2:TimerUDB:status_2\[172] = \Timer2:TimerUDB:fifo_full\[173]
Removing Rhs of wire \Timer2:TimerUDB:status_3\[174] = \Timer2:TimerUDB:fifo_nempty\[175]
Removing Lhs of wire \Timer2:TimerUDB:cs_addr_2\[178] = Net_242[27]
Removing Lhs of wire \Timer2:TimerUDB:cs_addr_1\[179] = \Timer2:TimerUDB:trig_reg\[166]
Removing Lhs of wire \Timer2:TimerUDB:cs_addr_0\[180] = \Timer2:TimerUDB:per_zero\[156]
Removing Lhs of wire \Timer1:TimerUDB:capture_last\\D\[211] = Net_242[27]
Removing Lhs of wire \Timer1:TimerUDB:tc_reg_i\\D\[212] = \Timer1:TimerUDB:status_tc\[33]
Removing Lhs of wire \Timer1:TimerUDB:hwEnable_reg\\D\[213] = \Timer1:TimerUDB:control_7\[10]
Removing Lhs of wire \Timer1:TimerUDB:capture_out_reg_i\\D\[214] = \Timer1:TimerUDB:capt_fifo_load\[29]
Removing Lhs of wire \Timer2:TimerUDB:capture_last\\D\[215] = zero[9]
Removing Lhs of wire \Timer2:TimerUDB:hwEnable_reg\\D\[216] = \Timer2:TimerUDB:control_7\[132]
Removing Lhs of wire \Timer2:TimerUDB:tc_reg_i\\D\[217] = \Timer2:TimerUDB:status_tc\[154]
Removing Lhs of wire \Timer2:TimerUDB:capture_out_reg_i\\D\[218] = \Timer2:TimerUDB:capt_fifo_load\[150]

------------------------------------------------------
Aliased 0 equations, 53 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Timer1:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer1:TimerUDB:fifo_load_polarized\ <= ((not Net_242 and \Timer1:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer1:TimerUDB:timer_enable\' (cost = 0):
\Timer1:TimerUDB:timer_enable\ <= (\Timer1:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer2:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer2:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer2:TimerUDB:status_tc\' (cost = 3):
\Timer2:TimerUDB:status_tc\ <= ((\Timer2:TimerUDB:run_mode\ and \Timer2:TimerUDB:per_zero\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 6 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer2:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \Timer1:TimerUDB:trig_reg\[44] = \Timer1:TimerUDB:control_7\[10]
Removing Lhs of wire \Timer2:TimerUDB:capt_fifo_load\[150] = zero[9]
Removing Lhs of wire \Timer2:TimerUDB:trig_reg\[166] = \Timer2:TimerUDB:timer_enable\[151]

------------------------------------------------------
Aliased 0 equations, 3 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mac_000\Documents\Git_IR_REMO\PSoC\4045FNI.cydsn\4045FNI.cyprj -dcpsoc3 4045FNI.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.278ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Sunday, 23 August 2020 19:29:21
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mac_000\Documents\Git_IR_REMO\PSoC\4045FNI.cydsn\4045FNI.cyprj -d CY8C4045FNI-DS400 4045FNI.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Timer2:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer2:TimerUDB:capture_out_reg_i\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
Error: mpr.M0040: Clock "Clock_1" specifies a GLOBAL clock. Max of 0 Digital global clocks already used up. (App=cydsfit)
Error: mpr.M0040: Clock "Clock_2" specifies a GLOBAL clock. Max of 0 Digital global clocks already used up. (App=cydsfit)
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Timer1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Timer2:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer2:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
Error: mpr.M0163: ISR1 cannot be configured for Rising Edge. The selected device does not support this mode. (App=cydsfit)
ADD: pft.M0040: information: The following 6 pin(s) will be assigned a location by the fitter: IR(0), LED(0), M_BL(0), M_BR(0), M_FL(0), M_FR(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
Error: mpr.M0014: Resource limit: Maximum number of Macrocells exceeded (max=0, needed=8). (App=cydsfit)
Error: mpr.M0014: Resource limit: Maximum number of Unique P-terms exceeded (max=0, needed=10). (App=cydsfit)
Error: mpr.M0014: Resource limit: Maximum number of Datapath Cells exceeded (max=0, needed=2). (App=cydsfit)
Error: mpr.M0014: Resource limit: Maximum number of Status Cells exceeded (max=0, needed=2). (App=cydsfit)
Error: mpr.M0014: Resource limit: Maximum number of Control Cells exceeded (max=0, needed=2). (App=cydsfit)
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = IR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IR(0)__PA ,
            fb => Net_242 ,
            pad => IR(0)_PAD );

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );

    Pin : Name = M_FL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M_FL(0)__PA ,
            pad => M_FL(0)_PAD );

    Pin : Name = M_BL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M_BL(0)__PA ,
            pad => M_BL(0)_PAD );

    Pin : Name = M_FR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M_FR(0)__PA ,
            pad => M_FR(0)_PAD );

    Pin : Name = M_BR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M_BR(0)__PA ,
            pad => M_BR(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Timer1:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer1:TimerUDB:control_7\ * !Net_242 * 
              \Timer1:TimerUDB:capture_last\
        );
        Output = \Timer1:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\Timer1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer1:TimerUDB:control_7\ * \Timer1:TimerUDB:per_zero\
        );
        Output = \Timer1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer2:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer2:TimerUDB:run_mode\ * \Timer2:TimerUDB:per_zero\
        );
        Output = \Timer2:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer1:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_242
        );
        Output = \Timer1:TimerUDB:capture_last\ (fanout=2)

    MacroCell: Name=Net_28, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer1:TimerUDB:control_7\ * !Net_242 * 
              \Timer1:TimerUDB:capture_last\
        );
        Output = Net_28 (fanout=1)

    MacroCell: Name=\Timer2:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_34_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer2:TimerUDB:control_7\
        );
        Output = \Timer2:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\Timer2:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_34_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_242 * \Timer2:TimerUDB:control_7\ * 
              !\Timer2:TimerUDB:timer_enable\ * 
              !\Timer2:TimerUDB:trig_disable\
            + !Net_242 * \Timer2:TimerUDB:control_7\ * 
              !\Timer2:TimerUDB:run_mode\ * !\Timer2:TimerUDB:trig_disable\
            + !Net_242 * \Timer2:TimerUDB:control_7\ * 
              !\Timer2:TimerUDB:per_zero\ * !\Timer2:TimerUDB:trig_disable\
        );
        Output = \Timer2:TimerUDB:timer_enable\ (fanout=3)

    MacroCell: Name=\Timer2:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_34_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_242 * \Timer2:TimerUDB:timer_enable\ * 
              \Timer2:TimerUDB:run_mode\ * \Timer2:TimerUDB:per_zero\
            + !Net_242 * \Timer2:TimerUDB:trig_disable\
        );
        Output = \Timer2:TimerUDB:trig_disable\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer1:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_23_digital ,
            cs_addr_1 => \Timer1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer1:TimerUDB:per_zero\ ,
            f0_load => \Timer1:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer1:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer2:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_34_digital ,
            cs_addr_2 => Net_242 ,
            cs_addr_1 => \Timer2:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer2:TimerUDB:per_zero\ ,
            z0_comb => \Timer2:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer2:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer2:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_23_digital ,
            status_3 => \Timer1:TimerUDB:status_3\ ,
            status_2 => \Timer1:TimerUDB:status_2\ ,
            status_1 => \Timer1:TimerUDB:capt_fifo_load\ ,
            status_0 => \Timer1:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer2:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_242 ,
            clock => Net_34_digital ,
            status_3 => \Timer2:TimerUDB:status_3\ ,
            status_2 => \Timer2:TimerUDB:status_2\ ,
            status_0 => \Timer2:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_23_digital ,
            control_7 => \Timer1:TimerUDB:control_7\ ,
            control_6 => \Timer1:TimerUDB:control_6\ ,
            control_5 => \Timer1:TimerUDB:control_5\ ,
            control_4 => \Timer1:TimerUDB:control_4\ ,
            control_3 => \Timer1:TimerUDB:control_3\ ,
            control_2 => \Timer1:TimerUDB:control_2\ ,
            control_1 => \Timer1:TimerUDB:control_1\ ,
            control_0 => \Timer1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_34_digital ,
            control_7 => \Timer2:TimerUDB:control_7\ ,
            control_6 => \Timer2:TimerUDB:control_6\ ,
            control_5 => \Timer2:TimerUDB:control_5\ ,
            control_4 => \Timer2:TimerUDB:control_4\ ,
            control_3 => \Timer2:TimerUDB:control_3\ ,
            control_2 => \Timer2:TimerUDB:control_2\ ,
            control_1 => \Timer2:TimerUDB:control_1\ ,
            control_0 => \Timer2:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ISR1
        PORT MAP (
            interrupt => Net_28 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Interrupts                    :    1 :   15 :   16 :  6.25 %
IO                            :    8 :    1 :    9 : 88.89 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
Timer/Counter/PWM             :    0 :    6 :    6 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    8 :   -8 :    0 : 800.00 %
  Unique P-terms              :   10 :  -10 :    0 : 1000.00 %
  Total P-terms               :   11 :      :      :        
  Datapath Cells              :    2 :   -2 :    0 : 200.00 %
  Status Cells                :    2 :   -2 :    0 : 200.00 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    2 :   -2 :    0 : 200.00 %
    Control Registers         :    2 :      :      :        
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.124ms
Tech Mapping phase: Elapsed time ==> 0s.137ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.237ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 0s.474ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 0s.475ms
Fitter phase: Elapsed time ==> 0s.000ms
Dependency generation phase: Elapsed time ==> 0s.028ms
Cleanup phase: Elapsed time ==> 0s.001ms
