{
  "totalCount" : 5504,
  "totalCountFiltered" : 5504,
  "duration" : 650,
  "indexDuration" : 392,
  "requestDuration" : 515,
  "searchUid" : "0bdb5d8a-b1b0-4bfe-9f86-4ce567256d2e",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-2-x4ugxumxceanakktcv4ydokctq",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTIteDR1Z3h1bXhjZWFuYWtrdGN2NHlkb2tjdHE=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "ARM Management Mode Interface Specification System Software on ARM",
    "uri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Company 02557590 registered in England. ... All rights reserved. Non-Confidential ARM DEN 0060A",
    "firstSentences" : "Page 1 of 12 ARM Management Mode Interface Specification ARM® Management Mode Interface Specification Document number: ARM DEN 0060A Copyright © 2016 ARM Limited or its affiliates Copyright © 2016 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Management Mode Interface Specification System Software on ARM",
      "uri" : "https://developer.arm.com/documentation/den0060/a/en",
      "printableUri" : "https://developer.arm.com/documentation/den0060/a/en",
      "clickUri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en",
      "excerpt" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view. ARM Management Mode Interface Specification System ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM Management Mode Interface Specification System Software on ARM ",
        "document_number" : "den0060",
        "document_version" : "a",
        "content_type" : "Architecture Document",
        "systopparent" : "5022740",
        "sysurihash" : "JH16trux3zðPhYtx",
        "urihash" : "JH16trux3zðPhYtx",
        "sysuri" : "https://developer.arm.com/documentation/den0060/a/en",
        "systransactionid" : 917814,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481850061000,
        "topparentid" : 5022740,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763072000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b2780", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657642921000,
        "permanentid" : "ca35ad189e7a79a8fd4cbaa67beac804164286d58afd354aaf1d797cf19f",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e40ca06a95ce53f905a",
        "transactionid" : 917814,
        "title" : "ARM Management Mode Interface Specification System Software on ARM ",
        "products" : [ "Software Standards", "UEFI", "SMCCC" ],
        "date" : 1657642921000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0060:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657642921603735688,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657642914992,
        "syssize" : 226,
        "sysdate" : 1657642921000,
        "haslayout" : "1",
        "topparent" : "5022740",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5022740,
        "content_description" : "This document describes standard SMC functions to be used for software invocation of Management Mode (MM) services.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|UEFI", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|UEFI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657642921000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0060/a/?lang=en",
        "modified" : 1657642897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657642921603735688,
        "uri" : "https://developer.arm.com/documentation/den0060/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Management Mode Interface Specification System Software on ARM",
      "Uri" : "https://developer.arm.com/documentation/den0060/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0060/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en",
      "Excerpt" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view. ARM Management Mode Interface Specification System ..."
    },
    "childResults" : [ {
      "title" : "ARM Management Mode Interface Specification System Software on ARM",
      "uri" : "https://developer.arm.com/documentation/den0060/a/en",
      "printableUri" : "https://developer.arm.com/documentation/den0060/a/en",
      "clickUri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en",
      "excerpt" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view. ARM Management Mode Interface Specification System ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM Management Mode Interface Specification System Software on ARM ",
        "document_number" : "den0060",
        "document_version" : "a",
        "content_type" : "Architecture Document",
        "systopparent" : "5022740",
        "sysurihash" : "JH16trux3zðPhYtx",
        "urihash" : "JH16trux3zðPhYtx",
        "sysuri" : "https://developer.arm.com/documentation/den0060/a/en",
        "systransactionid" : 917814,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481850061000,
        "topparentid" : 5022740,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763072000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b2780", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657642921000,
        "permanentid" : "ca35ad189e7a79a8fd4cbaa67beac804164286d58afd354aaf1d797cf19f",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e40ca06a95ce53f905a",
        "transactionid" : 917814,
        "title" : "ARM Management Mode Interface Specification System Software on ARM ",
        "products" : [ "Software Standards", "UEFI", "SMCCC" ],
        "date" : 1657642921000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0060:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657642921603735688,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657642914992,
        "syssize" : 226,
        "sysdate" : 1657642921000,
        "haslayout" : "1",
        "topparent" : "5022740",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5022740,
        "content_description" : "This document describes standard SMC functions to be used for software invocation of Management Mode (MM) services.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|UEFI", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|UEFI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657642921000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0060/a/?lang=en",
        "modified" : 1657642897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657642921603735688,
        "uri" : "https://developer.arm.com/documentation/den0060/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Management Mode Interface Specification System Software on ARM",
      "Uri" : "https://developer.arm.com/documentation/den0060/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0060/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en",
      "Excerpt" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view. ARM Management Mode Interface Specification System ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM Management Mode Interface Specification System Software on ARM ",
      "document_number" : "den0060",
      "document_version" : "a",
      "content_type" : "Architecture Document",
      "systopparent" : "5022740",
      "sysauthor" : "Achin.Gupta@arm.com",
      "sysurihash" : "OAEððñðNYIMXQRðl",
      "urihash" : "OAEððñðNYIMXQRðl",
      "sysuri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
      "systransactionid" : 917814,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1481850061000,
      "topparentid" : 5022740,
      "numberofpages" : 12,
      "sysconcepts" : "communication buffer ; interfaces ; environment ; calling conventions ; Execution state ; implementations ; ARM ; conduits ; secure ; Management Mode ; party patents ; hypervisor ; invocation ; memory region ; address parameters ; translation regimes",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b2780", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
      "syscompany" : "ARM Ltd",
      "attachmentparentid" : 5022740,
      "parentitem" : "5ed11e40ca06a95ce53f905a",
      "concepts" : "communication buffer ; interfaces ; environment ; calling conventions ; Execution state ; implementations ; ARM ; conduits ; secure ; Management Mode ; party patents ; hypervisor ; invocation ; memory region ; address parameters ; translation regimes",
      "documenttype" : "pdf",
      "isattachment" : "5022740",
      "sysindexeddate" : 1657642921000,
      "permanentid" : "77a07a434152004c8df1d889a41906f871782c8d9e99ecfa42b6631ee9fd",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11e40ca06a95ce53f905c",
      "transactionid" : 917814,
      "title" : "ARM Management Mode Interface Specification System Software on ARM ",
      "date" : 1657642921000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0060:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657642921752656988,
      "sysisattachment" : "5022740",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "company" : "ARM Ltd",
      "sysattachmentparentid" : 5022740,
      "size" : 107213,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657642917166,
      "syssize" : 107213,
      "sysdate" : 1657642921000,
      "topparent" : "5022740",
      "author" : "Achin.Gupta@arm.com",
      "label_version" : "1.0",
      "systopparentid" : 5022740,
      "content_description" : "This document describes standard SMC functions to be used for software invocation of Management Mode (MM) services.",
      "wordcount" : 659,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|UEFI", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|UEFI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657642921000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657642921752656988,
      "uri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Management Mode Interface Specification System Software on ARM",
    "Uri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "Excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Company 02557590 registered in England. ... All rights reserved. Non-Confidential ARM DEN 0060A",
    "FirstSentences" : "Page 1 of 12 ARM Management Mode Interface Specification ARM® Management Mode Interface Specification Document number: ARM DEN 0060A Copyright © 2016 ARM Limited or its affiliates Copyright © 2016 ..."
  }, {
    "title" : "Power modes",
    "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Power-modes",
    "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Power-modes",
    "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/Power-modes?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Power-modes",
    "excerpt" : "Power modes Table A.29 shows the Power mode signal. ... Power mode signal Signal Direction Description RAMCONTROLm[7:0] - Wires only - connected to cortexr5_caches_ ... Power modes Cortex-R5",
    "firstSentences" : "Power modes Table A.29 shows the Power mode signal. Table A.29. Power mode signal Signal Direction Description RAMCONTROLm[7:0] - Wires only - connected to cortexr5_caches_rams<m> module for use ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-R5 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
      "excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Cortex-R5 Technical Reference Manual ",
        "document_number" : "ddi0460",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4885934",
        "sysurihash" : "R9KDorBM6aqIHkD2",
        "urihash" : "R9KDorBM6aqIHkD2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "systransactionid" : 885012,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316899650000,
        "topparentid" : 4885934,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594108040000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652177757000,
        "permanentid" : "6c7477e3994d26e16bee7cc5b9b0613370b0a5b909b240a1b1b545b3a1e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f042888dbdee951c1cd879b",
        "transactionid" : 885012,
        "title" : "Cortex-R5 Technical Reference Manual ",
        "products" : [ "Cortex-R5" ],
        "date" : 1652177757000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Functional Safety" ],
        "document_id" : "ddi0460:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652177757653944642,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1928,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652177737775,
        "syssize" : 1928,
        "sysdate" : 1652177757000,
        "haslayout" : "1",
        "topparent" : "4885934",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4885934,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for Cortex-R5 processors.",
        "wordcount" : 149,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652177757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0460/d/?lang=en",
        "modified" : 1652177731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652177757653944642,
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-R5 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
      "Excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
    },
    "childResults" : [ {
      "title" : "Redundant CPU signals",
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Redundant-CPU-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Redundant-CPU-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/Redundant-CPU-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Redundant-CPU-signals",
      "excerpt" : "Redundant CPU signals Table A.20 shows the redundant CPU signals. If you are implementing a redundant CPU configuration, contact ARM for more information about the functionality of these ...",
      "firstSentences" : "Redundant CPU signals Table A.20 shows the redundant CPU signals. If you are implementing a redundant CPU configuration, contact ARM for more information about the functionality of these signals.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-R5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Cortex-R5 Technical Reference Manual ",
          "document_number" : "ddi0460",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4885934",
          "sysurihash" : "R9KDorBM6aqIHkD2",
          "urihash" : "R9KDorBM6aqIHkD2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "systransactionid" : 885012,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316899650000,
          "topparentid" : 4885934,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594108040000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1652177757000,
          "permanentid" : "6c7477e3994d26e16bee7cc5b9b0613370b0a5b909b240a1b1b545b3a1e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f042888dbdee951c1cd879b",
          "transactionid" : 885012,
          "title" : "Cortex-R5 Technical Reference Manual ",
          "products" : [ "Cortex-R5" ],
          "date" : 1652177757000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Functional Safety" ],
          "document_id" : "ddi0460:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1652177757653944642,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1928,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1652177737775,
          "syssize" : 1928,
          "sysdate" : 1652177757000,
          "haslayout" : "1",
          "topparent" : "4885934",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4885934,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for Cortex-R5 processors.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1652177757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0460/d/?lang=en",
          "modified" : 1652177731000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1652177757653944642,
          "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-R5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "Excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Redundant CPU signals ",
        "document_number" : "ddi0460",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4885934",
        "sysurihash" : "JOUwfjmfsnrZHa0p",
        "urihash" : "JOUwfjmfsnrZHa0p",
        "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Redundant-CPU-signals",
        "systransactionid" : 885011,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316899650000,
        "topparentid" : 4885934,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594108040000,
        "sysconcepts" : "CPU configuration ; signals ; functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "attachmentparentid" : 4885934,
        "parentitem" : "5f042888dbdee951c1cd879b",
        "concepts" : "CPU configuration ; signals ; functionality",
        "documenttype" : "html",
        "isattachment" : "4885934",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652177742000,
        "permanentid" : "88727e9ca683825c729cdccf16ff6010a31d3f03ffeb020a63dad9da6a2f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f04288cdbdee951c1cd892b",
        "transactionid" : 885011,
        "title" : "Redundant CPU signals ",
        "products" : [ "Cortex-R5" ],
        "date" : 1652177742000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Functional Safety" ],
        "document_id" : "ddi0460:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652177742893496552,
        "sysisattachment" : "4885934",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4885934,
        "size" : 371,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/Redundant-CPU-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652177737181,
        "syssize" : 371,
        "sysdate" : 1652177742000,
        "haslayout" : "1",
        "topparent" : "4885934",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4885934,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for Cortex-R5 processors.",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652177742000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/Redundant-CPU-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0460/d/Signal-Descriptions/Redundant-CPU-signals?lang=en",
        "modified" : 1652177731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652177742893496552,
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Redundant-CPU-signals",
        "syscollection" : "default"
      },
      "Title" : "Redundant CPU signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Redundant-CPU-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Redundant-CPU-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/Redundant-CPU-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Redundant-CPU-signals",
      "Excerpt" : "Redundant CPU signals Table A.20 shows the redundant CPU signals. If you are implementing a redundant CPU configuration, contact ARM for more information about the functionality of these ...",
      "FirstSentences" : "Redundant CPU signals Table A.20 shows the redundant CPU signals. If you are implementing a redundant CPU configuration, contact ARM for more information about the functionality of these signals."
    }, {
      "title" : "c9, Event Count Registers",
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers",
      "excerpt" : "c9, Event Count Registers There are three Event Count Registers (PMXEVCNTR0-PMXEVCNTR2) in the processor ... Each PMXEVCNTR Register, as selected by the PMSELR Register, counts instances of an ...",
      "firstSentences" : "c9, Event Count Registers There are three Event Count Registers (PMXEVCNTR0-PMXEVCNTR2) in the processor. Each PMXEVCNTR Register, as selected by the PMSELR Register, counts instances of an event ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-R5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Cortex-R5 Technical Reference Manual ",
          "document_number" : "ddi0460",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4885934",
          "sysurihash" : "R9KDorBM6aqIHkD2",
          "urihash" : "R9KDorBM6aqIHkD2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "systransactionid" : 885012,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316899650000,
          "topparentid" : 4885934,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594108040000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1652177757000,
          "permanentid" : "6c7477e3994d26e16bee7cc5b9b0613370b0a5b909b240a1b1b545b3a1e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f042888dbdee951c1cd879b",
          "transactionid" : 885012,
          "title" : "Cortex-R5 Technical Reference Manual ",
          "products" : [ "Cortex-R5" ],
          "date" : 1652177757000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Functional Safety" ],
          "document_id" : "ddi0460:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1652177757653944642,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1928,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1652177737775,
          "syssize" : 1928,
          "sysdate" : 1652177757000,
          "haslayout" : "1",
          "topparent" : "4885934",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4885934,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for Cortex-R5 processors.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1652177757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0460/d/?lang=en",
          "modified" : 1652177731000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1652177757653944642,
          "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-R5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "Excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "c9, Event Count Registers ",
        "document_number" : "ddi0460",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4885934",
        "sysurihash" : "kkVY693XQOEXy0qJ",
        "urihash" : "kkVY693XQOEXy0qJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers",
        "systransactionid" : 885011,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316899650000,
        "topparentid" : 4885934,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594108040000,
        "sysconcepts" : "register ; see c9 ; counts instances ; Accessible",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "attachmentparentid" : 4885934,
        "parentitem" : "5f042888dbdee951c1cd879b",
        "concepts" : "register ; see c9 ; counts instances ; Accessible",
        "documenttype" : "html",
        "isattachment" : "4885934",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652177742000,
        "permanentid" : "da7d3d10201f6f871f2f15f2a43dc7afa92c8a8d0c3bea8cc1a1d7b67d76",
        "syslanguage" : [ "English" ],
        "itemid" : "5f04288adbdee951c1cd883c",
        "transactionid" : 885011,
        "title" : "c9, Event Count Registers ",
        "products" : [ "Cortex-R5" ],
        "date" : 1652177742000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Functional Safety" ],
        "document_id" : "ddi0460:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652177742863540732,
        "sysisattachment" : "4885934",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4885934,
        "size" : 720,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652177737571,
        "syssize" : 720,
        "sysdate" : 1652177742000,
        "haslayout" : "1",
        "topparent" : "4885934",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4885934,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for Cortex-R5 processors.",
        "wordcount" : 64,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652177742000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0460/d/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers?lang=en",
        "modified" : 1652177731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652177742863540732,
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers",
        "syscollection" : "default"
      },
      "Title" : "c9, Event Count Registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers",
      "Excerpt" : "c9, Event Count Registers There are three Event Count Registers (PMXEVCNTR0-PMXEVCNTR2) in the processor ... Each PMXEVCNTR Register, as selected by the PMSELR Register, counts instances of an ...",
      "FirstSentences" : "c9, Event Count Registers There are three Event Count Registers (PMXEVCNTR0-PMXEVCNTR2) in the processor. Each PMXEVCNTR Register, as selected by the PMSELR Register, counts instances of an event ..."
    }, {
      "title" : "Background regions",
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Memory-Protection-Unit/About-the-MPU/Background-regions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Memory-Protection-Unit/About-the-MPU/Background-regions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/Memory-Protection-Unit/About-the-MPU/Background-regions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Memory-Protection-Unit/About-the-MPU/Background-regions",
      "excerpt" : "Background regions Overlapping regions increase the flexibility of how the regions can be mapped onto physical ... You can also use the overlapping properties to specify a background region.",
      "firstSentences" : "Background regions Overlapping regions increase the flexibility of how the regions can be mapped onto physical memory devices in the system. You can also use the overlapping properties to specify ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-R5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Cortex-R5 Technical Reference Manual ",
          "document_number" : "ddi0460",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4885934",
          "sysurihash" : "R9KDorBM6aqIHkD2",
          "urihash" : "R9KDorBM6aqIHkD2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "systransactionid" : 885012,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316899650000,
          "topparentid" : 4885934,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594108040000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1652177757000,
          "permanentid" : "6c7477e3994d26e16bee7cc5b9b0613370b0a5b909b240a1b1b545b3a1e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f042888dbdee951c1cd879b",
          "transactionid" : 885012,
          "title" : "Cortex-R5 Technical Reference Manual ",
          "products" : [ "Cortex-R5" ],
          "date" : 1652177757000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Functional Safety" ],
          "document_id" : "ddi0460:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1652177757653944642,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1928,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1652177737775,
          "syssize" : 1928,
          "sysdate" : 1652177757000,
          "haslayout" : "1",
          "topparent" : "4885934",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4885934,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for Cortex-R5 processors.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1652177757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0460/d/?lang=en",
          "modified" : 1652177731000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1652177757653944642,
          "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-R5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "Excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Background regions ",
        "document_number" : "ddi0460",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4885934",
        "sysurihash" : "LmsqsLWsk9yrvZ7V",
        "urihash" : "LmsqsLWsk9yrvZ7V",
        "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en/Memory-Protection-Unit/About-the-MPU/Background-regions",
        "systransactionid" : 885011,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316899650000,
        "topparentid" : 4885934,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594108040000,
        "sysconcepts" : "background region ; physical memory ; MPU ; falls ; overlapping ; accesses ; causes Privileged ; programming error ; areas sparsely",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "attachmentparentid" : 4885934,
        "parentitem" : "5f042888dbdee951c1cd879b",
        "concepts" : "background region ; physical memory ; MPU ; falls ; overlapping ; accesses ; causes Privileged ; programming error ; areas sparsely",
        "documenttype" : "html",
        "isattachment" : "4885934",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652177742000,
        "permanentid" : "24164cac1d81fa3698dbbf149bb9b71f958ce7ec87d69df20caaec0ed3f5",
        "syslanguage" : [ "English" ],
        "itemid" : "5f04288adbdee951c1cd8846",
        "transactionid" : 885011,
        "title" : "Background regions ",
        "products" : [ "Cortex-R5" ],
        "date" : 1652177742000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Functional Safety" ],
        "document_id" : "ddi0460:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652177742834299166,
        "sysisattachment" : "4885934",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4885934,
        "size" : 1183,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Memory-Protection-Unit/About-the-MPU/Background-regions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652177737309,
        "syssize" : 1183,
        "sysdate" : 1652177742000,
        "haslayout" : "1",
        "topparent" : "4885934",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4885934,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for Cortex-R5 processors.",
        "wordcount" : 91,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652177742000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Memory-Protection-Unit/About-the-MPU/Background-regions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0460/d/Memory-Protection-Unit/About-the-MPU/Background-regions?lang=en",
        "modified" : 1652177731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652177742834299166,
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Memory-Protection-Unit/About-the-MPU/Background-regions",
        "syscollection" : "default"
      },
      "Title" : "Background regions",
      "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Memory-Protection-Unit/About-the-MPU/Background-regions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Memory-Protection-Unit/About-the-MPU/Background-regions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/Memory-Protection-Unit/About-the-MPU/Background-regions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Memory-Protection-Unit/About-the-MPU/Background-regions",
      "Excerpt" : "Background regions Overlapping regions increase the flexibility of how the regions can be mapped onto physical ... You can also use the overlapping properties to specify a background region.",
      "FirstSentences" : "Background regions Overlapping regions increase the flexibility of how the regions can be mapped onto physical memory devices in the system. You can also use the overlapping properties to specify ..."
    } ],
    "totalNumberOfChildResults" : 304,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Power modes ",
      "document_number" : "ddi0460",
      "document_version" : "d",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4885934",
      "sysurihash" : "UBz0cvFOdrFLYbNY",
      "urihash" : "UBz0cvFOdrFLYbNY",
      "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Power-modes",
      "systransactionid" : 885011,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1316899650000,
      "topparentid" : 4885934,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594108040000,
      "sysconcepts" : "Power modes ; retention states ; RAM features ; use controlling ; rams ; caches ; cortexr5 ; Wires ; RAMCONTROLm",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
      "attachmentparentid" : 4885934,
      "parentitem" : "5f042888dbdee951c1cd879b",
      "concepts" : "Power modes ; retention states ; RAM features ; use controlling ; rams ; caches ; cortexr5 ; Wires ; RAMCONTROLm",
      "documenttype" : "html",
      "isattachment" : "4885934",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1652177742000,
      "permanentid" : "93506f891816a9691d9f6146f0cd013e322c930d9d7714f9a52a97174567",
      "syslanguage" : [ "English" ],
      "itemid" : "5f04288cdbdee951c1cd8933",
      "transactionid" : 885011,
      "title" : "Power modes ",
      "products" : [ "Cortex-R5" ],
      "date" : 1652177742000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Functional Safety" ],
      "document_id" : "ddi0460:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652177742918859844,
      "sysisattachment" : "4885934",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4885934,
      "size" : 305,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/Power-modes?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652177737181,
      "syssize" : 305,
      "sysdate" : 1652177742000,
      "haslayout" : "1",
      "topparent" : "4885934",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4885934,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This book is for Cortex-R5 processors.",
      "wordcount" : 41,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652177742000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/Power-modes?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0460/d/Signal-Descriptions/Power-modes?lang=en",
      "modified" : 1652177731000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652177742918859844,
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Power-modes",
      "syscollection" : "default"
    },
    "Title" : "Power modes",
    "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Power-modes",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Power-modes",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/Power-modes?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Power-modes",
    "Excerpt" : "Power modes Table A.29 shows the Power mode signal. ... Power mode signal Signal Direction Description RAMCONTROLm[7:0] - Wires only - connected to cortexr5_caches_ ... Power modes Cortex-R5",
    "FirstSentences" : "Power modes Table A.29 shows the Power mode signal. Table A.29. Power mode signal Signal Direction Description RAMCONTROLm[7:0] - Wires only - connected to cortexr5_caches_rams<m> module for use ..."
  }, {
    "title" : "c8 system operations",
    "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
    "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
    "clickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/c8-system-operations?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
    "excerpt" : "c8 system operations System operations are divided into two categories. When the CRn value is c8, these operations are called c8 system operations.",
    "firstSentences" : "c8 system operations System operations are divided into two categories. When the CRn value is c8, these operations are called c8 system operations. The following table shows the System operations ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "tkpriPUATLv0Dtmh",
        "urihash" : "tkpriPUATLv0Dtmh",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114349000,
        "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd03f7158f500bd5c4a5f",
        "transactionid" : 902337,
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114349000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114349910778213,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114327143,
        "syssize" : 4343,
        "sysdate" : 1655114349000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 287,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114349000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114349910778213,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
    },
    "childResults" : [ {
      "title" : "Resets",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/functional-description/clocks--resets--and-input-synchronization/resets?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
      "excerpt" : "Individual core cold reset with debug active nCPUPORESET[CN:0] nCORERESET[CN:0] nPRESETDBG nL2RESET ... nCORERESET for that core must assert for at least 3 CLK cycles. ... Resets Cortex-A35",
      "firstSentences" : "Resets The Cortex-A35 processor has active-LOW reset input signals that can be asynchronously asserted HIGH to LOW, or deasserted LOW to HIGH. nCPUPORESET[CN:0] Where CN is the number of cores ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "document_number" : "100236",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3439500",
          "sysurihash" : "tkpriPUATLv0Dtmh",
          "urihash" : "tkpriPUATLv0Dtmh",
          "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
          "systransactionid" : 902337,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549268538000,
          "topparentid" : 3439500,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585238079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114349000,
          "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7cd03f7158f500bd5c4a5f",
          "transactionid" : 902337,
          "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1655114349000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100236:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114349910778213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114327143,
          "syssize" : 4343,
          "sysdate" : 1655114349000,
          "haslayout" : "1",
          "topparent" : "3439500",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439500,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114349000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100236/0100/?lang=en",
          "modified" : 1655114265000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114349910778213,
          "uri" : "https://developer.arm.com/documentation/100236/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Resets ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "HFHUQ1GQ4qVJJLAi",
        "urihash" : "HFHUQ1GQ4qVJJLAi",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "reset ; cores ; nCORERESET ; registers ; nPRESETDBG ; assertion ; deassertion ; active-LOW ; nL2RESET nMBISTRESET ; retention state ; powerdown sequence ; architecture ; controller ; breakpoint",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439500,
        "parentitem" : "5e7cd03f7158f500bd5c4a5f",
        "concepts" : "reset ; cores ; nCORERESET ; registers ; nPRESETDBG ; assertion ; deassertion ; active-LOW ; nL2RESET nMBISTRESET ; retention state ; powerdown sequence ; architecture ; controller ; breakpoint",
        "documenttype" : "html",
        "isattachment" : "3439500",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114348000,
        "permanentid" : "fa1473e0a81ab0b42616aaf81dd5d8362b4d7451dcfd3e18d9eb8d5f36d3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd03f7158f500bd5c4a77",
        "transactionid" : 902337,
        "title" : "Resets ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114348000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114348674144112,
        "sysisattachment" : "3439500",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439500,
        "size" : 5718,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/functional-description/clocks--resets--and-input-synchronization/resets?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114326819,
        "syssize" : 5718,
        "sysdate" : 1655114348000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 254,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114348000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/functional-description/clocks--resets--and-input-synchronization/resets?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/functional-description/clocks--resets--and-input-synchronization/resets?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114348674144112,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
        "syscollection" : "default"
      },
      "Title" : "Resets",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/functional-description/clocks--resets--and-input-synchronization/resets?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
      "Excerpt" : "Individual core cold reset with debug active nCPUPORESET[CN:0] nCORERESET[CN:0] nPRESETDBG nL2RESET ... nCORERESET for that core must assert for at least 3 CLK cycles. ... Resets Cortex-A35",
      "FirstSentences" : "Resets The Cortex-A35 processor has active-LOW reset input signals that can be asynchronously asserted HIGH to LOW, or deasserted LOW to HIGH. nCPUPORESET[CN:0] Where CN is the number of cores ..."
    }, {
      "title" : "L2 Control Register",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/l2-control-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
      "excerpt" : "This field is RO. ... [20:6] ... [4:1] Reserved, RAZ. ... 1 3-cycle output delay from L2 data RAMs. ... To access the L2CTLR: MRC p15, 1, <Rt>, c9, c0, 2; Read L2CTLR into Rt Register ...",
      "firstSentences" : "L2 Control Register The L2CTLR characteristics are: Purpose Provides implementation defined control options for the L2 memory system. Usage constraints This register is accessible as follows: EL0 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "document_number" : "100236",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3439500",
          "sysurihash" : "tkpriPUATLv0Dtmh",
          "urihash" : "tkpriPUATLv0Dtmh",
          "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
          "systransactionid" : 902337,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549268538000,
          "topparentid" : 3439500,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585238079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114349000,
          "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7cd03f7158f500bd5c4a5f",
          "transactionid" : 902337,
          "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1655114349000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100236:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114349910778213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114327143,
          "syssize" : 4343,
          "sysdate" : 1655114349000,
          "haslayout" : "1",
          "topparent" : "3439500",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439500,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114349000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100236/0100/?lang=en",
          "modified" : 1655114265000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114349910778213,
          "uri" : "https://developer.arm.com/documentation/100236/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "L2 Control Register ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "1egJFPuLCqTC7qSO",
        "urihash" : "1egJFPuLCqTC7qSO",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "L2CTLR ; register ; control ; EL1 ; configuration ; cores ; Figure B1 ; Non-secure states ; A35 processor ; memory system ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439500,
        "parentitem" : "5e7cd03f7158f500bd5c4a5f",
        "concepts" : "L2CTLR ; register ; control ; EL1 ; configuration ; cores ; Figure B1 ; Non-secure states ; A35 processor ; memory system ; assignments",
        "documenttype" : "html",
        "isattachment" : "3439500",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114348000,
        "permanentid" : "258b1cb53abce5c1a11abc692a7129056b0b57bcac994f5438fd2a0f4b9a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd0407158f500bd5c4b18",
        "transactionid" : 902337,
        "title" : "L2 Control Register ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114348000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114348672436750,
        "sysisattachment" : "3439500",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439500,
        "size" : 1819,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/l2-control-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114326627,
        "syssize" : 1819,
        "sysdate" : 1655114348000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114348000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/l2-control-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/register-descriptions/aarch32-system-registers/l2-control-register?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114348672436750,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
        "syscollection" : "default"
      },
      "Title" : "L2 Control Register",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/l2-control-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
      "Excerpt" : "This field is RO. ... [20:6] ... [4:1] Reserved, RAZ. ... 1 3-cycle output delay from L2 data RAMs. ... To access the L2CTLR: MRC p15, 1, <Rt>, c9, c0, 2; Read L2CTLR into Rt Register ...",
      "FirstSentences" : "L2 Control Register The L2CTLR characteristics are: Purpose Provides implementation defined control options for the L2 memory system. Usage constraints This register is accessible as follows: EL0 ..."
    }, {
      "title" : "AArch64 PMU register summary",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/debug/pmu-registers/aarch64-pmu-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
      "excerpt" : "AArch64 PMU register summary The PMU counters and their associated control registers are accessible in ... The following table gives a summary of the Cortex-A35 PMU registers in the AArch64 ...",
      "firstSentences" : "AArch64 PMU register summary The PMU counters and their associated control registers are accessible in the AArch64 Execution state with MRS and MSR instructions. The following table gives a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "document_number" : "100236",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3439500",
          "sysurihash" : "tkpriPUATLv0Dtmh",
          "urihash" : "tkpriPUATLv0Dtmh",
          "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
          "systransactionid" : 902337,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549268538000,
          "topparentid" : 3439500,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585238079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114349000,
          "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7cd03f7158f500bd5c4a5f",
          "transactionid" : 902337,
          "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1655114349000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100236:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114349910778213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114327143,
          "syssize" : 4343,
          "sysdate" : 1655114349000,
          "haslayout" : "1",
          "topparent" : "3439500",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439500,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114349000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100236/0100/?lang=en",
          "modified" : 1655114265000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114349910778213,
          "uri" : "https://developer.arm.com/documentation/100236/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AArch64 PMU register summary ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "xhiJ8MGYiqb189rP",
        "urihash" : "xhiJ8MGYiqb189rP",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "Performance Monitors User ; EL0 ; registers ; AArch64 Execution ; Architecture Reference Manual Armv8 ; counters ; RO ; Flag",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439500,
        "parentitem" : "5e7cd03f7158f500bd5c4a5f",
        "concepts" : "Performance Monitors User ; EL0 ; registers ; AArch64 Execution ; Architecture Reference Manual Armv8 ; counters ; RO ; Flag",
        "documenttype" : "html",
        "isattachment" : "3439500",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114348000,
        "permanentid" : "c5182af18f88859156ad4bc5473b1e8b2eda917ca61824b81d1f193ad75e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd0417158f500bd5c4c03",
        "transactionid" : 902337,
        "title" : "AArch64 PMU register summary ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114348000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114348675771999,
        "sysisattachment" : "3439500",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439500,
        "size" : 2062,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/debug/pmu-registers/aarch64-pmu-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114326924,
        "syssize" : 2062,
        "sysdate" : 1655114348000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 104,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114348000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/debug/pmu-registers/aarch64-pmu-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/debug/pmu-registers/aarch64-pmu-register-summary?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114348675771999,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
        "syscollection" : "default"
      },
      "Title" : "AArch64 PMU register summary",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/debug/pmu-registers/aarch64-pmu-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
      "Excerpt" : "AArch64 PMU register summary The PMU counters and their associated control registers are accessible in ... The following table gives a summary of the Cortex-A35 PMU registers in the AArch64 ...",
      "FirstSentences" : "AArch64 PMU register summary The PMU counters and their associated control registers are accessible in the AArch64 Execution state with MRS and MSR instructions. The following table gives a ..."
    } ],
    "totalNumberOfChildResults" : 557,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "c8 system operations ",
      "document_number" : "100236",
      "document_version" : "0100",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3439500",
      "sysurihash" : "F0ZBzM7XvdDJVLvw",
      "urihash" : "F0ZBzM7XvdDJVLvw",
      "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
      "systransactionid" : 902337,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1549268538000,
      "topparentid" : 3439500,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585238079000,
      "sysconcepts" : "Inner Shareable ; system operations ; VA ; entries ; Architecture Reference Manual Armv8 ; instruction ; level c5 ; summary op1 ; AArch32 state",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
      "attachmentparentid" : 3439500,
      "parentitem" : "5e7cd03f7158f500bd5c4a5f",
      "concepts" : "Inner Shareable ; system operations ; VA ; entries ; Architecture Reference Manual Armv8 ; instruction ; level c5 ; summary op1 ; AArch32 state",
      "documenttype" : "html",
      "isattachment" : "3439500",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114348000,
      "permanentid" : "2f4ab5926f9c0c2fe745ff3dfb2f4f67d9c30894564319924051e9ba4181",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7cd03f7158f500bd5c4ac7",
      "transactionid" : 902337,
      "title" : "c8 system operations ",
      "products" : [ "Cortex-A35" ],
      "date" : 1655114348000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application Processors" ],
      "document_id" : "100236:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114348676658455,
      "sysisattachment" : "3439500",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3439500,
      "size" : 2396,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/c8-system-operations?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114326706,
      "syssize" : 2396,
      "sysdate" : 1655114348000,
      "haslayout" : "1",
      "topparent" : "3439500",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3439500,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 113,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114348000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/c8-system-operations?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100236/0100/register-descriptions/aarch32-system-registers/c8-system-operations?lang=en",
      "modified" : 1655114265000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114348676658455,
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
      "syscollection" : "default"
    },
    "Title" : "c8 system operations",
    "Uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
    "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
    "ClickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/c8-system-operations?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
    "Excerpt" : "c8 system operations System operations are divided into two categories. When the CRn value is c8, these operations are called c8 system operations.",
    "FirstSentences" : "c8 system operations System operations are divided into two categories. When the CRn value is c8, these operations are called c8 system operations. The following table shows the System operations ..."
  }, {
    "title" : "Arm Server Base Manageability Requirements 1.1",
    "uri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60267cba2c40871302af4467",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "excerpt" : "ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... Arm may make changes to the ... THE DOCUMENT IN ANY PRODUCT CREATED BY LICENSEE UNDER THIS LICENCE).",
    "firstSentences" : "Arm® Server Base Manageability Requirements 1.1 Platform Design Document Non-conﬁdential Copyright © 2021 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0069C Release ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Server Base Manageability Requirements 1.1",
      "uri" : "https://developer.arm.com/documentation/den0069/c/en",
      "printableUri" : "https://developer.arm.com/documentation/den0069/c/en",
      "clickUri" : "https://developer.arm.com/documentation/den0069/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0069/c/en",
      "excerpt" : "Arm Server Base Manageability Requirements 1.1 This document is only available in a PDF version. Click Download to view. Arm Server Base Manageability Requirements 1.1 SBMR",
      "firstSentences" : "Arm Server Base Manageability Requirements 1.1 This document is only available in a PDF version. Click Download to view. Arm Server Base Manageability Requirements 1.1 SBMR",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Server Base Manageability Requirements 1.1 ",
        "document_number" : "den0069",
        "document_version" : "c",
        "content_type" : "Architecture Document",
        "systopparent" : "5038839",
        "sysurihash" : "2VlUzmñLmNOVcPDN",
        "urihash" : "2VlUzmñLmNOVcPDN",
        "sysuri" : "https://developer.arm.com/documentation/den0069/c/en",
        "systransactionid" : 885096,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1613001600000,
        "topparentid" : 5038839,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1613135033000,
        "sysconcepts" : "Manageability Requirements",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5fc507628e527a03a85ed280", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
        "concepts" : "Manageability Requirements",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1652193313000,
        "permanentid" : "58bc8b4b21e2bdeca5f07497c0a8451770229aea024bc6eb763dbd6d8794",
        "syslanguage" : [ "English" ],
        "itemid" : "60267cb92c40871302af4465",
        "transactionid" : 885096,
        "title" : "Arm Server Base Manageability Requirements 1.1 ",
        "products" : [ "SBMR", "Software Standards" ],
        "date" : 1652193313000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64" ],
        "document_id" : "den0069:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652193313663171250,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 172,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0069/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652193275110,
        "syssize" : 172,
        "sysdate" : 1652193313000,
        "haslayout" : "1",
        "topparent" : "5038839",
        "label_version" : "1.1 (C)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5038839,
        "content_description" : "This document is intended for SBSA[2]-compliant 64-bit Arm based servers. It provides a path to establish a common foundation for server management where common capabilities are standardized and differetiation truly valuable to the end-users are built on top.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SBMR", "Architectures|System Architecture|Software Standards" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SBMR" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652193313000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0069/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0069/c/?lang=en",
        "modified" : 1651596691000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1652193313663171250,
        "uri" : "https://developer.arm.com/documentation/den0069/c/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Server Base Manageability Requirements 1.1",
      "Uri" : "https://developer.arm.com/documentation/den0069/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0069/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0069/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0069/c/en",
      "Excerpt" : "Arm Server Base Manageability Requirements 1.1 This document is only available in a PDF version. Click Download to view. Arm Server Base Manageability Requirements 1.1 SBMR",
      "FirstSentences" : "Arm Server Base Manageability Requirements 1.1 This document is only available in a PDF version. Click Download to view. Arm Server Base Manageability Requirements 1.1 SBMR"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Server Base Manageability Requirements 1.1 ",
      "document_number" : "den0069",
      "document_version" : "c",
      "content_type" : "Architecture Document",
      "systopparent" : "5038839",
      "sysurihash" : "8pgSthgghVHCHRuC",
      "urihash" : "8pgSthgghVHCHRuC",
      "sysuri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
      "systransactionid" : 880518,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1613001600000,
      "topparentid" : 5038839,
      "numberofpages" : 59,
      "sysconcepts" : "interfaces ; communication ; recommendations ; implementations ; connectivity ; Arm SoC ; functionality ; level M2 ; IPMI commands ; transactions ; server systems ; formatting ; CPER ; platform management ; intellectual property ; Licensee",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5fc507628e527a03a85ed280", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
      "attachmentparentid" : 5038839,
      "parentitem" : "60267cb92c40871302af4465",
      "concepts" : "interfaces ; communication ; recommendations ; implementations ; connectivity ; Arm SoC ; functionality ; level M2 ; IPMI commands ; transactions ; server systems ; formatting ; CPER ; platform management ; intellectual property ; Licensee",
      "documenttype" : "pdf",
      "isattachment" : "5038839",
      "sysindexeddate" : 1651596741000,
      "permanentid" : "6b3c2f3f3aff143bae557558460e97ddfea3a4bcb489ebcd1b71b71f106d",
      "syslanguage" : [ "English" ],
      "itemid" : "60267cba2c40871302af4467",
      "transactionid" : 880518,
      "title" : "Arm Server Base Manageability Requirements 1.1 ",
      "date" : 1651596741000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0069:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1651596741067683924,
      "sysisattachment" : "5038839",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5038839,
      "size" : 941299,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60267cba2c40871302af4467",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1651596696828,
      "syssize" : 941299,
      "sysdate" : 1651596741000,
      "topparent" : "5038839",
      "label_version" : "1.1 (C)",
      "systopparentid" : 5038839,
      "content_description" : "This document is intended for SBSA[2]-compliant 64-bit Arm based servers. It provides a path to establish a common foundation for server management where common capabilities are standardized and differetiation truly valuable to the end-users are built on top.",
      "wordcount" : 1854,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SBMR", "Architectures|System Architecture|Software Standards" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SBMR" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1651596741000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60267cba2c40871302af4467",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1651596741067683924,
      "uri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Server Base Manageability Requirements 1.1",
    "Uri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60267cba2c40871302af4467",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "Excerpt" : "ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... Arm may make changes to the ... THE DOCUMENT IN ANY PRODUCT CREATED BY LICENSEE UNDER THIS LICENCE).",
    "FirstSentences" : "Arm® Server Base Manageability Requirements 1.1 Platform Design Document Non-conﬁdential Copyright © 2021 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0069C Release ..."
  }, {
    "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
    "uri" : "https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f4e10d0ca7b6a3399376b21",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
    "excerpt" : "Confidentiality ... Non-Confidential ... Change ... Document History ... Arm Compiler v6.00 Release ... Arm Compiler v6.01 Release ... Arm Compiler v6.02 Release ... Arm Compiler v6.3 Release",
    "firstSentences" : "Arm® Compiler Version 6.6 Arm C and C++ Libraries and Floating-Point Support User Guide Copyright © 2014–2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. DUI0808K DUI0808K Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
      "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
        "document_number" : "dui0808",
        "document_version" : "k",
        "content_type" : "User Guide",
        "systopparent" : "3870761",
        "sysurihash" : "QPX3skJ8C5eiMv7z",
        "urihash" : "QPX3skJ8C5eiMv7z",
        "sysuri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "systransactionid" : 905562,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598545871000,
        "topparentid" : 3870761,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598951630000,
        "sysconcepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9" ],
        "concepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655724901000,
        "permanentid" : "cae9f99ca4bfcd6c77da3b0a6aa16629ac63e6c7a8a9c3b45dea168f8764",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e10ceca7b6a3399376a4b",
        "transactionid" : 905562,
        "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
        "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
        "date" : 1655724901000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "dui0808:k:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655724901285990336,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 5120,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655724873824,
        "syssize" : 5120,
        "sysdate" : 1655724901000,
        "haslayout" : "1",
        "topparent" : "3870761",
        "label_version" : "6.6.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3870761,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This manual provides user information for the Arm libraries and floating-point support.",
        "wordcount" : 334,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655724901000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0808/k/?lang=en",
        "modified" : 1655724867000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655724901285990336,
        "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
      "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ {
      "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
      "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
        "document_number" : "dui0808",
        "document_version" : "k",
        "content_type" : "User Guide",
        "systopparent" : "3870761",
        "sysurihash" : "QPX3skJ8C5eiMv7z",
        "urihash" : "QPX3skJ8C5eiMv7z",
        "sysuri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "systransactionid" : 905562,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598545871000,
        "topparentid" : 3870761,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598951630000,
        "sysconcepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9" ],
        "concepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655724901000,
        "permanentid" : "cae9f99ca4bfcd6c77da3b0a6aa16629ac63e6c7a8a9c3b45dea168f8764",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e10ceca7b6a3399376a4b",
        "transactionid" : 905562,
        "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
        "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
        "date" : 1655724901000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "dui0808:k:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655724901285990336,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 5120,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655724873824,
        "syssize" : 5120,
        "sysdate" : 1655724901000,
        "haslayout" : "1",
        "topparent" : "3870761",
        "label_version" : "6.6.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3870761,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This manual provides user information for the Arm libraries and floating-point support.",
        "wordcount" : 334,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655724901000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0808/k/?lang=en",
        "modified" : 1655724867000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655724901285990336,
        "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
      "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    }, {
      "title" : "Threads [ALPHA]",
      "uri" : "https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
      "printableUri" : "https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
      "clickUri" : "https://developer.arm.com/documentation/dui0808/k/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
      "excerpt" : "This function must return zero on success or non-zero if not successful. ... There is no requirement for the initialization of *__key to be thread safe. ... Threads [ALPHA] ARM Compiler 6",
      "firstSentences" : "Threads [ALPHA] The C++ Thread Porting API provides thread function prototypes in the <arm-tpl.h> header file. Note This topic describes an [ALPHA] feature. See Support level definitions. Types ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
        "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "document_number" : "dui0808",
          "document_version" : "k",
          "content_type" : "User Guide",
          "systopparent" : "3870761",
          "sysurihash" : "QPX3skJ8C5eiMv7z",
          "urihash" : "QPX3skJ8C5eiMv7z",
          "sysuri" : "https://developer.arm.com/documentation/dui0808/k/en",
          "systransactionid" : 905562,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1598545871000,
          "topparentid" : 3870761,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598951630000,
          "sysconcepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9" ],
          "concepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655724901000,
          "permanentid" : "cae9f99ca4bfcd6c77da3b0a6aa16629ac63e6c7a8a9c3b45dea168f8764",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e10ceca7b6a3399376a4b",
          "transactionid" : 905562,
          "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
          "date" : 1655724901000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Compilers and Libraries",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "dui0808:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655724901285990336,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5120,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655724873824,
          "syssize" : 5120,
          "sysdate" : 1655724901000,
          "haslayout" : "1",
          "topparent" : "3870761",
          "label_version" : "6.6.4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3870761,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "This manual provides user information for the Arm libraries and floating-point support.",
          "wordcount" : 334,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655724901000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0808/k/?lang=en",
          "modified" : 1655724867000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655724901285990336,
          "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
        "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Threads [ALPHA] ",
        "document_number" : "dui0808",
        "document_version" : "k",
        "content_type" : "User Guide",
        "systopparent" : "3870761",
        "sysurihash" : "9ðmðAknQhXXhtqUh",
        "urihash" : "9ðmðAknQhXXhtqUh",
        "sysuri" : "https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
        "systransactionid" : 905562,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598545871000,
        "topparentid" : 3870761,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598951630000,
        "sysconcepts" : "ARM ; resources accessible ; non-zero ; calling ; rem ; execution ; underlying ; sole ; initialization ; storage created ; nanosleep",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9" ],
        "attachmentparentid" : 3870761,
        "parentitem" : "5f4e10ceca7b6a3399376a4b",
        "concepts" : "ARM ; resources accessible ; non-zero ; calling ; rem ; execution ; underlying ; sole ; initialization ; storage created ; nanosleep",
        "documenttype" : "html",
        "isattachment" : "3870761",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655724901000,
        "permanentid" : "18c1649f3f8644b8d0c34428567d6bfba2003370dc4c569d58d5ea6d9d6a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e10cfca7b6a3399376a6d",
        "transactionid" : 905562,
        "title" : "Threads [ALPHA] ",
        "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
        "date" : 1655724901000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "dui0808:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655724901292253578,
        "sysisattachment" : "3870761",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3870761,
        "size" : 5531,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0808/k/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655724873734,
        "syssize" : 5531,
        "sysdate" : 1655724901000,
        "haslayout" : "1",
        "topparent" : "3870761",
        "label_version" : "6.6.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3870761,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This manual provides user information for the Arm libraries and floating-point support.",
        "wordcount" : 234,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655724901000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0808/k/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0808/k/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-?lang=en",
        "modified" : 1655724867000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655724901292253578,
        "uri" : "https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
        "syscollection" : "default"
      },
      "Title" : "Threads [ALPHA]",
      "Uri" : "https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
      "ClickUri" : "https://developer.arm.com/documentation/dui0808/k/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
      "Excerpt" : "This function must return zero on success or non-zero if not successful. ... There is no requirement for the initialization of *__key to be thread safe. ... Threads [ALPHA] ARM Compiler 6",
      "FirstSentences" : "Threads [ALPHA] The C++ Thread Porting API provides thread function prototypes in the <arm-tpl.h> header file. Note This topic describes an [ALPHA] feature. See Support level definitions. Types ..."
    }, {
      "title" : "mathlib double and single-precision floating-point functions",
      "uri" : "https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
      "printableUri" : "https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
      "clickUri" : "https://developer.arm.com/documentation/dui0808/k/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
      "excerpt" : "mathlib double and single-precision floating-point functions The math library, mathlib, provides ... For example, to calculate a cube root, you can use cbrt() (double-precision) or cbrtf() ( ...",
      "firstSentences" : "mathlib double and single-precision floating-point functions The math library, mathlib, provides double and single-precision functions for mathematical calculations. For example, to calculate a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
        "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "document_number" : "dui0808",
          "document_version" : "k",
          "content_type" : "User Guide",
          "systopparent" : "3870761",
          "sysurihash" : "QPX3skJ8C5eiMv7z",
          "urihash" : "QPX3skJ8C5eiMv7z",
          "sysuri" : "https://developer.arm.com/documentation/dui0808/k/en",
          "systransactionid" : 905562,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1598545871000,
          "topparentid" : 3870761,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598951630000,
          "sysconcepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9" ],
          "concepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655724901000,
          "permanentid" : "cae9f99ca4bfcd6c77da3b0a6aa16629ac63e6c7a8a9c3b45dea168f8764",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e10ceca7b6a3399376a4b",
          "transactionid" : 905562,
          "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
          "date" : 1655724901000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Compilers and Libraries",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "dui0808:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655724901285990336,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5120,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655724873824,
          "syssize" : 5120,
          "sysdate" : 1655724901000,
          "haslayout" : "1",
          "topparent" : "3870761",
          "label_version" : "6.6.4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3870761,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "This manual provides user information for the Arm libraries and floating-point support.",
          "wordcount" : 334,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655724901000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0808/k/?lang=en",
          "modified" : 1655724867000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655724901285990336,
          "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
        "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "mathlib double and single-precision floating-point functions ",
        "document_number" : "dui0808",
        "document_version" : "k",
        "content_type" : "User Guide",
        "systopparent" : "3870761",
        "sysurihash" : "tgDvkcWFQkCEzfQq",
        "urihash" : "tgDvkcWFQkCEzfQq",
        "sysuri" : "https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
        "systransactionid" : 905562,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598545871000,
        "topparentid" : 3870761,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598951630000,
        "sysconcepts" : "math ; single-precision ; floating-point ; mathlib ; Arm implementation ; mathematical calculations ; type of selection ; floatargument",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9" ],
        "attachmentparentid" : 3870761,
        "parentitem" : "5f4e10ceca7b6a3399376a4b",
        "concepts" : "math ; single-precision ; floating-point ; mathlib ; Arm implementation ; mathematical calculations ; type of selection ; floatargument",
        "documenttype" : "html",
        "isattachment" : "3870761",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655724901000,
        "permanentid" : "f1dcbbe95cae7881b98b7af12df0310efac6d79e1fa4e8bb7fcf7fbbc780",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e10cfca7b6a3399376ac9",
        "transactionid" : 905562,
        "title" : "mathlib double and single-precision floating-point functions ",
        "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
        "date" : 1655724901000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "dui0808:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655724901228169685,
        "sysisattachment" : "3870761",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3870761,
        "size" : 832,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0808/k/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655724873792,
        "syssize" : 832,
        "sysdate" : 1655724901000,
        "haslayout" : "1",
        "topparent" : "3870761",
        "label_version" : "6.6.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3870761,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This manual provides user information for the Arm libraries and floating-point support.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655724901000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0808/k/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0808/k/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions?lang=en",
        "modified" : 1655724867000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655724901228169685,
        "uri" : "https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
        "syscollection" : "default"
      },
      "Title" : "mathlib double and single-precision floating-point functions",
      "Uri" : "https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
      "ClickUri" : "https://developer.arm.com/documentation/dui0808/k/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
      "Excerpt" : "mathlib double and single-precision floating-point functions The math library, mathlib, provides ... For example, to calculate a cube root, you can use cbrt() (double-precision) or cbrtf() ( ...",
      "FirstSentences" : "mathlib double and single-precision floating-point functions The math library, mathlib, provides double and single-precision functions for mathematical calculations. For example, to calculate a ..."
    } ],
    "totalNumberOfChildResults" : 200,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
      "document_number" : "dui0808",
      "document_version" : "k",
      "content_type" : "User Guide",
      "systopparent" : "3870761",
      "sysauthor" : "ARM",
      "sysurihash" : "ZBe7GNdmStJIg7v1",
      "urihash" : "ZBe7GNdmStJIg7v1",
      "sysuri" : "https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
      "keywords" : "Software Development Tools, Compilers, ARM Compiler 6, Software Developers, Embedded Software Developers, Compilation, LLVM",
      "systransactionid" : 905562,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1598545871000,
      "topparentid" : 3870761,
      "numberofpages" : 218,
      "sysconcepts" : "libraries ; Arm compiler ; Related references ; floating-point ; implementations ; re-implementing ; assembler macros ; command-line option ; IEEE ; architectures ; functionality ; environments ; initializations ; Arm Limited ; semihosting ; AArch64 states",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9" ],
      "attachmentparentid" : 3870761,
      "parentitem" : "5f4e10ceca7b6a3399376a4b",
      "concepts" : "libraries ; Arm compiler ; Related references ; floating-point ; implementations ; re-implementing ; assembler macros ; command-line option ; IEEE ; architectures ; functionality ; environments ; initializations ; Arm Limited ; semihosting ; AArch64 states",
      "documenttype" : "pdf",
      "isattachment" : "3870761",
      "sysindexeddate" : 1655724902000,
      "permanentid" : "fde8424ad3c6892988d93f4c14b992613e42bc0c8abe9a6d325d97f364d6",
      "syslanguage" : [ "English" ],
      "itemid" : "5f4e10d0ca7b6a3399376b21",
      "transactionid" : 905562,
      "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
      "subject" : "Arm® Compiler Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support. It is also available as a PDF.",
      "date" : 1655724901000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0808:k:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
      "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655724901955779662,
      "sysisattachment" : "3870761",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 3870761,
      "size" : 1168227,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f4e10d0ca7b6a3399376b21",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655724877968,
      "syssubject" : "Arm® Compiler Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support. It is also available as a PDF.",
      "syssize" : 1168227,
      "sysdate" : 1655724901000,
      "topparent" : "3870761",
      "author" : "ARM",
      "label_version" : "6.6.4",
      "systopparentid" : 3870761,
      "content_description" : "This manual provides user information for the Arm libraries and floating-point support.",
      "wordcount" : 3709,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655724902000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f4e10d0ca7b6a3399376b21",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655724901955779662,
      "uri" : "https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
    "Uri" : "https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f4e10d0ca7b6a3399376b21",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
    "Excerpt" : "Confidentiality ... Non-Confidential ... Change ... Document History ... Arm Compiler v6.00 Release ... Arm Compiler v6.01 Release ... Arm Compiler v6.02 Release ... Arm Compiler v6.3 Release",
    "FirstSentences" : "Arm® Compiler Version 6.6 Arm C and C++ Libraries and Floating-Point Support User Guide Copyright © 2014–2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. DUI0808K DUI0808K Arm® ..."
  }, {
    "title" : "Clock and reset",
    "uri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
    "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
    "clickUri" : "https://developer.arm.com/documentation/dui0926/b/functional-description/clock-and-reset?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
    "excerpt" : "Figure 2.7. ... The AHB to APB bridge in the APB subsystem permits the APB peripheral bus to run at a ... The AHB to APB bridge generates the APBACTIVE signal that controls the generation of ...",
    "firstSentences" : "Clock and reset The example microcontroller uses a single reset and a single clock source. The clock and reset controller performs: The reset synchronization of the reset input. The generation of ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
      "firstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
        "document_number" : "dui0926",
        "document_version" : "b",
        "content_type" : "User Guide",
        "systopparent" : "3678425",
        "sysurihash" : "zEtoeHvFmErYEvGB",
        "urihash" : "zEtoeHvFmErYEvGB",
        "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508244647000,
        "topparentid" : 3678425,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588605522000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719083000,
        "permanentid" : "d8aaff1dcf33f52a1905cd4d2a80fb1a306a2162afdb0c8ae687836c3df9",
        "syslanguage" : [ "English" ],
        "itemid" : "5eb032529931941038e00d31",
        "transactionid" : 861290,
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
        "products" : [ "Cortex-M0" ],
        "date" : 1648719083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0926:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719083848805828,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 3986,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719051983,
        "syssize" : 3986,
        "sysdate" : 1648719083000,
        "haslayout" : "1",
        "topparent" : "3678425",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3678425,
        "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
        "wordcount" : 271,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0926/b/?lang=en",
        "modified" : 1645437304000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719083848805828,
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0926/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
      "FirstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5eb032539931941038e00d77",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "excerpt" : "B ... If any of the provisions contained in these terms conflict with any of the provisions ... All rights reserved. Arm Limited. Company 02557590 registered in England. ... Chapter 1",
      "firstSentences" : "Arm Cortex-M0 DesignStart Eval Copyright © 2017 Arm Limited (or its affiliates). All rights reserved. DUI 0926B (ID101717) Revision: r2p0 User Guide DUI 0926B ID101717 Arm Cortex-M0 DesignStart Eval",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "firstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "document_number" : "dui0926",
          "document_version" : "b",
          "content_type" : "User Guide",
          "systopparent" : "3678425",
          "sysurihash" : "zEtoeHvFmErYEvGB",
          "urihash" : "zEtoeHvFmErYEvGB",
          "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "systransactionid" : 861290,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508244647000,
          "topparentid" : 3678425,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588605522000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719083000,
          "permanentid" : "d8aaff1dcf33f52a1905cd4d2a80fb1a306a2162afdb0c8ae687836c3df9",
          "syslanguage" : [ "English" ],
          "itemid" : "5eb032529931941038e00d31",
          "transactionid" : 861290,
          "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "products" : [ "Cortex-M0" ],
          "date" : 1648719083000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0926:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719083848805828,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 3986,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719051983,
          "syssize" : 3986,
          "sysdate" : 1648719083000,
          "haslayout" : "1",
          "topparent" : "3678425",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3678425,
          "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719083000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0926/b/?lang=en",
          "modified" : 1645437304000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719083848805828,
          "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "FirstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
        "document_number" : "dui0926",
        "document_version" : "b",
        "content_type" : "User Guide",
        "systopparent" : "3678425",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "A5o8OhqoBPwy6gtð",
        "urihash" : "A5o8OhqoBPwy6gtð",
        "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
        "keywords" : "Cortex-M",
        "systransactionid" : 861290,
        "copyright" : "Copyright ©€2017 Arm Limited (or its affiliates). All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1508244647000,
        "topparentid" : 3678425,
        "numberofpages" : 59,
        "sysconcepts" : "simulations ; cortex ; testbenches ; microcontroller ; verilog ; environments ; implementations ; peripherals ; configurations ; registers ; memory map ; shows ; device drivers ; codes ; FPGA testbench ; retargetting",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
        "attachmentparentid" : 3678425,
        "parentitem" : "5eb032529931941038e00d31",
        "concepts" : "simulations ; cortex ; testbenches ; microcontroller ; verilog ; environments ; implementations ; peripherals ; configurations ; registers ; memory map ; shows ; device drivers ; codes ; FPGA testbench ; retargetting",
        "documenttype" : "pdf",
        "isattachment" : "3678425",
        "sysindexeddate" : 1648719087000,
        "permanentid" : "8f3f8094c49cfc2984c84bd4b9b8115c8124e5e2504c17a11bc0d09c244c",
        "syslanguage" : [ "English" ],
        "itemid" : "5eb032539931941038e00d77",
        "transactionid" : 861290,
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
        "subject" : "ARM Cortex-M0 Processor Design Kit Example System Guide. This manual gives reference documentation about how to construct a processor system. This book is for hardware and software engineers, system integrators, and system designers who want to run a complete example of a working system. Available as PDF.",
        "date" : 1648719087000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0926:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719087139002685,
        "sysisattachment" : "3678425",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3678425,
        "size" : 553924,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5eb032539931941038e00d77",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719054657,
        "syssubject" : "ARM Cortex-M0 Processor Design Kit Example System Guide. This manual gives reference documentation about how to construct a processor system. This book is for hardware and software engineers, system integrators, and system designers who want to run a complete example of a working system. Available as PDF.",
        "syssize" : 553924,
        "sysdate" : 1648719087000,
        "topparent" : "3678425",
        "author" : "ARM Limited",
        "label_version" : "r2p0",
        "systopparentid" : 3678425,
        "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
        "wordcount" : 1751,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719087000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5eb032539931941038e00d77",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719087139002685,
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5eb032539931941038e00d77",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "Excerpt" : "B ... If any of the provisions contained in these terms conflict with any of the provisions ... All rights reserved. Arm Limited. Company 02557590 registered in England. ... Chapter 1",
      "FirstSentences" : "Arm Cortex-M0 DesignStart Eval Copyright © 2017 Arm Limited (or its affiliates). All rights reserved. DUI 0926B (ID101717) Revision: r2p0 User Guide DUI 0926B ID101717 Arm Cortex-M0 DesignStart Eval"
    }, {
      "title" : "Platform",
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "clickUri" : "https://developer.arm.com/documentation/dui0926/b/introduction/limitations/platform?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "excerpt" : "Platform This release of the Cortex-M0 DesignStart Eval supports Linux and Unix for the simulation ... If you use Arm Keil Microcontroller Development Kit (MDK) for software development, you ...",
      "firstSentences" : "Platform This release of the Cortex-M0 DesignStart Eval supports Linux and Unix for the simulation process and FPGA synthesis. If you use Arm Keil Microcontroller Development Kit (MDK) for ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "firstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "document_number" : "dui0926",
          "document_version" : "b",
          "content_type" : "User Guide",
          "systopparent" : "3678425",
          "sysurihash" : "zEtoeHvFmErYEvGB",
          "urihash" : "zEtoeHvFmErYEvGB",
          "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "systransactionid" : 861290,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508244647000,
          "topparentid" : 3678425,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588605522000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719083000,
          "permanentid" : "d8aaff1dcf33f52a1905cd4d2a80fb1a306a2162afdb0c8ae687836c3df9",
          "syslanguage" : [ "English" ],
          "itemid" : "5eb032529931941038e00d31",
          "transactionid" : 861290,
          "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "products" : [ "Cortex-M0" ],
          "date" : 1648719083000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0926:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719083848805828,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 3986,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719051983,
          "syssize" : 3986,
          "sysdate" : 1648719083000,
          "haslayout" : "1",
          "topparent" : "3678425",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3678425,
          "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719083000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0926/b/?lang=en",
          "modified" : 1645437304000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719083848805828,
          "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "FirstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Platform ",
        "document_number" : "dui0926",
        "document_version" : "b",
        "content_type" : "User Guide",
        "systopparent" : "3678425",
        "sysurihash" : "ESQX2bfm2WtXaaHN",
        "urihash" : "ESQX2bfm2WtXaaHN",
        "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508244647000,
        "topparentid" : 3678425,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588605522000,
        "sysconcepts" : "DesignStart Eval ; network drive ; Cortex ; Linux ; Unix ; shared folder ; operating systems ; environment ; personal computer ; simulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
        "attachmentparentid" : 3678425,
        "parentitem" : "5eb032529931941038e00d31",
        "concepts" : "DesignStart Eval ; network drive ; Cortex ; Linux ; Unix ; shared folder ; operating systems ; environment ; personal computer ; simulations",
        "documenttype" : "html",
        "isattachment" : "3678425",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719083000,
        "permanentid" : "926baf931458023864262a7d6fee99a9218d3a98655d92ac930c8c77fad7",
        "syslanguage" : [ "English" ],
        "itemid" : "5eb032539931941038e00d45",
        "transactionid" : 861290,
        "title" : "Platform ",
        "products" : [ "Cortex-M0" ],
        "date" : 1648719083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0926:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719083006750695,
        "sysisattachment" : "3678425",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3678425,
        "size" : 1038,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/introduction/limitations/platform?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719051956,
        "syssize" : 1038,
        "sysdate" : 1648719083000,
        "haslayout" : "1",
        "topparent" : "3678425",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3678425,
        "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/introduction/limitations/platform?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0926/b/introduction/limitations/platform?lang=en",
        "modified" : 1645437304000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719083006750695,
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
        "syscollection" : "default"
      },
      "Title" : "Platform",
      "Uri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/introduction/limitations/platform?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "Excerpt" : "Platform This release of the Cortex-M0 DesignStart Eval supports Linux and Unix for the simulation ... If you use Arm Keil Microcontroller Development Kit (MDK) for software development, you ...",
      "FirstSentences" : "Platform This release of the Cortex-M0 DesignStart Eval supports Linux and Unix for the simulation process and FPGA synthesis. If you use Arm Keil Microcontroller Development Kit (MDK) for ..."
    }, {
      "title" : "Example header files and device driver files",
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
      "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
      "clickUri" : "https://developer.arm.com/documentation/dui0926/b/software-examples/example-header-files-and-device-driver-files?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
      "excerpt" : "core_cmFunc.h CMSIS 3.0 compatible header file for accessing special registers. ... This file imports all the required header files. ... Example header files and device driver files Cortex-M0",
      "firstSentences" : "Example header files and device driver files The example software uses header files that are based on the Cortex Microcontroller Software Interface Standard (CMSIS). The example software includes ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "firstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "document_number" : "dui0926",
          "document_version" : "b",
          "content_type" : "User Guide",
          "systopparent" : "3678425",
          "sysurihash" : "zEtoeHvFmErYEvGB",
          "urihash" : "zEtoeHvFmErYEvGB",
          "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "systransactionid" : 861290,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508244647000,
          "topparentid" : 3678425,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588605522000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719083000,
          "permanentid" : "d8aaff1dcf33f52a1905cd4d2a80fb1a306a2162afdb0c8ae687836c3df9",
          "syslanguage" : [ "English" ],
          "itemid" : "5eb032529931941038e00d31",
          "transactionid" : 861290,
          "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "products" : [ "Cortex-M0" ],
          "date" : 1648719083000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0926:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719083848805828,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 3986,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719051983,
          "syssize" : 3986,
          "sysdate" : 1648719083000,
          "haslayout" : "1",
          "topparent" : "3678425",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3678425,
          "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719083000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0926/b/?lang=en",
          "modified" : 1645437304000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719083848805828,
          "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "FirstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Example header files and device driver files ",
        "document_number" : "dui0926",
        "document_version" : "b",
        "content_type" : "User Guide",
        "systopparent" : "3678425",
        "sysurihash" : "tqBtC02E4qqBxñre",
        "urihash" : "tqBtC02E4qqBxñre",
        "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508244647000,
        "topparentid" : 3678425,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588605522000,
        "sysconcepts" : "header files ; CMSIS ; device drivers ; cortex ; cm0 ; system functions ; registers definitions ; m0 ; preprocessing directive ; special instructions ; Interface Standard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
        "attachmentparentid" : 3678425,
        "parentitem" : "5eb032529931941038e00d31",
        "concepts" : "header files ; CMSIS ; device drivers ; cortex ; cm0 ; system functions ; registers definitions ; m0 ; preprocessing directive ; special instructions ; Interface Standard",
        "documenttype" : "html",
        "isattachment" : "3678425",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719083000,
        "permanentid" : "db8a36f6bcbad6b2159d7b9c9bba4ef13c23845ead1fc615b558f8b509e3",
        "syslanguage" : [ "English" ],
        "itemid" : "5eb032539931941038e00d71",
        "transactionid" : 861290,
        "title" : "Example header files and device driver files ",
        "products" : [ "Cortex-M0" ],
        "date" : 1648719083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0926:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719083107159098,
        "sysisattachment" : "3678425",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3678425,
        "size" : 2692,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/software-examples/example-header-files-and-device-driver-files?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719051937,
        "syssize" : 2692,
        "sysdate" : 1648719083000,
        "haslayout" : "1",
        "topparent" : "3678425",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3678425,
        "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
        "wordcount" : 121,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/software-examples/example-header-files-and-device-driver-files?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0926/b/software-examples/example-header-files-and-device-driver-files?lang=en",
        "modified" : 1645437304000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719083107159098,
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
        "syscollection" : "default"
      },
      "Title" : "Example header files and device driver files",
      "Uri" : "https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
      "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/software-examples/example-header-files-and-device-driver-files?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
      "Excerpt" : "core_cmFunc.h CMSIS 3.0 compatible header file for accessing special registers. ... This file imports all the required header files. ... Example header files and device driver files Cortex-M0",
      "FirstSentences" : "Example header files and device driver files The example software uses header files that are based on the Cortex Microcontroller Software Interface Standard (CMSIS). The example software includes ..."
    } ],
    "totalNumberOfChildResults" : 23,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Clock and reset ",
      "document_number" : "dui0926",
      "document_version" : "b",
      "content_type" : "User Guide",
      "systopparent" : "3678425",
      "sysurihash" : "wiLsg9aRXBzLtZxP",
      "urihash" : "wiLsg9aRXBzLtZxP",
      "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
      "systransactionid" : 861290,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1508244647000,
      "topparentid" : 3678425,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1588605522000,
      "sysconcepts" : "reset ; peripherals ; microcontroller ; clocking ; subsystem ; FPGA ; Verilog file ; APB ; transfer activity ; preprocessing directive ; device-specific testability ; silicon projects",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
      "attachmentparentid" : 3678425,
      "parentitem" : "5eb032529931941038e00d31",
      "concepts" : "reset ; peripherals ; microcontroller ; clocking ; subsystem ; FPGA ; Verilog file ; APB ; transfer activity ; preprocessing directive ; device-specific testability ; silicon projects",
      "documenttype" : "html",
      "isattachment" : "3678425",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719087000,
      "permanentid" : "de17925574150183304fb4a78ef002f3334ca71f6682b60b15a2fd15e1ff",
      "syslanguage" : [ "English" ],
      "itemid" : "5eb032539931941038e00d5d",
      "transactionid" : 861290,
      "title" : "Clock and reset ",
      "products" : [ "Cortex-M0" ],
      "date" : 1648719087000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0926:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719087788756926,
      "sysisattachment" : "3678425",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 3678425,
      "size" : 1699,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/functional-description/clock-and-reset?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719051983,
      "syssize" : 1699,
      "sysdate" : 1648719087000,
      "haslayout" : "1",
      "topparent" : "3678425",
      "label_version" : "r2p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3678425,
      "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
      "wordcount" : 127,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719087000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/functional-description/clock-and-reset?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0926/b/functional-description/clock-and-reset?lang=en",
      "modified" : 1645437304000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719087788756926,
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
      "syscollection" : "default"
    },
    "Title" : "Clock and reset",
    "Uri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
    "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/functional-description/clock-and-reset?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
    "Excerpt" : "Figure 2.7. ... The AHB to APB bridge in the APB subsystem permits the APB peripheral bus to run at a ... The AHB to APB bridge generates the APBACTIVE signal that controls the generation of ...",
    "FirstSentences" : "Clock and reset The example microcontroller uses a single reset and a single clock source. The clock and reset controller performs: The reset synchronization of the reset input. The generation of ..."
  }, {
    "title" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527",
    "uri" : "https://developer.arm.com/documentation/dai0527/a/en/pdf/DAI0527A_baremetal_boot_code_for_ARMv8_A_processors.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dai0527/a/en/pdf/DAI0527A_baremetal_boot_code_for_ARMv8_A_processors.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed11732ca06a95ce53f8f2c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0527/a/en/pdf/DAI0527A_baremetal_boot_code_for_ARMv8_A_processors.pdf",
    "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ARM Limited. ... LES-PRE-20349 ... Document Number: ARM DAI 0527A ... Version: 1.0",
    "firstSentences" : "Document Number: ARM DAI 0527A Version: 1.0 Application Note Bare-metal Boot Code for ARMv8-A Processors Version 1.0 Non-Confidential Non-Confidential Page 1 of 53 Bare-metal Boot Code for ARMv8-A ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527",
      "uri" : "https://developer.arm.com/documentation/dai0527/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0527/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0527/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0527/a/en",
      "excerpt" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 This document is only available in a PDF version. Click Download to view. Bare-metal Boot Code for ARMv8-A Processors Application ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 ",
        "document_number" : "dai0527",
        "document_version" : "a",
        "content_type" : "appNote",
        "systopparent" : "3684356",
        "sysurihash" : "dpawJsRnzoyZYLnK",
        "urihash" : "dpawJsRnzoyZYLnK",
        "sysuri" : "https://developer.arm.com/documentation/dai0527/a/en",
        "systransactionid" : 864248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1517187661000,
        "topparentid" : 3684356,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590761265000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649148230000,
        "permanentid" : "cfc64eb734c89877aae4cf760cc7589f8bebb4eb2670b0635a47ba7e4983",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11731ca06a95ce53f8f26",
        "transactionid" : 864248,
        "title" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 ",
        "products" : [ "Armv8-A" ],
        "date" : 1649148230000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0527:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148230503441681,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 211,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0527/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148033268,
        "syssize" : 211,
        "sysdate" : 1649148230000,
        "haslayout" : "1",
        "topparent" : "3684356",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684356,
        "content_description" : "This application note is intended to help you write boot code for ARMv8-A processors. You can reference the boot code examples in this application note, and write your own boot code for a bare-metal system that is based on ARMv8-A processors.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148230000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0527/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0527/a/?lang=en",
        "modified" : 1638956283000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148230503441681,
        "uri" : "https://developer.arm.com/documentation/dai0527/a/en",
        "syscollection" : "default"
      },
      "Title" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527",
      "Uri" : "https://developer.arm.com/documentation/dai0527/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0527/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0527/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0527/a/en",
      "Excerpt" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 This document is only available in a PDF version. Click Download to view. Bare-metal Boot Code for ARMv8-A Processors Application ..."
    },
    "childResults" : [ {
      "title" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527",
      "uri" : "https://developer.arm.com/documentation/dai0527/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0527/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0527/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0527/a/en",
      "excerpt" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 This document is only available in a PDF version. Click Download to view. Bare-metal Boot Code for ARMv8-A Processors Application ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 ",
        "document_number" : "dai0527",
        "document_version" : "a",
        "content_type" : "appNote",
        "systopparent" : "3684356",
        "sysurihash" : "dpawJsRnzoyZYLnK",
        "urihash" : "dpawJsRnzoyZYLnK",
        "sysuri" : "https://developer.arm.com/documentation/dai0527/a/en",
        "systransactionid" : 864248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1517187661000,
        "topparentid" : 3684356,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590761265000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649148230000,
        "permanentid" : "cfc64eb734c89877aae4cf760cc7589f8bebb4eb2670b0635a47ba7e4983",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11731ca06a95ce53f8f26",
        "transactionid" : 864248,
        "title" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 ",
        "products" : [ "Armv8-A" ],
        "date" : 1649148230000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0527:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148230503441681,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 211,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0527/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148033268,
        "syssize" : 211,
        "sysdate" : 1649148230000,
        "haslayout" : "1",
        "topparent" : "3684356",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684356,
        "content_description" : "This application note is intended to help you write boot code for ARMv8-A processors. You can reference the boot code examples in this application note, and write your own boot code for a bare-metal system that is based on ARMv8-A processors.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148230000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0527/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0527/a/?lang=en",
        "modified" : 1638956283000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148230503441681,
        "uri" : "https://developer.arm.com/documentation/dai0527/a/en",
        "syscollection" : "default"
      },
      "Title" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527",
      "Uri" : "https://developer.arm.com/documentation/dai0527/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0527/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0527/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0527/a/en",
      "Excerpt" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 This document is only available in a PDF version. Click Download to view. Bare-metal Boot Code for ARMv8-A Processors Application ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 ",
      "document_number" : "dai0527",
      "document_version" : "a",
      "content_type" : "appNote",
      "systopparent" : "3684356",
      "sysauthor" : "William Gao",
      "sysurihash" : "jAbeAnYPE72ñDQðp",
      "urihash" : "jAbeAnYPE72ñDQðp",
      "sysuri" : "https://developer.arm.com/documentation/dai0527/a/en/pdf/DAI0527A_baremetal_boot_code_for_ARMv8_A_processors.pdf",
      "systransactionid" : 864248,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1517187661000,
      "topparentid" : 3684356,
      "numberofpages" : 53,
      "sysconcepts" : "boot code ; initialization ; reset ; registers ; instructions ; functionality ; translation ; caches ; memory ; looped store ; simulations ; arm ; base address ; bare-metal system ; typographical conventions ; general-purpose registers",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "syscompany" : "ARM",
      "attachmentparentid" : 3684356,
      "parentitem" : "5ed11731ca06a95ce53f8f26",
      "concepts" : "boot code ; initialization ; reset ; registers ; instructions ; functionality ; translation ; caches ; memory ; looped store ; simulations ; arm ; base address ; bare-metal system ; typographical conventions ; general-purpose registers",
      "documenttype" : "pdf",
      "isattachment" : "3684356",
      "sysindexeddate" : 1649148232000,
      "permanentid" : "5b6ff1b19b362f4ad8f072b8cd0edc0ed58a566f89ff89480dee0f136b3d",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11732ca06a95ce53f8f2c",
      "transactionid" : 864248,
      "title" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 ",
      "date" : 1649148231000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dai0527:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148231995433882,
      "sysisattachment" : "3684356",
      "navigationhierarchiescontenttype" : "Application Note",
      "company" : "ARM",
      "sysattachmentparentid" : 3684356,
      "size" : 486695,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed11732ca06a95ce53f8f2c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148034438,
      "syssize" : 486695,
      "sysdate" : 1649148231000,
      "topparent" : "3684356",
      "author" : "William Gao",
      "label_version" : "1.0",
      "systopparentid" : 3684356,
      "content_description" : "This application note is intended to help you write boot code for ARMv8-A processors. You can reference the boot code examples in this application note, and write your own boot code for a bare-metal system that is based on ARMv8-A processors.",
      "wordcount" : 1199,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148232000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11732ca06a95ce53f8f2c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148231995433882,
      "uri" : "https://developer.arm.com/documentation/dai0527/a/en/pdf/DAI0527A_baremetal_boot_code_for_ARMv8_A_processors.pdf",
      "syscollection" : "default"
    },
    "Title" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527",
    "Uri" : "https://developer.arm.com/documentation/dai0527/a/en/pdf/DAI0527A_baremetal_boot_code_for_ARMv8_A_processors.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dai0527/a/en/pdf/DAI0527A_baremetal_boot_code_for_ARMv8_A_processors.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed11732ca06a95ce53f8f2c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0527/a/en/pdf/DAI0527A_baremetal_boot_code_for_ARMv8_A_processors.pdf",
    "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ARM Limited. ... LES-PRE-20349 ... Document Number: ARM DAI 0527A ... Version: 1.0",
    "FirstSentences" : "Document Number: ARM DAI 0527A Version: 1.0 Application Note Bare-metal Boot Code for ARMv8-A Processors Version 1.0 Non-Confidential Non-Confidential Page 1 of 53 Bare-metal Boot Code for ARMv8-A ..."
  }, {
    "title" : "Armv8.5-A Memory Tagging Extension White Paper",
    "uri" : "https://developer.arm.com/documentation/102925/0100/en/pdf/Arm_Memory_Tagging_Extension_Whitepaper.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102925/0100/en/pdf/Arm_Memory_Tagging_Extension_Whitepaper.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/624ea580caabfd7b3c13e23f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102925/0100/en/pdf/Arm_Memory_Tagging_Extension_Whitepaper.pdf",
    "excerpt" : "Tagging memory implements the lock. ... In MTE four bits of the top byte are used to provide the key. ... However, a memory allocator can ensure that the tags of sequential allocations are ...",
    "firstSentences" : "Armv8.5-A Memory Tagging Extension White Paper Abstract — The Internet worm of 1988 took offline one tenth of the fledgling network, and severely slowed down the remainder [1]. Over 30 years later ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Armv8.5-A Memory Tagging Extension White Paper",
      "uri" : "https://developer.arm.com/documentation/102925/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102925/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102925/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102925/0100/en",
      "excerpt" : "Armv8.5-A Memory Tagging Extension White Paper This document is only available in a PDF version. Click Download to view. Armv8.5-A Memory Tagging Extension White Paper MTE",
      "firstSentences" : "Armv8.5-A Memory Tagging Extension White Paper This document is only available in a PDF version. Click Download to view. Armv8.5-A Memory Tagging Extension White Paper MTE",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Armv8.5-A Memory Tagging Extension White Paper ",
        "document_number" : "102925",
        "document_version" : "0100",
        "content_type" : "White Paper",
        "systopparent" : "5229553",
        "sysurihash" : "Bb9bRZkbwYpQ4avð",
        "urihash" : "Bb9bRZkbwYpQ4avð",
        "sysuri" : "https://developer.arm.com/documentation/102925/0100/en",
        "systransactionid" : 865948,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1622505600000,
        "topparentid" : 5229553,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649321343000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649332939000,
        "permanentid" : "96e8a3a74d4d47399deda84e802ab3af9a7d6a81fc8d81487f31a04136a1",
        "syslanguage" : [ "English" ],
        "itemid" : "624ea57fcaabfd7b3c13e23d",
        "transactionid" : 865948,
        "title" : "Armv8.5-A Memory Tagging Extension White Paper ",
        "products" : [ "Armv8-A" ],
        "date" : 1649332939000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Memory Tagging Extension" ],
        "document_id" : "102925:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Architects", "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Application Developers", "Architects", "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649332939095303966,
        "navigationhierarchiescontenttype" : "White Paper",
        "size" : 171,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102925/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649332894461,
        "syssize" : 171,
        "sysdate" : 1649332939000,
        "haslayout" : "1",
        "topparent" : "5229553",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229553,
        "navigationhierarchiescategories" : [ "Architecture products", "Cloud to edge, Networking" ],
        "content_description" : "This paper introduces the Armv8.5-A Memory Tagging Extension (MTE). MTE aims to increase the memory safety of code written in unsafe languages without requiring source changes, and in some cases, without requiring recompilation. ",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649332939000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102925/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102925/0100/?lang=en",
        "modified" : 1649332850000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649332939095303966,
        "uri" : "https://developer.arm.com/documentation/102925/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Armv8.5-A Memory Tagging Extension White Paper",
      "Uri" : "https://developer.arm.com/documentation/102925/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102925/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102925/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102925/0100/en",
      "Excerpt" : "Armv8.5-A Memory Tagging Extension White Paper This document is only available in a PDF version. Click Download to view. Armv8.5-A Memory Tagging Extension White Paper MTE",
      "FirstSentences" : "Armv8.5-A Memory Tagging Extension White Paper This document is only available in a PDF version. Click Download to view. Armv8.5-A Memory Tagging Extension White Paper MTE"
    },
    "childResults" : [ {
      "title" : "Armv8.5-A Memory Tagging Extension White Paper",
      "uri" : "https://developer.arm.com/documentation/102925/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102925/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102925/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102925/0100/en",
      "excerpt" : "Armv8.5-A Memory Tagging Extension White Paper This document is only available in a PDF version. Click Download to view. Armv8.5-A Memory Tagging Extension White Paper MTE",
      "firstSentences" : "Armv8.5-A Memory Tagging Extension White Paper This document is only available in a PDF version. Click Download to view. Armv8.5-A Memory Tagging Extension White Paper MTE",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Armv8.5-A Memory Tagging Extension White Paper ",
        "document_number" : "102925",
        "document_version" : "0100",
        "content_type" : "White Paper",
        "systopparent" : "5229553",
        "sysurihash" : "Bb9bRZkbwYpQ4avð",
        "urihash" : "Bb9bRZkbwYpQ4avð",
        "sysuri" : "https://developer.arm.com/documentation/102925/0100/en",
        "systransactionid" : 865948,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1622505600000,
        "topparentid" : 5229553,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649321343000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649332939000,
        "permanentid" : "96e8a3a74d4d47399deda84e802ab3af9a7d6a81fc8d81487f31a04136a1",
        "syslanguage" : [ "English" ],
        "itemid" : "624ea57fcaabfd7b3c13e23d",
        "transactionid" : 865948,
        "title" : "Armv8.5-A Memory Tagging Extension White Paper ",
        "products" : [ "Armv8-A" ],
        "date" : 1649332939000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Memory Tagging Extension" ],
        "document_id" : "102925:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Architects", "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Application Developers", "Architects", "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649332939095303966,
        "navigationhierarchiescontenttype" : "White Paper",
        "size" : 171,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102925/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649332894461,
        "syssize" : 171,
        "sysdate" : 1649332939000,
        "haslayout" : "1",
        "topparent" : "5229553",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229553,
        "navigationhierarchiescategories" : [ "Architecture products", "Cloud to edge, Networking" ],
        "content_description" : "This paper introduces the Armv8.5-A Memory Tagging Extension (MTE). MTE aims to increase the memory safety of code written in unsafe languages without requiring source changes, and in some cases, without requiring recompilation. ",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649332939000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102925/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102925/0100/?lang=en",
        "modified" : 1649332850000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649332939095303966,
        "uri" : "https://developer.arm.com/documentation/102925/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Armv8.5-A Memory Tagging Extension White Paper",
      "Uri" : "https://developer.arm.com/documentation/102925/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102925/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102925/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102925/0100/en",
      "Excerpt" : "Armv8.5-A Memory Tagging Extension White Paper This document is only available in a PDF version. Click Download to view. Armv8.5-A Memory Tagging Extension White Paper MTE",
      "FirstSentences" : "Armv8.5-A Memory Tagging Extension White Paper This document is only available in a PDF version. Click Download to view. Armv8.5-A Memory Tagging Extension White Paper MTE"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Armv8.5-A Memory Tagging Extension White Paper ",
      "document_number" : "102925",
      "document_version" : "0100",
      "content_type" : "White Paper",
      "systopparent" : "5229553",
      "sysurihash" : "Xu5KrmiPRhU12eTH",
      "urihash" : "Xu5KrmiPRhU12eTH",
      "sysuri" : "https://developer.arm.com/documentation/102925/0100/en/pdf/Arm_Memory_Tagging_Extension_Whitepaper.pdf",
      "systransactionid" : 865948,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1622505600000,
      "topparentid" : 5229553,
      "numberofpages" : 9,
      "sysconcepts" : "memory safety ; violations ; code written ; vulnerabilities ; languages ; MTE ; tag ; precise checks ; address space ; instructions ; asynchronously reported ; initialization ; excessive de-allocation ; synchronous exception ; thread of execution ; configurations",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5229553,
      "parentitem" : "624ea57fcaabfd7b3c13e23d",
      "concepts" : "memory safety ; violations ; code written ; vulnerabilities ; languages ; MTE ; tag ; precise checks ; address space ; instructions ; asynchronously reported ; initialization ; excessive de-allocation ; synchronous exception ; thread of execution ; configurations",
      "documenttype" : "pdf",
      "isattachment" : "5229553",
      "sysindexeddate" : 1649332939000,
      "permanentid" : "935184eaf6f2e44c0c0aeac50eebcab77dd4edacf95cfff5e051460fd3a4",
      "syslanguage" : [ "English" ],
      "itemid" : "624ea580caabfd7b3c13e23f",
      "transactionid" : 865948,
      "title" : "Armv8.5-A Memory Tagging Extension White Paper ",
      "date" : 1649332939000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102925:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Architects", "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Application Developers", "Architects", "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649332939434645544,
      "sysisattachment" : "5229553",
      "navigationhierarchiescontenttype" : "White Paper",
      "sysattachmentparentid" : 5229553,
      "size" : 677707,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/624ea580caabfd7b3c13e23f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649332896369,
      "syssize" : 677707,
      "sysdate" : 1649332939000,
      "topparent" : "5229553",
      "label_version" : "1.0",
      "systopparentid" : 5229553,
      "content_description" : "This paper introduces the Armv8.5-A Memory Tagging Extension (MTE). MTE aims to increase the memory safety of code written in unsafe languages without requiring source changes, and in some cases, without requiring recompilation. ",
      "wordcount" : 781,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649332939000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/624ea580caabfd7b3c13e23f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649332939434645544,
      "uri" : "https://developer.arm.com/documentation/102925/0100/en/pdf/Arm_Memory_Tagging_Extension_Whitepaper.pdf",
      "syscollection" : "default"
    },
    "Title" : "Armv8.5-A Memory Tagging Extension White Paper",
    "Uri" : "https://developer.arm.com/documentation/102925/0100/en/pdf/Arm_Memory_Tagging_Extension_Whitepaper.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102925/0100/en/pdf/Arm_Memory_Tagging_Extension_Whitepaper.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/624ea580caabfd7b3c13e23f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102925/0100/en/pdf/Arm_Memory_Tagging_Extension_Whitepaper.pdf",
    "Excerpt" : "Tagging memory implements the lock. ... In MTE four bits of the top byte are used to provide the key. ... However, a memory allocator can ensure that the tags of sequential allocations are ...",
    "FirstSentences" : "Armv8.5-A Memory Tagging Extension White Paper Abstract — The Internet worm of 1988 took offline one tenth of the fledgling network, and severely slowed down the remainder [1]. Over 30 years later ..."
  }, {
    "title" : "How do I Set the ERR0PFGCDN?",
    "uri" : "https://developer.arm.com/documentation/ka002154/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002154/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002154/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002154/1-0/en",
    "excerpt" : "Article ID: KA002154 Applies To: Armv8-A Confidentiality: Customer Non-confidential Summary V8 ... In the fault injection, there is a register named ERR0PFGCDN, which controls the ... KBA",
    "firstSentences" : "Article ID: KA002154 Applies To: Armv8-A Confidentiality: Customer Non-confidential Summary V8 cores, like Neoverse N1 and Ananke core, can support fault injection for the purpose of testing fault ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "How do I Set the ERR0PFGCDN? ",
      "document_number" : "ka002154",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4949145",
      "sysurihash" : "YmSYPuDybdMsXtcf",
      "urihash" : "YmSYPuDybdMsXtcf",
      "sysuri" : "https://developer.arm.com/documentation/ka002154/1-0/en",
      "systransactionid" : 864274,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1607408205000,
      "topparentid" : 4949145,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1607408273000,
      "sysconcepts" : "ERR0PFGCTL ; fault injection ; countdown ; generation counter ; x0 ; N1 core ; c2 ; c15 ; erxpfgctl ; rule described ; Supplement Reliability ; register named ; Serviceability ; Availability",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "concepts" : "ERR0PFGCTL ; fault injection ; countdown ; generation counter ; x0 ; N1 core ; c2 ; c15 ; erxpfgctl ; rule described ; Supplement Reliability ; register named ; Serviceability ; Availability",
      "documenttype" : "html",
      "sysindexeddate" : 1649149593000,
      "permanentid" : "8cd44ea77ccaea1d8965d0094d27e8357714a691dd432a6dfcce1a952c20",
      "syslanguage" : [ "English" ],
      "itemid" : "5fcf1a9163c5415cb4defef9",
      "transactionid" : 864274,
      "title" : "How do I Set the ERR0PFGCDN? ",
      "products" : [ "Armv8-A" ],
      "date" : 1649149593000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002154:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149593848436936,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1906,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002154/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149429909,
      "syssize" : 1906,
      "sysdate" : 1649149593000,
      "haslayout" : "1",
      "topparent" : "4949145",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949145,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 146,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149593000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002154/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002154/1-0/?lang=en",
      "modified" : 1607408273000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149593848436936,
      "uri" : "https://developer.arm.com/documentation/ka002154/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I Set the ERR0PFGCDN?",
    "Uri" : "https://developer.arm.com/documentation/ka002154/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002154/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002154/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002154/1-0/en",
    "Excerpt" : "Article ID: KA002154 Applies To: Armv8-A Confidentiality: Customer Non-confidential Summary V8 ... In the fault injection, there is a register named ERR0PFGCDN, which controls the ... KBA",
    "FirstSentences" : "Article ID: KA002154 Applies To: Armv8-A Confidentiality: Customer Non-confidential Summary V8 cores, like Neoverse N1 and Ananke core, can support fault injection for the purpose of testing fault ..."
  }, {
    "title" : "ULINK: No Algorithm Found for Address",
    "uri" : "https://developer.arm.com/documentation/ka003084/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003084/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003084/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003084/1-0/en",
    "excerpt" : "Article ID: KA003084 Applies To: ULINK2 Confidentiality: Customer Non-confidential Information in this ... ULINK seems to connect to the device, but a Message Box pops up and tells me: No ...",
    "firstSentences" : "Article ID: KA003084 Applies To: ULINK2 Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil C166 Development Tools v. 6.06 and later Keil C51 ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ULINK: No Algorithm Found for Address ",
      "document_number" : "ka003084",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523063",
      "sysurihash" : "2ñS0AyHROjPgLJoo",
      "urihash" : "2ñS0AyHROjPgLJoo",
      "sysuri" : "https://developer.arm.com/documentation/ka003084/1-0/en",
      "systransactionid" : 861258,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614696970000,
      "topparentid" : 4523063,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614697038000,
      "sysconcepts" : "Development Tools ; flash ; ULINK ; ULINK2 ; algorithm ; RAM ; Start ; debugger ; Open Options ; error usually ; u00B5Vision IDE ; Customer Non-confidential",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec71bde24a5e02d07b26ef|5eec71e3e24a5e02d07b26f1", "5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218|5eec71e3e24a5e02d07b26f1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218|5eec71e3e24a5e02d07b26f1", "5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218" ],
      "concepts" : "Development Tools ; flash ; ULINK ; ULINK2 ; algorithm ; RAM ; Start ; debugger ; Open Options ; error usually ; u00B5Vision IDE ; Customer Non-confidential",
      "documenttype" : "html",
      "sysindexeddate" : 1648717542000,
      "permanentid" : "8c9ecc7efb0058716e07d9a9d799becbe947f9a4f56aeebd68b6d573aea0",
      "syslanguage" : [ "English" ],
      "itemid" : "603e524eee937942ba2ff4f7",
      "transactionid" : 861258,
      "title" : "ULINK: No Algorithm Found for Address ",
      "products" : [ "ULA-0005A-BASE", "ULA-0007A", "ULA-0007A-BASE", "ULINK2", "ULINK2-MDL" ],
      "date" : 1648717542000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003084:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717542284546942,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1474,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003084/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717540859,
      "syssize" : 1474,
      "sysdate" : 1648717542000,
      "haslayout" : "1",
      "topparent" : "4523063",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523063,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 130,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Debug Probes|ULINK family|ULINK2", "Keil Products|Keil Debug Adapters|ULINK2", "Tools and Software|Keil Products|Keil Debug Adapters|ULINK2", "Keil Products|Keil Debug Adapters", "Tools and Software|Keil Products|Keil Debug Adapters" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|ULINK family", "Tools and Software|Embedded|Debug Probes|ULINK family|ULINK2", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil Debug Adapters", "Tools and Software|Keil Products|Keil Debug Adapters|ULINK2" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717542000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003084/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003084/1-0/?lang=en",
      "modified" : 1614697038000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717542284546942,
      "uri" : "https://developer.arm.com/documentation/ka003084/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ULINK: No Algorithm Found for Address",
    "Uri" : "https://developer.arm.com/documentation/ka003084/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003084/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003084/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003084/1-0/en",
    "Excerpt" : "Article ID: KA003084 Applies To: ULINK2 Confidentiality: Customer Non-confidential Information in this ... ULINK seems to connect to the device, but a Message Box pops up and tells me: No ...",
    "FirstSentences" : "Article ID: KA003084 Applies To: ULINK2 Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil C166 Development Tools v. 6.06 and later Keil C51 ..."
  }, {
    "title" : "C51: How to Use 256 Bytes of Data Space",
    "uri" : "https://developer.arm.com/documentation/ka004139/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004139/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004139/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004139/1-0/en",
    "excerpt" : "Article ID: KA004139 Applies To: C51 Development Tools Confidentiality: Customer Non- ... How can I enable the remaining memory? ... Refer to Classic 8051 Devices in the LX51 User's Guide.",
    "firstSentences" : "Article ID: KA004139 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 QUESTION I have an 8051 device that has 256 bytes DATA ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "C51: How to Use 256 Bytes of Data Space ",
      "document_number" : "ka004139",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524309",
      "sysurihash" : "ðOxðofEDUOw8h9yq",
      "urihash" : "ðOxðofEDUOw8h9yq",
      "sysuri" : "https://developer.arm.com/documentation/ka004139/1-0/en",
      "systransactionid" : 861258,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614714425000,
      "topparentid" : 4524309,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614714486000,
      "sysconcepts" : "idata ; memory ; RAM ; Customer Non-confidential Information ; C51 Development Tools Confidentiality ; Cx51 User ; Compiler ; architecture",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "idata ; memory ; RAM ; Customer Non-confidential Information ; C51 Development Tools Confidentiality ; Cx51 User ; Compiler ; architecture",
      "documenttype" : "html",
      "sysindexeddate" : 1648717542000,
      "permanentid" : "d3a2ce8c46aaeb8a8ffe76877d0c7ee2da05ee8d570d3de3bf3e27fe0288",
      "syslanguage" : [ "English" ],
      "itemid" : "603e9676492bde1625aa9b53",
      "transactionid" : 861258,
      "title" : "C51: How to Use 256 Bytes of Data Space ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1648717542000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004139:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717542180519523,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1054,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004139/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717537967,
      "syssize" : 1054,
      "sysdate" : 1648717542000,
      "haslayout" : "1",
      "topparent" : "4524309",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524309,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 107,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717542000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004139/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004139/1-0/?lang=en",
      "modified" : 1614714486000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717542180519523,
      "uri" : "https://developer.arm.com/documentation/ka004139/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C51: How to Use 256 Bytes of Data Space",
    "Uri" : "https://developer.arm.com/documentation/ka004139/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004139/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004139/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004139/1-0/en",
    "Excerpt" : "Article ID: KA004139 Applies To: C51 Development Tools Confidentiality: Customer Non- ... How can I enable the remaining memory? ... Refer to Classic 8051 Devices in the LX51 User's Guide.",
    "FirstSentences" : "Article ID: KA004139 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 QUESTION I have an 8051 device that has 256 bytes DATA ..."
  }, {
    "title" : "C166: How Do I Use Inline Assembly",
    "uri" : "https://developer.arm.com/documentation/ka004002/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004002/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004002/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004002/1-0/en",
    "excerpt" : "Article ID: KA004002 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information ... How does it work? ... MORE INFORMATION Refer to ASM in the C166 User's Guide.",
    "firstSentences" : "Article ID: KA004002 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 All Versions QUESTION I can't figure out how to use ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "C166: How Do I Use Inline Assembly ",
      "document_number" : "ka004002",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523994",
      "sysurihash" : "HIXn4l0jQsñaqFrW",
      "urihash" : "HIXn4l0jQsñaqFrW",
      "sysuri" : "https://developer.arm.com/documentation/ka004002/1-0/en",
      "systransactionid" : 861258,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614711104000,
      "topparentid" : 4523994,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614711137000,
      "sysconcepts" : "pragma endasm ; assembler ; C166 User ; compiler ; NOP ; void ; func ; essence",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "pragma endasm ; assembler ; C166 User ; compiler ; NOP ; void ; func ; essence",
      "documenttype" : "html",
      "sysindexeddate" : 1648717538000,
      "permanentid" : "43358159e406cf1b489e0b1840f8fba95fe2c048ab88a2f4b29db1a80a5f",
      "syslanguage" : [ "English" ],
      "itemid" : "603e8961492bde1625aa987d",
      "transactionid" : 861258,
      "title" : "C166: How Do I Use Inline Assembly ",
      "products" : [ "A166", "CA166", "PK166" ],
      "date" : 1648717538000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004002:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717538137328335,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 922,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004002/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717534711,
      "syssize" : 922,
      "sysdate" : 1648717538000,
      "haslayout" : "1",
      "topparent" : "4523994",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523994,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 89,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717538000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004002/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004002/1-0/?lang=en",
      "modified" : 1614711137000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717538137328335,
      "uri" : "https://developer.arm.com/documentation/ka004002/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C166: How Do I Use Inline Assembly",
    "Uri" : "https://developer.arm.com/documentation/ka004002/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004002/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004002/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004002/1-0/en",
    "Excerpt" : "Article ID: KA004002 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information ... How does it work? ... MORE INFORMATION Refer to ASM in the C166 User's Guide.",
    "FirstSentences" : "Article ID: KA004002 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 All Versions QUESTION I can't figure out how to use ..."
  }, {
    "title" : "C51: Mixing C and Assembly",
    "uri" : "https://developer.arm.com/documentation/ka003813/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003813/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003813/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003813/1-0/en",
    "excerpt" : "Article ID: KA003813 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... ANSWER The following example program shows how to mix C and assembly in your 8051 programs ...",
    "firstSentences" : "Article ID: KA003813 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 6.02 \\u00B5Vision Version 2.06 QUESTION Do you ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "C51: Mixing C and Assembly ",
      "document_number" : "ka003813",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523473",
      "sysurihash" : "dqMaSxVdzdc7BMui",
      "urihash" : "dqMaSxVdzdc7BMui",
      "sysuri" : "https://developer.arm.com/documentation/ka003813/1-0/en",
      "systransactionid" : 861258,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614702223000,
      "topparentid" : 4523473,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614702273000,
      "sysconcepts" : "func ; routine ; void ; RSEG ; nvoid ; extern",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "func ; routine ; void ; RSEG ; nvoid ; extern",
      "documenttype" : "html",
      "sysindexeddate" : 1648717537000,
      "permanentid" : "b2be68a92675c8d692b009ce508a34a7baf3a4263e091e80f6b86358c002",
      "syslanguage" : [ "English" ],
      "itemid" : "603e66c1492bde1625aa9301",
      "transactionid" : 861258,
      "title" : "C51: Mixing C and Assembly ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1648717529000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003813:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717529687049266,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1363,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003813/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717528508,
      "syssize" : 1363,
      "sysdate" : 1648717529000,
      "haslayout" : "1",
      "topparent" : "4523473",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523473,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 108,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717537000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003813/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003813/1-0/?lang=en",
      "modified" : 1614702273000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717529687049266,
      "uri" : "https://developer.arm.com/documentation/ka003813/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C51: Mixing C and Assembly",
    "Uri" : "https://developer.arm.com/documentation/ka003813/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003813/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003813/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003813/1-0/en",
    "Excerpt" : "Article ID: KA003813 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... ANSWER The following example program shows how to mix C and assembly in your 8051 programs ...",
    "FirstSentences" : "Article ID: KA003813 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 6.02 \\u00B5Vision Version 2.06 QUESTION Do you ..."
  }, {
    "title" : "MCBSTM32F400: Examples do not Work with Keil MDK Version 5",
    "uri" : "https://developer.arm.com/documentation/ka002215/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002215/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002215/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002215/1-0/en",
    "excerpt" : "Article ID: KA002215 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information ... In most cases, the application will not start and the board does not show any ...",
    "firstSentences" : "Article ID: KA002215 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK Version 5 MCBSTM32F400 SYMPTOM The ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "MCBSTM32F400: Examples do not Work with Keil MDK Version 5 ",
      "document_number" : "ka002215",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522196",
      "sysurihash" : "mzZIKli6vdd9SYhB",
      "urihash" : "mzZIKli6vdd9SYhB",
      "sysuri" : "https://developer.arm.com/documentation/ka002215/1-0/en",
      "systransactionid" : 861258,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614681159000,
      "topparentid" : 4522196,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614681188000,
      "sysconcepts" : "prefetch queue ; ACR ; Flash ; wait state ; Data cache ; stm32f4xx ; Keil ; Init ; CubeMX settings ; file system ; Errata sheet ; revision code ; performance of the STM32F407",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec7281e24a5e02d07b272e", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec7281e24a5e02d07b272e" ],
      "concepts" : "prefetch queue ; ACR ; Flash ; wait state ; Data cache ; stm32f4xx ; Keil ; Init ; CubeMX settings ; file system ; Errata sheet ; revision code ; performance of the STM32F407",
      "documenttype" : "html",
      "sysindexeddate" : 1648717532000,
      "permanentid" : "823bf8da73cff40d248c3cb7395817657b8e351f43d372d4ad6751c8fc3e",
      "syslanguage" : [ "English" ],
      "itemid" : "603e14644a3e106e578bd532",
      "transactionid" : 861258,
      "title" : "MCBSTM32F400: Examples do not Work with Keil MDK Version 5 ",
      "products" : [ "MCB1760", "MCB1850", "MCB1857", "MCB2100", "MCB2103", "MCB2130", "MCB2140", "MCB2300", "MCB2360", "MCB2370", "MCB2387", "MCB2388", "MCB2460", "MCB2470", "MCB2915", "MCB2919", "MCB2929", "MCB4350", "MCB4357", "MCB900", "MCB950", "MCBNUC1XX", "MCBSTM32", "MCBSTM32C", "MCBSTM32E", "MCBSTM32F200", "MCBSTR7", "MCBSTR730", "MCBSTR750", "MCBSTR9", "MCBTMPM330", "MCBTMPM360", "MCBTMPM364", "MCBTMS570", "MCBX51", "MCBXC866", "MCBXC886", "MCBZ32AN" ],
      "date" : 1648717532000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002215:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717532951587691,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2223,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002215/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717531515,
      "syssize" : 2223,
      "sysdate" : 1648717532000,
      "haslayout" : "1",
      "topparent" : "4522196",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522196,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 167,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil Evaluation Boards", "Tools and Software|Keil Products|Keil Evaluation Boards" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil Evaluation Boards" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717532000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002215/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002215/1-0/?lang=en",
      "modified" : 1614681188000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717532951587691,
      "uri" : "https://developer.arm.com/documentation/ka002215/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "MCBSTM32F400: Examples do not Work with Keil MDK Version 5",
    "Uri" : "https://developer.arm.com/documentation/ka002215/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002215/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002215/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002215/1-0/en",
    "Excerpt" : "Article ID: KA002215 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information ... In most cases, the application will not start and the board does not show any ...",
    "FirstSentences" : "Article ID: KA002215 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK Version 5 MCBSTM32F400 SYMPTOM The ..."
  }, {
    "title" : "GENERAL: Not All Global Variables Are Initialized",
    "uri" : "https://developer.arm.com/documentation/ka002467/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002467/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002467/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002467/1-0/en",
    "excerpt" : "Article ID: KA002467 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools ... It seems that the initialization table end marker is incorrectly located and ...",
    "firstSentences" : "Article ID: KA002467 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 All ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "GENERAL: Not All Global Variables Are Initialized ",
      "document_number" : "ka002467",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522382",
      "sysurihash" : "fLG7EB0lAX3L6TeT",
      "urihash" : "fLG7EB0lAX3L6TeT",
      "sysuri" : "https://developer.arm.com/documentation/ka002467/1-0/en",
      "systransactionid" : 861258,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614687382000,
      "topparentid" : 4522382,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614687475000,
      "sysconcepts" : "run-time libraries ; end marker ; initialization ; INIT ; linker ; code banking ; incorrectly located ; sequence",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214" ],
      "concepts" : "run-time libraries ; end marker ; initialization ; INIT ; linker ; code banking ; incorrectly located ; sequence",
      "documenttype" : "html",
      "sysindexeddate" : 1648717526000,
      "permanentid" : "cc358c37824c4ad1133d7fb753cc1bf16916d29fbd18e063b61394de3520",
      "syslanguage" : [ "English" ],
      "itemid" : "603e2cf3ee937942ba2feef1",
      "transactionid" : 861258,
      "title" : "GENERAL: Not All Global Variables Are Initialized ",
      "products" : [ "A166", "A251", "A51", "CA166", "CA251", "CA51", "DK251", "PK166", "PK51" ],
      "date" : 1648717526000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002467:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717526397367463,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1739,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002467/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717525320,
      "syssize" : 1739,
      "sysdate" : 1648717526000,
      "haslayout" : "1",
      "topparent" : "4522382",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522382,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 122,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717526000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002467/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002467/1-0/?lang=en",
      "modified" : 1614687475000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717526397367463,
      "uri" : "https://developer.arm.com/documentation/ka002467/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "GENERAL: Not All Global Variables Are Initialized",
    "Uri" : "https://developer.arm.com/documentation/ka002467/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002467/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002467/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002467/1-0/en",
    "Excerpt" : "Article ID: KA002467 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools ... It seems that the initialization table end marker is incorrectly located and ...",
    "FirstSentences" : "Article ID: KA002467 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 All ..."
  }, {
    "title" : "AMBA Test Interface Controller Data Sheet",
    "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e147588295d1e18d34e47",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "excerpt" : "Where the term ARM is used it means “ARM or any of its subsidiaries as appropriate”. ... All rights reserved. DDI 0043E DDI 0043E ... Web Address ... http://www.arm.com ... 1.3 ... 1-6",
    "firstSentences" : "AMBA Test Interface Controller Copyright © 1995-1997 ARM Limited. All rights reserved. DDI 0043E Data Sheet ii AMBA Test Interface Controller Data Sheet Copyright © 1995-1997 ARM Limited. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Test Interface Controller Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
      "excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AMBA Test Interface Controller Data Sheet ",
        "document_number" : "ddi0043",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4876904",
        "sysurihash" : "au5WjCPPn1ñ1HqeO",
        "urihash" : "au5WjCPPn1ñ1HqeO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185273264000,
        "topparentid" : 4876904,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369653000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717525000,
        "permanentid" : "6252138c8a6abf4ca7997d46bf0ddf79bd0d26fd13b09c9b388baffa6a6e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e147588295d1e18d34e3f",
        "transactionid" : 861258,
        "title" : "AMBA Test Interface Controller Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1648717525000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0043:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717525053817602,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1943,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717523914,
        "syssize" : 1943,
        "sysdate" : 1648717525000,
        "haslayout" : "1",
        "topparent" : "4876904",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876904,
        "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717525000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0043/e/?lang=en",
        "modified" : 1638963555000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717525053817602,
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Test Interface Controller Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
      "Excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "AMBA Test Interface Controller",
      "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "excerpt" : "Chapter 1. AMBA Test Interface Controller The Test Interface Controller is a state machine that ... It controls the External Bus Interface (EBI) to sample or drive the ASB data bus BD.",
      "firstSentences" : "Chapter 1. AMBA Test Interface Controller The Test Interface Controller is a state machine that provides an AMBA bus master for system test. It controls the External Bus Interface (EBI) to sample ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Test Interface Controller Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "AMBA Test Interface Controller Data Sheet ",
          "document_number" : "ddi0043",
          "document_version" : "e",
          "content_type" : "Datasheet",
          "systopparent" : "4876904",
          "sysurihash" : "au5WjCPPn1ñ1HqeO",
          "urihash" : "au5WjCPPn1ñ1HqeO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "systransactionid" : 861258,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185273264000,
          "topparentid" : 4876904,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369653000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717525000,
          "permanentid" : "6252138c8a6abf4ca7997d46bf0ddf79bd0d26fd13b09c9b388baffa6a6e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e147588295d1e18d34e3f",
          "transactionid" : 861258,
          "title" : "AMBA Test Interface Controller Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648717525000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0043:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717525053817602,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1943,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717523914,
          "syssize" : 1943,
          "sysdate" : 1648717525000,
          "haslayout" : "1",
          "topparent" : "4876904",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876904,
          "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717525000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0043/e/?lang=en",
          "modified" : 1638963555000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717525053817602,
          "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Test Interface Controller Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "Excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AMBA Test Interface Controller ",
        "document_number" : "ddi0043",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4876904",
        "sysurihash" : "BzKubpljSvouFlGl",
        "urihash" : "BzKubpljSvouFlGl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185273264000,
        "topparentid" : 4876904,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369653000,
        "sysconcepts" : "Interface Controller ; AMBA ; state machine ; EBI",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876904,
        "parentitem" : "5e8e147588295d1e18d34e3f",
        "concepts" : "Interface Controller ; AMBA ; state machine ; EBI",
        "documenttype" : "html",
        "isattachment" : "4876904",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717525000,
        "permanentid" : "d65573854caa5dad05701fa8cf83fa630ded9455d7f79b8aefd8f2adc5dd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e147588295d1e18d34e41",
        "transactionid" : 861258,
        "title" : "AMBA Test Interface Controller ",
        "products" : [ "AMBA" ],
        "date" : 1648717525000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0043:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717525237052659,
        "sysisattachment" : "4876904",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876904,
        "size" : 357,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717523914,
        "syssize" : 357,
        "sysdate" : 1648717525000,
        "haslayout" : "1",
        "topparent" : "4876904",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876904,
        "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
        "wordcount" : 38,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717525000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0043/e/amba-test-interface-controller?lang=en",
        "modified" : 1638963555000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717525237052659,
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
        "syscollection" : "default"
      },
      "Title" : "AMBA Test Interface Controller",
      "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "Excerpt" : "Chapter 1. AMBA Test Interface Controller The Test Interface Controller is a state machine that ... It controls the External Bus Interface (EBI) to sample or drive the ASB data bus BD.",
      "FirstSentences" : "Chapter 1. AMBA Test Interface Controller The Test Interface Controller is a state machine that provides an AMBA bus master for system test. It controls the External Bus Interface (EBI) to sample ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "excerpt" : "Functional Description The Test Interface Controller has two fundamental modes of ... system test. The default bus master is selected during reset, when an AMBA system is in low power mode ...",
      "firstSentences" : "Functional Description The Test Interface Controller has two fundamental modes of operation: default bus master. system test. The default bus master is selected during reset, when an AMBA system ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Test Interface Controller Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "AMBA Test Interface Controller Data Sheet ",
          "document_number" : "ddi0043",
          "document_version" : "e",
          "content_type" : "Datasheet",
          "systopparent" : "4876904",
          "sysurihash" : "au5WjCPPn1ñ1HqeO",
          "urihash" : "au5WjCPPn1ñ1HqeO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "systransactionid" : 861258,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185273264000,
          "topparentid" : 4876904,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369653000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717525000,
          "permanentid" : "6252138c8a6abf4ca7997d46bf0ddf79bd0d26fd13b09c9b388baffa6a6e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e147588295d1e18d34e3f",
          "transactionid" : 861258,
          "title" : "AMBA Test Interface Controller Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648717525000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0043:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717525053817602,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1943,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717523914,
          "syssize" : 1943,
          "sysdate" : 1648717525000,
          "haslayout" : "1",
          "topparent" : "4876904",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876904,
          "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717525000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0043/e/?lang=en",
          "modified" : 1638963555000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717525053817602,
          "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Test Interface Controller Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "Excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0043",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4876904",
        "sysurihash" : "HxuW2zIzmgE9EyAB",
        "urihash" : "HxuW2zIzmgE9EyAB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185273264000,
        "topparentid" : 4876904,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369653000,
        "sysconcepts" : "bus master ; TIC ; AMBA ; TREQB ; TREQA ; TACK signal ; ADDRESS vector ; Inputs Outputs ; external tester ; data transfers",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876904,
        "parentitem" : "5e8e147588295d1e18d34e3f",
        "concepts" : "bus master ; TIC ; AMBA ; TREQB ; TREQA ; TACK signal ; ADDRESS vector ; Inputs Outputs ; external tester ; data transfers",
        "documenttype" : "html",
        "isattachment" : "4876904",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717525000,
        "permanentid" : "641859bc6eece94d1c7df0df9ebe11f25fc09c3d722721e45ef38ab5151e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e147588295d1e18d34e44",
        "transactionid" : 861258,
        "title" : "Functional Description ",
        "products" : [ "AMBA" ],
        "date" : 1648717525000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0043:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717525209162586,
        "sysisattachment" : "4876904",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876904,
        "size" : 1093,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717523914,
        "syssize" : 1093,
        "sysdate" : 1648717525000,
        "haslayout" : "1",
        "topparent" : "4876904",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876904,
        "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
        "wordcount" : 96,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717525000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0043/e/amba-test-interface-controller/functional-description?lang=en",
        "modified" : 1638963555000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717525209162586,
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "Excerpt" : "Functional Description The Test Interface Controller has two fundamental modes of ... system test. The default bus master is selected during reset, when an AMBA system is in low power mode ...",
      "FirstSentences" : "Functional Description The Test Interface Controller has two fundamental modes of operation: default bus master. system test. The default bus master is selected during reset, when an AMBA system ..."
    }, {
      "title" : "Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "excerpt" : "Overview The AMBA Test Interface Controller (TIC) is an ASB bus master that accepts test ... The TIC latches address vectors from the test bus and drives the ASB address bus. ... Figure 1.1.",
      "firstSentences" : "Overview The AMBA Test Interface Controller (TIC) is an ASB bus master that accepts test vectors from the external test bus (the 32-bit external data bus, if available) and initiates bus transfers.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Test Interface Controller Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "AMBA Test Interface Controller Data Sheet ",
          "document_number" : "ddi0043",
          "document_version" : "e",
          "content_type" : "Datasheet",
          "systopparent" : "4876904",
          "sysurihash" : "au5WjCPPn1ñ1HqeO",
          "urihash" : "au5WjCPPn1ñ1HqeO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "systransactionid" : 861258,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185273264000,
          "topparentid" : 4876904,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369653000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717525000,
          "permanentid" : "6252138c8a6abf4ca7997d46bf0ddf79bd0d26fd13b09c9b388baffa6a6e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e147588295d1e18d34e3f",
          "transactionid" : 861258,
          "title" : "AMBA Test Interface Controller Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648717525000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0043:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717525053817602,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1943,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717523914,
          "syssize" : 1943,
          "sysdate" : 1648717525000,
          "haslayout" : "1",
          "topparent" : "4876904",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876904,
          "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717525000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0043/e/?lang=en",
          "modified" : 1638963555000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717525053817602,
          "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Test Interface Controller Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "Excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Overview ",
        "document_number" : "ddi0043",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4876904",
        "sysurihash" : "YKAkNlAD9cMYydQP",
        "urihash" : "YKAkNlAD9cMYydQP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185273264000,
        "topparentid" : 4876904,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369653000,
        "sysconcepts" : "data bus ; interface controller ; TIC ; accesses ; ASB ; AMBA ; block diagram ; highest priority",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876904,
        "parentitem" : "5e8e147588295d1e18d34e3f",
        "concepts" : "data bus ; interface controller ; TIC ; accesses ; ASB ; AMBA ; block diagram ; highest priority",
        "documenttype" : "html",
        "isattachment" : "4876904",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717525000,
        "permanentid" : "ad8e18106866fb667f418521dbcda4b0906382706ac05ad91d173f2cd9cd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e147588295d1e18d34e42",
        "transactionid" : 861258,
        "title" : "Overview ",
        "products" : [ "AMBA" ],
        "date" : 1648717525000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0043:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717525126177842,
        "sysisattachment" : "4876904",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876904,
        "size" : 983,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717523914,
        "syssize" : 983,
        "sysdate" : 1648717525000,
        "haslayout" : "1",
        "topparent" : "4876904",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876904,
        "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717525000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0043/e/amba-test-interface-controller/overview?lang=en",
        "modified" : 1638963555000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717525126177842,
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
        "syscollection" : "default"
      },
      "Title" : "Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "Excerpt" : "Overview The AMBA Test Interface Controller (TIC) is an ASB bus master that accepts test ... The TIC latches address vectors from the test bus and drives the ASB address bus. ... Figure 1.1.",
      "FirstSentences" : "Overview The AMBA Test Interface Controller (TIC) is an ASB bus master that accepts test vectors from the external test bus (the 32-bit external data bus, if available) and initiates bus transfers."
    } ],
    "totalNumberOfChildResults" : 8,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "AMBA Test Interface Controller Data Sheet ",
      "document_number" : "ddi0043",
      "document_version" : "e",
      "content_type" : "Datasheet",
      "systopparent" : "4876904",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "ru6wMfKyx8ghzznS",
      "urihash" : "ru6wMfKyx8ghzznS",
      "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
      "systransactionid" : 861258,
      "copyright" : "Copyright © 1995-1997 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1185273264000,
      "topparentid" : 4876904,
      "numberofpages" : 16,
      "sysconcepts" : "address vectors ; ARM Limited ; test mode ; data bus ; AMBA systems ; transfers ; signals ; TIC ; HIGH phase ; active LOW ; rising edge ; drives BTRAN ; state machine ; subsequent cycles ; TBUS ; TREQB",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4876904,
      "parentitem" : "5e8e147588295d1e18d34e3f",
      "concepts" : "address vectors ; ARM Limited ; test mode ; data bus ; AMBA systems ; transfers ; signals ; TIC ; HIGH phase ; active LOW ; rising edge ; drives BTRAN ; state machine ; subsequent cycles ; TBUS ; TREQB",
      "documenttype" : "pdf",
      "isattachment" : "4876904",
      "sysindexeddate" : 1648717525000,
      "permanentid" : "b290ab97740568a59a07034f2c5dc476dba1a09875c0e4a9d28e9bf23aaa",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e147588295d1e18d34e47",
      "transactionid" : 861258,
      "title" : "AMBA Test Interface Controller Data Sheet ",
      "date" : 1648717525000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0043:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717525240788627,
      "sysisattachment" : "4876904",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4876904,
      "size" : 122844,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e147588295d1e18d34e47",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717524689,
      "syssize" : 122844,
      "sysdate" : 1648717525000,
      "topparent" : "4876904",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 4876904,
      "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
      "wordcount" : 536,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717525000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e147588295d1e18d34e47",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717525240788627,
      "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
      "syscollection" : "default"
    },
    "Title" : "AMBA Test Interface Controller Data Sheet",
    "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e147588295d1e18d34e47",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "Excerpt" : "Where the term ARM is used it means “ARM or any of its subsidiaries as appropriate”. ... All rights reserved. DDI 0043E DDI 0043E ... Web Address ... http://www.arm.com ... 1.3 ... 1-6",
    "FirstSentences" : "AMBA Test Interface Controller Copyright © 1995-1997 ARM Limited. All rights reserved. DDI 0043E Data Sheet ii AMBA Test Interface Controller Data Sheet Copyright © 1995-1997 ARM Limited. All ..."
  }, {
    "title" : "Is an L2 cache optional for Cortex-A CPUs ?",
    "uri" : "https://developer.arm.com/documentation/ka001814/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001814/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001814/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001814/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Is an L2 cache optional for Cortex-A CPUs ? ",
      "document_number" : "ka001814",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4949167",
      "sysurihash" : "v6cpyMTñGXs3R4GF",
      "urihash" : "v6cpyMTñGXs3R4GF",
      "sysuri" : "https://developer.arm.com/documentation/ka001814/1-0/en",
      "systransactionid" : 861258,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1598984762000,
      "topparentid" : 4949167,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1598984829000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648717524000,
      "permanentid" : "5944bb4a26342784f1c416a058f451cf3a407ec1793c78c83e4bcdee1bcf",
      "syslanguage" : [ "English" ],
      "itemid" : "5f4e927dca7b6a339937819c",
      "transactionid" : 861258,
      "title" : "Is an L2 cache optional for Cortex-A CPUs ? ",
      "products" : [ "MP063", "MP060", "MP030", "MP070", "MP020", "MP124" ],
      "date" : 1648717524000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001814:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717524057405093,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001814/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717521845,
      "syssize" : 63,
      "sysdate" : 1648717524000,
      "haslayout" : "1",
      "topparent" : "4949167",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949167,
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7", "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A7", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717524000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001814/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001814/1-0/?lang=en",
      "modified" : 1598984829000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717524057405093,
      "uri" : "https://developer.arm.com/documentation/ka001814/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Is an L2 cache optional for Cortex-A CPUs ?",
    "Uri" : "https://developer.arm.com/documentation/ka001814/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001814/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001814/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001814/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "ARMLINK: Error L6424E Using Keil RTX4 and Multiple Code Regions",
    "uri" : "https://developer.arm.com/documentation/ka002745/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002745/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002745/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002745/1-0/en",
    "excerpt" : "But unfortunately, it does not treat section collections as atomic. ... That then leads to the observed error. ... ARMLINK: Error L6424E Using Keil RTX4 and Multiple Code Regions KBA",
    "firstSentences" : "Article ID: KA002745 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 2.50a and later Keil \\u00B5Vision IDE v. 3. ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARMLINK: Error L6424E Using Keil RTX4 and Multiple Code Regions ",
      "document_number" : "ka002745",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522738",
      "sysurihash" : "tKBrosm2g2alD5dn",
      "urihash" : "tKBrosm2g2alD5dn",
      "sysuri" : "https://developer.arm.com/documentation/ka002745/1-0/en",
      "systransactionid" : 861258,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614692620000,
      "topparentid" : 4522738,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614692707000,
      "sysconcepts" : "library startup ; scatter file ; Target ; linker ; feature ; IROM1 ; memory ; observed error ; program image ; required subset ; u00B5Vision",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "library startup ; scatter file ; Target ; linker ; feature ; IROM1 ; memory ; observed error ; program image ; required subset ; u00B5Vision",
      "documenttype" : "html",
      "sysindexeddate" : 1648717519000,
      "permanentid" : "a207f7b8eabcbac896edc0c58668660a89fc5c29329536a28d6cf1d72090",
      "syslanguage" : [ "English" ],
      "itemid" : "603e4163492bde1625aa890a",
      "transactionid" : 861258,
      "title" : "ARMLINK: Error L6424E Using Keil RTX4 and Multiple Code Regions ",
      "products" : [ "KM000", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1648717519000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002745:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717519856089616,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2914,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002745/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717515236,
      "syssize" : 2914,
      "sysdate" : 1648717519000,
      "haslayout" : "1",
      "topparent" : "4522738",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522738,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 212,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717519000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002745/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002745/1-0/?lang=en",
      "modified" : 1614692707000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717519856089616,
      "uri" : "https://developer.arm.com/documentation/ka002745/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ARMLINK: Error L6424E Using Keil RTX4 and Multiple Code Regions",
    "Uri" : "https://developer.arm.com/documentation/ka002745/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002745/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002745/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002745/1-0/en",
    "Excerpt" : "But unfortunately, it does not treat section collections as atomic. ... That then leads to the observed error. ... ARMLINK: Error L6424E Using Keil RTX4 and Multiple Code Regions KBA",
    "FirstSentences" : "Article ID: KA002745 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 2.50a and later Keil \\u00B5Vision IDE v. 3. ..."
  }, {
    "title" : "MDK MIDDLEWARE: TCP-ERR:Socket #, Out of range segment received",
    "uri" : "https://developer.arm.com/documentation/ka004067/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004067/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004067/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004067/1-0/en",
    "excerpt" : "Also, check if the system core clock is configured correctly, and if the clock speed can be raised. ... Refer to RFC 5681, TCP Congestion Control SEE ALSO MDK MIDDLEWARE: How to modify TCP Tx ...",
    "firstSentences" : "Article ID: KA004067 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: MDK v5.x MDK Middleware Network Component v7.x SYMPTOM ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "MDK MIDDLEWARE: TCP-ERR:Socket #, Out of range segment received ",
      "document_number" : "ka004067",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523917",
      "sysurihash" : "0QNv9uakyvxsyMuc",
      "urihash" : "0QNv9uakyvxsyMuc",
      "sysuri" : "https://developer.arm.com/documentation/ka004067/1-0/en",
      "systransactionid" : 861257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614710251000,
      "topparentid" : 4523917,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614710328000,
      "sysconcepts" : "error messages ; Network Component ; packets ; microcontroller ; segment ; sender ; clock ; Config ; resolutions ; answer questions ; CMSIS drivers ; party tools ; Congestion Control ; troubleshooting ; re-transmissions",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "error messages ; Network Component ; packets ; microcontroller ; segment ; sender ; clock ; Config ; resolutions ; answer questions ; CMSIS drivers ; party tools ; Congestion Control ; troubleshooting ; re-transmissions",
      "documenttype" : "html",
      "sysindexeddate" : 1648717505000,
      "permanentid" : "89defffbc24aab331f734dc04650fade453baa25af3e48f81b5777ab7523",
      "syslanguage" : [ "English" ],
      "itemid" : "603e8638ee937942ba2ffcda",
      "transactionid" : 861257,
      "title" : "MDK MIDDLEWARE: TCP-ERR:Socket #, Out of range segment received ",
      "products" : [ "KM000", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1648717505000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004067:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717505966973896,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3227,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004067/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717505044,
      "syssize" : 3227,
      "sysdate" : 1648717505000,
      "haslayout" : "1",
      "topparent" : "4523917",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523917,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 258,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717505000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004067/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004067/1-0/?lang=en",
      "modified" : 1614710328000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717505966973896,
      "uri" : "https://developer.arm.com/documentation/ka004067/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "MDK MIDDLEWARE: TCP-ERR:Socket #, Out of range segment received",
    "Uri" : "https://developer.arm.com/documentation/ka004067/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004067/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004067/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004067/1-0/en",
    "Excerpt" : "Also, check if the system core clock is configured correctly, and if the clock speed can be raised. ... Refer to RFC 5681, TCP Congestion Control SEE ALSO MDK MIDDLEWARE: How to modify TCP Tx ...",
    "FirstSentences" : "Article ID: KA004067 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: MDK v5.x MDK Middleware Network Component v7.x SYMPTOM ..."
  }, {
    "title" : "Can I configure the width of ACE-Lite interface data bus to 256-bit ?",
    "uri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004757/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004757/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Can I configure the width of ACE-Lite interface data bus to 256-bit ? ",
      "document_number" : "ka004757",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4798768",
      "sysurihash" : "3llASernTTHTzðIg",
      "urihash" : "3llASernTTHTzðIg",
      "sysuri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
      "systransactionid" : 861257,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1634812333000,
      "topparentid" : 4798768,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1634812394000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648717505000,
      "permanentid" : "7ded32b43634cfb7777dd03c8334846ce0399eb9d4d12e24377adeabbb5b",
      "syslanguage" : [ "English" ],
      "itemid" : "617141eaac265639eac59664",
      "transactionid" : 861257,
      "title" : "Can I configure the width of ACE-Lite interface data bus to 256-bit ? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1648717505000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004757:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717505581911812,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004757/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717504175,
      "syssize" : 63,
      "sysdate" : 1648717505000,
      "haslayout" : "1",
      "topparent" : "4798768",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4798768,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717505000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004757/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004757/1-0/?lang=en",
      "modified" : 1634812394000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717505581911812,
      "uri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can I configure the width of ACE-Lite interface data bus to 256-bit ?",
    "Uri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004757/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004757/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "BL51: Error 121 (Improper Fixup)",
    "uri" : "https://developer.arm.com/documentation/ka004309/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004309/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004309/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004309/1-0/en",
    "excerpt" : "Article ID: KA004309 Applies To: C51 Development Tools Confidentiality: Customer Non- ... PR?MAIN?J1\\n OFFSET: 0022\\n I have reduced my program to the following: data int ... ADD A,R7\\n0026 F8",
    "firstSentences" : "Article ID: KA004309 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential QUESTION I have a FIXUP error when I link my program. *** ERROR 121: IMPROPER FIXUP\\n MODULE: C:\\\\ ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "BL51: Error 121 (Improper Fixup) ",
      "document_number" : "ka004309",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524113",
      "sysurihash" : "e7BHLV3FYMffiTBS",
      "urihash" : "e7BHLV3FYMffiTBS",
      "sysuri" : "https://developer.arm.com/documentation/ka004309/1-0/en",
      "systransactionid" : 861257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614712321000,
      "topparentid" : 4524113,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614712405000,
      "sysconcepts" : "MOV ; offset ; array ; compiler ; count ; R7 ; type casting ; instruction generated ; total space ; n0026 F8 ; n0021 AF00",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "MOV ; offset ; array ; compiler ; count ; R7 ; type casting ; instruction generated ; total space ; n0026 F8 ; n0021 AF00",
      "documenttype" : "html",
      "sysindexeddate" : 1648717497000,
      "permanentid" : "903eca07113d632c5432181aca2aebec58bc831e7f15e7053bba4c34919b",
      "syslanguage" : [ "English" ],
      "itemid" : "603e8e55ee937942ba2fffa2",
      "transactionid" : 861257,
      "title" : "BL51: Error 121 (Improper Fixup) ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1648717497000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004309:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717497821815878,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1767,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004309/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717496735,
      "syssize" : 1767,
      "sysdate" : 1648717497000,
      "haslayout" : "1",
      "topparent" : "4524113",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524113,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 157,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717497000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004309/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004309/1-0/?lang=en",
      "modified" : 1614712405000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717497821815878,
      "uri" : "https://developer.arm.com/documentation/ka004309/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "BL51: Error 121 (Improper Fixup)",
    "Uri" : "https://developer.arm.com/documentation/ka004309/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004309/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004309/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004309/1-0/en",
    "Excerpt" : "Article ID: KA004309 Applies To: C51 Development Tools Confidentiality: Customer Non- ... PR?MAIN?J1\\n OFFSET: 0022\\n I have reduced my program to the following: data int ... ADD A,R7\\n0026 F8",
    "FirstSentences" : "Article ID: KA004309 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential QUESTION I have a FIXUP error when I link my program. *** ERROR 121: IMPROPER FIXUP\\n MODULE: C:\\\\ ..."
  }, {
    "title" : "Interface attributes",
    "uri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "clickUri" : "https://developer.arm.com/documentation/dto0011/a/functional-description/interface-attributes?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "excerpt" : "Interface attributes The master and slave interface attributes for the AXI downwards-synchronizing ... Attribute Description Value Write ID capability The maximum number of different AWID ...",
    "firstSentences" : "Interface attributes The master and slave interface attributes for the AXI downwards-synchronizing bridge are described in: Table 2 Table 3. Attribute Description Value Write ID capability The ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
      "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
      "excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
      "firstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
        "document_number" : "dto0011",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993893",
        "sysurihash" : "YYwQPRW4fE3zF7GN",
        "urihash" : "YYwQPRW4fE3zF7GN",
        "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671885000,
        "topparentid" : 4993893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586848476000,
        "sysconcepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "concepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717496000,
        "permanentid" : "53811ff0aa7490b1ed7a7c532e4fe345d23623dac989dc667d9a2dffab0d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9562dc8259fe2368e2bd21",
        "transactionid" : 861257,
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
        "products" : [ "AMBA 3" ],
        "date" : 1648717496000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0011:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717496152667686,
        "navigationhierarchiescontenttype" : "Technical Overview",
        "size" : 360,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717483597,
        "syssize" : 360,
        "sysdate" : 1648717496000,
        "haslayout" : "1",
        "topparent" : "4993893",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993893,
        "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717496000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0011/a/?lang=en",
        "modified" : 1640097116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717496152667686,
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/dto0011/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
      "Excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
      "FirstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ..."
    },
    "childResults" : [ {
      "title" : "AC characteristics",
      "uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/dto0011/a/physical-data/ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "excerpt" : "AC characteristics The downwards-synchronizing bridge adheres to the following timing guidelines. The figures refer to the percentage of clock cycle allowed for each function: inputs to ...",
      "firstSentences" : "AC characteristics The downwards-synchronizing bridge adheres to the following timing guidelines. The figures refer to the percentage of clock cycle allowed for each function: inputs to registers ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "firstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "document_number" : "dto0011",
          "document_version" : "a",
          "content_type" : "Technical Overview",
          "systopparent" : "4993893",
          "sysurihash" : "YYwQPRW4fE3zF7GN",
          "urihash" : "YYwQPRW4fE3zF7GN",
          "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "systransactionid" : 861257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671885000,
          "topparentid" : 4993893,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586848476000,
          "sysconcepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717496000,
          "permanentid" : "53811ff0aa7490b1ed7a7c532e4fe345d23623dac989dc667d9a2dffab0d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9562dc8259fe2368e2bd21",
          "transactionid" : 861257,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648717496000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0011:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717496152667686,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 360,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717483597,
          "syssize" : 360,
          "sysdate" : 1648717496000,
          "haslayout" : "1",
          "topparent" : "4993893",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993893,
          "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
          "wordcount" : 30,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717496000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0011/a/?lang=en",
          "modified" : 1640097116000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717496152667686,
          "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "Excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "FirstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AC characteristics ",
        "document_number" : "dto0011",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993893",
        "sysurihash" : "82ILyAJLXw3obu70",
        "urihash" : "82ILyAJLXw3obu70",
        "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671885000,
        "topparentid" : 4993893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586848476000,
        "sysconcepts" : "fast clock ; rising edge ; timing ; target speed ; Artisan SAGE ; combinatorial paths ; downwards-synchronizing bridge ; constraints",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993893,
        "parentitem" : "5e9562dc8259fe2368e2bd21",
        "concepts" : "fast clock ; rising edge ; timing ; target speed ; Artisan SAGE ; combinatorial paths ; downwards-synchronizing bridge ; constraints",
        "documenttype" : "html",
        "isattachment" : "4993893",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717496000,
        "permanentid" : "eff11f7b50f408f32bd55657ec9143b729e08db02d8bff267539a1e83a75",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9562dc8259fe2368e2bd2d",
        "transactionid" : 861257,
        "title" : "AC characteristics ",
        "products" : [ "AMBA 3" ],
        "date" : 1648717496000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0011:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717496638309818,
        "sysisattachment" : "4993893",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993893,
        "size" : 755,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/physical-data/ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717483597,
        "syssize" : 755,
        "sysdate" : 1648717496000,
        "haslayout" : "1",
        "topparent" : "4993893",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993893,
        "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
        "wordcount" : 81,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717496000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/physical-data/ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0011/a/physical-data/ac-characteristics?lang=en",
        "modified" : 1640097116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717496638309818,
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "AC characteristics",
      "Uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/physical-data/ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "Excerpt" : "AC characteristics The downwards-synchronizing bridge adheres to the following timing guidelines. The figures refer to the percentage of clock cycle allowed for each function: inputs to ...",
      "FirstSentences" : "AC characteristics The downwards-synchronizing bridge adheres to the following timing guidelines. The figures refer to the percentage of clock cycle allowed for each function: inputs to registers ..."
    }, {
      "title" : "Confidentiality status",
      "uri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "clickUri" : "https://developer.arm.com/documentation/dto0011/a/preliminary-material/confidentiality-status?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "excerpt" : "Confidentiality status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to licence restrictions in ... Confidentiality status AMBA 3",
      "firstSentences" : "Confidentiality status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to licence restrictions in accordance with the terms of the agreement ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "firstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "document_number" : "dto0011",
          "document_version" : "a",
          "content_type" : "Technical Overview",
          "systopparent" : "4993893",
          "sysurihash" : "YYwQPRW4fE3zF7GN",
          "urihash" : "YYwQPRW4fE3zF7GN",
          "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "systransactionid" : 861257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671885000,
          "topparentid" : 4993893,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586848476000,
          "sysconcepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717496000,
          "permanentid" : "53811ff0aa7490b1ed7a7c532e4fe345d23623dac989dc667d9a2dffab0d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9562dc8259fe2368e2bd21",
          "transactionid" : 861257,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648717496000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0011:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717496152667686,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 360,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717483597,
          "syssize" : 360,
          "sysdate" : 1648717496000,
          "haslayout" : "1",
          "topparent" : "4993893",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993893,
          "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
          "wordcount" : 30,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717496000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0011/a/?lang=en",
          "modified" : 1640097116000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717496152667686,
          "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "Excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "FirstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Confidentiality status ",
        "document_number" : "dto0011",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993893",
        "sysurihash" : "JxwQVv2NS5sc4M1O",
        "urihash" : "JxwQVv2NS5sc4M1O",
        "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1184671885000,
        "topparentid" : 4993893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586848476000,
        "sysconcepts" : "ARM ; terms of the agreement ; accordance",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993893,
        "parentitem" : "5e9562dc8259fe2368e2bd21",
        "concepts" : "ARM ; terms of the agreement ; accordance",
        "documenttype" : "html",
        "isattachment" : "4993893",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717496000,
        "permanentid" : "90e413c103082a5dc6bd2d5889cd83153e7ebd2fde813bad9c249113f41b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9562dc8259fe2368e2bd26",
        "transactionid" : 861257,
        "title" : "Confidentiality status ",
        "products" : [ "AMBA 3" ],
        "date" : 1648717496000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0011:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717496641005981,
        "sysisattachment" : "4993893",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993893,
        "size" : 288,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/preliminary-material/confidentiality-status?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717483597,
        "syssize" : 288,
        "sysdate" : 1648717496000,
        "haslayout" : "1",
        "topparent" : "4993893",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993893,
        "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717496000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/preliminary-material/confidentiality-status?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0011/a/preliminary-material/confidentiality-status?lang=en",
        "modified" : 1640097116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717496641005981,
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
        "syscollection" : "default"
      },
      "Title" : "Confidentiality status",
      "Uri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/preliminary-material/confidentiality-status?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "Excerpt" : "Confidentiality status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to licence restrictions in ... Confidentiality status AMBA 3",
      "FirstSentences" : "Confidentiality status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to licence restrictions in accordance with the terms of the agreement ..."
    }, {
      "title" : "Physical data",
      "uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "clickUri" : "https://developer.arm.com/documentation/dto0011/a/physical-data?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "excerpt" : "Physical data This section describes: AC characteristics Gate count. Physical data AMBA 3",
      "firstSentences" : "Physical data This section describes: AC characteristics Gate count. Physical data AMBA 3",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "firstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "document_number" : "dto0011",
          "document_version" : "a",
          "content_type" : "Technical Overview",
          "systopparent" : "4993893",
          "sysurihash" : "YYwQPRW4fE3zF7GN",
          "urihash" : "YYwQPRW4fE3zF7GN",
          "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "systransactionid" : 861257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671885000,
          "topparentid" : 4993893,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586848476000,
          "sysconcepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717496000,
          "permanentid" : "53811ff0aa7490b1ed7a7c532e4fe345d23623dac989dc667d9a2dffab0d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9562dc8259fe2368e2bd21",
          "transactionid" : 861257,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648717496000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0011:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717496152667686,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 360,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717483597,
          "syssize" : 360,
          "sysdate" : 1648717496000,
          "haslayout" : "1",
          "topparent" : "4993893",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993893,
          "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
          "wordcount" : 30,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717496000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0011/a/?lang=en",
          "modified" : 1640097116000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717496152667686,
          "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "Excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "FirstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Physical data ",
        "document_number" : "dto0011",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993893",
        "sysurihash" : "y9YQuHiXðbuCDN2P",
        "urihash" : "y9YQuHiXðbuCDN2P",
        "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1184671885000,
        "topparentid" : 4993893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586848476000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993893,
        "parentitem" : "5e9562dc8259fe2368e2bd21",
        "documenttype" : "html",
        "isattachment" : "4993893",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717496000,
        "permanentid" : "ddbb79e6f6045110e4f9a14986f76cd32503f057b6b5a4f739fa01a6aa45",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9562dc8259fe2368e2bd2c",
        "transactionid" : 861257,
        "title" : "Physical data ",
        "products" : [ "AMBA 3" ],
        "date" : 1648717496000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0011:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717496637210316,
        "sysisattachment" : "4993893",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993893,
        "size" : 89,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/physical-data?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717483597,
        "syssize" : 89,
        "sysdate" : 1648717496000,
        "haslayout" : "1",
        "topparent" : "4993893",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993893,
        "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717496000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/physical-data?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0011/a/physical-data?lang=en",
        "modified" : 1640097116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717496637210316,
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
        "syscollection" : "default"
      },
      "Title" : "Physical data",
      "Uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/physical-data?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "Excerpt" : "Physical data This section describes: AC characteristics Gate count. Physical data AMBA 3",
      "FirstSentences" : "Physical data This section describes: AC characteristics Gate count. Physical data AMBA 3"
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Interface attributes ",
      "document_number" : "dto0011",
      "document_version" : "a",
      "content_type" : "Technical Overview",
      "systopparent" : "4993893",
      "sysurihash" : "FdAiSID2roaPJlW4",
      "urihash" : "FdAiSID2roaPJlW4",
      "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
      "systransactionid" : 861257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1184671885000,
      "topparentid" : 4993893,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586848476000,
      "sysconcepts" : "Master-dependent Read ; transactions ; slave ; master ; interface ; ARID ; AWID ; bridge ; WID buses",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
      "attachmentparentid" : 4993893,
      "parentitem" : "5e9562dc8259fe2368e2bd21",
      "concepts" : "Master-dependent Read ; transactions ; slave ; master ; interface ; ARID ; AWID ; bridge ; WID buses",
      "documenttype" : "html",
      "isattachment" : "4993893",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648717496000,
      "permanentid" : "9029fd5a9f23b1867db17f21e0fee4fe201b8be4afb70c9d28c0214fc07a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9562dc8259fe2368e2bd2b",
      "transactionid" : 861257,
      "title" : "Interface attributes ",
      "products" : [ "AMBA 3" ],
      "date" : 1648717496000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dto0011:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717496725300565,
      "sysisattachment" : "4993893",
      "navigationhierarchiescontenttype" : "Technical Overview",
      "sysattachmentparentid" : 4993893,
      "size" : 1683,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/functional-description/interface-attributes?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717483597,
      "syssize" : 1683,
      "sysdate" : 1648717496000,
      "haslayout" : "1",
      "topparent" : "4993893",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4993893,
      "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
      "wordcount" : 75,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717496000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/functional-description/interface-attributes?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dto0011/a/functional-description/interface-attributes?lang=en",
      "modified" : 1640097116000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717496725300565,
      "uri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
      "syscollection" : "default"
    },
    "Title" : "Interface attributes",
    "Uri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/functional-description/interface-attributes?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "Excerpt" : "Interface attributes The master and slave interface attributes for the AXI downwards-synchronizing ... Attribute Description Value Write ID capability The maximum number of different AWID ...",
    "FirstSentences" : "Interface attributes The master and slave interface attributes for the AXI downwards-synchronizing bridge are described in: Table 2 Table 3. Attribute Description Value Write ID capability The ..."
  }, {
    "title" : "ULINK: Displaying Trace Data with ULINKpro Using STM32F4xx Devices",
    "uri" : "https://developer.arm.com/documentation/ka002830/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002830/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002830/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002830/1-0/en",
    "excerpt" : "Article ID: KA002830 Applies To: ULINKpro Confidentiality: Customer Non-confidential Information in ... My project uses the STM32F4xx_TP.INI initialization file from the Blinky pack example ...",
    "firstSentences" : "Article ID: KA002830 Applies To: ULINKpro Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 5.18 and earlier Keil \\u00B5Vision IDE v. 5. ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ULINK: Displaying Trace Data with ULINKpro Using STM32F4xx Devices ",
      "document_number" : "ka002830",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522943",
      "sysurihash" : "ñoC8Ciys8dSfmgEB",
      "urihash" : "ñoC8Ciys8dSfmgEB",
      "sysuri" : "https://developer.arm.com/documentation/ka002830/1-0/en",
      "systransactionid" : 861257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614694933000,
      "topparentid" : 4522943,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614695006000,
      "sysconcepts" : "trace ; ULINKpro User ; initialization file ; pins ; STM32F4xx ; knowledgebase article ; window shows ; Blinky pack",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec71bde24a5e02d07b26ef|5eec71e3e24a5e02d07b26f3", "5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218|5eec71e3e24a5e02d07b26f3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218|5eec71e3e24a5e02d07b26f3" ],
      "concepts" : "trace ; ULINKpro User ; initialization file ; pins ; STM32F4xx ; knowledgebase article ; window shows ; Blinky pack",
      "documenttype" : "html",
      "sysindexeddate" : 1648717496000,
      "permanentid" : "6c8ebe61be711e8bf7e625aa824352b9b997408d8bb4bcd0a07d621af7d3",
      "syslanguage" : [ "English" ],
      "itemid" : "603e4a5e492bde1625aa8bbc",
      "transactionid" : 861257,
      "title" : "ULINK: Displaying Trace Data with ULINKpro Using STM32F4xx Devices ",
      "products" : [ "ULINKPRO" ],
      "date" : 1648717496000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002830:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717496611120641,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1612,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002830/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717489761,
      "syssize" : 1612,
      "sysdate" : 1648717496000,
      "haslayout" : "1",
      "topparent" : "4522943",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522943,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 134,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Debug Probes|ULINK family|ULINKpro", "Keil Products|Keil Debug Adapters|ULINKpro", "Tools and Software|Keil Products|Keil Debug Adapters|ULINKpro" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|ULINK family", "Tools and Software|Embedded|Debug Probes|ULINK family|ULINKpro", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil Debug Adapters", "Tools and Software|Keil Products|Keil Debug Adapters|ULINKpro" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717496000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002830/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002830/1-0/?lang=en",
      "modified" : 1614695006000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717496611120641,
      "uri" : "https://developer.arm.com/documentation/ka002830/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ULINK: Displaying Trace Data with ULINKpro Using STM32F4xx Devices",
    "Uri" : "https://developer.arm.com/documentation/ka002830/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002830/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002830/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002830/1-0/en",
    "Excerpt" : "Article ID: KA002830 Applies To: ULINKpro Confidentiality: Customer Non-confidential Information in ... My project uses the STM32F4xx_TP.INI initialization file from the Blinky pack example ...",
    "FirstSentences" : "Article ID: KA002830 Applies To: ULINKpro Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 5.18 and earlier Keil \\u00B5Vision IDE v. 5. ..."
  }, {
    "title" : "RTX51 TINY: Multiple Public Definitions RTX_RAMTOP (PART 1)",
    "uri" : "https://developer.arm.com/documentation/ka003829/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003829/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003829/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003829/1-0/en",
    "excerpt" : "RTX51_TINY_OS_DELETE)\\n ADDRESS: 081FH\\n*** ERROR L118: REFERENCE MADE TO ERRONEOUS ... The source code for RTX51 Tiny Version 2 is found in the \\\\Keil\\\\C51\\\\RtxTiny2\\\\SourceCode folder.",
    "firstSentences" : "Article ID: KA003829 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 version 7.02 and later QUESTION I recently upgraded my ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "RTX51 TINY: Multiple Public Definitions RTX_RAMTOP (PART 1) ",
      "document_number" : "ka003829",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523500",
      "sysurihash" : "wW0UhWp8vps7e5KO",
      "urihash" : "wW0UhWp8vps7e5KO",
      "sysuri" : "https://developer.arm.com/documentation/ka003829/1-0/en",
      "systransactionid" : 861257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614702517000,
      "topparentid" : 4523500,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614702599000,
      "sysconcepts" : "configuration file ; A51 ; tny ; Conf ; workspace window ; RtxTiny2 ; RTX51 ; C51 ; SourceCode ; works differently ; error messages",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "configuration file ; A51 ; tny ; Conf ; workspace window ; RtxTiny2 ; RTX51 ; C51 ; SourceCode ; works differently ; error messages",
      "documenttype" : "html",
      "sysindexeddate" : 1648717496000,
      "permanentid" : "b92aa819a0b8c98586da7e7f3f9cc9079a258ef570e1291051bc234c833f",
      "syslanguage" : [ "English" ],
      "itemid" : "603e6807492bde1625aa9397",
      "transactionid" : 861257,
      "title" : "RTX51 TINY: Multiple Public Definitions RTX_RAMTOP (PART 1) ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1648717496000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003829:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717496532295377,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3817,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003829/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717495697,
      "syssize" : 3817,
      "sysdate" : 1648717496000,
      "haslayout" : "1",
      "topparent" : "4523500",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523500,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 157,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717496000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003829/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003829/1-0/?lang=en",
      "modified" : 1614702599000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717496532295377,
      "uri" : "https://developer.arm.com/documentation/ka003829/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "RTX51 TINY: Multiple Public Definitions RTX_RAMTOP (PART 1)",
    "Uri" : "https://developer.arm.com/documentation/ka003829/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003829/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003829/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003829/1-0/en",
    "Excerpt" : "RTX51_TINY_OS_DELETE)\\n ADDRESS: 081FH\\n*** ERROR L118: REFERENCE MADE TO ERRONEOUS ... The source code for RTX51 Tiny Version 2 is found in the \\\\Keil\\\\C51\\\\RtxTiny2\\\\SourceCode folder.",
    "FirstSentences" : "Article ID: KA003829 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 version 7.02 and later QUESTION I recently upgraded my ..."
  }, {
    "title" : "C166: Generating PUSH and JMP instead of CALL Instructions",
    "uri" : "https://developer.arm.com/documentation/ka002451/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002451/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002451/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002451/1-0/en",
    "excerpt" : "Article ID: KA002451 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential ... This would save space on the system stack at a hit on execution speed. ANSWER No.",
    "firstSentences" : "Article ID: KA002451 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 4.10a QUESTION Is it possible to instruct ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "C166: Generating PUSH and JMP instead of CALL Instructions ",
      "document_number" : "ka002451",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522456",
      "sysurihash" : "N4cO6TuCHx4g94dk",
      "urihash" : "N4cO6TuCHx4g94dk",
      "sysuri" : "https://developer.arm.com/documentation/ka002451/1-0/en",
      "systransactionid" : 861257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614688381000,
      "topparentid" : 4522456,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614688491000,
      "sysconcepts" : "C166 compiler ; stack ; subsequent release ; execution speed ; Customer Non-confidential Information ; hit ; instruction ; KA002451",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "C166 compiler ; stack ; subsequent release ; execution speed ; Customer Non-confidential Information ; hit ; instruction ; KA002451",
      "documenttype" : "html",
      "sysindexeddate" : 1648717494000,
      "permanentid" : "523e849188343d3a45d656d6a59cb75f77d1f5d8eee9e3263590e218a3b0",
      "syslanguage" : [ "English" ],
      "itemid" : "603e30ebee937942ba2fefce",
      "transactionid" : 861257,
      "title" : "C166: Generating PUSH and JMP instead of CALL Instructions ",
      "products" : [ "A166", "CA166", "PK166" ],
      "date" : 1648717494000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002451:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717494723541954,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 577,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002451/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717492881,
      "syssize" : 577,
      "sysdate" : 1648717494000,
      "haslayout" : "1",
      "topparent" : "4522456",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522456,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 63,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717494000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002451/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002451/1-0/?lang=en",
      "modified" : 1614688491000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717494723541954,
      "uri" : "https://developer.arm.com/documentation/ka002451/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C166: Generating PUSH and JMP instead of CALL Instructions",
    "Uri" : "https://developer.arm.com/documentation/ka002451/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002451/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002451/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002451/1-0/en",
    "Excerpt" : "Article ID: KA002451 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential ... This would save space on the system stack at a hit on execution speed. ANSWER No.",
    "FirstSentences" : "Article ID: KA002451 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 4.10a QUESTION Is it possible to instruct ..."
  }, {
    "title" : "In AHB, what is the difference between a dummy bus master and a default bus master ?",
    "uri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001350/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001350/1-0/en",
    "excerpt" : "KBA Article ID: KA001350 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... Usually the bus master which is most likely to request the bus is made the default ...",
    "firstSentences" : "KBA Article ID: KA001350 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer In the \\\"AMBA 2 AHB\\\" protocol the term default bus master is used to describe the ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "In AHB, what is the difference between a dummy bus master and a default bus master ? ",
      "document_number" : "ka001350",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4228691",
      "sysurihash" : "vNphIAwEO2T5TvSb",
      "urihash" : "vNphIAwEO2T5TvSb",
      "sysuri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
      "systransactionid" : 861257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1602060733000,
      "topparentid" : 4228691,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602060775000,
      "sysconcepts" : "bus master ; SPLIT responses ; transfers ; AHB ; AMBA ; arbiter ; requesting access ; Customer non-confidential ; Set Confidentiality ; protocol the term",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "bus master ; SPLIT responses ; transfers ; AHB ; AMBA ; arbiter ; requesting access ; Customer non-confidential ; Set Confidentiality ; protocol the term",
      "documenttype" : "html",
      "sysindexeddate" : 1648717491000,
      "permanentid" : "5cc07ea620eef3670c35f5e744fae7356dc7a4322548ab5f3a8b8233472f",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7d81e7bcda971b1456815a",
      "transactionid" : 861257,
      "title" : "In AHB, what is the difference between a dummy bus master and a default bus master ? ",
      "products" : [ "AR500" ],
      "date" : 1648717491000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001350:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717491811699243,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 883,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001350/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717462941,
      "syssize" : 883,
      "sysdate" : 1648717491000,
      "haslayout" : "1",
      "topparent" : "4228691",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4228691,
      "wordcount" : 84,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717491000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001350/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001350/1-0/?lang=en",
      "modified" : 1602060775000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717491811699243,
      "uri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "In AHB, what is the difference between a dummy bus master and a default bus master ?",
    "Uri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001350/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001350/1-0/en",
    "Excerpt" : "KBA Article ID: KA001350 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... Usually the bus master which is most likely to request the bus is made the default ...",
    "FirstSentences" : "KBA Article ID: KA001350 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer In the \\\"AMBA 2 AHB\\\" protocol the term default bus master is used to describe the ..."
  }, {
    "title" : "Why does CODEHINT bus of Cortex-M23 sometimes go to 'x'?",
    "uri" : "https://developer.arm.com/documentation/ka001369/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001369/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001369/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001369/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Why does CODEHINT bus of Cortex-M23 sometimes go to 'x'? ",
      "document_number" : "ka001369",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3704886",
      "sysurihash" : "fedAAzCa8bIUi3Gk",
      "urihash" : "fedAAzCa8bIUi3Gk",
      "sysuri" : "https://developer.arm.com/documentation/ka001369/1-0/en",
      "systransactionid" : 861257,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1592932513000,
      "topparentid" : 3704886,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1592932543000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648717491000,
      "permanentid" : "8b397e45a44deb59bde1b4b79a8e942bbf0bd99a1f253207af1ab6c9f7aa",
      "syslanguage" : [ "English" ],
      "itemid" : "5ef238bfdbdee951c1ccdc1f",
      "transactionid" : 861257,
      "title" : "Why does CODEHINT bus of Cortex-M23 sometimes go to 'x'? ",
      "products" : [ "AT621", "AT626-GRP", "AT621-GRP" ],
      "date" : 1648717491000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001369:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717491106648478,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001369/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717473143,
      "syssize" : 63,
      "sysdate" : 1648717491000,
      "haslayout" : "1",
      "topparent" : "3704886",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3704886,
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717491000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001369/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001369/1-0/?lang=en",
      "modified" : 1592932543000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717491106648478,
      "uri" : "https://developer.arm.com/documentation/ka001369/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Why does CODEHINT bus of Cortex-M23 sometimes go to 'x'?",
    "Uri" : "https://developer.arm.com/documentation/ka001369/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001369/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001369/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001369/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Cortex-M33 tarmac not produced when TARMAC=YES",
    "uri" : "https://developer.arm.com/documentation/ka001232/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001232/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001232/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001232/1-0/en",
    "excerpt" : "KBA Article ID: KA001232 Applies To: Cortex-M33, Cortex-M33 Safety Package, Cortex-M33 Safety Package, ... Answer This knowledge article applies to chip designers who have licensed the Cortex- ...",
    "firstSentences" : "KBA Article ID: KA001232 Applies To: Cortex-M33, Cortex-M33 Safety Package, Cortex-M33 Safety Package, Cortex-M33 Software Test Library, Cortex-M33 with FPU, Cortex-M33 with FPU\\/ETM\\/MTB ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Cortex-M33 tarmac not produced when TARMAC=YES ",
      "document_number" : "ka001232",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3697134",
      "sysurihash" : "YNNð6AGYwJuM5WbO",
      "urihash" : "YNNð6AGYwJuM5WbO",
      "sysuri" : "https://developer.arm.com/documentation/ka001232/1-0/en",
      "systransactionid" : 861257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1591865016000,
      "topparentid" : 3697134,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1591865078000,
      "sysconcepts" : "M33 Integration ; Cortex ; designers ; Execution Testbench ; Implementation Manual ; programs provided ; knowledge article ; Arm",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
      "concepts" : "M33 Integration ; Cortex ; designers ; Execution Testbench ; Implementation Manual ; programs provided ; knowledge article ; Arm",
      "documenttype" : "html",
      "sysindexeddate" : 1648717490000,
      "permanentid" : "2bf0970431e6ff7dab963d25405ed38b2cbddc2ec17eec829376b9b245d7",
      "syslanguage" : [ "English" ],
      "itemid" : "5ee1eef6ca06a95ce54000f3",
      "transactionid" : 861257,
      "title" : "Cortex-M33 tarmac not produced when TARMAC=YES ",
      "products" : [ "AT623", "AT625-GRP", "AT625", "MP098", "AT624", "AT624-GRP" ],
      "date" : 1648717490000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001232:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717490560662116,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1356,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001232/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717461143,
      "syssize" : 1356,
      "sysdate" : 1648717490000,
      "haslayout" : "1",
      "topparent" : "3697134",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3697134,
      "wordcount" : 109,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717490000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001232/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001232/1-0/?lang=en",
      "modified" : 1591865078000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717490560662116,
      "uri" : "https://developer.arm.com/documentation/ka001232/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Cortex-M33 tarmac not produced when TARMAC=YES",
    "Uri" : "https://developer.arm.com/documentation/ka001232/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001232/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001232/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001232/1-0/en",
    "Excerpt" : "KBA Article ID: KA001232 Applies To: Cortex-M33, Cortex-M33 Safety Package, Cortex-M33 Safety Package, ... Answer This knowledge article applies to chip designers who have licensed the Cortex- ...",
    "FirstSentences" : "KBA Article ID: KA001232 Applies To: Cortex-M33, Cortex-M33 Safety Package, Cortex-M33 Safety Package, Cortex-M33 Software Test Library, Cortex-M33 with FPU, Cortex-M33 with FPU\\/ETM\\/MTB ..."
  }, {
    "title" : "MCB950: FS2 Debugger does not connect",
    "uri" : "https://developer.arm.com/documentation/ka004345/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004345/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004345/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004345/1-0/en",
    "excerpt" : "Article ID: KA004345 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential ... What could be wrong? ... Make sure that the value of R4 is 10KOhm and R10 is 0 Ohm.",
    "firstSentences" : "Article ID: KA004345 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information in this article applies to: MCB950 Evaluation Boards QUESTION I have an MCB950 Board, ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "MCB950: FS2 Debugger does not connect ",
      "document_number" : "ka004345",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524163",
      "sysurihash" : "gxip6eNjHjU33hor",
      "urihash" : "gxip6eNjHjU33hor",
      "sysuri" : "https://developer.arm.com/documentation/ka004345/1-0/en",
      "systransactionid" : 861257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614712753000,
      "topparentid" : 4524163,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614712814000,
      "sysconcepts" : "R10 ; R4 ; Reset Pin ; ISP ; FS2DI cable ; FS2 debugger ; jumper settings ; nStop timers ; utility FlashMagic ; Philips P89LPC952 ; boards manufactured ; configuration",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec7281e24a5e02d07b272e", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec7281e24a5e02d07b272e" ],
      "concepts" : "R10 ; R4 ; Reset Pin ; ISP ; FS2DI cable ; FS2 debugger ; jumper settings ; nStop timers ; utility FlashMagic ; Philips P89LPC952 ; boards manufactured ; configuration",
      "documenttype" : "html",
      "sysindexeddate" : 1648717482000,
      "permanentid" : "a9c3197f1988b9155151545d0c2b4501235b58ac5f8cfd7336d9e5766081",
      "syslanguage" : [ "English" ],
      "itemid" : "603e8fee492bde1625aa996c",
      "transactionid" : 861257,
      "title" : "MCB950: FS2 Debugger does not connect ",
      "products" : [ "MCB1760", "MCB1850", "MCB1857", "MCB2100", "MCB2103", "MCB2130", "MCB2140", "MCB2300", "MCB2360", "MCB2370", "MCB2387", "MCB2388", "MCB2460", "MCB2470", "MCB2915", "MCB2919", "MCB2929", "MCB4350", "MCB4357", "MCB900", "MCB950", "MCBNUC1XX", "MCBSTM32", "MCBSTM32C", "MCBSTM32E", "MCBSTM32F200", "MCBSTR7", "MCBSTR730", "MCBSTR750", "MCBSTR9", "MCBTMPM330", "MCBTMPM360", "MCBTMPM364", "MCBTMS570", "MCBX51", "MCBXC866", "MCBXC886", "MCBZ32AN" ],
      "date" : 1648717482000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004345:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717482095162086,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1035,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004345/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717458284,
      "syssize" : 1035,
      "sysdate" : 1648717482000,
      "haslayout" : "1",
      "topparent" : "4524163",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524163,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 115,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil Evaluation Boards", "Tools and Software|Keil Products|Keil Evaluation Boards" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil Evaluation Boards" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717482000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004345/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004345/1-0/?lang=en",
      "modified" : 1614712814000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717482095162086,
      "uri" : "https://developer.arm.com/documentation/ka004345/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "MCB950: FS2 Debugger does not connect",
    "Uri" : "https://developer.arm.com/documentation/ka004345/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004345/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004345/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004345/1-0/en",
    "Excerpt" : "Article ID: KA004345 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential ... What could be wrong? ... Make sure that the value of R4 is 10KOhm and R10 is 0 Ohm.",
    "FirstSentences" : "Article ID: KA004345 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information in this article applies to: MCB950 Evaluation Boards QUESTION I have an MCB950 Board, ..."
  }, {
    "title" : "C51: INIT_MEMPOOL requires more Memory than actually used",
    "uri" : "https://developer.arm.com/documentation/ka002382/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002382/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002382/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002382/1-0/en",
    "excerpt" : "Article ID: KA002382 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... For example, if I specify a heap of 1000 bytes, malloc won't let me allocate all 1000 ...",
    "firstSentences" : "Article ID: KA002382 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 5.50 C51 Version 6.00 Beta C51 Version 6.00 ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "C51: INIT_MEMPOOL requires more Memory than actually used ",
      "document_number" : "ka002382",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522292",
      "sysurihash" : "wnCKBMVzXC3CE7TV",
      "urihash" : "wnCKBMVzXC3CE7TV",
      "sysuri" : "https://developer.arm.com/documentation/ka002382/1-0/en",
      "systransactionid" : 861257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614684476000,
      "topparentid" : 4522292,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614684482000,
      "sysconcepts" : "allocation routines ; C51 Development ; heap ; mempool ; init ; malloc ; reason ; KA002382",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "allocation routines ; C51 Development ; heap ; mempool ; init ; malloc ; reason ; KA002382",
      "documenttype" : "html",
      "sysindexeddate" : 1648717462000,
      "permanentid" : "230597baf6110d4ec394bd582cc40ad05f73429d01eaeb1bb79f45e830d3",
      "syslanguage" : [ "English" ],
      "itemid" : "603e21424a3e106e578bd671",
      "transactionid" : 861257,
      "title" : "C51: INIT_MEMPOOL requires more Memory than actually used ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1648717462000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002382:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717462852887204,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1109,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002382/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717446319,
      "syssize" : 1109,
      "sysdate" : 1648717462000,
      "haslayout" : "1",
      "topparent" : "4522292",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522292,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 98,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717462000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002382/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002382/1-0/?lang=en",
      "modified" : 1614684482000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717462852887204,
      "uri" : "https://developer.arm.com/documentation/ka002382/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C51: INIT_MEMPOOL requires more Memory than actually used",
    "Uri" : "https://developer.arm.com/documentation/ka002382/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002382/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002382/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002382/1-0/en",
    "Excerpt" : "Article ID: KA002382 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... For example, if I specify a heap of 1000 bytes, malloc won't let me allocate all 1000 ...",
    "FirstSentences" : "Article ID: KA002382 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 5.50 C51 Version 6.00 Beta C51 Version 6.00 ..."
  }, {
    "title" : "UVISION DEBUGGER: Windows Resizing during Debug Session Changes Values",
    "uri" : "https://developer.arm.com/documentation/ka002794/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002794/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002794/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002794/1-0/en",
    "excerpt" : "Article ID: KA002794 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools, ... Memory window, Watch window, etc.) in \\u00B5Vision Debugger results in an update of ...",
    "firstSentences" : "Article ID: KA002794 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "UVISION DEBUGGER: Windows Resizing during Debug Session Changes Values ",
      "document_number" : "ka002794",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522831",
      "sysurihash" : "MtdqEqT9XyMn8J7c",
      "urihash" : "MtdqEqT9XyMn8J7c",
      "sysuri" : "https://developer.arm.com/documentation/ka002794/1-0/en",
      "systransactionid" : 861257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614693771000,
      "topparentid" : 4522831,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614693854000,
      "sysconcepts" : "Memory windows ; feature ; target ; u00B5Vision User ; data displayed ; Lock ; CAUSE ; Periodic",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3" ],
      "concepts" : "Memory windows ; feature ; target ; u00B5Vision User ; data displayed ; Lock ; CAUSE ; Periodic",
      "documenttype" : "html",
      "sysindexeddate" : 1648717458000,
      "permanentid" : "b6b13399427c689988f0ef85b271dea3bc2d360b804f1177b05747c942e0",
      "syslanguage" : [ "English" ],
      "itemid" : "603e45deee937942ba2ff3a8",
      "transactionid" : 861257,
      "title" : "UVISION DEBUGGER: Windows Resizing during Debug Session Changes Values ",
      "products" : [ "A166", "A251", "A51", "CA166", "CA251", "CA51", "DK251", "KM000", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "PK166", "PK51", "RL-ARM" ],
      "date" : 1648717458000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002794:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717458937637130,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1314,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002794/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717443474,
      "syssize" : 1314,
      "sysdate" : 1648717458000,
      "haslayout" : "1",
      "topparent" : "4522831",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522831,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 106,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717458000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002794/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002794/1-0/?lang=en",
      "modified" : 1614693854000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717458937637130,
      "uri" : "https://developer.arm.com/documentation/ka002794/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "UVISION DEBUGGER: Windows Resizing during Debug Session Changes Values",
    "Uri" : "https://developer.arm.com/documentation/ka002794/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002794/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002794/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002794/1-0/en",
    "Excerpt" : "Article ID: KA002794 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools, ... Memory window, Watch window, etc.) in \\u00B5Vision Debugger results in an update of ...",
    "FirstSentences" : "Article ID: KA002794 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase ..."
  }, {
    "title" : "C51: Relocating Program Code in C",
    "uri" : "https://developer.arm.com/documentation/ka003931/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003931/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003931/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003931/1-0/en",
    "excerpt" : "Article ID: KA003931 Applies To: C51 Development Tools Confidentiality: Customer Non- ... I want to relocate the program code to an address other than 0000h. ... Select the \\\"Target\\\" tab.",
    "firstSentences" : "Article ID: KA003931 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 All Versions QUESTION I have a C51 development ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "C51: Relocating Program Code in C ",
      "document_number" : "ka003931",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524551",
      "sysurihash" : "RNkZxTOwzytv9al6",
      "urihash" : "RNkZxTOwzytv9al6",
      "sysuri" : "https://developer.arm.com/documentation/ka003931/1-0/en",
      "systransactionid" : 861256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614717027000,
      "topparentid" : 4524551,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614717099000,
      "sysconcepts" : "source code ; C51 ; tab ; Target ; CSEG ; A51 ; working directory ; Eprom ; u00B5Vision",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "source code ; C51 ; tab ; Target ; CSEG ; A51 ; working directory ; Eprom ; u00B5Vision",
      "documenttype" : "html",
      "sysindexeddate" : 1648717443000,
      "permanentid" : "7c97f3c531ee03fb3766229a0543e4eb09a26ef9a6436f59a84400897140",
      "syslanguage" : [ "English" ],
      "itemid" : "603ea0abee937942ba30042c",
      "transactionid" : 861256,
      "title" : "C51: Relocating Program Code in C ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1648717443000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003931:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717443354351314,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1002,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003931/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717440480,
      "syssize" : 1002,
      "sysdate" : 1648717443000,
      "haslayout" : "1",
      "topparent" : "4524551",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524551,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 104,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717443000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003931/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003931/1-0/?lang=en",
      "modified" : 1614717099000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717443354351314,
      "uri" : "https://developer.arm.com/documentation/ka003931/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C51: Relocating Program Code in C",
    "Uri" : "https://developer.arm.com/documentation/ka003931/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003931/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003931/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003931/1-0/en",
    "Excerpt" : "Article ID: KA003931 Applies To: C51 Development Tools Confidentiality: Customer Non- ... I want to relocate the program code to an address other than 0000h. ... Select the \\\"Target\\\" tab.",
    "FirstSentences" : "Article ID: KA003931 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 All Versions QUESTION I have a C51 development ..."
  }, {
    "title" : "MDK MIDDLEWARE: Set Inquiry Data of a Logical Unit During Runtime",
    "uri" : "https://developer.arm.com/documentation/ka004463/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004463/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004463/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004463/1-0/en",
    "excerpt" : "\\/* Product Revision Level: 4 bytes *\\/ \\\\ \\n;\\n Then in the application, a simple copy can update the ... MORE INFORMATION Refer to USB MSC Configuration MDK MIDDLEWARE: Set Inquiry Data of a ...",
    "firstSentences" : "Article ID: KA004463 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: MDK v5.x MDK Middleware USB Component v6.x QUESTION I am ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "MDK MIDDLEWARE: Set Inquiry Data of a Logical Unit During Runtime ",
      "document_number" : "ka004463",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524134",
      "sysurihash" : "JYyTDkLMhñEIQb1ð",
      "urihash" : "JYyTDkLMhñEIQb1ð",
      "sysuri" : "https://developer.arm.com/documentation/ka004463/1-0/en",
      "systransactionid" : 861256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1619465480000,
      "topparentid" : 4524134,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1619465523000,
      "sysconcepts" : "logical unit ; inquiry ; USBD ; strings ; USB Device ; filesystem ; layer ; power cycle ; non-volatile memory ; one-time event ; configuration file ; binary image ; production ; reconfigure",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "logical unit ; inquiry ; USBD ; strings ; USB Device ; filesystem ; layer ; power cycle ; non-volatile memory ; one-time event ; configuration file ; binary image ; production ; reconfigure",
      "documenttype" : "html",
      "sysindexeddate" : 1648717440000,
      "permanentid" : "dcaadf6f1d6c2b7a672e98673d5b9f37421da45f5af1dfc4acc1d994599d",
      "syslanguage" : [ "English" ],
      "itemid" : "6087153385368c4c2b1c1c4d",
      "transactionid" : 861256,
      "title" : "MDK MIDDLEWARE: Set Inquiry Data of a Logical Unit During Runtime ",
      "products" : [ "KM000", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1648717440000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004463:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717440195114960,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2843,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004463/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717437136,
      "syssize" : 2843,
      "sysdate" : 1648717440000,
      "haslayout" : "1",
      "topparent" : "4524134",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524134,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 167,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717440000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004463/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004463/1-0/?lang=en",
      "modified" : 1619465523000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717440195114960,
      "uri" : "https://developer.arm.com/documentation/ka004463/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "MDK MIDDLEWARE: Set Inquiry Data of a Logical Unit During Runtime",
    "Uri" : "https://developer.arm.com/documentation/ka004463/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004463/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004463/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004463/1-0/en",
    "Excerpt" : "\\/* Product Revision Level: 4 bytes *\\/ \\\\ \\n;\\n Then in the application, a simple copy can update the ... MORE INFORMATION Refer to USB MSC Configuration MDK MIDDLEWARE: Set Inquiry Data of a ...",
    "FirstSentences" : "Article ID: KA004463 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: MDK v5.x MDK Middleware USB Component v6.x QUESTION I am ..."
  }, {
    "title" : "UVISION DEBUGGER: List of Build-In Debugger Functions",
    "uri" : "https://developer.arm.com/documentation/ka002330/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002330/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002330/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002330/1-0/en",
    "excerpt" : "Article ID: KA002330 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools, Keil MDK Confidentiality: ... ANSWER The dir bfunc command lists the built-in functions.",
    "firstSentences" : "Article ID: KA002330 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools, Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "UVISION DEBUGGER: List of Build-In Debugger Functions ",
      "document_number" : "ka002330",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522360",
      "sysurihash" : "SQd89U20f64zE12m",
      "urihash" : "SQd89U20f64zE12m",
      "sysuri" : "https://developer.arm.com/documentation/ka002330/1-0/en",
      "systransactionid" : 861256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614684937000,
      "topparentid" : 4522360,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614684963000,
      "sysconcepts" : "bfunc ; char ; ulong nAdr ; int ; uchar ; void ; C51 tools ; built-in functions",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3" ],
      "concepts" : "bfunc ; char ; ulong nAdr ; int ; uchar ; void ; C51 tools ; built-in functions",
      "documenttype" : "html",
      "sysindexeddate" : 1648717440000,
      "permanentid" : "a61d61dbac05a705adb4ca63121c10253d5b8feb44b396ca60a1bbee0e39",
      "syslanguage" : [ "English" ],
      "itemid" : "603e23232f8f872058cbd528",
      "transactionid" : 861256,
      "title" : "UVISION DEBUGGER: List of Build-In Debugger Functions ",
      "products" : [ "A166", "A251", "A51", "CA166", "CA251", "CA51", "DK251", "KM000", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "PK166", "PK51", "RL-ARM" ],
      "date" : 1648717440000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002330:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717440137842305,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1540,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002330/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717428245,
      "syssize" : 1540,
      "sysdate" : 1648717440000,
      "haslayout" : "1",
      "topparent" : "4522360",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522360,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 92,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717440000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002330/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002330/1-0/?lang=en",
      "modified" : 1614684963000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717440137842305,
      "uri" : "https://developer.arm.com/documentation/ka002330/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "UVISION DEBUGGER: List of Build-In Debugger Functions",
    "Uri" : "https://developer.arm.com/documentation/ka002330/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002330/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002330/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002330/1-0/en",
    "Excerpt" : "Article ID: KA002330 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools, Keil MDK Confidentiality: ... ANSWER The dir bfunc command lists the built-in functions.",
    "FirstSentences" : "Article ID: KA002330 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools, Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: ..."
  }, {
    "title" : "How to modify the Cortex-M0+ IK (Integration Kit) to support AWIDTH parameter size larger than 12?",
    "uri" : "https://developer.arm.com/documentation/ka004620/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004620/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004620/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004620/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "How to modify the Cortex-M0+ IK (Integration Kit) to support AWIDTH parameter size larger than 12? ",
      "document_number" : "ka004620",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4840650",
      "sysurihash" : "0QubSmlUF788VZSt",
      "urihash" : "0QubSmlUF788VZSt",
      "sysuri" : "https://developer.arm.com/documentation/ka004620/1-0/en",
      "systransactionid" : 861256,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1637077154000,
      "topparentid" : 4840650,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1637077218000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648717439000,
      "permanentid" : "2adae268744b98f88b054c4935edb34ef7166bf5dc65935e1419fdbfaaf5",
      "syslanguage" : [ "English" ],
      "itemid" : "6193d0e2f45f0b1fbf3a866c",
      "transactionid" : 861256,
      "title" : "How to modify the Cortex-M0+ IK (Integration Kit) to support AWIDTH parameter size larger than 12? ",
      "products" : [ "AT590", "AT590-GRP", "AT597", "AT597-GRP", "AT598", "AT598-PRU", "AT598-TRM", "Cortex-M0+", "TM932", "ZB146", "ZB147", "ZB182", "ZB183", "ZB184", "ZB185", "ZB359", "ZB365" ],
      "date" : 1648717439000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004620:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717439758283539,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004620/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717422100,
      "syssize" : 63,
      "sysdate" : 1648717439000,
      "haslayout" : "1",
      "topparent" : "4840650",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4840650,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717439000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004620/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004620/1-0/?lang=en",
      "modified" : 1637077218000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717439758283539,
      "uri" : "https://developer.arm.com/documentation/ka004620/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to modify the Cortex-M0+ IK (Integration Kit) to support AWIDTH parameter size larger than 12?",
    "Uri" : "https://developer.arm.com/documentation/ka004620/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004620/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004620/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004620/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "C51: Memory Allocation",
    "uri" : "https://developer.arm.com/documentation/ka002349/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002349/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002349/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002349/1-0/en",
    "excerpt" : "Article ID: KA002349 Applies To: C51 Development Tools Confidentiality: Customer Non- ... ANSWER Yes. The source code for the memory allocation routines are found in the \\\\KEIL\\\\C51\\\\LIB ...",
    "firstSentences" : "Article ID: KA002349 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 All Versions QUESTION Is there any way to dynamically ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "C51: Memory Allocation ",
      "document_number" : "ka002349",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522283",
      "sysurihash" : "P2Jre3HEMzNI9D1w",
      "urihash" : "P2Jre3HEMzNI9D1w",
      "sysuri" : "https://developer.arm.com/documentation/ka002349/1-0/en",
      "systransactionid" : 861256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614684418000,
      "topparentid" : 4522283,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614684422000,
      "sysconcepts" : "allocation routines ; LIB folder ; XDATA ; C51 ; KEIL",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "allocation routines ; LIB folder ; XDATA ; C51 ; KEIL",
      "documenttype" : "html",
      "sysindexeddate" : 1648717438000,
      "permanentid" : "e82bc60bd8217409e6957e4c5835475389a6f9c0dafadd03b4f3355c7c1c",
      "syslanguage" : [ "English" ],
      "itemid" : "603e21062f8f872058cbd481",
      "transactionid" : 861256,
      "title" : "C51: Memory Allocation ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1648717438000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002349:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717438707314492,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 613,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002349/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717431880,
      "syssize" : 613,
      "sysdate" : 1648717438000,
      "haslayout" : "1",
      "topparent" : "4522283",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522283,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 61,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717438000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002349/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002349/1-0/?lang=en",
      "modified" : 1614684422000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717438707314492,
      "uri" : "https://developer.arm.com/documentation/ka002349/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C51: Memory Allocation",
    "Uri" : "https://developer.arm.com/documentation/ka002349/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002349/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002349/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002349/1-0/en",
    "Excerpt" : "Article ID: KA002349 Applies To: C51 Development Tools Confidentiality: Customer Non- ... ANSWER Yes. The source code for the memory allocation routines are found in the \\\\KEIL\\\\C51\\\\LIB ...",
    "FirstSentences" : "Article ID: KA002349 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 All Versions QUESTION Is there any way to dynamically ..."
  }, {
    "title" : "UVISION DEBUGGER: ULINK Debug Adapter requirement and compatibility",
    "uri" : "https://developer.arm.com/documentation/ka003895/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003895/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003895/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003895/1-0/en",
    "excerpt" : "Article ID: KA003895 Applies To: Keil MDK, ULINK2 Confidentiality: Customer Non-confidential Information in this knowledgebase ... Can I use the ULINK Debug Adapter to download my application?",
    "firstSentences" : "Article ID: KA003895 Applies To: Keil MDK, ULINK2 Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: ULINK Debug Adapter \\u00B5Vision IDE \\/ Debugger ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "UVISION DEBUGGER: ULINK Debug Adapter requirement and compatibility ",
      "document_number" : "ka003895",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4869365",
      "sysurihash" : "MNDyNn0yaKmñ0eVQ",
      "urihash" : "MNDyNn0yaKmñ0eVQ",
      "sysuri" : "https://developer.arm.com/documentation/ka003895/1-0/en",
      "systransactionid" : 861256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1619551877000,
      "topparentid" : 4869365,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1619551974000,
      "sysconcepts" : "Windows Operating System ; u00B5Vision ; ULINK ; Trace Adapters ; Debugger ; Keil",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec71bde24a5e02d07b26ef|5eec71e3e24a5e02d07b26f1", "5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218|5eec71e3e24a5e02d07b26f1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218|5eec71e3e24a5e02d07b26f1", "5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218" ],
      "concepts" : "Windows Operating System ; u00B5Vision ; ULINK ; Trace Adapters ; Debugger ; Keil",
      "documenttype" : "html",
      "sysindexeddate" : 1648717438000,
      "permanentid" : "3d0f63f4b09ec76e5e3b6445ebe21ab1e0fe682a91a053037549ef643346",
      "syslanguage" : [ "English" ],
      "itemid" : "608866e685368c4c2b1c281f",
      "transactionid" : 861256,
      "title" : "UVISION DEBUGGER: ULINK Debug Adapter requirement and compatibility ",
      "products" : [ "KM000", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM", "ULA-0005A-BASE", "ULA-0007A", "ULA-0007A-BASE", "ULINK2", "ULINK2-MDL" ],
      "date" : 1648717438000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003895:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717438489309154,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 803,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003895/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717435726,
      "syssize" : 803,
      "sysdate" : 1648717438000,
      "haslayout" : "1",
      "topparent" : "4869365",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4869365,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 71,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Embedded|Debug Probes|ULINK family|ULINK2", "Keil Products|Keil Debug Adapters|ULINK2", "Tools and Software|Keil Products|Keil Debug Adapters|ULINK2", "Keil Products|Keil Debug Adapters", "Tools and Software|Keil Products|Keil Debug Adapters" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|ULINK family", "Tools and Software|Embedded|Debug Probes|ULINK family|ULINK2", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil Debug Adapters", "Tools and Software|Keil Products|Keil Debug Adapters|ULINK2" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717438000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003895/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003895/1-0/?lang=en",
      "modified" : 1619551974000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717438489309154,
      "uri" : "https://developer.arm.com/documentation/ka003895/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "UVISION DEBUGGER: ULINK Debug Adapter requirement and compatibility",
    "Uri" : "https://developer.arm.com/documentation/ka003895/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003895/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003895/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003895/1-0/en",
    "Excerpt" : "Article ID: KA003895 Applies To: Keil MDK, ULINK2 Confidentiality: Customer Non-confidential Information in this knowledgebase ... Can I use the ULINK Debug Adapter to download my application?",
    "FirstSentences" : "Article ID: KA003895 Applies To: Keil MDK, ULINK2 Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: ULINK Debug Adapter \\u00B5Vision IDE \\/ Debugger ..."
  }, {
    "title" : "How can I reduce the synthesis area for large DMA-330 configurations?",
    "uri" : "https://developer.arm.com/documentation/ka002055/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002055/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002055/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002055/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "How can I reduce the synthesis area for large DMA-330 configurations? ",
      "document_number" : "ka002055",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4949149",
      "sysurihash" : "Lcð1pCJCjBUZaoJD",
      "urihash" : "Lcð1pCJCjBUZaoJD",
      "sysuri" : "https://developer.arm.com/documentation/ka002055/1-0/en",
      "systransactionid" : 861256,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1610450810000,
      "topparentid" : 4949149,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1610450821000,
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648717438000,
      "permanentid" : "33e15d1142a3b582a7bd53d409556cf1163f52c9094015e81ae8ccf20607",
      "syslanguage" : [ "English" ],
      "itemid" : "5ffd8785bdc2984ead1ec72f",
      "transactionid" : 861256,
      "title" : "How can I reduce the synthesis area for large DMA-330 configurations? ",
      "products" : [ "PL330" ],
      "date" : 1648717438000,
      "confidentiality" : "Confidential",
      "document_id" : "ka002055:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717438118935258,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002055/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717428870,
      "syssize" : 63,
      "sysdate" : 1648717438000,
      "haslayout" : "1",
      "topparent" : "4949149",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949149,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717438000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002055/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002055/1-0/?lang=en",
      "modified" : 1610450821000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717438118935258,
      "uri" : "https://developer.arm.com/documentation/ka002055/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How can I reduce the synthesis area for large DMA-330 configurations?",
    "Uri" : "https://developer.arm.com/documentation/ka002055/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002055/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002055/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002055/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "UVISION DEBUGGER: Simulating RP0H on the C167",
    "uri" : "https://developer.arm.com/documentation/ka004581/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004581/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004581/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004581/1-0/en",
    "excerpt" : "Article ID: KA004581 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential ... ANSWER RP0H is a read-only register that is initialized from P0H during reset.",
    "firstSentences" : "Article ID: KA004581 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: \\u00B5Vision Version 2.20 QUESTION Is there a way to ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "UVISION DEBUGGER: Simulating RP0H on the C167 ",
      "document_number" : "ka004581",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4949044",
      "sysurihash" : "mñoGZhtPOB8pwPNb",
      "urihash" : "mñoGZhtPOB8pwPNb",
      "sysuri" : "https://developer.arm.com/documentation/ka004581/1-0/en",
      "systransactionid" : 861256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1619561363000,
      "topparentid" : 4949044,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1619561440000,
      "sysconcepts" : "reset ; configuration ; bus ; RP0H ; read-only register ; u00B5Vision ; selection ; Fosc ; virtual target ; simulated CPU ; operating mode ; Infineon manual ; Customer Non-confidential Information ; Tools Confidentiality",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "reset ; configuration ; bus ; RP0H ; read-only register ; u00B5Vision ; selection ; Fosc ; virtual target ; simulated CPU ; operating mode ; Infineon manual ; Customer Non-confidential Information ; Tools Confidentiality",
      "documenttype" : "html",
      "sysindexeddate" : 1648717437000,
      "permanentid" : "13418676bbd23840669e17c331bf607bd9069c36f5a6ee29460ffe55a821",
      "syslanguage" : [ "English" ],
      "itemid" : "60888be05e70d934bc69f72f",
      "transactionid" : 861256,
      "title" : "UVISION DEBUGGER: Simulating RP0H on the C167 ",
      "products" : [ "A166", "CA166", "PK166" ],
      "date" : 1648717437000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004581:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717437573019693,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2053,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004581/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717431323,
      "syssize" : 2053,
      "sysdate" : 1648717437000,
      "haslayout" : "1",
      "topparent" : "4949044",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949044,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 160,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717437000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004581/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004581/1-0/?lang=en",
      "modified" : 1619561440000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717437573019693,
      "uri" : "https://developer.arm.com/documentation/ka004581/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "UVISION DEBUGGER: Simulating RP0H on the C167",
    "Uri" : "https://developer.arm.com/documentation/ka004581/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004581/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004581/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004581/1-0/en",
    "Excerpt" : "Article ID: KA004581 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential ... ANSWER RP0H is a read-only register that is initialized from P0H during reset.",
    "FirstSentences" : "Article ID: KA004581 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: \\u00B5Vision Version 2.20 QUESTION Is there a way to ..."
  }, {
    "title" : "MON51: Using Large XDATA and CODE Areas",
    "uri" : "https://developer.arm.com/documentation/ka004136/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004136/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004136/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004136/1-0/en",
    "excerpt" : "I can easily add mapping logic to my hardware. ... Is there a way to implement this in the monitor? ... ; Save\\/Restore all registers you change\\n SEE ALSO Application Note 152: Installing and ...",
    "firstSentences" : "Article ID: KA004136 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 7 and later QUESTION I'm using Monitor-51 with ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "MON51: Using Large XDATA and CODE Areas ",
      "document_number" : "ka004136",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524364",
      "sysurihash" : "TAiZoHojtN78OJnu",
      "urihash" : "TAiZoHojtN78OJnu",
      "sysuri" : "https://developer.arm.com/documentation/ka004136/1-0/en",
      "systransactionid" : 861256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614715112000,
      "topparentid" : 4524364,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614715186000,
      "sysconcepts" : "memory ; xdata ; monitor ; DK51 ; PK51 ; hardware ; A51 file ; mapping logic ; configuration works",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "memory ; xdata ; monitor ; DK51 ; PK51 ; hardware ; A51 file ; mapping logic ; configuration works",
      "documenttype" : "html",
      "sysindexeddate" : 1648717437000,
      "permanentid" : "920744a7c28cbc77b5293eb50a44e75f1eab1e613ce1835bc15f3097daf6",
      "syslanguage" : [ "English" ],
      "itemid" : "603e9932ee937942ba300239",
      "transactionid" : 861256,
      "title" : "MON51: Using Large XDATA and CODE Areas ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1648717437000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004136:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717437477162894,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1886,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004136/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717434379,
      "syssize" : 1886,
      "sysdate" : 1648717437000,
      "haslayout" : "1",
      "topparent" : "4524364",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524364,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 153,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717437000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004136/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004136/1-0/?lang=en",
      "modified" : 1614715186000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717437477162894,
      "uri" : "https://developer.arm.com/documentation/ka004136/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "MON51: Using Large XDATA and CODE Areas",
    "Uri" : "https://developer.arm.com/documentation/ka004136/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004136/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004136/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004136/1-0/en",
    "Excerpt" : "I can easily add mapping logic to my hardware. ... Is there a way to implement this in the monitor? ... ; Save\\/Restore all registers you change\\n SEE ALSO Application Note 152: Installing and ...",
    "FirstSentences" : "Article ID: KA004136 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 7 and later QUESTION I'm using Monitor-51 with ..."
  }, {
    "title" : "Performance Report for a high workload of 16 processes",
    "uri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-high-workload-of-16-processes",
    "printableUri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-high-workload-of-16-processes",
    "clickUri" : "https://developer.arm.com/documentation/102716/1800/Performance-Report-for-a-high-workload-of-16-processes?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-high-workload-of-16-processes",
    "excerpt" : "Workload: high workload with 16 processes Workload: high process load With the addition of five more processes taking the ... Hyperthreading further increases the number of processes to 24.",
    "firstSentences" : "Workload: high workload with 16 processes Workload: high process load With the addition of five more processes taking the total to 16, the system begins to struggle with performance.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "About I/O behavior with Arm Performance Reports",
      "uri" : "https://developer.arm.com/documentation/102716/1800/en",
      "printableUri" : "https://developer.arm.com/documentation/102716/1800/en",
      "clickUri" : "https://developer.arm.com/documentation/102716/1800/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102716/1800/en",
      "excerpt" : "About I\\/O behavior with Arm Performance Reports Many HPC workloads have an increasingly significant I\\/O ... However, the performance of I\\/O systems varies widely between clusters, and over ...",
      "firstSentences" : "About I\\/O behavior with Arm Performance Reports Many HPC workloads have an increasingly significant I\\/O component. However, the performance of I\\/O systems varies widely between clusters, and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "About I/O behavior with Arm Performance Reports ",
        "document_number" : "102716",
        "document_version" : "1800",
        "content_type" : "Tutorial",
        "systopparent" : "4796773",
        "sysurihash" : "YsqUmfuGvmfLuqBh",
        "urihash" : "YsqUmfuGvmfLuqBh",
        "sysuri" : "https://developer.arm.com/documentation/102716/1800/en",
        "systransactionid" : 861255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1515456060000,
        "topparentid" : 4796773,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1643909295000,
        "sysconcepts" : "bottlenecks ; clusters",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
        "concepts" : "bottlenecks ; clusters",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1648717411000,
        "permanentid" : "92b0d6132855e3f2fb500a86dee2460ef6d4808e84386d862f67f0b10c53",
        "syslanguage" : [ "English" ],
        "itemid" : "61fc10affa8173727a1b7359",
        "transactionid" : 861255,
        "title" : "About I/O behavior with Arm Performance Reports ",
        "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
        "date" : 1648717411000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging", "Benchmarking", "Optimization", "Profiling" ],
        "document_id" : "102716:1800:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717411572269443,
        "navigationhierarchiescontenttype" : "Tutorial",
        "size" : 599,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102716/1800/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717407542,
        "syssize" : 599,
        "sysdate" : 1648717411000,
        "haslayout" : "1",
        "topparent" : "4796773",
        "label_version" : "1800",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796773,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This tutorial demonstrates how Arm Performance Reports shows the I/O behavior of the MADbench2 benchmark using real-world Cosmic Microwave Background (CMB) out-of-core processing workloads.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717411000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102716/1800/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102716/1800/?lang=en",
        "modified" : 1645011391000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717411572269443,
        "uri" : "https://developer.arm.com/documentation/102716/1800/en",
        "syscollection" : "default"
      },
      "Title" : "About I/O behavior with Arm Performance Reports",
      "Uri" : "https://developer.arm.com/documentation/102716/1800/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102716/1800/en",
      "ClickUri" : "https://developer.arm.com/documentation/102716/1800/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102716/1800/en",
      "Excerpt" : "About I\\/O behavior with Arm Performance Reports Many HPC workloads have an increasingly significant I\\/O ... However, the performance of I\\/O systems varies widely between clusters, and over ...",
      "FirstSentences" : "About I\\/O behavior with Arm Performance Reports Many HPC workloads have an increasingly significant I\\/O component. However, the performance of I\\/O systems varies widely between clusters, and ..."
    },
    "childResults" : [ {
      "title" : "Performance Report for a low workload of four processes",
      "uri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-low-workload-of-four-processes",
      "printableUri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-low-workload-of-four-processes",
      "clickUri" : "https://developer.arm.com/documentation/102716/1800/Performance-Report-for-a-low-workload-of-four-processes?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-low-workload-of-four-processes",
      "excerpt" : "Workload: low workload with four processes In this example, a high specification system runs a low ... System configuration: I\\/O processes: Four System cores: 12 Hard drive: HDD The I\\/O ...",
      "firstSentences" : "Workload: low workload with four processes In this example, a high specification system runs a low process load. System configuration: I\\/O processes: Four System cores: 12 Hard drive: HDD The I\\/ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "About I/O behavior with Arm Performance Reports",
        "uri" : "https://developer.arm.com/documentation/102716/1800/en",
        "printableUri" : "https://developer.arm.com/documentation/102716/1800/en",
        "clickUri" : "https://developer.arm.com/documentation/102716/1800/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102716/1800/en",
        "excerpt" : "About I\\/O behavior with Arm Performance Reports Many HPC workloads have an increasingly significant I\\/O ... However, the performance of I\\/O systems varies widely between clusters, and over ...",
        "firstSentences" : "About I\\/O behavior with Arm Performance Reports Many HPC workloads have an increasingly significant I\\/O component. However, the performance of I\\/O systems varies widely between clusters, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "About I/O behavior with Arm Performance Reports ",
          "document_number" : "102716",
          "document_version" : "1800",
          "content_type" : "Tutorial",
          "systopparent" : "4796773",
          "sysurihash" : "YsqUmfuGvmfLuqBh",
          "urihash" : "YsqUmfuGvmfLuqBh",
          "sysuri" : "https://developer.arm.com/documentation/102716/1800/en",
          "systransactionid" : 861255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1515456060000,
          "topparentid" : 4796773,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1643909295000,
          "sysconcepts" : "bottlenecks ; clusters",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
          "concepts" : "bottlenecks ; clusters",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1648717411000,
          "permanentid" : "92b0d6132855e3f2fb500a86dee2460ef6d4808e84386d862f67f0b10c53",
          "syslanguage" : [ "English" ],
          "itemid" : "61fc10affa8173727a1b7359",
          "transactionid" : 861255,
          "title" : "About I/O behavior with Arm Performance Reports ",
          "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
          "date" : 1648717411000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging", "Benchmarking", "Optimization", "Profiling" ],
          "document_id" : "102716:1800:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers" ],
          "audience" : [ "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717411572269443,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 599,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102716/1800/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717407542,
          "syssize" : 599,
          "sysdate" : 1648717411000,
          "haslayout" : "1",
          "topparent" : "4796773",
          "label_version" : "1800",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4796773,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "This tutorial demonstrates how Arm Performance Reports shows the I/O behavior of the MADbench2 benchmark using real-world Cosmic Microwave Background (CMB) out-of-core processing workloads.",
          "wordcount" : 58,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717411000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102716/1800/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102716/1800/?lang=en",
          "modified" : 1645011391000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717411572269443,
          "uri" : "https://developer.arm.com/documentation/102716/1800/en",
          "syscollection" : "default"
        },
        "Title" : "About I/O behavior with Arm Performance Reports",
        "Uri" : "https://developer.arm.com/documentation/102716/1800/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102716/1800/en",
        "ClickUri" : "https://developer.arm.com/documentation/102716/1800/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102716/1800/en",
        "Excerpt" : "About I\\/O behavior with Arm Performance Reports Many HPC workloads have an increasingly significant I\\/O ... However, the performance of I\\/O systems varies widely between clusters, and over ...",
        "FirstSentences" : "About I\\/O behavior with Arm Performance Reports Many HPC workloads have an increasingly significant I\\/O component. However, the performance of I\\/O systems varies widely between clusters, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Performance Report for a low workload of four processes ",
        "document_number" : "102716",
        "document_version" : "1800",
        "content_type" : "Tutorial",
        "systopparent" : "4796773",
        "sysurihash" : "u07bJARGpnPcOEeg",
        "urihash" : "u07bJARGpnPcOEeg",
        "sysuri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-low-workload-of-four-processes",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1515456060000,
        "topparentid" : 4796773,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1643909295000,
        "sysconcepts" : "memory ; workload ; cache ; networked file ; single node ; level of performance ; challenge ; thirds",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
        "attachmentparentid" : 4796773,
        "parentitem" : "61fc10affa8173727a1b7359",
        "concepts" : "memory ; workload ; cache ; networked file ; single node ; level of performance ; challenge ; thirds",
        "documenttype" : "html",
        "isattachment" : "4796773",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1648717434000,
        "permanentid" : "04ddbc2739f323392bbec82c90cad812314b57f5496e065018a90ad9b535",
        "syslanguage" : [ "English" ],
        "itemid" : "61fc10affa8173727a1b735b",
        "transactionid" : 861256,
        "title" : "Performance Report for a low workload of four processes ",
        "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
        "date" : 1648717434000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging", "Benchmarking", "Optimization", "Profiling" ],
        "document_id" : "102716:1800:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717434415825317,
        "sysisattachment" : "4796773",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4796773,
        "size" : 1040,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102716/1800/Performance-Report-for-a-low-workload-of-four-processes?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717407542,
        "syssize" : 1040,
        "sysdate" : 1648717434000,
        "haslayout" : "1",
        "topparent" : "4796773",
        "label_version" : "1800",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796773,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This tutorial demonstrates how Arm Performance Reports shows the I/O behavior of the MADbench2 benchmark using real-world Cosmic Microwave Background (CMB) out-of-core processing workloads.",
        "wordcount" : 105,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717434000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102716/1800/Performance-Report-for-a-low-workload-of-four-processes?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102716/1800/Performance-Report-for-a-low-workload-of-four-processes?lang=en",
        "modified" : 1645011391000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717434415825317,
        "uri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-low-workload-of-four-processes",
        "syscollection" : "default"
      },
      "Title" : "Performance Report for a low workload of four processes",
      "Uri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-low-workload-of-four-processes",
      "PrintableUri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-low-workload-of-four-processes",
      "ClickUri" : "https://developer.arm.com/documentation/102716/1800/Performance-Report-for-a-low-workload-of-four-processes?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-low-workload-of-four-processes",
      "Excerpt" : "Workload: low workload with four processes In this example, a high specification system runs a low ... System configuration: I\\/O processes: Four System cores: 12 Hard drive: HDD The I\\/O ...",
      "FirstSentences" : "Workload: low workload with four processes In this example, a high specification system runs a low process load. System configuration: I\\/O processes: Four System cores: 12 Hard drive: HDD The I\\/ ..."
    }, {
      "title" : "Performance Report for a medium workload of nine processes",
      "uri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-medium-workload-of-nine-processes",
      "printableUri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-medium-workload-of-nine-processes",
      "clickUri" : "https://developer.arm.com/documentation/102716/1800/Performance-Report-for-a-medium-workload-of-nine-processes?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-medium-workload-of-nine-processes",
      "excerpt" : "Workload: medium workload with nine processes In this example, MPI communication occupies a substantial ... System configuration: I\\/O processes: Nine System cores: 12 Hard drive: HDD The MPI ...",
      "firstSentences" : "Workload: medium workload with nine processes In this example, MPI communication occupies a substantial amount of the processing time. System configuration: I\\/O processes: Nine System cores: 12 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "About I/O behavior with Arm Performance Reports",
        "uri" : "https://developer.arm.com/documentation/102716/1800/en",
        "printableUri" : "https://developer.arm.com/documentation/102716/1800/en",
        "clickUri" : "https://developer.arm.com/documentation/102716/1800/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102716/1800/en",
        "excerpt" : "About I\\/O behavior with Arm Performance Reports Many HPC workloads have an increasingly significant I\\/O ... However, the performance of I\\/O systems varies widely between clusters, and over ...",
        "firstSentences" : "About I\\/O behavior with Arm Performance Reports Many HPC workloads have an increasingly significant I\\/O component. However, the performance of I\\/O systems varies widely between clusters, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "About I/O behavior with Arm Performance Reports ",
          "document_number" : "102716",
          "document_version" : "1800",
          "content_type" : "Tutorial",
          "systopparent" : "4796773",
          "sysurihash" : "YsqUmfuGvmfLuqBh",
          "urihash" : "YsqUmfuGvmfLuqBh",
          "sysuri" : "https://developer.arm.com/documentation/102716/1800/en",
          "systransactionid" : 861255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1515456060000,
          "topparentid" : 4796773,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1643909295000,
          "sysconcepts" : "bottlenecks ; clusters",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
          "concepts" : "bottlenecks ; clusters",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1648717411000,
          "permanentid" : "92b0d6132855e3f2fb500a86dee2460ef6d4808e84386d862f67f0b10c53",
          "syslanguage" : [ "English" ],
          "itemid" : "61fc10affa8173727a1b7359",
          "transactionid" : 861255,
          "title" : "About I/O behavior with Arm Performance Reports ",
          "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
          "date" : 1648717411000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging", "Benchmarking", "Optimization", "Profiling" ],
          "document_id" : "102716:1800:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers" ],
          "audience" : [ "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717411572269443,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 599,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102716/1800/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717407542,
          "syssize" : 599,
          "sysdate" : 1648717411000,
          "haslayout" : "1",
          "topparent" : "4796773",
          "label_version" : "1800",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4796773,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "This tutorial demonstrates how Arm Performance Reports shows the I/O behavior of the MADbench2 benchmark using real-world Cosmic Microwave Background (CMB) out-of-core processing workloads.",
          "wordcount" : 58,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717411000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102716/1800/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102716/1800/?lang=en",
          "modified" : 1645011391000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717411572269443,
          "uri" : "https://developer.arm.com/documentation/102716/1800/en",
          "syscollection" : "default"
        },
        "Title" : "About I/O behavior with Arm Performance Reports",
        "Uri" : "https://developer.arm.com/documentation/102716/1800/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102716/1800/en",
        "ClickUri" : "https://developer.arm.com/documentation/102716/1800/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102716/1800/en",
        "Excerpt" : "About I\\/O behavior with Arm Performance Reports Many HPC workloads have an increasingly significant I\\/O ... However, the performance of I\\/O systems varies widely between clusters, and over ...",
        "FirstSentences" : "About I\\/O behavior with Arm Performance Reports Many HPC workloads have an increasingly significant I\\/O component. However, the performance of I\\/O systems varies widely between clusters, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Performance Report for a medium workload of nine processes ",
        "document_number" : "102716",
        "document_version" : "1800",
        "content_type" : "Tutorial",
        "systopparent" : "4796773",
        "sysurihash" : "SylxbIUATw9s79RD",
        "urihash" : "SylxbIUATw9s79RD",
        "sysuri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-medium-workload-of-nine-processes",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1515456060000,
        "topparentid" : 4796773,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1643909295000,
        "sysconcepts" : "MPI ; workloads ; causing ; imbalance ; calls ; shows ; breakdown ; amount ; communication ; contention ; Arm Performance Reports ; heavier load ; idle state",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
        "attachmentparentid" : 4796773,
        "parentitem" : "61fc10affa8173727a1b7359",
        "concepts" : "MPI ; workloads ; causing ; imbalance ; calls ; shows ; breakdown ; amount ; communication ; contention ; Arm Performance Reports ; heavier load ; idle state",
        "documenttype" : "html",
        "isattachment" : "4796773",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1648717433000,
        "permanentid" : "aa5260a33523b07cd29ffc09cfcdc945d068909a4e28c1533072690d835f",
        "syslanguage" : [ "English" ],
        "itemid" : "61fc10affa8173727a1b735c",
        "transactionid" : 861256,
        "title" : "Performance Report for a medium workload of nine processes ",
        "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
        "date" : 1648717433000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging", "Benchmarking", "Optimization", "Profiling" ],
        "document_id" : "102716:1800:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717433754299142,
        "sysisattachment" : "4796773",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4796773,
        "size" : 1313,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102716/1800/Performance-Report-for-a-medium-workload-of-nine-processes?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717407542,
        "syssize" : 1313,
        "sysdate" : 1648717433000,
        "haslayout" : "1",
        "topparent" : "4796773",
        "label_version" : "1800",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796773,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This tutorial demonstrates how Arm Performance Reports shows the I/O behavior of the MADbench2 benchmark using real-world Cosmic Microwave Background (CMB) out-of-core processing workloads.",
        "wordcount" : 124,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717433000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102716/1800/Performance-Report-for-a-medium-workload-of-nine-processes?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102716/1800/Performance-Report-for-a-medium-workload-of-nine-processes?lang=en",
        "modified" : 1645011391000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717433754299142,
        "uri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-medium-workload-of-nine-processes",
        "syscollection" : "default"
      },
      "Title" : "Performance Report for a medium workload of nine processes",
      "Uri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-medium-workload-of-nine-processes",
      "PrintableUri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-medium-workload-of-nine-processes",
      "ClickUri" : "https://developer.arm.com/documentation/102716/1800/Performance-Report-for-a-medium-workload-of-nine-processes?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-medium-workload-of-nine-processes",
      "Excerpt" : "Workload: medium workload with nine processes In this example, MPI communication occupies a substantial ... System configuration: I\\/O processes: Nine System cores: 12 Hard drive: HDD The MPI ...",
      "FirstSentences" : "Workload: medium workload with nine processes In this example, MPI communication occupies a substantial amount of the processing time. System configuration: I\\/O processes: Nine System cores: 12 ..."
    }, {
      "title" : "Performance Report for a workload of 4 processes on another system",
      "uri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-workload-of-4-processes-on-another-system",
      "printableUri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-workload-of-4-processes-on-another-system",
      "clickUri" : "https://developer.arm.com/documentation/102716/1800/Performance-Report-for-a-workload-of-4-processes-on-another-system?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-workload-of-4-processes-on-another-system",
      "excerpt" : "Workload: other system load with four processes Workload: other system specifications System behavior can ... In the following example, the system runs on an SSD hard drive which presents less ...",
      "firstSentences" : "Workload: other system load with four processes Workload: other system specifications System behavior can vary widely depending on the type of hardware, requiring different solutions to achieve ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "About I/O behavior with Arm Performance Reports",
        "uri" : "https://developer.arm.com/documentation/102716/1800/en",
        "printableUri" : "https://developer.arm.com/documentation/102716/1800/en",
        "clickUri" : "https://developer.arm.com/documentation/102716/1800/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102716/1800/en",
        "excerpt" : "About I\\/O behavior with Arm Performance Reports Many HPC workloads have an increasingly significant I\\/O ... However, the performance of I\\/O systems varies widely between clusters, and over ...",
        "firstSentences" : "About I\\/O behavior with Arm Performance Reports Many HPC workloads have an increasingly significant I\\/O component. However, the performance of I\\/O systems varies widely between clusters, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "About I/O behavior with Arm Performance Reports ",
          "document_number" : "102716",
          "document_version" : "1800",
          "content_type" : "Tutorial",
          "systopparent" : "4796773",
          "sysurihash" : "YsqUmfuGvmfLuqBh",
          "urihash" : "YsqUmfuGvmfLuqBh",
          "sysuri" : "https://developer.arm.com/documentation/102716/1800/en",
          "systransactionid" : 861255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1515456060000,
          "topparentid" : 4796773,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1643909295000,
          "sysconcepts" : "bottlenecks ; clusters",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
          "concepts" : "bottlenecks ; clusters",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1648717411000,
          "permanentid" : "92b0d6132855e3f2fb500a86dee2460ef6d4808e84386d862f67f0b10c53",
          "syslanguage" : [ "English" ],
          "itemid" : "61fc10affa8173727a1b7359",
          "transactionid" : 861255,
          "title" : "About I/O behavior with Arm Performance Reports ",
          "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
          "date" : 1648717411000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging", "Benchmarking", "Optimization", "Profiling" ],
          "document_id" : "102716:1800:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers" ],
          "audience" : [ "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717411572269443,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 599,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102716/1800/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717407542,
          "syssize" : 599,
          "sysdate" : 1648717411000,
          "haslayout" : "1",
          "topparent" : "4796773",
          "label_version" : "1800",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4796773,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "This tutorial demonstrates how Arm Performance Reports shows the I/O behavior of the MADbench2 benchmark using real-world Cosmic Microwave Background (CMB) out-of-core processing workloads.",
          "wordcount" : 58,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717411000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102716/1800/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102716/1800/?lang=en",
          "modified" : 1645011391000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717411572269443,
          "uri" : "https://developer.arm.com/documentation/102716/1800/en",
          "syscollection" : "default"
        },
        "Title" : "About I/O behavior with Arm Performance Reports",
        "Uri" : "https://developer.arm.com/documentation/102716/1800/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102716/1800/en",
        "ClickUri" : "https://developer.arm.com/documentation/102716/1800/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102716/1800/en",
        "Excerpt" : "About I\\/O behavior with Arm Performance Reports Many HPC workloads have an increasingly significant I\\/O ... However, the performance of I\\/O systems varies widely between clusters, and over ...",
        "FirstSentences" : "About I\\/O behavior with Arm Performance Reports Many HPC workloads have an increasingly significant I\\/O component. However, the performance of I\\/O systems varies widely between clusters, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Performance Report for a workload of 4 processes on another system ",
        "document_number" : "102716",
        "document_version" : "1800",
        "content_type" : "Tutorial",
        "systopparent" : "4796773",
        "sysurihash" : "G9022zSð4d8djñXL",
        "urihash" : "G9022zSð4d8djñXL",
        "sysuri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-workload-of-4-processes-on-another-system",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1515456060000,
        "topparentid" : 4796773,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1643909295000,
        "sysconcepts" : "workload ; cores ; runs ; load ; high-contention ; faster CPU ; Improvement costs ; associated delays ; mode encountered ; breakdown shows ; type of hardware ; high-bandwidth ; per-process ; consumer-grade",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
        "attachmentparentid" : 4796773,
        "parentitem" : "61fc10affa8173727a1b7359",
        "concepts" : "workload ; cores ; runs ; load ; high-contention ; faster CPU ; Improvement costs ; associated delays ; mode encountered ; breakdown shows ; type of hardware ; high-bandwidth ; per-process ; consumer-grade",
        "documenttype" : "html",
        "isattachment" : "4796773",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1648717433000,
        "permanentid" : "e62dcfbdb540af1173f0fb38522176361f97ee6b70acf86b60e3fb1ebbb8",
        "syslanguage" : [ "English" ],
        "itemid" : "61fc10affa8173727a1b735e",
        "transactionid" : 861256,
        "title" : "Performance Report for a workload of 4 processes on another system ",
        "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
        "date" : 1648717433000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging", "Benchmarking", "Optimization", "Profiling" ],
        "document_id" : "102716:1800:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717433220275172,
        "sysisattachment" : "4796773",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4796773,
        "size" : 1560,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102716/1800/Performance-Report-for-a-workload-of-4-processes-on-another-system?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717407542,
        "syssize" : 1560,
        "sysdate" : 1648717433000,
        "haslayout" : "1",
        "topparent" : "4796773",
        "label_version" : "1800",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796773,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This tutorial demonstrates how Arm Performance Reports shows the I/O behavior of the MADbench2 benchmark using real-world Cosmic Microwave Background (CMB) out-of-core processing workloads.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717433000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102716/1800/Performance-Report-for-a-workload-of-4-processes-on-another-system?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102716/1800/Performance-Report-for-a-workload-of-4-processes-on-another-system?lang=en",
        "modified" : 1645011391000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717433220275172,
        "uri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-workload-of-4-processes-on-another-system",
        "syscollection" : "default"
      },
      "Title" : "Performance Report for a workload of 4 processes on another system",
      "Uri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-workload-of-4-processes-on-another-system",
      "PrintableUri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-workload-of-4-processes-on-another-system",
      "ClickUri" : "https://developer.arm.com/documentation/102716/1800/Performance-Report-for-a-workload-of-4-processes-on-another-system?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-workload-of-4-processes-on-another-system",
      "Excerpt" : "Workload: other system load with four processes Workload: other system specifications System behavior can ... In the following example, the system runs on an SSD hard drive which presents less ...",
      "FirstSentences" : "Workload: other system load with four processes Workload: other system specifications System behavior can vary widely depending on the type of hardware, requiring different solutions to achieve ..."
    } ],
    "totalNumberOfChildResults" : 5,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Performance Report for a high workload of 16 processes ",
      "document_number" : "102716",
      "document_version" : "1800",
      "content_type" : "Tutorial",
      "systopparent" : "4796773",
      "sysurihash" : "WGeHtNI1OX9mFUJM",
      "urihash" : "WGeHtNI1OX9mFUJM",
      "sysuri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-high-workload-of-16-processes",
      "systransactionid" : 861256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1515456060000,
      "topparentid" : 4796773,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1643909295000,
      "sysconcepts" : "disk ; workload ; spent ; run ; load ; read rate ; cache ; maximum limit ; inefficient orderings ; operations show ; collective MPI ; Hyperthreading",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
      "attachmentparentid" : 4796773,
      "parentitem" : "61fc10affa8173727a1b7359",
      "concepts" : "disk ; workload ; spent ; run ; load ; read rate ; cache ; maximum limit ; inefficient orderings ; operations show ; collective MPI ; Hyperthreading",
      "documenttype" : "html",
      "isattachment" : "4796773",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1648717434000,
      "permanentid" : "0225149d46d450b4847ebd2945de5c49f1d3b5b99903e0c86f117080f5a4",
      "syslanguage" : [ "English" ],
      "itemid" : "61fc10affa8173727a1b735d",
      "transactionid" : 861256,
      "title" : "Performance Report for a high workload of 16 processes ",
      "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
      "date" : 1648717434000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Debugging", "Benchmarking", "Optimization", "Profiling" ],
      "document_id" : "102716:1800:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers" ],
      "audience" : [ "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717434445509058,
      "sysisattachment" : "4796773",
      "navigationhierarchiescontenttype" : "Tutorial",
      "sysattachmentparentid" : 4796773,
      "size" : 1436,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102716/1800/Performance-Report-for-a-high-workload-of-16-processes?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717407542,
      "syssize" : 1436,
      "sysdate" : 1648717434000,
      "haslayout" : "1",
      "topparent" : "4796773",
      "label_version" : "1800",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4796773,
      "navigationhierarchiescategories" : [ "HPC" ],
      "content_description" : "This tutorial demonstrates how Arm Performance Reports shows the I/O behavior of the MADbench2 benchmark using real-world Cosmic Microwave Background (CMB) out-of-core processing workloads.",
      "wordcount" : 130,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717434000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102716/1800/Performance-Report-for-a-high-workload-of-16-processes?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102716/1800/Performance-Report-for-a-high-workload-of-16-processes?lang=en",
      "modified" : 1645011391000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717434445509058,
      "uri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-high-workload-of-16-processes",
      "syscollection" : "default"
    },
    "Title" : "Performance Report for a high workload of 16 processes",
    "Uri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-high-workload-of-16-processes",
    "PrintableUri" : "https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-high-workload-of-16-processes",
    "ClickUri" : "https://developer.arm.com/documentation/102716/1800/Performance-Report-for-a-high-workload-of-16-processes?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102716/1800/en/Performance-Report-for-a-high-workload-of-16-processes",
    "Excerpt" : "Workload: high workload with 16 processes Workload: high process load With the addition of five more processes taking the ... Hyperthreading further increases the number of processes to 24.",
    "FirstSentences" : "Workload: high workload with 16 processes Workload: high process load With the addition of five more processes taking the total to 16, the system begins to struggle with performance."
  }, {
    "title" : "Creating a new C project",
    "uri" : "https://developer.arm.com/documentation/102583/0100/en/Creating-a-new-C-project",
    "printableUri" : "https://developer.arm.com/documentation/102583/0100/en/Creating-a-new-C-project",
    "clickUri" : "https://developer.arm.com/documentation/102583/0100/Creating-a-new-C-project?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102583/0100/en/Creating-a-new-C-project",
    "excerpt" : "Creating a New C Project To create a new C project: In the Project name field, enter HelloWorld_GCC as the name of your project. Under Project type, select Executable > Empty Project.",
    "firstSentences" : "Creating a New C Project To create a new C project: In the Project name field, enter HelloWorld_GCC as the name of your project. Under Project type, select Executable > Empty Project. Under ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Linux Application Debugging using Arm DS",
      "uri" : "https://developer.arm.com/documentation/102583/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102583/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102583/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102583/0100/en",
      "excerpt" : "Overview This tutorial takes you through the process of creating a simple \\\"Hello World\\\" Linux ... The Cortex-A9 Fixed Virtual Platform (FVP) model is provided with an Arm Development Studio ...",
      "firstSentences" : "Overview This tutorial takes you through the process of creating a simple \\\"Hello World\\\" Linux application and then loading the application on a Cortex-A9 Fixed Virtual Platform (FVP) model ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Linux Application Debugging using Arm DS ",
        "document_number" : "102583",
        "document_version" : "0100",
        "content_type" : "tutorial",
        "systopparent" : "4857865",
        "sysurihash" : "E2DPhbxcgfbDzddH",
        "urihash" : "E2DPhbxcgfbDzddH",
        "sysuri" : "https://developer.arm.com/documentation/102583/0100/en",
        "systransactionid" : 861255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626912060000,
        "topparentid" : 4857865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637923206000,
        "sysconcepts" : "embedded Linux ; future releases ; model running ; Fixed Virtual Platform ; Cortex",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
        "concepts" : "embedded Linux ; future releases ; model running ; Fixed Virtual Platform ; Cortex",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1648717420000,
        "permanentid" : "ef948ec1f0e775a69859ca61e550104a26a442049f75bba54729c7c4d98d",
        "syslanguage" : [ "English" ],
        "itemid" : "61a0b98683e60c5c768e4165",
        "transactionid" : 861255,
        "title" : "Linux Application Debugging using Arm DS ",
        "products" : [ "Arm Development Studio" ],
        "date" : 1648717420000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102583:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717420721423690,
        "navigationhierarchiescontenttype" : "Tutorial",
        "size" : 554,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102583/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717395258,
        "syssize" : 554,
        "sysdate" : 1648717420000,
        "haslayout" : "1",
        "topparent" : "4857865",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4857865,
        "content_description" : "This tutorial tells you how to create a Hello World Linux application and load the application on a Cortex-A9 FVP model running Arm embedded Linux.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717420000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102583/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102583/0100/?lang=en",
        "modified" : 1637924349000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717420721423690,
        "uri" : "https://developer.arm.com/documentation/102583/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Linux Application Debugging using Arm DS",
      "Uri" : "https://developer.arm.com/documentation/102583/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102583/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102583/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102583/0100/en",
      "Excerpt" : "Overview This tutorial takes you through the process of creating a simple \\\"Hello World\\\" Linux ... The Cortex-A9 Fixed Virtual Platform (FVP) model is provided with an Arm Development Studio ...",
      "FirstSentences" : "Overview This tutorial takes you through the process of creating a simple \\\"Hello World\\\" Linux application and then loading the application on a Cortex-A9 Fixed Virtual Platform (FVP) model ..."
    },
    "childResults" : [ {
      "title" : "Creating a simple Hello World Linux application using C",
      "uri" : "https://developer.arm.com/documentation/102583/0100/en/Creating-a-simple-Hello-World-Linux-application-using-C",
      "printableUri" : "https://developer.arm.com/documentation/102583/0100/en/Creating-a-simple-Hello-World-Linux-application-using-C",
      "clickUri" : "https://developer.arm.com/documentation/102583/0100/Creating-a-simple-Hello-World-Linux-application-using-C?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102583/0100/en/Creating-a-simple-Hello-World-Linux-application-using-C",
      "excerpt" : "Creating a Simple Hello World Linux Application using C This tutorial assumes that you have installed an Arm DS ... If not, go to Arm Development Studio to install DS and acquire a license.",
      "firstSentences" : "Creating a Simple Hello World Linux Application using C This tutorial assumes that you have installed an Arm DS and acquired the license to use it. If not, go to Arm Development Studio to install ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Linux Application Debugging using Arm DS",
        "uri" : "https://developer.arm.com/documentation/102583/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102583/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102583/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102583/0100/en",
        "excerpt" : "Overview This tutorial takes you through the process of creating a simple \\\"Hello World\\\" Linux ... The Cortex-A9 Fixed Virtual Platform (FVP) model is provided with an Arm Development Studio ...",
        "firstSentences" : "Overview This tutorial takes you through the process of creating a simple \\\"Hello World\\\" Linux application and then loading the application on a Cortex-A9 Fixed Virtual Platform (FVP) model ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Linux Application Debugging using Arm DS ",
          "document_number" : "102583",
          "document_version" : "0100",
          "content_type" : "tutorial",
          "systopparent" : "4857865",
          "sysurihash" : "E2DPhbxcgfbDzddH",
          "urihash" : "E2DPhbxcgfbDzddH",
          "sysuri" : "https://developer.arm.com/documentation/102583/0100/en",
          "systransactionid" : 861255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1626912060000,
          "topparentid" : 4857865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637923206000,
          "sysconcepts" : "embedded Linux ; future releases ; model running ; Fixed Virtual Platform ; Cortex",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
          "concepts" : "embedded Linux ; future releases ; model running ; Fixed Virtual Platform ; Cortex",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1648717420000,
          "permanentid" : "ef948ec1f0e775a69859ca61e550104a26a442049f75bba54729c7c4d98d",
          "syslanguage" : [ "English" ],
          "itemid" : "61a0b98683e60c5c768e4165",
          "transactionid" : 861255,
          "title" : "Linux Application Debugging using Arm DS ",
          "products" : [ "Arm Development Studio" ],
          "date" : 1648717420000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102583:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717420721423690,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 554,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102583/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717395258,
          "syssize" : 554,
          "sysdate" : 1648717420000,
          "haslayout" : "1",
          "topparent" : "4857865",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4857865,
          "content_description" : "This tutorial tells you how to create a Hello World Linux application and load the application on a Cortex-A9 FVP model running Arm embedded Linux.",
          "wordcount" : 59,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717420000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102583/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102583/0100/?lang=en",
          "modified" : 1637924349000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717420721423690,
          "uri" : "https://developer.arm.com/documentation/102583/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Linux Application Debugging using Arm DS",
        "Uri" : "https://developer.arm.com/documentation/102583/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102583/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102583/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102583/0100/en",
        "Excerpt" : "Overview This tutorial takes you through the process of creating a simple \\\"Hello World\\\" Linux ... The Cortex-A9 Fixed Virtual Platform (FVP) model is provided with an Arm Development Studio ...",
        "FirstSentences" : "Overview This tutorial takes you through the process of creating a simple \\\"Hello World\\\" Linux application and then loading the application on a Cortex-A9 Fixed Virtual Platform (FVP) model ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Creating a simple Hello World Linux application using C ",
        "document_number" : "102583",
        "document_version" : "0100",
        "content_type" : "tutorial",
        "systopparent" : "4857865",
        "sysurihash" : "XðJñ8ðRkcZMdWJh4",
        "urihash" : "XðJñ8ðRkcZMdWJh4",
        "sysuri" : "https://developer.arm.com/documentation/102583/0100/en/Creating-a-simple-Hello-World-Linux-application-using-C",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626912060000,
        "topparentid" : 4857865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637923206000,
        "sysconcepts" : "Linaro arm-linux-gnueabihf ; Development Studio ; Arm Embedded ; toolchain ; source file ; Fixed Virtual Platform ; linker options ; settings",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
        "attachmentparentid" : 4857865,
        "parentitem" : "61a0b98683e60c5c768e4165",
        "concepts" : "Linaro arm-linux-gnueabihf ; Development Studio ; Arm Embedded ; toolchain ; source file ; Fixed Virtual Platform ; linker options ; settings",
        "documenttype" : "html",
        "isattachment" : "4857865",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1648717433000,
        "permanentid" : "6c6ee57fe548f2ec655f3dd8cf0c5eab7731d387b07e4211ccc34126a832",
        "syslanguage" : [ "English" ],
        "itemid" : "61a0b98683e60c5c768e4167",
        "transactionid" : 861256,
        "title" : "Creating a simple Hello World Linux application using C ",
        "products" : [ "Arm Development Studio" ],
        "date" : 1648717433000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102583:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717433089001392,
        "sysisattachment" : "4857865",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4857865,
        "size" : 914,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102583/0100/Creating-a-simple-Hello-World-Linux-application-using-C?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717395258,
        "syssize" : 914,
        "sysdate" : 1648717433000,
        "haslayout" : "1",
        "topparent" : "4857865",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4857865,
        "content_description" : "This tutorial tells you how to create a Hello World Linux application and load the application on a Cortex-A9 FVP model running Arm embedded Linux.",
        "wordcount" : 76,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717433000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102583/0100/Creating-a-simple-Hello-World-Linux-application-using-C?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102583/0100/Creating-a-simple-Hello-World-Linux-application-using-C?lang=en",
        "modified" : 1637924349000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717433089001392,
        "uri" : "https://developer.arm.com/documentation/102583/0100/en/Creating-a-simple-Hello-World-Linux-application-using-C",
        "syscollection" : "default"
      },
      "Title" : "Creating a simple Hello World Linux application using C",
      "Uri" : "https://developer.arm.com/documentation/102583/0100/en/Creating-a-simple-Hello-World-Linux-application-using-C",
      "PrintableUri" : "https://developer.arm.com/documentation/102583/0100/en/Creating-a-simple-Hello-World-Linux-application-using-C",
      "ClickUri" : "https://developer.arm.com/documentation/102583/0100/Creating-a-simple-Hello-World-Linux-application-using-C?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102583/0100/en/Creating-a-simple-Hello-World-Linux-application-using-C",
      "Excerpt" : "Creating a Simple Hello World Linux Application using C This tutorial assumes that you have installed an Arm DS ... If not, go to Arm Development Studio to install DS and acquire a license.",
      "FirstSentences" : "Creating a Simple Hello World Linux Application using C This tutorial assumes that you have installed an Arm DS and acquired the license to use it. If not, go to Arm Development Studio to install ..."
    }, {
      "title" : "Creating an Arm DS debug configuration and connecting to a FVP model",
      "uri" : "https://developer.arm.com/documentation/102583/0100/en/Creating-an-Arm-DS-debug-configuration-and-connecting-to-a-FVP-model",
      "printableUri" : "https://developer.arm.com/documentation/102583/0100/en/Creating-an-Arm-DS-debug-configuration-and-connecting-to-a-FVP-model",
      "clickUri" : "https://developer.arm.com/documentation/102583/0100/Creating-an-Arm-DS-debug-configuration-and-connecting-to-a-FVP-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102583/0100/en/Creating-an-Arm-DS-debug-configuration-and-connecting-to-a-FVP-model",
      "excerpt" : "Creating an Arm DS debug configuration and connecting to a FVP model To create a debug configuration and ... In the Debug Configurations dialog, select Generic Arm C\\/C++ Application from the ...",
      "firstSentences" : "Creating an Arm DS debug configuration and connecting to a FVP model To create a debug configuration and connect to FVP: From the Arm DS main menu, select Run > Debug Configurations. In the Debug ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Linux Application Debugging using Arm DS",
        "uri" : "https://developer.arm.com/documentation/102583/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102583/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102583/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102583/0100/en",
        "excerpt" : "Overview This tutorial takes you through the process of creating a simple \\\"Hello World\\\" Linux ... The Cortex-A9 Fixed Virtual Platform (FVP) model is provided with an Arm Development Studio ...",
        "firstSentences" : "Overview This tutorial takes you through the process of creating a simple \\\"Hello World\\\" Linux application and then loading the application on a Cortex-A9 Fixed Virtual Platform (FVP) model ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Linux Application Debugging using Arm DS ",
          "document_number" : "102583",
          "document_version" : "0100",
          "content_type" : "tutorial",
          "systopparent" : "4857865",
          "sysurihash" : "E2DPhbxcgfbDzddH",
          "urihash" : "E2DPhbxcgfbDzddH",
          "sysuri" : "https://developer.arm.com/documentation/102583/0100/en",
          "systransactionid" : 861255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1626912060000,
          "topparentid" : 4857865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637923206000,
          "sysconcepts" : "embedded Linux ; future releases ; model running ; Fixed Virtual Platform ; Cortex",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
          "concepts" : "embedded Linux ; future releases ; model running ; Fixed Virtual Platform ; Cortex",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1648717420000,
          "permanentid" : "ef948ec1f0e775a69859ca61e550104a26a442049f75bba54729c7c4d98d",
          "syslanguage" : [ "English" ],
          "itemid" : "61a0b98683e60c5c768e4165",
          "transactionid" : 861255,
          "title" : "Linux Application Debugging using Arm DS ",
          "products" : [ "Arm Development Studio" ],
          "date" : 1648717420000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102583:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717420721423690,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 554,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102583/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717395258,
          "syssize" : 554,
          "sysdate" : 1648717420000,
          "haslayout" : "1",
          "topparent" : "4857865",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4857865,
          "content_description" : "This tutorial tells you how to create a Hello World Linux application and load the application on a Cortex-A9 FVP model running Arm embedded Linux.",
          "wordcount" : 59,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717420000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102583/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102583/0100/?lang=en",
          "modified" : 1637924349000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717420721423690,
          "uri" : "https://developer.arm.com/documentation/102583/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Linux Application Debugging using Arm DS",
        "Uri" : "https://developer.arm.com/documentation/102583/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102583/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102583/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102583/0100/en",
        "Excerpt" : "Overview This tutorial takes you through the process of creating a simple \\\"Hello World\\\" Linux ... The Cortex-A9 Fixed Virtual Platform (FVP) model is provided with an Arm Development Studio ...",
        "FirstSentences" : "Overview This tutorial takes you through the process of creating a simple \\\"Hello World\\\" Linux application and then loading the application on a Cortex-A9 Fixed Virtual Platform (FVP) model ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Creating an Arm DS debug configuration and connecting to a FVP model ",
        "document_number" : "102583",
        "document_version" : "0100",
        "content_type" : "tutorial",
        "systopparent" : "4857865",
        "sysurihash" : "ZKkzLP75bPBVvaee",
        "urihash" : "ZKkzLP75bPBVvaee",
        "sysuri" : "https://developer.arm.com/documentation/102583/0100/en/Creating-an-Arm-DS-debug-configuration-and-connecting-to-a-FVP-model",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626912060000,
        "topparentid" : 4857865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637923206000,
        "sysconcepts" : "configuration ; Arm Embedded Linux ; target ; entry ; debugger ; mount ; tab ; connection ; Control view ; Perspective Switch ; required symbols ; writeable directory ; Start gdbserver ; A9x4 pre-configured",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
        "attachmentparentid" : 4857865,
        "parentitem" : "61a0b98683e60c5c768e4165",
        "concepts" : "configuration ; Arm Embedded Linux ; target ; entry ; debugger ; mount ; tab ; connection ; Control view ; Perspective Switch ; required symbols ; writeable directory ; Start gdbserver ; A9x4 pre-configured",
        "documenttype" : "html",
        "isattachment" : "4857865",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1648717432000,
        "permanentid" : "dbd78dbafe6b913b97186a6129e729bf42162bf5eb9fa21c6e542b9c7379",
        "syslanguage" : [ "English" ],
        "itemid" : "61a0b98783e60c5c768e416c",
        "transactionid" : 861256,
        "title" : "Creating an Arm DS debug configuration and connecting to a FVP model ",
        "products" : [ "Arm Development Studio" ],
        "date" : 1648717432000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102583:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717432387409367,
        "sysisattachment" : "4857865",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4857865,
        "size" : 2136,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102583/0100/Creating-an-Arm-DS-debug-configuration-and-connecting-to-a-FVP-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717395258,
        "syssize" : 2136,
        "sysdate" : 1648717432000,
        "haslayout" : "1",
        "topparent" : "4857865",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4857865,
        "content_description" : "This tutorial tells you how to create a Hello World Linux application and load the application on a Cortex-A9 FVP model running Arm embedded Linux.",
        "wordcount" : 122,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717432000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102583/0100/Creating-an-Arm-DS-debug-configuration-and-connecting-to-a-FVP-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102583/0100/Creating-an-Arm-DS-debug-configuration-and-connecting-to-a-FVP-model?lang=en",
        "modified" : 1637924349000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717432387409367,
        "uri" : "https://developer.arm.com/documentation/102583/0100/en/Creating-an-Arm-DS-debug-configuration-and-connecting-to-a-FVP-model",
        "syscollection" : "default"
      },
      "Title" : "Creating an Arm DS debug configuration and connecting to a FVP model",
      "Uri" : "https://developer.arm.com/documentation/102583/0100/en/Creating-an-Arm-DS-debug-configuration-and-connecting-to-a-FVP-model",
      "PrintableUri" : "https://developer.arm.com/documentation/102583/0100/en/Creating-an-Arm-DS-debug-configuration-and-connecting-to-a-FVP-model",
      "ClickUri" : "https://developer.arm.com/documentation/102583/0100/Creating-an-Arm-DS-debug-configuration-and-connecting-to-a-FVP-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102583/0100/en/Creating-an-Arm-DS-debug-configuration-and-connecting-to-a-FVP-model",
      "Excerpt" : "Creating an Arm DS debug configuration and connecting to a FVP model To create a debug configuration and ... In the Debug Configurations dialog, select Generic Arm C\\/C++ Application from the ...",
      "FirstSentences" : "Creating an Arm DS debug configuration and connecting to a FVP model To create a debug configuration and connect to FVP: From the Arm DS main menu, select Run > Debug Configurations. In the Debug ..."
    }, {
      "title" : "Stepping through the application",
      "uri" : "https://developer.arm.com/documentation/102583/0100/en/Stepping-through-the-application",
      "printableUri" : "https://developer.arm.com/documentation/102583/0100/en/Stepping-through-the-application",
      "clickUri" : "https://developer.arm.com/documentation/102583/0100/Stepping-through-the-application?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102583/0100/en/Stepping-through-the-application",
      "excerpt" : "Stepping through the application Use the controls provided in the Debug Control view to ... Click Pause to interrupt or pause processing code. Click Step Through to step through the code.",
      "firstSentences" : "Stepping through the application Use the controls provided in the Debug Control view to step through the application: Click Continue to continue processing code. Click Pause to interrupt or pause ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Linux Application Debugging using Arm DS",
        "uri" : "https://developer.arm.com/documentation/102583/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102583/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102583/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102583/0100/en",
        "excerpt" : "Overview This tutorial takes you through the process of creating a simple \\\"Hello World\\\" Linux ... The Cortex-A9 Fixed Virtual Platform (FVP) model is provided with an Arm Development Studio ...",
        "firstSentences" : "Overview This tutorial takes you through the process of creating a simple \\\"Hello World\\\" Linux application and then loading the application on a Cortex-A9 Fixed Virtual Platform (FVP) model ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Linux Application Debugging using Arm DS ",
          "document_number" : "102583",
          "document_version" : "0100",
          "content_type" : "tutorial",
          "systopparent" : "4857865",
          "sysurihash" : "E2DPhbxcgfbDzddH",
          "urihash" : "E2DPhbxcgfbDzddH",
          "sysuri" : "https://developer.arm.com/documentation/102583/0100/en",
          "systransactionid" : 861255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1626912060000,
          "topparentid" : 4857865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637923206000,
          "sysconcepts" : "embedded Linux ; future releases ; model running ; Fixed Virtual Platform ; Cortex",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
          "concepts" : "embedded Linux ; future releases ; model running ; Fixed Virtual Platform ; Cortex",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1648717420000,
          "permanentid" : "ef948ec1f0e775a69859ca61e550104a26a442049f75bba54729c7c4d98d",
          "syslanguage" : [ "English" ],
          "itemid" : "61a0b98683e60c5c768e4165",
          "transactionid" : 861255,
          "title" : "Linux Application Debugging using Arm DS ",
          "products" : [ "Arm Development Studio" ],
          "date" : 1648717420000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102583:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717420721423690,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 554,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102583/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717395258,
          "syssize" : 554,
          "sysdate" : 1648717420000,
          "haslayout" : "1",
          "topparent" : "4857865",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4857865,
          "content_description" : "This tutorial tells you how to create a Hello World Linux application and load the application on a Cortex-A9 FVP model running Arm embedded Linux.",
          "wordcount" : 59,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717420000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102583/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102583/0100/?lang=en",
          "modified" : 1637924349000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717420721423690,
          "uri" : "https://developer.arm.com/documentation/102583/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Linux Application Debugging using Arm DS",
        "Uri" : "https://developer.arm.com/documentation/102583/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102583/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102583/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102583/0100/en",
        "Excerpt" : "Overview This tutorial takes you through the process of creating a simple \\\"Hello World\\\" Linux ... The Cortex-A9 Fixed Virtual Platform (FVP) model is provided with an Arm Development Studio ...",
        "FirstSentences" : "Overview This tutorial takes you through the process of creating a simple \\\"Hello World\\\" Linux application and then loading the application on a Cortex-A9 Fixed Virtual Platform (FVP) model ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Stepping through the application ",
        "document_number" : "102583",
        "document_version" : "0100",
        "content_type" : "tutorial",
        "systopparent" : "4857865",
        "sysurihash" : "IkwqkrYpPxayVZb3",
        "urihash" : "IkwqkrYpPxayVZb3",
        "sysuri" : "https://developer.arm.com/documentation/102583/0100/en/Stepping-through-the-application",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626912060000,
        "topparentid" : 4857865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637923206000,
        "sysconcepts" : "processing code ; controls ; instructions ; toggle",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
        "attachmentparentid" : 4857865,
        "parentitem" : "61a0b98683e60c5c768e4165",
        "concepts" : "processing code ; controls ; instructions ; toggle",
        "documenttype" : "html",
        "isattachment" : "4857865",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1648717431000,
        "permanentid" : "d2cd33a335a1f93ac8ebf2e928c2d3756afa176ee0a3b6f7a1f2a13e4ede",
        "syslanguage" : [ "English" ],
        "itemid" : "61a0b98783e60c5c768e416e",
        "transactionid" : 861256,
        "title" : "Stepping through the application ",
        "products" : [ "Arm Development Studio" ],
        "date" : 1648717431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102583:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717431744184598,
        "sysisattachment" : "4857865",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4857865,
        "size" : 459,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102583/0100/Stepping-through-the-application?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717395258,
        "syssize" : 459,
        "sysdate" : 1648717431000,
        "haslayout" : "1",
        "topparent" : "4857865",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4857865,
        "content_description" : "This tutorial tells you how to create a Hello World Linux application and load the application on a Cortex-A9 FVP model running Arm embedded Linux.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102583/0100/Stepping-through-the-application?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102583/0100/Stepping-through-the-application?lang=en",
        "modified" : 1637924349000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717431744184598,
        "uri" : "https://developer.arm.com/documentation/102583/0100/en/Stepping-through-the-application",
        "syscollection" : "default"
      },
      "Title" : "Stepping through the application",
      "Uri" : "https://developer.arm.com/documentation/102583/0100/en/Stepping-through-the-application",
      "PrintableUri" : "https://developer.arm.com/documentation/102583/0100/en/Stepping-through-the-application",
      "ClickUri" : "https://developer.arm.com/documentation/102583/0100/Stepping-through-the-application?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102583/0100/en/Stepping-through-the-application",
      "Excerpt" : "Stepping through the application Use the controls provided in the Debug Control view to ... Click Pause to interrupt or pause processing code. Click Step Through to step through the code.",
      "FirstSentences" : "Stepping through the application Use the controls provided in the Debug Control view to step through the application: Click Continue to continue processing code. Click Pause to interrupt or pause ..."
    } ],
    "totalNumberOfChildResults" : 10,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Creating a new C project ",
      "document_number" : "102583",
      "document_version" : "0100",
      "content_type" : "tutorial",
      "systopparent" : "4857865",
      "sysurihash" : "DqOQeT6fz62zknr0",
      "urihash" : "DqOQeT6fz62zknr0",
      "sysuri" : "https://developer.arm.com/documentation/102583/0100/en/Creating-a-new-C-project",
      "systransactionid" : 861256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1626912060000,
      "topparentid" : 4857865,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1637923206000,
      "sysconcepts" : "toolchain ; HelloWorld ; Explorer view ; arm-linux-gnueabihf",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
      "attachmentparentid" : 4857865,
      "parentitem" : "61a0b98683e60c5c768e4165",
      "concepts" : "toolchain ; HelloWorld ; Explorer view ; arm-linux-gnueabihf",
      "documenttype" : "html",
      "isattachment" : "4857865",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1648717434000,
      "permanentid" : "51a6d5ac0b98dc449d4629e165dc6b71ad8c01105367b47ba1858346fd9d",
      "syslanguage" : [ "English" ],
      "itemid" : "61a0b98783e60c5c768e4168",
      "transactionid" : 861256,
      "title" : "Creating a new C project ",
      "products" : [ "Arm Development Studio" ],
      "date" : 1648717434000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102583:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717434100013512,
      "sysisattachment" : "4857865",
      "navigationhierarchiescontenttype" : "Tutorial",
      "sysattachmentparentid" : 4857865,
      "size" : 463,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102583/0100/Creating-a-new-C-project?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717395258,
      "syssize" : 463,
      "sysdate" : 1648717434000,
      "haslayout" : "1",
      "topparent" : "4857865",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4857865,
      "content_description" : "This tutorial tells you how to create a Hello World Linux application and load the application on a Cortex-A9 FVP model running Arm embedded Linux.",
      "wordcount" : 43,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717434000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102583/0100/Creating-a-new-C-project?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102583/0100/Creating-a-new-C-project?lang=en",
      "modified" : 1637924349000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717434100013512,
      "uri" : "https://developer.arm.com/documentation/102583/0100/en/Creating-a-new-C-project",
      "syscollection" : "default"
    },
    "Title" : "Creating a new C project",
    "Uri" : "https://developer.arm.com/documentation/102583/0100/en/Creating-a-new-C-project",
    "PrintableUri" : "https://developer.arm.com/documentation/102583/0100/en/Creating-a-new-C-project",
    "ClickUri" : "https://developer.arm.com/documentation/102583/0100/Creating-a-new-C-project?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102583/0100/en/Creating-a-new-C-project",
    "Excerpt" : "Creating a New C Project To create a new C project: In the Project name field, enter HelloWorld_GCC as the name of your project. Under Project type, select Executable > Empty Project.",
    "FirstSentences" : "Creating a New C Project To create a new C project: In the Project name field, enter HelloWorld_GCC as the name of your project. Under Project type, select Executable > Empty Project. Under ..."
  }, {
    "title" : "C166: Expansion Buffer Overflow Error",
    "uri" : "https://developer.arm.com/documentation/ka002572/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002572/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002572/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002572/1-0/en",
    "excerpt" : "Article ID: KA002572 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential ... ANSWER This problem typically occurs when there is a problem in a C macro definition.",
    "firstSentences" : "Article ID: KA002572 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential QUESTION While using the Keil C166 compiler Version 3.11, I encountered the following error: ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "C166: Expansion Buffer Overflow Error ",
      "document_number" : "ka002572",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522551",
      "sysurihash" : "blUCu3kVkBwAUdrj",
      "urihash" : "blUCu3kVkBwAUdrj",
      "sysuri" : "https://developer.arm.com/documentation/ka002572/1-0/en",
      "systransactionid" : 861256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614689784000,
      "topparentid" : 4522551,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614689877000,
      "sysconcepts" : "macro definitions ; missing parenthesis",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "macro definitions ; missing parenthesis",
      "documenttype" : "html",
      "sysindexeddate" : 1648717433000,
      "permanentid" : "e4eff7384cd0c1922554f19da931efb4dd438ca857f1418089e4f185ea8f",
      "syslanguage" : [ "English" ],
      "itemid" : "603e3655ee937942ba2ff0d8",
      "transactionid" : 861256,
      "title" : "C166: Expansion Buffer Overflow Error ",
      "products" : [ "A166", "CA166", "PK166" ],
      "date" : 1648717433000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002572:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717433972928039,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 669,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002572/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717392038,
      "syssize" : 669,
      "sysdate" : 1648717433000,
      "haslayout" : "1",
      "topparent" : "4522551",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522551,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 78,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717433000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002572/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002572/1-0/?lang=en",
      "modified" : 1614689877000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717433972928039,
      "uri" : "https://developer.arm.com/documentation/ka002572/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C166: Expansion Buffer Overflow Error",
    "Uri" : "https://developer.arm.com/documentation/ka002572/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002572/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002572/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002572/1-0/en",
    "Excerpt" : "Article ID: KA002572 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential ... ANSWER This problem typically occurs when there is a problem in a C macro definition.",
    "FirstSentences" : "Article ID: KA002572 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential QUESTION While using the Keil C166 compiler Version 3.11, I encountered the following error: ..."
  }, {
    "title" : "Micro-DMA Controller (PL230) Errata Notice",
    "uri" : "https://developer.arm.com/documentation/prdc008569/a/en/pdf/PL230_r0p0_00rel0_errata_v3.0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/prdc008569/a/en/pdf/PL230_r0p0_00rel0_errata_v3.0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed6416eca06a95ce53f92a2",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc008569/a/en/pdf/PL230_r0p0_00rel0_errata_v3.0.pdf",
    "excerpt" : "Date of Issue: 05-May-2009 ... ERRATA SUMMARY TABLE ... ERRATA - CATEGORY 3 ... 603116: ARM Errata Notice ... Incorrect OVL warning \"PL230_W01: paddr[1:0] is non-zero\" ERRATA - DOCUMENTATION",
    "firstSentences" : "Date of Issue: 05-May-2009 ... ARM Errata Notice Micro-DMA Controller (PL230) Document Revision 3.0 ARM PrimeCell® Micro-DMA Controller (PL230) Errata Notice This document contains all errata known at ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Micro-DMA Controller (PL230) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/prdc008569/a/en",
      "printableUri" : "https://developer.arm.com/documentation/prdc008569/a/en",
      "clickUri" : "https://developer.arm.com/documentation/prdc008569/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc008569/a/en",
      "excerpt" : "Micro-DMA Controller (PL230) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Micro-DMA Controller (PL230) Errata Notice This document is only available in a PDF version. Click Download to view. Micro-DMA Controller (PL230) Errata Notice DMA Controller",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Micro-DMA Controller (PL230) Errata Notice ",
        "document_number" : "prdc008569",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3687293",
        "sysurihash" : "wPdOMX8RwiqKvMTb",
        "urihash" : "wPdOMX8RwiqKvMTb",
        "sysuri" : "https://developer.arm.com/documentation/prdc008569/a/en",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1242349261000,
        "topparentid" : 3687293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1591099758000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717433000,
        "permanentid" : "7a4b777597b403cf50b3f7d2f6398f796813ec93bb08d6df7460f61e2f26",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed6416eca06a95ce53f929f",
        "transactionid" : 861256,
        "title" : "Micro-DMA Controller (PL230) Errata Notice ",
        "products" : [ "DMA Controller" ],
        "date" : 1648717433000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "prdc008569:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717433324486434,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 174,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/prdc008569/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717404299,
        "syssize" : 174,
        "sysdate" : 1648717433000,
        "haslayout" : "1",
        "topparent" : "3687293",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687293,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0 of MicroDMA Controller",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717433000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/prdc008569/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/prdc008569/a/?lang=en",
        "modified" : 1644250236000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717433324486434,
        "uri" : "https://developer.arm.com/documentation/prdc008569/a/en",
        "syscollection" : "default"
      },
      "Title" : "Micro-DMA Controller (PL230) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/prdc008569/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/prdc008569/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/prdc008569/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc008569/a/en",
      "Excerpt" : "Micro-DMA Controller (PL230) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Micro-DMA Controller (PL230) Errata Notice This document is only available in a PDF version. Click Download to view. Micro-DMA Controller (PL230) Errata Notice DMA Controller"
    },
    "childResults" : [ {
      "title" : "Micro-DMA Controller (PL230) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/prdc008569/a/en",
      "printableUri" : "https://developer.arm.com/documentation/prdc008569/a/en",
      "clickUri" : "https://developer.arm.com/documentation/prdc008569/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc008569/a/en",
      "excerpt" : "Micro-DMA Controller (PL230) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Micro-DMA Controller (PL230) Errata Notice This document is only available in a PDF version. Click Download to view. Micro-DMA Controller (PL230) Errata Notice DMA Controller",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Micro-DMA Controller (PL230) Errata Notice ",
        "document_number" : "prdc008569",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3687293",
        "sysurihash" : "wPdOMX8RwiqKvMTb",
        "urihash" : "wPdOMX8RwiqKvMTb",
        "sysuri" : "https://developer.arm.com/documentation/prdc008569/a/en",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1242349261000,
        "topparentid" : 3687293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1591099758000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717433000,
        "permanentid" : "7a4b777597b403cf50b3f7d2f6398f796813ec93bb08d6df7460f61e2f26",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed6416eca06a95ce53f929f",
        "transactionid" : 861256,
        "title" : "Micro-DMA Controller (PL230) Errata Notice ",
        "products" : [ "DMA Controller" ],
        "date" : 1648717433000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "prdc008569:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717433324486434,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 174,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/prdc008569/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717404299,
        "syssize" : 174,
        "sysdate" : 1648717433000,
        "haslayout" : "1",
        "topparent" : "3687293",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687293,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0 of MicroDMA Controller",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717433000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/prdc008569/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/prdc008569/a/?lang=en",
        "modified" : 1644250236000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717433324486434,
        "uri" : "https://developer.arm.com/documentation/prdc008569/a/en",
        "syscollection" : "default"
      },
      "Title" : "Micro-DMA Controller (PL230) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/prdc008569/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/prdc008569/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/prdc008569/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc008569/a/en",
      "Excerpt" : "Micro-DMA Controller (PL230) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Micro-DMA Controller (PL230) Errata Notice This document is only available in a PDF version. Click Download to view. Micro-DMA Controller (PL230) Errata Notice DMA Controller"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Micro-DMA Controller (PL230) Errata Notice ",
      "document_number" : "prdc008569",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "3687293",
      "sysauthor" : "stuken01",
      "sysurihash" : "WFSjm3VVJjCpñteP",
      "urihash" : "WFSjm3VVJjCpñteP",
      "sysuri" : "https://developer.arm.com/documentation/prdc008569/a/en/pdf/PL230_r0p0_00rel0_errata_v3.0.pdf",
      "systransactionid" : 861256,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1242349261000,
      "topparentid" : 3687293,
      "numberofpages" : 12,
      "sysconcepts" : "APB register ; master ; dma ; OVL assertions ; aligned accesses ; majority of applications ; levels of severity ; errata ; limitations ; Reference Manual ; μDMA Controller ; simulator command ; inputs paddr ; specified features ; write-only the user ; work-around",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3687293,
      "parentitem" : "5ed6416eca06a95ce53f929f",
      "concepts" : "APB register ; master ; dma ; OVL assertions ; aligned accesses ; majority of applications ; levels of severity ; errata ; limitations ; Reference Manual ; μDMA Controller ; simulator command ; inputs paddr ; specified features ; write-only the user ; work-around",
      "documenttype" : "pdf",
      "isattachment" : "3687293",
      "sysindexeddate" : 1648717433000,
      "permanentid" : "802c75542474a7fbcb310de9c0c0cd56a43f5139ee0f0dd956f296085b54",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed6416eca06a95ce53f92a2",
      "transactionid" : 861256,
      "title" : "Micro-DMA Controller (PL230) Errata Notice ",
      "date" : 1648717433000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "prdc008569:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717433727053120,
      "sysisattachment" : "3687293",
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "sysattachmentparentid" : 3687293,
      "size" : 61656,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed6416eca06a95ce53f92a2",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717405358,
      "syssize" : 61656,
      "sysdate" : 1648717433000,
      "topparent" : "3687293",
      "author" : "stuken01",
      "label_version" : "r0p0",
      "systopparentid" : 3687293,
      "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0 of MicroDMA Controller",
      "wordcount" : 338,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717433000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed6416eca06a95ce53f92a2",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717433727053120,
      "uri" : "https://developer.arm.com/documentation/prdc008569/a/en/pdf/PL230_r0p0_00rel0_errata_v3.0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Micro-DMA Controller (PL230) Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/prdc008569/a/en/pdf/PL230_r0p0_00rel0_errata_v3.0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/prdc008569/a/en/pdf/PL230_r0p0_00rel0_errata_v3.0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed6416eca06a95ce53f92a2",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc008569/a/en/pdf/PL230_r0p0_00rel0_errata_v3.0.pdf",
    "Excerpt" : "Date of Issue: 05-May-2009 ... ERRATA SUMMARY TABLE ... ERRATA - CATEGORY 3 ... 603116: ARM Errata Notice ... Incorrect OVL warning \"PL230_W01: paddr[1:0] is non-zero\" ERRATA - DOCUMENTATION",
    "FirstSentences" : "Date of Issue: 05-May-2009 ... ARM Errata Notice Micro-DMA Controller (PL230) Document Revision 3.0 ARM PrimeCell® Micro-DMA Controller (PL230) Errata Notice This document contains all errata known at ..."
  }, {
    "title" : "How does the Cortex-A76 MPMM work?",
    "uri" : "https://developer.arm.com/documentation/ka001827/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001827/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001827/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001827/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "How does the Cortex-A76 MPMM work? ",
      "document_number" : "ka001827",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4178584",
      "sysurihash" : "sjYcyDeD2FGyG0BH",
      "urihash" : "sjYcyDeD2FGyG0BH",
      "sysuri" : "https://developer.arm.com/documentation/ka001827/1-0/en",
      "systransactionid" : 861256,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1600282311000,
      "topparentid" : 4178584,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1600282354000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648717432000,
      "permanentid" : "1c68c602a4383ed12651cbd38b8dba0b7170df7ab563e6b16a60bb0d1420",
      "syslanguage" : [ "English" ],
      "itemid" : "5f625ef2235b3560a01ec641",
      "transactionid" : 861256,
      "title" : "How does the Cortex-A76 MPMM work? ",
      "products" : [ "MP052" ],
      "date" : 1648717432000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001827:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717432267251529,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001827/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717388953,
      "syssize" : 63,
      "sysdate" : 1648717432000,
      "haslayout" : "1",
      "topparent" : "4178584",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4178584,
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717432000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001827/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001827/1-0/?lang=en",
      "modified" : 1600282354000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717432267251529,
      "uri" : "https://developer.arm.com/documentation/ka001827/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How does the Cortex-A76 MPMM work?",
    "Uri" : "https://developer.arm.com/documentation/ka001827/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001827/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001827/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001827/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) Software Developers Errata Notice",
    "uri" : "https://developer.arm.com/documentation/uan0011/b/en/pdf/corelink_pl310_software_developers_errata_notice_r1_UAN0011B_.pdf",
    "printableUri" : "https://developer.arm.com/documentation/uan0011/b/en/pdf/corelink_pl310_software_developers_errata_notice_r1_UAN0011B_.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fa3f1ffb1a7c5445f2918c1",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/uan0011/b/en/pdf/corelink_pl310_software_developers_errata_notice_r1_UAN0011B_.pdf",
    "excerpt" : "B ... You shall be responsible for ensuring that any use, duplication or disclosure of this ... Copyright © 2012 ARM Limited. All rights reserved. Non-Confidential ARM UAN 0011B ... iv",
    "firstSentences" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) r1 releases Software Developers Errata Notice Copyright © 2012 ARM Limited. All rights reserved. ARM UAN 0011B (ID102712) ii ARM CoreLink ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) Software Developers Errata Notice",
      "uri" : "https://developer.arm.com/documentation/uan0011/b/en",
      "printableUri" : "https://developer.arm.com/documentation/uan0011/b/en",
      "clickUri" : "https://developer.arm.com/documentation/uan0011/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/uan0011/b/en",
      "excerpt" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) Software Developers Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) Software Developers Errata Notice This document is only available in a PDF version. Click Download to view. ARM CoreLink Level 2 Cache ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) Software Developers Errata Notice ",
        "document_number" : "uan0011",
        "document_version" : "b",
        "content_type" : "sden",
        "systopparent" : "4176570",
        "sysurihash" : "CSjlAkkl4hmofBdE",
        "urihash" : "CSjlAkkl4hmofBdE",
        "sysuri" : "https://developer.arm.com/documentation/uan0011/b/en",
        "systransactionid" : 861255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594129445000,
        "topparentid" : 4176570,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604579839000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717418000,
        "permanentid" : "51fb122a02904fb05b4005ef42869f5e801ce65ff8b743f9a8ed7020c9d9",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa3f1ffb1a7c5445f2918bf",
        "transactionid" : 861255,
        "title" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) Software Developers Errata Notice ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648717418000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "uan0011:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717418499062062,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 273,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/uan0011/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717414321,
        "syssize" : 273,
        "sysdate" : 1648717418000,
        "haslayout" : "1",
        "topparent" : "4176570",
        "label_version" : "b",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4176570,
        "content_description" : "This document describes the errata notices for ARM CoreLink Level 2 Cache Controller L2C-310 (PL310).",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717418000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/uan0011/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/uan0011/b/?lang=en",
        "modified" : 1644933500000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717418499062062,
        "uri" : "https://developer.arm.com/documentation/uan0011/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) Software Developers Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/uan0011/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/uan0011/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/uan0011/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/uan0011/b/en",
      "Excerpt" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) Software Developers Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) Software Developers Errata Notice This document is only available in a PDF version. Click Download to view. ARM CoreLink Level 2 Cache ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) Software Developers Errata Notice",
      "uri" : "https://developer.arm.com/documentation/uan0011/b/en",
      "printableUri" : "https://developer.arm.com/documentation/uan0011/b/en",
      "clickUri" : "https://developer.arm.com/documentation/uan0011/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/uan0011/b/en",
      "excerpt" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) Software Developers Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) Software Developers Errata Notice This document is only available in a PDF version. Click Download to view. ARM CoreLink Level 2 Cache ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) Software Developers Errata Notice ",
        "document_number" : "uan0011",
        "document_version" : "b",
        "content_type" : "sden",
        "systopparent" : "4176570",
        "sysurihash" : "CSjlAkkl4hmofBdE",
        "urihash" : "CSjlAkkl4hmofBdE",
        "sysuri" : "https://developer.arm.com/documentation/uan0011/b/en",
        "systransactionid" : 861255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594129445000,
        "topparentid" : 4176570,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604579839000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717418000,
        "permanentid" : "51fb122a02904fb05b4005ef42869f5e801ce65ff8b743f9a8ed7020c9d9",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa3f1ffb1a7c5445f2918bf",
        "transactionid" : 861255,
        "title" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) Software Developers Errata Notice ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648717418000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "uan0011:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717418499062062,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 273,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/uan0011/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717414321,
        "syssize" : 273,
        "sysdate" : 1648717418000,
        "haslayout" : "1",
        "topparent" : "4176570",
        "label_version" : "b",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4176570,
        "content_description" : "This document describes the errata notices for ARM CoreLink Level 2 Cache Controller L2C-310 (PL310).",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717418000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/uan0011/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/uan0011/b/?lang=en",
        "modified" : 1644933500000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717418499062062,
        "uri" : "https://developer.arm.com/documentation/uan0011/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) Software Developers Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/uan0011/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/uan0011/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/uan0011/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/uan0011/b/en",
      "Excerpt" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) Software Developers Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) Software Developers Errata Notice This document is only available in a PDF version. Click Download to view. ARM CoreLink Level 2 Cache ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) Software Developers Errata Notice ",
      "document_number" : "uan0011",
      "document_version" : "b",
      "content_type" : "sden",
      "systopparent" : "4176570",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "QMVeTWYFFkNy5Jbz",
      "urihash" : "QMVeTWYFFkNy5Jbz",
      "sysuri" : "https://developer.arm.com/documentation/uan0011/b/en/pdf/corelink_pl310_software_developers_errata_notice_r1_UAN0011B_.pdf",
      "keywords" : "Cortex-A9, Cache, Controllers",
      "systransactionid" : 861255,
      "copyright" : "Copyright ©€2012 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1594129445000,
      "topparentid" : 4176570,
      "numberofpages" : 26,
      "sysconcepts" : "workarounds ; L2 cache ; implications ; Tag RAM ; ARM Limited ; third parties ; clean ; erratum ; errata ; terms of the agreement ; applications ; Control Register ; Physical Address ; implementations ; functionality ; visibility",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
      "attachmentparentid" : 4176570,
      "parentitem" : "5fa3f1ffb1a7c5445f2918bf",
      "concepts" : "workarounds ; L2 cache ; implications ; Tag RAM ; ARM Limited ; third parties ; clean ; erratum ; errata ; terms of the agreement ; applications ; Control Register ; Physical Address ; implementations ; functionality ; visibility",
      "documenttype" : "pdf",
      "isattachment" : "4176570",
      "sysindexeddate" : 1648717419000,
      "permanentid" : "2ab968cc003e126b06114b647f2b8e7927b8928c0900332c9608f1ad15ba",
      "syslanguage" : [ "English" ],
      "itemid" : "5fa3f1ffb1a7c5445f2918c1",
      "transactionid" : 861255,
      "title" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) Software Developers Errata Notice ",
      "subject" : "ARM CoreLink L2C-310 (PL310) Software Developers Errata Notice, errata, erratum, PDF, register, memory, cache controller, processor, software, workaround, fix",
      "date" : 1648717419000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "uan0011:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717419264383891,
      "sysisattachment" : "4176570",
      "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
      "sysattachmentparentid" : 4176570,
      "size" : 206102,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fa3f1ffb1a7c5445f2918c1",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717415488,
      "syssubject" : "ARM CoreLink L2C-310 (PL310) Software Developers Errata Notice, errata, erratum, PDF, register, memory, cache controller, processor, software, workaround, fix",
      "syssize" : 206102,
      "sysdate" : 1648717419000,
      "topparent" : "4176570",
      "author" : "ARM Limited",
      "label_version" : "b",
      "systopparentid" : 4176570,
      "content_description" : "This document describes the errata notices for ARM CoreLink Level 2 Cache Controller L2C-310 (PL310).",
      "wordcount" : 902,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717419000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fa3f1ffb1a7c5445f2918c1",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717419264383891,
      "uri" : "https://developer.arm.com/documentation/uan0011/b/en/pdf/corelink_pl310_software_developers_errata_notice_r1_UAN0011B_.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) Software Developers Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/uan0011/b/en/pdf/corelink_pl310_software_developers_errata_notice_r1_UAN0011B_.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/uan0011/b/en/pdf/corelink_pl310_software_developers_errata_notice_r1_UAN0011B_.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fa3f1ffb1a7c5445f2918c1",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/uan0011/b/en/pdf/corelink_pl310_software_developers_errata_notice_r1_UAN0011B_.pdf",
    "Excerpt" : "B ... You shall be responsible for ensuring that any use, duplication or disclosure of this ... Copyright © 2012 ARM Limited. All rights reserved. Non-Confidential ARM UAN 0011B ... iv",
    "FirstSentences" : "ARM CoreLink Level 2 Cache Controller (L2C-310 or PL310) r1 releases Software Developers Errata Notice Copyright © 2012 ARM Limited. All rights reserved. ARM UAN 0011B (ID102712) ii ARM CoreLink ..."
  }, {
    "title" : "ARM: Trigger STM32 Option Byte Loading After Flash Download",
    "uri" : "https://developer.arm.com/documentation/ka002294/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002294/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002294/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002294/1-0/en",
    "excerpt" : "Article ID: KA002294 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this ... Unfortunately, I have found that changes in the option bytes need a full power-on ...",
    "firstSentences" : "Article ID: KA002294 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: STM32 devices supporting the OBL_LAUNCH bit QUESTION I ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM: Trigger STM32 Option Byte Loading After Flash Download ",
      "document_number" : "ka002294",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522247",
      "sysurihash" : "Ar3k5jp8pXOCLqaN",
      "urihash" : "Ar3k5jp8pXOCLqaN",
      "sysuri" : "https://developer.arm.com/documentation/ka002294/1-0/en",
      "systransactionid" : 861255,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614683723000,
      "topparentid" : 4522247,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614683764000,
      "sysconcepts" : "device families ; cycle ; reset ; Loading ; dbgconf ; OBL ; provisions",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "device families ; cycle ; reset ; Loading ; dbgconf ; OBL ; provisions",
      "documenttype" : "html",
      "sysindexeddate" : 1648717418000,
      "permanentid" : "c5f9f18f25a386c9e4ade1a822b368e7b8986e81937dbdf5b4b0bb2aaa23",
      "syslanguage" : [ "English" ],
      "itemid" : "603e1e744a3e106e578bd5e4",
      "transactionid" : 861255,
      "title" : "ARM: Trigger STM32 Option Byte Loading After Flash Download ",
      "products" : [ "KM000", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1648717418000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002294:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717418258778263,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1342,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002294/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717399044,
      "syssize" : 1342,
      "sysdate" : 1648717418000,
      "haslayout" : "1",
      "topparent" : "4522247",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522247,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 111,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717418000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002294/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002294/1-0/?lang=en",
      "modified" : 1614683764000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717418258778263,
      "uri" : "https://developer.arm.com/documentation/ka002294/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ARM: Trigger STM32 Option Byte Loading After Flash Download",
    "Uri" : "https://developer.arm.com/documentation/ka002294/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002294/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002294/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002294/1-0/en",
    "Excerpt" : "Article ID: KA002294 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this ... Unfortunately, I have found that changes in the option bytes need a full power-on ...",
    "FirstSentences" : "Article ID: KA002294 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: STM32 devices supporting the OBL_LAUNCH bit QUESTION I ..."
  }, {
    "title" : "ARM740T Datasheet",
    "uri" : "https://developer.arm.com/documentation/ddi0008/e/en/pdf/DDI0008E_740t_ds.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0008/e/en/pdf/DDI0008E_740t_ds.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed119bdca06a95ce53f8f7e",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0008/e/en/pdf/DDI0008E_740t_ds.pdf",
    "excerpt" : "info@arm.com ... However, all warranties implied or expressed, including but not limited to implied ... This document is intended only to assist the reader in the use of the product. ... - 00",
    "firstSentences" : "ARM740T Datasheet Document Number: ARM DDI 0008E Issued: February 1998 Copyright Advanced RISC Machines Ltd (ARM) 1997, 1998 ENGLAND Advanced RISC Machines Limited 90 Fulbourn Road Cherry Hinton",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM740T Datasheet",
      "uri" : "https://developer.arm.com/documentation/ddi0008/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0008/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0008/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0008/e/en",
      "excerpt" : "ARM740T Datasheet This document is only available in a PDF version. Click Download to view. ARM740T Datasheet Arm7",
      "firstSentences" : "ARM740T Datasheet This document is only available in a PDF version. Click Download to view. ARM740T Datasheet Arm7",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM740T Datasheet ",
        "document_number" : "ddi0008",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "3684360",
        "sysurihash" : "IV8nxyemNVXmDL8p",
        "urihash" : "IV8nxyemNVXmDL8p",
        "sysuri" : "https://developer.arm.com/documentation/ddi0008/e/en",
        "systransactionid" : 861255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1168390861000,
        "topparentid" : 3684360,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590761917000,
        "sysconcepts" : "ARM740T Datasheet",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "concepts" : "ARM740T Datasheet",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717408000,
        "permanentid" : "88db9a2c392aa19a8fd6a1f52604ae722e81bb7ab7b29bbd9241573a32ea",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed119bdca06a95ce53f8f7c",
        "transactionid" : 861255,
        "title" : "ARM740T Datasheet ",
        "products" : [ "Arm7" ],
        "date" : 1648717408000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0008:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717408894507465,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 114,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0008/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717402329,
        "syssize" : 114,
        "sysdate" : 1648717408000,
        "haslayout" : "1",
        "topparent" : "3684360",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684360,
        "content_description" : "Datasheet providing key information for the ARM740T.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717408000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0008/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0008/e/?lang=en",
        "modified" : 1638962413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717408894507465,
        "uri" : "https://developer.arm.com/documentation/ddi0008/e/en",
        "syscollection" : "default"
      },
      "Title" : "ARM740T Datasheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0008/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0008/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0008/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0008/e/en",
      "Excerpt" : "ARM740T Datasheet This document is only available in a PDF version. Click Download to view. ARM740T Datasheet Arm7",
      "FirstSentences" : "ARM740T Datasheet This document is only available in a PDF version. Click Download to view. ARM740T Datasheet Arm7"
    },
    "childResults" : [ {
      "title" : "ARM740T Datasheet",
      "uri" : "https://developer.arm.com/documentation/ddi0008/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0008/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0008/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0008/e/en",
      "excerpt" : "ARM740T Datasheet This document is only available in a PDF version. Click Download to view. ARM740T Datasheet Arm7",
      "firstSentences" : "ARM740T Datasheet This document is only available in a PDF version. Click Download to view. ARM740T Datasheet Arm7",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM740T Datasheet ",
        "document_number" : "ddi0008",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "3684360",
        "sysurihash" : "IV8nxyemNVXmDL8p",
        "urihash" : "IV8nxyemNVXmDL8p",
        "sysuri" : "https://developer.arm.com/documentation/ddi0008/e/en",
        "systransactionid" : 861255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1168390861000,
        "topparentid" : 3684360,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590761917000,
        "sysconcepts" : "ARM740T Datasheet",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "concepts" : "ARM740T Datasheet",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717408000,
        "permanentid" : "88db9a2c392aa19a8fd6a1f52604ae722e81bb7ab7b29bbd9241573a32ea",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed119bdca06a95ce53f8f7c",
        "transactionid" : 861255,
        "title" : "ARM740T Datasheet ",
        "products" : [ "Arm7" ],
        "date" : 1648717408000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0008:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717408894507465,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 114,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0008/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717402329,
        "syssize" : 114,
        "sysdate" : 1648717408000,
        "haslayout" : "1",
        "topparent" : "3684360",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684360,
        "content_description" : "Datasheet providing key information for the ARM740T.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717408000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0008/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0008/e/?lang=en",
        "modified" : 1638962413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717408894507465,
        "uri" : "https://developer.arm.com/documentation/ddi0008/e/en",
        "syscollection" : "default"
      },
      "Title" : "ARM740T Datasheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0008/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0008/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0008/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0008/e/en",
      "Excerpt" : "ARM740T Datasheet This document is only available in a PDF version. Click Download to view. ARM740T Datasheet Arm7",
      "FirstSentences" : "ARM740T Datasheet This document is only available in a PDF version. Click Download to view. ARM740T Datasheet Arm7"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM740T Datasheet ",
      "document_number" : "ddi0008",
      "document_version" : "e",
      "content_type" : "Datasheet",
      "systopparent" : "3684360",
      "sysurihash" : "IQB88lgPItF0dZon",
      "urihash" : "IQB88lgPItF0dZon",
      "sysuri" : "https://developer.arm.com/documentation/ddi0008/e/en/pdf/DDI0008E_740t_ds.pdf",
      "systransactionid" : 861255,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1168390861000,
      "topparentid" : 3684360,
      "numberofpages" : 151,
      "sysconcepts" : "instructions ; registers ; ARM740T ; EmbeddedICE ; execution ; memory ; scan chains ; bus ; exceptions ; debugging ; TAP controller ; watchpoints ; accesses ; ARM7TDM ; sequencing ; format",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
      "attachmentparentid" : 3684360,
      "parentitem" : "5ed119bdca06a95ce53f8f7c",
      "concepts" : "instructions ; registers ; ARM740T ; EmbeddedICE ; execution ; memory ; scan chains ; bus ; exceptions ; debugging ; TAP controller ; watchpoints ; accesses ; ARM7TDM ; sequencing ; format",
      "documenttype" : "pdf",
      "isattachment" : "3684360",
      "sysindexeddate" : 1648717417000,
      "permanentid" : "d79601732c258b7f29eb50328823e98284a0470d1434419ffcc23debb4b6",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed119bdca06a95ce53f8f7e",
      "transactionid" : 861255,
      "title" : "ARM740T Datasheet ",
      "date" : 1648717416000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0008:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717416927523757,
      "sysisattachment" : "3684360",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 3684360,
      "size" : 1598000,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed119bdca06a95ce53f8f7e",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717403583,
      "syssize" : 1598000,
      "sysdate" : 1648717416000,
      "topparent" : "3684360",
      "label_version" : "1.0",
      "systopparentid" : 3684360,
      "content_description" : "Datasheet providing key information for the ARM740T.",
      "wordcount" : 2477,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717417000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed119bdca06a95ce53f8f7e",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717416927523757,
      "uri" : "https://developer.arm.com/documentation/ddi0008/e/en/pdf/DDI0008E_740t_ds.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM740T Datasheet",
    "Uri" : "https://developer.arm.com/documentation/ddi0008/e/en/pdf/DDI0008E_740t_ds.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0008/e/en/pdf/DDI0008E_740t_ds.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed119bdca06a95ce53f8f7e",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0008/e/en/pdf/DDI0008E_740t_ds.pdf",
    "Excerpt" : "info@arm.com ... However, all warranties implied or expressed, including but not limited to implied ... This document is intended only to assist the reader in the use of the product. ... - 00",
    "FirstSentences" : "ARM740T Datasheet Document Number: ARM DDI 0008E Issued: February 1998 Copyright Advanced RISC Machines Ltd (ARM) 1997, 1998 ENGLAND Advanced RISC Machines Limited 90 Fulbourn Road Cherry Hinton"
  }, {
    "title" : "At the DSU level, why do MPMMEN and MPMMENSTATE and PPMCTL inputs exist for some cores but not others?",
    "uri" : "https://developer.arm.com/documentation/ka001817/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001817/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001817/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001817/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "At the DSU level, why do MPMMEN and MPMMENSTATE and PPMCTL inputs exist for some cores but not others? ",
      "document_number" : "ka001817",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4178686",
      "sysurihash" : "aMB7tdB6IxñDYHdM",
      "urihash" : "aMB7tdB6IxñDYHdM",
      "sysuri" : "https://developer.arm.com/documentation/ka001817/1-0/en",
      "systransactionid" : 861255,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1600366134000,
      "topparentid" : 4178686,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1600366150000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648717411000,
      "permanentid" : "dbe5d4f04eae501cc5061dea9ddc12904f955c380f43cdcbb618755dd7e6",
      "syslanguage" : [ "English" ],
      "itemid" : "5f63a64637f55042ea3c5ae6",
      "transactionid" : 861255,
      "title" : "At the DSU level, why do MPMMEN and MPMMENSTATE and PPMCTL inputs exist for some cores but not others? ",
      "products" : [ "MP052", "MP102", "MP077", "MP090" ],
      "date" : 1648717411000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001817:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717411450218364,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001817/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717381670,
      "syssize" : 63,
      "sysdate" : 1648717411000,
      "haslayout" : "1",
      "topparent" : "4178686",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4178686,
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717411000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001817/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001817/1-0/?lang=en",
      "modified" : 1600366150000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717411450218364,
      "uri" : "https://developer.arm.com/documentation/ka001817/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "At the DSU level, why do MPMMEN and MPMMENSTATE and PPMCTL inputs exist for some cores but not others?",
    "Uri" : "https://developer.arm.com/documentation/ka001817/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001817/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001817/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001817/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "MCBXC167: CAN Interface Problems",
    "uri" : "https://developer.arm.com/documentation/ka003643/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003643/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003643/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003643/1-0/en",
    "excerpt" : "Article ID: KA003643 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential ... CAUSE According to the schematics, the pins CANL and CANH are wired to pin 2 and 7 of the ...",
    "firstSentences" : "Article ID: KA003643 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information in this article applies to: MCB-XC167 Evaluation Boards SYMPTOM The CAN I\\/O port on ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "MCBXC167: CAN Interface Problems ",
      "document_number" : "ka003643",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523588",
      "sysurihash" : "OuRBPnX6tdiiekzB",
      "urihash" : "OuRBPnX6tdiiekzB",
      "sysuri" : "https://developer.arm.com/documentation/ka003643/1-0/en",
      "systransactionid" : 861255,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614703576000,
      "topparentid" : 4523588,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614703624000,
      "sysconcepts" : "connectors ; pins CANL ; fix ; correction ; workaround ; CANH ; schematics ; CAUSE",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec7281e24a5e02d07b272e", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec7281e24a5e02d07b272e" ],
      "concepts" : "connectors ; pins CANL ; fix ; correction ; workaround ; CANH ; schematics ; CAUSE",
      "documenttype" : "html",
      "sysindexeddate" : 1648717410000,
      "permanentid" : "16e534299c41d787fbc22b410471bdc56589c3e2b14fb21dffecc0d026c0",
      "syslanguage" : [ "English" ],
      "itemid" : "603e6c08ee937942ba2ff8d3",
      "transactionid" : 861255,
      "title" : "MCBXC167: CAN Interface Problems ",
      "products" : [ "MCB1760", "MCB1850", "MCB1857", "MCB2100", "MCB2103", "MCB2130", "MCB2140", "MCB2300", "MCB2360", "MCB2370", "MCB2387", "MCB2388", "MCB2460", "MCB2470", "MCB2915", "MCB2919", "MCB2929", "MCB4350", "MCB4357", "MCB900", "MCB950", "MCBNUC1XX", "MCBSTM32", "MCBSTM32C", "MCBSTM32E", "MCBSTM32F200", "MCBSTR7", "MCBSTR730", "MCBSTR750", "MCBSTR9", "MCBTMPM330", "MCBTMPM360", "MCBTMPM364", "MCBTMS570", "MCBX51", "MCBXC866", "MCBXC886", "MCBZ32AN" ],
      "date" : 1648717410000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003643:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717410753297405,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 824,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003643/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717397976,
      "syssize" : 824,
      "sysdate" : 1648717410000,
      "haslayout" : "1",
      "topparent" : "4523588",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523588,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 91,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil Evaluation Boards", "Tools and Software|Keil Products|Keil Evaluation Boards" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil Evaluation Boards" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717410000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003643/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003643/1-0/?lang=en",
      "modified" : 1614703624000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717410753297405,
      "uri" : "https://developer.arm.com/documentation/ka003643/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "MCBXC167: CAN Interface Problems",
    "Uri" : "https://developer.arm.com/documentation/ka003643/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003643/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003643/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003643/1-0/en",
    "Excerpt" : "Article ID: KA003643 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential ... CAUSE According to the schematics, the pins CANL and CANH are wired to pin 2 and 7 of the ...",
    "FirstSentences" : "Article ID: KA003643 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information in this article applies to: MCB-XC167 Evaluation Boards SYMPTOM The CAN I\\/O port on ..."
  } ]
}